#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jul 18 14:35:01 2019
# Process ID: 13512
# Current directory: C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10820 C:\Users\Think\Desktop\func_test_v0.01\soc_sram_func\run_vivado\mycpu_prj1\mycpu.xpr
# Log file: C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/vivado.log
# Journal file: C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 667.281 ; gain = 99.434
update_compile_order -fileset sources_1
add_files {C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Registers.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG_PACKED.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/Mux.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/unused/Control_Unit_dataflow.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Define/Instruction_Define.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Define/DEBUG_Define.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla32_tb.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/hi_lo_reg.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_32.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_8.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Define/ALUOP_Define.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Divider.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/flopr.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG_PACKED.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_16.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ll_bit.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Define/Fragment_Define.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla32.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_2.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Define/COP0_Define.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_4.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG_PACKED.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/victimInstDetector.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PC.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/add.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Forwarding_Unit.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCReg.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCPlus4.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Define/LS_Define.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/mycpu_top.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/g_p.v C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/WB/modifyLoadData.v}
update_compile_order -fileset sources_1
reset_run inst_ram_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_AND' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:40]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:40]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_ANDI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:41]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_OR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:45]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:45]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_ORI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:46]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_XOR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:50]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:50]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_XORI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:51]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_NOR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:55]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:56]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_LU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:59]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SLL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:74]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:74]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SRL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:78]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:79]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SRA' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:82]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SLLV' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:86]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:87]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SRLV' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:90]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SRAV' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:94]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:95]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:96]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MOVN' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:110]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:110]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MOVZ' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:115]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:118]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MFHI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:120]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MFLO' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:125]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:126]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MTHI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:130]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MTLO' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:135]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:136]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SUB' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:148]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:148]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SUBU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:148]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SLT' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:148]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SLTI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:149]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_TLT' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:149]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_TGE' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:149]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_ADD' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:153]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:153]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_ADDI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:153]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MUL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:159]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:159]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MULT' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:159]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MADD' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:159]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MSUB' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:159]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:167]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MSUBU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:167]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:173]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_ADDU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:174]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_ADDIU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:178]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:182]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SLTU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:187]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:187]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SLTIU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:188]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_CLZ' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:192]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:193]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:194]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:194]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:195]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:195]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:195]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:196]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:196]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:196]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:197]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:197]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:197]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:198]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:198]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:198]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:199]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:199]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:199]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:200]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:200]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:200]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:201]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:201]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:201]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:202]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:202]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:202]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:203]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:203]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:203]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:204]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:204]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_CLO' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:206]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:221]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MULTU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:225]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:229]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MADDU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:230]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_LB' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:253]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_LBU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:254]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_LH' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:259]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:259]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_LHU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:260]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_LW' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:265]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:266]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_LWL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:270]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_LWR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:275]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:276]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SB' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:280]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SH' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:285]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:286]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SW' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:290]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SWL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:295]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:296]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SWR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:300]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_LL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:305]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:306]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SC' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:309]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MTC' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:326]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:326]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MFC' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:328]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:328]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:338]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:360]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:370]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:393]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_JALR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:411]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:412]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_TEQ' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:433]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:433]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:438]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_TGEU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:441]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:446]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_TLTU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:449]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_TNE' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:453]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:454]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'CP0_COUNT' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:173]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:173]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'CP0_COMPARE' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:177]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:178]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'CP0_STATUS' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:182]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'CP0_CAUSE' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:186]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:187]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'CP0_EPC' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:192]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:208]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'CP0_BADVADDR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:234]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:234]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:239]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:247]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:255]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'CP0_PRID' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:258]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'CP0_CONFIG' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:263]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_J' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:71]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:71]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_JAL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:75]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:76]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_BEQ' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:79]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_BNE' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:80]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_BLEZ' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:84]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:84]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_BGTZ' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:85]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_ADDI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:90]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:91]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_ADDIU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:94]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_SLTI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:99]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_SLTIU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:102]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_ANDI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:106]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:107]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_ORI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:110]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_XORI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:115]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_LUI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:118]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_LB' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:123]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:124]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_LH' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:127]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_LWL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:131]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:132]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_LW' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:135]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_LBU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:139]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:140]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_LHU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:143]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_LWR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:147]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:148]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_SB' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:151]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_SH' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:155]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:156]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_SWL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:159]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_SW' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:163]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:164]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_SWR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:167]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_LL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:171]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:172]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_PREF' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:175]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_SC' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:179]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:180]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_COP0' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:183]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'RS_MFC0' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:186]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:186]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'RS_MTC0' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:190]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:191]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'INST_ERET' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:196]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:196]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:200]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_REGIMM' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:207]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:208]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'RT_BLTZ' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:210]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'RT_BGEZ' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:211]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'RT_TGEI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:215]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:216]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'RT_TGEIU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:219]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'RT_TLTI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:224]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'RT_TLTIU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:227]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'RT_TEQI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:232]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'RT_TNEI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:235]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'RT_BLTZAL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:239]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:239]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'RT_BGEZAL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:240]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_SPECIAL2' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:250]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:251]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_MADD' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:253]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_MADDU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:257]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:258]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_MUL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:261]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_MSUB' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:265]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:266]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_MSUBU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:269]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_CLZ' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:273]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:274]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_CLO' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:277]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_SPECIAL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:287]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:288]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_SLL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:290]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_SRL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:295]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_SRA' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:298]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_SLLV' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:303]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_SRLV' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:306]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_SRAV' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:310]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:311]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_JR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:314]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_JALR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:318]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:319]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_MOVZ' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:322]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_MOVN' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:326]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:327]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_SYSCALL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:330]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_BREAK' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:335]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_SYNC' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:338]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_MFHI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:342]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:343]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_MTHI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:346]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_MFLO' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:351]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_MTLO' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:354]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_MULT' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:358]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:359]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_MULTU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:362]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_DIV' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:366]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:366]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_DIVU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:367]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_ADD' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:371]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:372]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_ADDU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:375]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_SUB' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:379]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:380]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_SUBU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:383]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_AND' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:387]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:388]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_OR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:391]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_XOR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:395]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:396]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_NOR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:399]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_SLT' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:403]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:404]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_SLTU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:407]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_TGE' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:411]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:412]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_TGEU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:415]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_TLT' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:419]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:420]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_TLTU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:423]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_TEQ' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:427]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:428]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_TNE' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:431]
CRITICAL WARNING: [HDL 9-806] Syntax error near "default". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:441]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endcase". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:445]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:502]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:513]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:526]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'LOAD_LB' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:527]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'LOAD_LBU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:533]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:533]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:538]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'LOAD_LH' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:539]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'LOAD_LHU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:545]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:545]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:550]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'LOAD_LW' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:551]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'LOAD_LWL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:557]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:557]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:562]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'LOAD_LWR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:563]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'STR_SB' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:569]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:569]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:574]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'STR_SH' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:575]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'STR_SW' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:581]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:581]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:586]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'STR_SWL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:587]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'STR_SWR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:593]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:593]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:598]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'LOAD_LL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:599]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'STR_SC' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:605]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:605]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:612]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:627]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:641]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:655]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:664]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:673]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:681]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:698]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:719]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:729]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:747]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:749]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:758]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:767]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:776]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:787]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:801]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:810]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:821]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:830]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:847]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:863]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endcase". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:874]
WARNING: [HDL 9-3756] overwriting previous definition of module 'Control_Unit' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/unused/Control_Unit_dataflow.v:1]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'LogicEXT' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v:17]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v:17]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ArithmeticEXT' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v:21]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v:22]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v:42]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v:46]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "&&". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:177]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:191]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v:41]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v:42]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v:42]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v:50]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v:71]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v:75]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v:79]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v:87]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endcase". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v:91]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Control_Unit()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v
	(Active) Duplicate found at line 1 of file C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/unused/Control_Unit_dataflow.v
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
[Thu Jul 18 14:42:40 2019] Launched inst_ram_synth_1...
Run output will be captured here: C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/inst_ram_synth_1/runme.log
[Thu Jul 18 14:42:40 2019] Launched synth_1...
Run output will be captured here: C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 816.594 ; gain = 17.176
generate_target all [get_files C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
generate_target: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 833.363 ; gain = 6.004
export_ip_user_files -of_objects [get_files C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.ip_user_files -ipstatic_source_dir C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Modeltech_pe_edu_10.4a/xilinx_lib} {questa=C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/questa} {riviera=C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/riviera} {activehdl=C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COP0
ERROR: [VRFC 10-3805] use of undefined macro 'CP0_COUNT' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:173]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:173]
ERROR: [VRFC 10-3805] use of undefined macro 'CP0_COMPARE' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:177]
ERROR: [VRFC 10-1412] syntax error near begin [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:178]
ERROR: [VRFC 10-2790] Verilog 2000 keyword begin used in incorrect context [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:178]
ERROR: [VRFC 10-3805] use of undefined macro 'CP0_STATUS' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:182]
ERROR: [VRFC 10-3805] use of undefined macro 'CP0_CAUSE' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:186]
ERROR: [VRFC 10-1412] syntax error near begin [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:187]
ERROR: [VRFC 10-2790] Verilog 2000 keyword begin used in incorrect context [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:187]
ERROR: [VRFC 10-3805] use of undefined macro 'CP0_EPC' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:192]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:208]
ERROR: [VRFC 10-3805] use of undefined macro 'CP0_BADVADDR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:234]
ERROR: [VRFC 10-1412] syntax error near : [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:234]
ERROR: [VRFC 10-1412] syntax error near begin [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:239]
ERROR: [VRFC 10-2790] Verilog 2000 keyword begin used in incorrect context [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:239]
ERROR: [VRFC 10-1412] syntax error near begin [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:247]
ERROR: [VRFC 10-2790] Verilog 2000 keyword begin used in incorrect context [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:247]
ERROR: [VRFC 10-1412] syntax error near begin [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:255]
ERROR: [VRFC 10-2790] Verilog 2000 keyword begin used in incorrect context [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:255]
INFO: [#UNDEF] Sorry, too many errors..
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 840.820 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 840.820 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 2
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_AND' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:41]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:41]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_ANDI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:42]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_OR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:46]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:46]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_ORI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:47]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_XOR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:51]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:51]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_XORI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:52]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_NOR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:56]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:57]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_LU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:60]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SLL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:75]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:75]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SRL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:79]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:80]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SRA' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:83]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SLLV' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:87]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:88]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SRLV' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:91]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SRAV' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:95]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:96]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:97]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MOVN' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:111]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:111]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MOVZ' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:116]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:117]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:119]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MFHI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:121]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MFLO' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:126]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:127]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MTHI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:131]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MTLO' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:136]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:137]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SUB' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:149]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:149]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SUBU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:149]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SLT' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:149]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SLTI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:150]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_TLT' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:150]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_TGE' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:150]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_ADD' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:154]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:154]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_ADDI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:154]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MUL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:160]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:160]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MULT' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:160]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MADD' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:160]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MSUB' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:160]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:168]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MSUBU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:168]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:174]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_ADDU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:175]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_ADDIU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:179]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:183]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SLTU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:188]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:188]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SLTIU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:189]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_CLZ' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:193]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:194]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:195]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:195]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:196]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:196]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:196]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:197]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:197]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:197]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:198]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:198]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:198]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:199]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:199]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:199]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:200]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:200]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:200]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:201]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:201]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:201]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:202]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:202]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:202]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:203]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:203]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:203]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:204]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:204]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:204]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:205]
CRITICAL WARNING: [HDL 9-806] Syntax error near "?". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:205]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_CLO' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:207]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:222]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MULTU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:226]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:230]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MADDU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:231]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_LB' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:254]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:254]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_LBU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:255]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_LH' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:260]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:260]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_LHU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:261]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_LW' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:266]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:267]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_LWL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:271]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_LWR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:276]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:277]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SB' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:281]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SH' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:286]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:287]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SW' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:291]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SWL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:296]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:297]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SWR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:301]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_LL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:306]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:307]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_SC' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:310]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MTC' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:327]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:327]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_MFC' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:329]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:329]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:339]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:351]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:361]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:371]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:394]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_JALR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:412]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:413]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_TEQ' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:434]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:434]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:439]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_TGEU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:442]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:447]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_TLTU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:450]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ALUOP_TNE' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:454]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v:455]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'CP0_COUNT' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:173]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:173]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'CP0_COMPARE' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:177]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:178]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'CP0_STATUS' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:182]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'CP0_CAUSE' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:186]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:187]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'CP0_EPC' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:192]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:208]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'CP0_BADVADDR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:234]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:234]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:239]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:247]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:255]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'CP0_PRID' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:258]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'CP0_CONFIG' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:262]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v:263]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_J' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:71]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:71]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_JAL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:75]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:76]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_BEQ' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:79]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_BNE' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:80]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_BLEZ' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:84]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:84]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_BGTZ' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:85]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_ADDI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:90]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:91]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_ADDIU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:94]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_SLTI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:98]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:99]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_SLTIU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:102]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_ANDI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:106]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:107]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_ORI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:110]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_XORI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:114]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:115]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_LUI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:118]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_LB' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:123]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:124]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_LH' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:127]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_LWL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:131]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:132]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_LW' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:135]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_LBU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:139]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:140]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_LHU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:143]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_LWR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:147]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:148]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_SB' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:151]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_SH' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:155]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:156]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_SWL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:159]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_SW' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:163]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:164]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_SWR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:167]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_LL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:171]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:172]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_PREF' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:175]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_SC' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:179]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:180]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_COP0' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:183]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'RS_MFC0' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:186]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:186]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'RS_MTC0' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:190]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:191]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'INST_ERET' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:196]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:196]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:200]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_REGIMM' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:207]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:208]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'RT_BLTZ' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:210]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'RT_BGEZ' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:211]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'RT_TGEI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:215]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:216]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'RT_TGEIU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:219]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'RT_TLTI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:223]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:224]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'RT_TLTIU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:227]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'RT_TEQI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:231]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:232]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'RT_TNEI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:235]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'RT_BLTZAL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:239]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:239]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'RT_BGEZAL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:240]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_SPECIAL2' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:250]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:251]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_MADD' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:253]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:253]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_MADDU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:257]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:258]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_MUL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:261]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_MSUB' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:265]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:266]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_MSUBU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:269]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_CLZ' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:273]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:274]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_CLO' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:277]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'OPCODE_SPECIAL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:287]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:288]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_SLL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:290]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:290]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_SRL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:294]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:295]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_SRA' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:298]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_SLLV' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:302]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:303]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_SRLV' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:306]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_SRAV' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:310]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:311]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_JR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:314]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_JALR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:318]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:319]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_MOVZ' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:322]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_MOVN' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:326]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:327]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_SYSCALL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:330]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_BREAK' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:334]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:335]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_SYNC' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:338]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_MFHI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:342]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:343]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_MTHI' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:346]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_MFLO' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:350]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:351]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_MTLO' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:354]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_MULT' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:358]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:359]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_MULTU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:362]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_DIV' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:366]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:366]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_DIVU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:367]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_ADD' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:371]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:372]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_ADDU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:375]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_SUB' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:379]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:380]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_SUBU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:383]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_AND' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:387]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:388]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_OR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:391]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_XOR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:395]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:396]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_NOR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:399]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_SLT' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:403]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:404]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_SLTU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:407]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_TGE' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:411]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:412]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_TGEU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:415]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_TLT' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:419]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:420]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_TLTU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:423]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_TEQ' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:427]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:428]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'FUNC_TNE' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:431]
CRITICAL WARNING: [HDL 9-806] Syntax error near "default". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:441]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endcase". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:445]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:502]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:513]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:526]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'LOAD_LB' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:527]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'LOAD_LBU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:533]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:533]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:538]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'LOAD_LH' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:539]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'LOAD_LHU' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:545]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:545]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:550]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'LOAD_LW' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:551]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'LOAD_LWL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:557]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:557]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:562]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'LOAD_LWR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:563]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'STR_SB' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:569]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:569]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:574]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'STR_SH' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:575]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'STR_SW' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:581]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:581]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:586]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'STR_SWL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:587]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'STR_SWR' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:593]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:593]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:598]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'LOAD_LL' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:599]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'STR_SC' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:605]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:605]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:612]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:627]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:641]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:655]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:664]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:673]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:681]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:698]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:719]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:729]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:747]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:749]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:758]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:767]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:776]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:787]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:801]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:810]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:821]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:830]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:847]
CRITICAL WARNING: [HDL 9-806] Syntax error near ",". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:863]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endcase". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v:874]
WARNING: [HDL 9-3756] overwriting previous definition of module 'Control_Unit' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/unused/Control_Unit_dataflow.v:1]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'LogicEXT' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v:17]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v:17]
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'ArithmeticEXT' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v:21]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v:22]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v:42]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v:46]
CRITICAL WARNING: [HDL 9-806] Syntax error near ")". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v:69]
CRITICAL WARNING: [HDL 9-806] Syntax error near "else". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v:73]
CRITICAL WARNING: [HDL 9-806] Syntax error near "&&". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:177]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:191]
CRITICAL WARNING: [HDL 9-806] Syntax error near ":". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v:19]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v:41]
CRITICAL WARNING: [HDL 9-806] Syntax error near "}". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v:42]
CRITICAL WARNING: [HDL 9-806] Syntax error near ";". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v:42]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v:50]
CRITICAL WARNING: [HDL 9-806] Syntax error near "begin". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v:71]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v:75]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v:79]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v:83]
CRITICAL WARNING: [HDL 9-806] Syntax error near "=". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v:87]
CRITICAL WARNING: [HDL 9-806] Syntax error near "endcase". [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v:91]
WARNING: [filemgmt 20-1318] Duplicate Design Unit 'Control_Unit()' found in library 'xil_defaultlib'
Duplicate found at line 1 of file C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v
	(Active) Duplicate found at line 1 of file C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/unused/Control_Unit_dataflow.v
[Thu Jul 18 14:48:18 2019] Launched inst_ram_synth_1...
Run output will be captured here: C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/inst_ram_synth_1/runme.log
[Thu Jul 18 14:48:18 2019] Launched synth_1...
Run output will be captured here: C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/runme.log
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/unused/Control_Unit_dataflow.v] -no_script -reset -force -quiet
remove_files  C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/unused/Control_Unit_dataflow.v
reset_run inst_ram_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Jul 18 14:59:59 2019] Launched inst_ram_synth_1...
Run output will be captured here: C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/inst_ram_synth_1/runme.log
[Thu Jul 18 14:59:59 2019] Launched synth_1...
Run output will be captured here: C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Jul 18 15:03:26 2019] Launched inst_ram_synth_1...
Run output will be captured here: C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/inst_ram_synth_1/runme.log
[Thu Jul 18 15:03:26 2019] Launched synth_1...
Run output will be captured here: C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/runme.log
reset_run synth_1
reset_run inst_ram_synth_1
launch_runs synth_1 -jobs 2
[Thu Jul 18 15:04:44 2019] Launched inst_ram_synth_1...
Run output will be captured here: C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/inst_ram_synth_1/runme.log
[Thu Jul 18 15:04:44 2019] Launched synth_1...
Run output will be captured here: C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Jul 18 15:24:53 2019] Launched synth_1...
Run output will be captured here: C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Jul 18 15:32:29 2019] Launched synth_1...
Run output will be captured here: C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Jul 18 15:33:08 2019] Launched synth_1...
Run output will be captured here: C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Jul 18 15:33:44 2019] Launched synth_1...
Run output will be captured here: C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Jul 18 15:53:27 2019] Launched synth_1...
Run output will be captured here: C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
WARNING: [VRFC 10-3248] data object 'PC_target_sel' is already declared [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:108]
ERROR: [VRFC 10-3703] second declaration of 'PC_target_sel' ignored [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:108]
WARNING: [VRFC 10-3248] data object 'PC_branch' is already declared [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:112]
ERROR: [VRFC 10-3703] second declaration of 'PC_branch' ignored [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:112]
INFO: [VRFC 10-2458] undeclared symbol PC_o, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:221]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_rs_data, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:465]
INFO: [VRFC 10-2458] undeclared symbol IF_ID_rt_data, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:466]
WARNING: [VRFC 10-3248] data object 'EXE_MEM_is_delayslot_data' is already declared [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:502]
ERROR: [VRFC 10-3703] second declaration of 'EXE_MEM_is_delayslot_data' ignored [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:502]
WARNING: [VRFC 10-3248] data object 'EXE_MEM_int_i_data' is already declared [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:505]
ERROR: [VRFC 10-3703] second declaration of 'EXE_MEM_int_i_data' ignored [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:505]
WARNING: [VRFC 10-3248] data object 'MEM_WB_rf_rdata0_fw_data' is already declared [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:591]
ERROR: [VRFC 10-3703] second declaration of 'MEM_WB_rf_rdata0_fw_data' ignored [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:591]
INFO: [VRFC 10-2458] undeclared symbol MEM_WB_result_sel_data, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:613]
INFO: [VRFC 10-2458] undeclared symbol hi_i, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:660]
INFO: [VRFC 10-2458] undeclared symbol lo_i, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:668]
ERROR: [VRFC 10-2865] module 'Mips' ignored due to previous errors [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:2]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2499.453 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Jul 18 16:02:27 2019] Launched synth_1...
Run output will be captured here: C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Jul 18 16:19:48 2019] Launched synth_1...
Run output will be captured here: C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Jul 18 16:43:19 2019] Launched synth_1...
Run output will be captured here: C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2T1
INFO: [VRFC 10-311] analyzing module Mux3T1
INFO: [VRFC 10-311] analyzing module Mux4T1
INFO: [VRFC 10-311] analyzing module Mux5T1
INFO: [VRFC 10-311] analyzing module Mux6T1
INFO: [VRFC 10-311] analyzing module Mux8T1
INFO: [VRFC 10-311] analyzing module Mux16T1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCPlus4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/hi_lo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ll_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ll_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/WB/modifyLoadData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyLoaddata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyStoreData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/victimInstDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module victimInstDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '16' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'debug_wb_rf_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:157]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2T1
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.g_p
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.flopr(width=1)
Compiling module xil_defaultlib.flopr(width=8)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.IF_ID_REG
Compiling module xil_defaultlib.IF_ID_REG_PACKED
Compiling module xil_defaultlib.Mux3T1
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.hi_lo_reg
Compiling module xil_defaultlib.COP0
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.victimInstDetector
Compiling module xil_defaultlib.Hazard_Detection_Unit
Compiling module xil_defaultlib.flopr(width=4)
Compiling module xil_defaultlib.flopr(width=2)
Compiling module xil_defaultlib.flopr(width=5)
Compiling module xil_defaultlib.ID_EXE_REG
Compiling module xil_defaultlib.ID_EXE_REG_PACKED
Compiling module xil_defaultlib.Mux4T1
Compiling module xil_defaultlib.Mux2T1(width=1)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Mux3T1(width=5)
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.ll_bit
Compiling module xil_defaultlib.flopr(width=64)
Compiling module xil_defaultlib.EXE_MEM_REG
Compiling module xil_defaultlib.EXE_MEM_REG_PACKED
Compiling module xil_defaultlib.modifyStoreData
Compiling module xil_defaultlib.MEM_WB_REG
Compiling module xil_defaultlib.MEM_WB_REG_PACKED
Compiling module xil_defaultlib.modifyLoaddata
Compiling module xil_defaultlib.Mips
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.data_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jul 18 21:40:54 2019. For additional details about this file, please refer to the WebTalk help file at D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 84.602 ; gain = 0.895
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 18 21:40:54 2019...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:36 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '36' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:01:02 . Memory (MB): peak = 2499.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2499.453 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'debug_wb_rf_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:157]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 2499.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'debug_wb_rf_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:157]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2499.453 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'debug_wb_rf_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:157]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2499.453 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2047 ns] Error!!!
    reference: PC = 0xxxxxxxxx, wb_rf_wnum = 0xxx, wb_rf_wdata = 0xxxxxxxxx
    mycpu    : PC = 0xbfc00008, wb_rf_wnum = 0x08, wb_rf_wdata = 0xxxxxxxff
--------------------------------------------------------------
$finish called at time : 2087 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run all
--------------------------------------------------------------
[   2097 ns] Error!!!
    reference: PC = 0xxxxxxxxx, wb_rf_wnum = 0xxx, wb_rf_wdata = 0xxxxxxxxx
    mycpu    : PC = 0xbfc006c4, wb_rf_wnum = 0x08, wb_rf_wdata = 0xX0000000
--------------------------------------------------------------
$finish called at time : 2137 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run all
--------------------------------------------------------------
[   2147 ns] Error!!!
    reference: PC = 0xxxxxxxxx, wb_rf_wnum = 0xxx, wb_rf_wdata = 0xxxxxxxxx
    mycpu    : PC = 0xbfc006d8, wb_rf_wnum = 0x11, wb_rf_wdata = 0xXxXxx010
--------------------------------------------------------------
$finish called at time : 2187 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run all
--------------------------------------------------------------
[   2217 ns] Error!!!
    reference: PC = 0xxxxxxxxx, wb_rf_wnum = 0xxx, wb_rf_wdata = 0xxxxxxxxx
    mycpu    : PC = 0xbfc006f4, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 2257 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run all
--------------------------------------------------------------
[   2287 ns] Error!!!
    reference: PC = 0xxxxxxxxx, wb_rf_wnum = 0xxx, wb_rf_wdata = 0xxxxxxxxx
    mycpu    : PC = 0x9fc00708, wb_rf_wnum = 0x1f, wb_rf_wdata = 0xXxX00X0c
--------------------------------------------------------------
$finish called at time : 2327 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run all
--------------------------------------------------------------
[   2337 ns] Error!!!
    reference: PC = 0xxxxxxxxx, wb_rf_wnum = 0xxx, wb_rf_wdata = 0xxxxxxxxx
    mycpu    : PC = 0xbfc0510c, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00000003
--------------------------------------------------------------
$finish called at time : 2377 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'debug_wb_rf_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:157]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2499.453 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2047 ns] Error!!!
    reference: PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0xbfc00008, wb_rf_wnum = 0x08, wb_rf_wdata = 0xxxxxxxff
--------------------------------------------------------------
$finish called at time : 2087 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2T1
INFO: [VRFC 10-311] analyzing module Mux3T1
INFO: [VRFC 10-311] analyzing module Mux4T1
INFO: [VRFC 10-311] analyzing module Mux5T1
INFO: [VRFC 10-311] analyzing module Mux6T1
INFO: [VRFC 10-311] analyzing module Mux8T1
INFO: [VRFC 10-311] analyzing module Mux16T1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCPlus4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/hi_lo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ll_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ll_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/WB/modifyLoadData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyLoaddata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyStoreData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/victimInstDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module victimInstDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'debug_wb_rf_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:157]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2T1
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.g_p
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.flopr(width=1)
Compiling module xil_defaultlib.flopr(width=8)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.IF_ID_REG
Compiling module xil_defaultlib.IF_ID_REG_PACKED
Compiling module xil_defaultlib.Mux3T1
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.hi_lo_reg
Compiling module xil_defaultlib.COP0
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.victimInstDetector
Compiling module xil_defaultlib.Hazard_Detection_Unit
Compiling module xil_defaultlib.flopr(width=4)
Compiling module xil_defaultlib.flopr(width=2)
Compiling module xil_defaultlib.flopr(width=5)
Compiling module xil_defaultlib.ID_EXE_REG
Compiling module xil_defaultlib.ID_EXE_REG_PACKED
Compiling module xil_defaultlib.Mux4T1
Compiling module xil_defaultlib.Mux2T1(width=1)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Mux3T1(width=5)
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.ll_bit
Compiling module xil_defaultlib.flopr(width=64)
Compiling module xil_defaultlib.EXE_MEM_REG
Compiling module xil_defaultlib.EXE_MEM_REG_PACKED
Compiling module xil_defaultlib.modifyStoreData
Compiling module xil_defaultlib.MEM_WB_REG
Compiling module xil_defaultlib.MEM_WB_REG_PACKED
Compiling module xil_defaultlib.modifyLoaddata
Compiling module xil_defaultlib.Mips
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.data_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 2499.453 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2047 ns] Error!!!
    reference: PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0xbfc00010, wb_rf_wnum = 0x08, wb_rf_wdata = 0xxxxxxxff
--------------------------------------------------------------
$finish called at time : 2087 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2T1
INFO: [VRFC 10-311] analyzing module Mux3T1
INFO: [VRFC 10-311] analyzing module Mux4T1
INFO: [VRFC 10-311] analyzing module Mux5T1
INFO: [VRFC 10-311] analyzing module Mux6T1
INFO: [VRFC 10-311] analyzing module Mux8T1
INFO: [VRFC 10-311] analyzing module Mux16T1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCPlus4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/hi_lo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ll_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ll_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/WB/modifyLoadData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyLoaddata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyStoreData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/victimInstDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module victimInstDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'debug_wb_rf_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:157]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2T1
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.g_p
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.flopr(width=1)
Compiling module xil_defaultlib.flopr(width=8)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.IF_ID_REG
Compiling module xil_defaultlib.IF_ID_REG_PACKED
Compiling module xil_defaultlib.Mux3T1
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.hi_lo_reg
Compiling module xil_defaultlib.COP0
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.victimInstDetector
Compiling module xil_defaultlib.Hazard_Detection_Unit
Compiling module xil_defaultlib.flopr(width=4)
Compiling module xil_defaultlib.flopr(width=2)
Compiling module xil_defaultlib.flopr(width=5)
Compiling module xil_defaultlib.ID_EXE_REG
Compiling module xil_defaultlib.ID_EXE_REG_PACKED
Compiling module xil_defaultlib.Mux4T1
Compiling module xil_defaultlib.Mux2T1(width=1)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Mux3T1(width=5)
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.ll_bit
Compiling module xil_defaultlib.flopr(width=64)
Compiling module xil_defaultlib.EXE_MEM_REG
Compiling module xil_defaultlib.EXE_MEM_REG_PACKED
Compiling module xil_defaultlib.modifyStoreData
Compiling module xil_defaultlib.MEM_WB_REG
Compiling module xil_defaultlib.MEM_WB_REG_PACKED
Compiling module xil_defaultlib.modifyLoaddata
Compiling module xil_defaultlib.Mips
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.data_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:38 . Memory (MB): peak = 2499.453 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2047 ns] Error!!!
    reference: PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xxxxxxxff
--------------------------------------------------------------
$finish called at time : 2087 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run all
--------------------------------------------------------------
[   2097 ns] Error!!!
    reference: PC = 0xbfc006bc, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfaff008
    mycpu    : PC = 0xbfc006bc, wb_rf_wnum = 0x08, wb_rf_wdata = 0xX0000000
--------------------------------------------------------------
$finish called at time : 2137 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run all
--------------------------------------------------------------
[   2147 ns] Error!!!
    reference: PC = 0xbfc006d0, wb_rf_wnum = 0x09, wb_rf_wdata = 0x00000002
    mycpu    : PC = 0xbfc006d0, wb_rf_wnum = 0x11, wb_rf_wdata = 0xXxXxx010
--------------------------------------------------------------
$finish called at time : 2187 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run all
--------------------------------------------------------------
[   2217 ns] Error!!!
    reference: PC = 0xbfc006ec, wb_rf_wnum = 0x09, wb_rf_wdata = 0xbfc00000
    mycpu    : PC = 0xbfc006ec, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 2257 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run all
--------------------------------------------------------------
[   2287 ns] Error!!!
    reference: PC = 0x9fc05100, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00000001
    mycpu    : PC = 0x9fc00700, wb_rf_wnum = 0x1f, wb_rf_wdata = 0xXxX00X0c
--------------------------------------------------------------
$finish called at time : 2327 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run all
--------------------------------------------------------------
[   2337 ns] Error!!!
    reference: PC = 0x9fc05114, wb_rf_wnum = 0x08, wb_rf_wdata = 0x00000000
    mycpu    : PC = 0xbfc05104, wb_rf_wnum = 0x10, wb_rf_wdata = 0x00000003
--------------------------------------------------------------
$finish called at time : 2377 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run all
--------------------------------------------------------------
[   2387 ns] Error!!!
    reference: PC = 0x9fc05130, wb_rf_wnum = 0x04, wb_rf_wdata = 0x00010000
    mycpu    : PC = 0xbfc05118, wb_rf_wnum = 0x08, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 2427 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run all
--------------------------------------------------------------
[   2437 ns] Error!!!
    reference: PC = 0x9fc05144, wb_rf_wnum = 0x08, wb_rf_wdata = 0x00020000
    mycpu    : PC = 0xbfc0512c, wb_rf_wnum = 0x04, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 2477 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run all
--------------------------------------------------------------
[   2497 ns] Error!!!
    reference: PC = 0x9fc0515c, wb_rf_wnum = 0x08, wb_rf_wdata = 0x00030000
    mycpu    : PC = 0xbfc0634c, wb_rf_wnum = 0x04, wb_rf_wdata = 0x00000000
--------------------------------------------------------------
$finish called at time : 2537 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
==============================================================
Test begin!
--------------------------------------------------------------
[   2047 ns] Error!!!
    reference: PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xxxxxxxff
--------------------------------------------------------------
$finish called at time : 2087 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2T1
INFO: [VRFC 10-311] analyzing module Mux3T1
INFO: [VRFC 10-311] analyzing module Mux4T1
INFO: [VRFC 10-311] analyzing module Mux5T1
INFO: [VRFC 10-311] analyzing module Mux6T1
INFO: [VRFC 10-311] analyzing module Mux8T1
INFO: [VRFC 10-311] analyzing module Mux16T1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCPlus4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/hi_lo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ll_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ll_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/WB/modifyLoadData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyLoaddata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyStoreData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/victimInstDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module victimInstDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '15' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'debug_wb_rf_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:157]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2T1
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.g_p
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.flopr(width=1)
Compiling module xil_defaultlib.flopr(width=8)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.IF_ID_REG
Compiling module xil_defaultlib.IF_ID_REG_PACKED
Compiling module xil_defaultlib.Mux3T1
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.hi_lo_reg
Compiling module xil_defaultlib.COP0
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.victimInstDetector
Compiling module xil_defaultlib.Hazard_Detection_Unit
Compiling module xil_defaultlib.flopr(width=4)
Compiling module xil_defaultlib.flopr(width=2)
Compiling module xil_defaultlib.flopr(width=5)
Compiling module xil_defaultlib.ID_EXE_REG
Compiling module xil_defaultlib.ID_EXE_REG_PACKED
Compiling module xil_defaultlib.Mux4T1
Compiling module xil_defaultlib.Mux2T1(width=1)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Mux3T1(width=5)
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.ll_bit
Compiling module xil_defaultlib.flopr(width=64)
Compiling module xil_defaultlib.EXE_MEM_REG
Compiling module xil_defaultlib.EXE_MEM_REG_PACKED
Compiling module xil_defaultlib.modifyStoreData
Compiling module xil_defaultlib.MEM_WB_REG
Compiling module xil_defaultlib.MEM_WB_REG_PACKED
Compiling module xil_defaultlib.modifyLoaddata
Compiling module xil_defaultlib.Mips
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.data_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
PC_E: 0xxxxxxxxx; ALU_result_E: 0x00000000
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:40 . Memory (MB): peak = 2499.453 ; gain = 0.000
run 10 ns
PC_E: 0xfffffffc; ALU_result_E: 0x00000000
run 10 ns
run 10 ns
run 10 ns
run all
==============================================================
Test begin!
PC_E: 0xbfc00000; ALU_result_E: 0x00000000
PC_E: 0xbfc00000; ALU_result_E: 0xffffffff
PC_E: 0xbfc00004; ALU_result_E: 0xffffffff
PC_E: 0xbfc00008; ALU_result_E: 0xffffffff
--------------------------------------------------------------
[   2047 ns] Error!!!
    reference: PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xxxxxxxff
--------------------------------------------------------------
PC_E: 0xbfc0000c; ALU_result_E: 0xffffffff
PC_E: 0xbfc0000c; ALU_result_E: 0x00000000
PC_E: 0xbfc00010; ALU_result_E: 0x00000000
PC_E: 0xbfc00010; ALU_result_E: 0xffffffff
PC_E: 0xbfc006bc; ALU_result_E: 0xffffffff
PC_E: 0xbfc006bc; ALU_result_E: 0xffff0000
PC_E: 0xbfc006bc; ALU_result_E: 0x80000000
PC_E: 0xbfc006c0; ALU_result_E: 0x80000000
PC_E: 0xbfc006c0; ALU_result_E: 0x00008000
PC_E: 0xbfc006c0; ALU_result_E: 0x0000f008
$finish called at time : 2087 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
WARNING: [VRFC 10-3380] identifier 'MEM_WB_ALU_result_data' is used before its declaration [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:439]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2T1
INFO: [VRFC 10-311] analyzing module Mux3T1
INFO: [VRFC 10-311] analyzing module Mux4T1
INFO: [VRFC 10-311] analyzing module Mux5T1
INFO: [VRFC 10-311] analyzing module Mux6T1
INFO: [VRFC 10-311] analyzing module Mux8T1
INFO: [VRFC 10-311] analyzing module Mux16T1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCPlus4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/hi_lo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ll_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ll_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/WB/modifyLoadData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyLoaddata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyStoreData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/victimInstDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module victimInstDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '19' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'debug_wb_rf_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:157]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2T1
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.g_p
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.flopr(width=1)
Compiling module xil_defaultlib.flopr(width=8)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.IF_ID_REG
Compiling module xil_defaultlib.IF_ID_REG_PACKED
Compiling module xil_defaultlib.Mux3T1
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.hi_lo_reg
Compiling module xil_defaultlib.COP0
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.victimInstDetector
Compiling module xil_defaultlib.Hazard_Detection_Unit
Compiling module xil_defaultlib.flopr(width=4)
Compiling module xil_defaultlib.flopr(width=2)
Compiling module xil_defaultlib.flopr(width=5)
Compiling module xil_defaultlib.ID_EXE_REG
Compiling module xil_defaultlib.ID_EXE_REG_PACKED
Compiling module xil_defaultlib.Mux4T1
Compiling module xil_defaultlib.Mux2T1(width=1)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Mux3T1(width=5)
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.ll_bit
Compiling module xil_defaultlib.flopr(width=64)
Compiling module xil_defaultlib.EXE_MEM_REG
Compiling module xil_defaultlib.EXE_MEM_REG_PACKED
Compiling module xil_defaultlib.modifyStoreData
Compiling module xil_defaultlib.MEM_WB_REG
Compiling module xil_defaultlib.MEM_WB_REG_PACKED
Compiling module xil_defaultlib.modifyLoaddata
Compiling module xil_defaultlib.Mips
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.data_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
PC_E: 0xxxxxxxxx; ALU_result_E: 0x00000000, ALU_result_M: 0xxxxxxxxx, ALU_result_W: 0xxxxxxxxx
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:44 . Memory (MB): peak = 2499.453 ; gain = 0.000
run all
PC_E: 0xxxxxxxxx; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0xxxxxxxxx
PC_E: 0xfffffffc; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0x00000000
==============================================================
Test begin!
PC_E: 0xbfc00000; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0x00000000
PC_E: 0xbfc00000; ALU_result_E: 0xffffffff, ALU_result_M: 0x00000000, ALU_result_W: 0x00000000
PC_E: 0xbfc00004; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
PC_E: 0xbfc00008; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0xffffffff
--------------------------------------------------------------
[   2047 ns] Error!!!
    reference: PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xxxxxxxff
--------------------------------------------------------------
PC_E: 0xbfc0000c; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0xffffffff
PC_E: 0xbfc0000c; ALU_result_E: 0x00000000, ALU_result_M: 0xffffffff, ALU_result_W: 0xffffffff
PC_E: 0xbfc00010; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0xffffffff
PC_E: 0xbfc00010; ALU_result_E: 0xffffffff, ALU_result_M: 0x00000000, ALU_result_W: 0xffffffff
PC_E: 0xbfc006bc; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
PC_E: 0xbfc006bc; ALU_result_E: 0xffff0000, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
PC_E: 0xbfc006bc; ALU_result_E: 0x80000000, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
PC_E: 0xbfc006c0; ALU_result_E: 0x80000000, ALU_result_M: 0x80000000, ALU_result_W: 0xffffffff
PC_E: 0xbfc006c0; ALU_result_E: 0x00008000, ALU_result_M: 0x80000000, ALU_result_W: 0xffffffff
PC_E: 0xbfc006c0; ALU_result_E: 0x0000f008, ALU_result_M: 0x80000000, ALU_result_W: 0xffffffff
$finish called at time : 2087 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
WARNING: [VRFC 10-3380] identifier 'MEM_WB_ALU_result_data' is used before its declaration [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:439]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2T1
INFO: [VRFC 10-311] analyzing module Mux3T1
INFO: [VRFC 10-311] analyzing module Mux4T1
INFO: [VRFC 10-311] analyzing module Mux5T1
INFO: [VRFC 10-311] analyzing module Mux6T1
INFO: [VRFC 10-311] analyzing module Mux8T1
INFO: [VRFC 10-311] analyzing module Mux16T1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCPlus4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/hi_lo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ll_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ll_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/WB/modifyLoadData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyLoaddata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyStoreData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/victimInstDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module victimInstDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'debug_wb_rf_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:157]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2T1
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.g_p
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.flopr(width=1)
Compiling module xil_defaultlib.flopr(width=8)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.IF_ID_REG
Compiling module xil_defaultlib.IF_ID_REG_PACKED
Compiling module xil_defaultlib.Mux3T1
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.hi_lo_reg
Compiling module xil_defaultlib.COP0
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.victimInstDetector
Compiling module xil_defaultlib.Hazard_Detection_Unit
Compiling module xil_defaultlib.flopr(width=4)
Compiling module xil_defaultlib.flopr(width=2)
Compiling module xil_defaultlib.flopr(width=5)
Compiling module xil_defaultlib.ID_EXE_REG
Compiling module xil_defaultlib.ID_EXE_REG_PACKED
Compiling module xil_defaultlib.Mux4T1
Compiling module xil_defaultlib.Mux2T1(width=1)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Mux3T1(width=5)
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.ll_bit
Compiling module xil_defaultlib.flopr(width=64)
Compiling module xil_defaultlib.EXE_MEM_REG
Compiling module xil_defaultlib.EXE_MEM_REG_PACKED
Compiling module xil_defaultlib.modifyStoreData
Compiling module xil_defaultlib.MEM_WB_REG
Compiling module xil_defaultlib.MEM_WB_REG_PACKED
Compiling module xil_defaultlib.modifyLoaddata
Compiling module xil_defaultlib.Mips
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.data_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
PC_E: 0xxxxxxxxx; ALU_result_E: 0x00000000, ALU_result_M: 0xxxxxxxxx, ALU_result_W: 0xxxxxxxxx
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 2499.453 ; gain = 0.000
run all
PC_E: 0xxxxxxxxx; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0xxxxxxxxx
PC_E: 0xfffffffc; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0x00000000
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0xxxxxxxxx
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0x00000000
==============================================================
Test begin!
PC_E: 0xbfc00000; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0x00000000
PC_E: 0xbfc00000; ALU_result_E: 0xffffffff, ALU_result_M: 0x00000000, ALU_result_W: 0x00000000
PC_E: 0xbfc00004; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000
PC_E: 0xbfc00008; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0xffffffff
--------------------------------------------------------------
[   2047 ns] Error!!!
    reference: PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xxxxxxxff
--------------------------------------------------------------
PC_E: 0xbfc0000c; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0xffffffff
PC_E: 0xbfc0000c; ALU_result_E: 0x00000000, ALU_result_M: 0xffffffff, ALU_result_W: 0xffffffff
PC_E: 0xbfc00010; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0xffffffff
PC_E: 0xbfc00010; ALU_result_E: 0xffffffff, ALU_result_M: 0x00000000, ALU_result_W: 0xffffffff
PC_E: 0xbfc006bc; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0x00000000
PC_E: 0xbfc006bc; ALU_result_E: 0xffff0000, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
PC_E: 0xbfc006bc; ALU_result_E: 0x80000000, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
PC_E: 0xbfc006c0; ALU_result_E: 0x80000000, ALU_result_M: 0x80000000, ALU_result_W: 0xffffffff
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000
PC_E: 0xbfc006c0; ALU_result_E: 0x00008000, ALU_result_M: 0x80000000, ALU_result_W: 0xffffffff
PC_E: 0xbfc006c0; ALU_result_E: 0x0000f008, ALU_result_M: 0x80000000, ALU_result_W: 0xffffffff
$finish called at time : 2087 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
WARNING: [VRFC 10-3380] identifier 'MEM_WB_ALU_result_data' is used before its declaration [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:439]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2T1
INFO: [VRFC 10-311] analyzing module Mux3T1
INFO: [VRFC 10-311] analyzing module Mux4T1
INFO: [VRFC 10-311] analyzing module Mux5T1
INFO: [VRFC 10-311] analyzing module Mux6T1
INFO: [VRFC 10-311] analyzing module Mux8T1
INFO: [VRFC 10-311] analyzing module Mux16T1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCPlus4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/hi_lo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ll_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ll_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/WB/modifyLoadData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyLoaddata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyStoreData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/victimInstDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module victimInstDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'debug_wb_rf_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:157]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2T1
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.g_p
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.flopr(width=1)
Compiling module xil_defaultlib.flopr(width=8)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.IF_ID_REG
Compiling module xil_defaultlib.IF_ID_REG_PACKED
Compiling module xil_defaultlib.Mux3T1
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.hi_lo_reg
Compiling module xil_defaultlib.COP0
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.victimInstDetector
Compiling module xil_defaultlib.Hazard_Detection_Unit
Compiling module xil_defaultlib.flopr(width=4)
Compiling module xil_defaultlib.flopr(width=2)
Compiling module xil_defaultlib.flopr(width=5)
Compiling module xil_defaultlib.ID_EXE_REG
Compiling module xil_defaultlib.ID_EXE_REG_PACKED
Compiling module xil_defaultlib.Mux4T1
Compiling module xil_defaultlib.Mux2T1(width=1)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Mux3T1(width=5)
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.ll_bit
Compiling module xil_defaultlib.flopr(width=64)
Compiling module xil_defaultlib.EXE_MEM_REG
Compiling module xil_defaultlib.EXE_MEM_REG_PACKED
Compiling module xil_defaultlib.modifyStoreData
Compiling module xil_defaultlib.MEM_WB_REG
Compiling module xil_defaultlib.MEM_WB_REG_PACKED
Compiling module xil_defaultlib.modifyLoaddata
Compiling module xil_defaultlib.Mips
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.data_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
PC_E: 0xxxxxxxxx; ALU_result_E: 0x00000000, ALU_result_M: 0xxxxxxxxx, ALU_result_W: 0xxxxxxxxx
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 2499.453 ; gain = 0.000
run all
PC_E: 0xfffffffc; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0x00000000
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0xxxxxxxxx
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0x00000000
==============================================================
Test begin!
PC_E: 0xbfc00000; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0x00000000
PC_E: 0xbfc00000; ALU_result_E: 0xffffffff, ALU_result_M: 0x00000000, ALU_result_W: 0x00000000
PC_E: 0xbfc00004; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000
PC_E: 0xbfc00008; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0xffffffff
PC_E: 0xbfc00008; ALU_result_E: 0x00000000, ALU_result_M: 0xffffffff, ALU_result_W: 0xffffffff
--------------------------------------------------------------
[   2047 ns] Error!!!
    reference: PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xxxxxxxff
--------------------------------------------------------------
PC_E: 0xbfc0000c; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0xffffffff
PC_E: 0xbfc006b8; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0x00000000
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0x00000000
PC_E: 0xbfc006b8; ALU_result_E: 0xbfaf0000, ALU_result_M: 0x00000000, ALU_result_W: 0x00000000
PC_E: 0xbfc006bc; ALU_result_E: 0xbfaf0000, ALU_result_M: 0xbfaf0000, ALU_result_W: 0x00000000
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000
PC_E: 0xbfc006bc; ALU_result_E: 0x0000bfaf, ALU_result_M: 0xbfaf0000, ALU_result_W: 0x00000000
PC_E: 0xbfc006bc; ALU_result_E: 0x0000f008, ALU_result_M: 0xbfaf0000, ALU_result_W: 0x00000000
PC_E: 0xbfc006bc; ALU_result_E: 0xbfaff008, ALU_result_M: 0xbfaf0000, ALU_result_W: 0x00000000
PC_E: 0xbfc006c0; ALU_result_E: 0xbfaff008, ALU_result_M: 0xbfaff008, ALU_result_W: 0xbfaf0000
PC_E: 0xbfc006c0; ALU_result_E: 0xf0080000, ALU_result_M: 0xbfaff008, ALU_result_W: 0xbfaf0000
PC_E: 0xbfc006c0; ALU_result_E: 0xbfaf0000, ALU_result_M: 0xbfaff008, ALU_result_W: 0xbfaf0000
$finish called at time : 2087 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
WARNING: [VRFC 10-3380] identifier 'MEM_WB_ALU_result_data' is used before its declaration [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:439]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2T1
INFO: [VRFC 10-311] analyzing module Mux3T1
INFO: [VRFC 10-311] analyzing module Mux4T1
INFO: [VRFC 10-311] analyzing module Mux5T1
INFO: [VRFC 10-311] analyzing module Mux6T1
INFO: [VRFC 10-311] analyzing module Mux8T1
INFO: [VRFC 10-311] analyzing module Mux16T1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCPlus4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/hi_lo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ll_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ll_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/WB/modifyLoadData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyLoaddata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyStoreData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/victimInstDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module victimInstDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'debug_wb_rf_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:157]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2T1
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.g_p
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.flopr(width=1)
Compiling module xil_defaultlib.flopr(width=8)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.IF_ID_REG
Compiling module xil_defaultlib.IF_ID_REG_PACKED
Compiling module xil_defaultlib.Mux3T1
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.hi_lo_reg
Compiling module xil_defaultlib.COP0
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.victimInstDetector
Compiling module xil_defaultlib.Hazard_Detection_Unit
Compiling module xil_defaultlib.flopr(width=4)
Compiling module xil_defaultlib.flopr(width=2)
Compiling module xil_defaultlib.flopr(width=5)
Compiling module xil_defaultlib.ID_EXE_REG
Compiling module xil_defaultlib.ID_EXE_REG_PACKED
Compiling module xil_defaultlib.Mux4T1
Compiling module xil_defaultlib.Mux2T1(width=1)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Mux3T1(width=5)
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.ll_bit
Compiling module xil_defaultlib.flopr(width=64)
Compiling module xil_defaultlib.EXE_MEM_REG
Compiling module xil_defaultlib.EXE_MEM_REG_PACKED
Compiling module xil_defaultlib.modifyStoreData
Compiling module xil_defaultlib.MEM_WB_REG
Compiling module xil_defaultlib.MEM_WB_REG_PACKED
Compiling module xil_defaultlib.modifyLoaddata
Compiling module xil_defaultlib.Mips
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.data_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
PC_E: 0xxxxxxxxx; ALU_result_E: 0x00000000, ALU_result_M: 0xxxxxxxxx, ALU_result_W: 0xxxxxxxxx
MEM_WB_result_sel_data: 0xx, modifiedLoadData: 0xxxxxxxxx, WB_result_data: 0x00000000
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 2499.453 ; gain = 0.000
run all
PC_E: 0xxxxxxxxx; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0xxxxxxxxx
PC_E: 0xfffffffc; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0x00000000
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0xxxxxxxxx, WB_result_data: 0x00000000
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0x00000000, WB_result_data: 0xxxxxxxxx
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0x00000000, WB_result_data: 0x00000000
==============================================================
Test begin!
PC_E: 0xbfc00000; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0x00000000
PC_E: 0xbfc00000; ALU_result_E: 0xffffffff, ALU_result_M: 0x00000000, ALU_result_W: 0x00000000
PC_E: 0xbfc00004; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0x00000000
PC_E: 0xbfc00008; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0xffffffff
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0xffffffff
--------------------------------------------------------------
[   2047 ns] Error!!!
    reference: PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xxxxxxxff
--------------------------------------------------------------
PC_E: 0xbfc0000c; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0xffffffff
PC_E: 0xbfc0000c; ALU_result_E: 0x00000000, ALU_result_M: 0xffffffff, ALU_result_W: 0xffffffff
PC_E: 0xbfc00010; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0xffffffff
PC_E: 0xbfc00010; ALU_result_E: 0xffffffff, ALU_result_M: 0x00000000, ALU_result_W: 0xffffffff
PC_E: 0xbfc006bc; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0x00000000, WB_result_data: 0xffffffff
PC_E: 0xbfc006bc; ALU_result_E: 0xffff0000, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0x00000000, WB_result_data: 0x00000000
PC_E: 0xbfc006bc; ALU_result_E: 0x80000000, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
PC_E: 0xbfc006c0; ALU_result_E: 0x80000000, ALU_result_M: 0x80000000, ALU_result_W: 0xffffffff
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0x00000000
PC_E: 0xbfc006c0; ALU_result_E: 0x00008000, ALU_result_M: 0x80000000, ALU_result_W: 0xffffffff
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0xffffffff
PC_E: 0xbfc006c0; ALU_result_E: 0x0000f008, ALU_result_M: 0x80000000, ALU_result_W: 0xffffffff
$finish called at time : 2087 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run all
PC_E: 0xbfc006c4; ALU_result_E: 0x0000f008, ALU_result_M: 0x0000f008, ALU_result_W: 0x80000000
PC_E: 0xbfc006c4; ALU_result_E: 0xf0080000, ALU_result_M: 0x0000f008, ALU_result_W: 0x80000000
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0x80000000
PC_E: 0xbfc006c4; ALU_result_E: 0xbfaf0000, ALU_result_M: 0x0000f008, ALU_result_W: 0x80000000
--------------------------------------------------------------
[   2097 ns] Error!!!
    reference: PC = 0xbfc006bc, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfaff008
    mycpu    : PC = 0xbfc006bc, wb_rf_wnum = 0x08, wb_rf_wdata = 0xX0000000
--------------------------------------------------------------
PC_E: 0xbfc006c8; ALU_result_E: 0xbfaf0000, ALU_result_M: 0xbfaf0000, ALU_result_W: 0x0000f008
PC_E: 0xbfc006c8; ALU_result_E: 0x0000bfaf, ALU_result_M: 0xbfaf0000, ALU_result_W: 0x0000f008
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0x0000f008
PC_E: 0xbfc006c8; ALU_result_E: 0x0000f004, ALU_result_M: 0xbfaf0000, ALU_result_W: 0x0000f008
PC_E: 0xbfc006c8; ALU_result_E: 0xbfaff004, ALU_result_M: 0xbfaf0000, ALU_result_W: 0x0000f008
PC_E: 0xbfc006cc; ALU_result_E: 0xbfaff004, ALU_result_M: 0xbfaff004, ALU_result_W: 0xbfaf0000
PC_E: 0xbfc006cc; ALU_result_E: 0xf0040000, ALU_result_M: 0xbfaff004, ALU_result_W: 0xbfaf0000
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0xbfaf0000
PC_E: 0xbfc006cc; ALU_result_E: 0xbfaf0000, ALU_result_M: 0xbfaff004, ALU_result_W: 0xbfaf0000
PC_E: 0xbfc006d0; ALU_result_E: 0xbfaf0000, ALU_result_M: 0xbfaf0000, ALU_result_W: 0xbfaff004
PC_E: 0xbfc006d0; ALU_result_E: 0x0000bfaf, ALU_result_M: 0xbfaf0000, ALU_result_W: 0xbfaff004
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0xbfaff004
PC_E: 0xbfc006d0; ALU_result_E: 0x0000f010, ALU_result_M: 0xbfaf0000, ALU_result_W: 0xbfaff004
PC_E: 0xbfc006d0; ALU_result_E: 0xbfaff010, ALU_result_M: 0xbfaf0000, ALU_result_W: 0xbfaff004
PC_E: 0xbfc006d4; ALU_result_E: 0xbfaff010, ALU_result_M: 0xbfaff010, ALU_result_W: 0xbfaf0000
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0xbfaf0000
PC_E: 0xbfc006d4; ALU_result_E: 0xbfaf0002, ALU_result_M: 0xbfaff010, ALU_result_W: 0xbfaf0000
PC_E: 0xbfc006d4; ALU_result_E: 0xbfaff012, ALU_result_M: 0xbfaff010, ALU_result_W: 0xbfaf0000
PC_E: 0xbfc006d4; ALU_result_E: 0x00000002, ALU_result_M: 0xbfaff010, ALU_result_W: 0xbfaf0000
$finish called at time : 2137 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run all
PC_E: 0xbfc006d8; ALU_result_E: 0x00000002, ALU_result_M: 0x00000002, ALU_result_W: 0xbfaff010
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0xbfaff010
PC_E: 0xbfc006d8; ALU_result_E: 0x00000001, ALU_result_M: 0x00000002, ALU_result_W: 0xbfaff010
--------------------------------------------------------------
[   2147 ns] Error!!!
    reference: PC = 0xbfc006d0, wb_rf_wnum = 0x09, wb_rf_wdata = 0x00000002
    mycpu    : PC = 0xbfc006d0, wb_rf_wnum = 0x11, wb_rf_wdata = 0xXxXxx010
--------------------------------------------------------------
PC_E: 0xbfc006dc; ALU_result_E: 0x00000001, ALU_result_M: 0x00000001, ALU_result_W: 0x00000002
PC_E: 0xbfc006dc; ALU_result_E: 0x00010000, ALU_result_M: 0x00000001, ALU_result_W: 0x00000002
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0x00000002
PC_E: 0xbfc006dc; ALU_result_E: 0x00000000, ALU_result_M: 0x00000001, ALU_result_W: 0x00000002
PC_E: 0xbfc006e0; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0x00000001
PC_E: 0xbfc006e0; ALU_result_E: 0x0000f008, ALU_result_M: 0x00000000, ALU_result_W: 0x00000001
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0x00000001
PC_E: 0xbfc006e0; ALU_result_E: 0xbfaff004, ALU_result_M: 0x00000000, ALU_result_W: 0x00000001
PC_E: 0xbfc006e4; ALU_result_E: 0xbfaff004, ALU_result_M: 0xbfaff004, ALU_result_W: 0x00000000
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0x00000000
PC_E: 0xbfc006e4; ALU_result_E: 0xbfaff010, ALU_result_M: 0xbfaff004, ALU_result_W: 0x00000000
PC_E: 0xbfc006e8; ALU_result_E: 0xbfaff010, ALU_result_M: 0xbfaff010, ALU_result_W: 0xbfaff004
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0x00000000, WB_result_data: 0x00000000
PC_E: 0xbfc006e8; ALU_result_E: 0x00000000, ALU_result_M: 0xbfaff010, ALU_result_W: 0xbfaff004
$finish called at time : 2187 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
WARNING: [VRFC 10-3380] identifier 'MEM_WB_ALU_result_data' is used before its declaration [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:439]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2T1
INFO: [VRFC 10-311] analyzing module Mux3T1
INFO: [VRFC 10-311] analyzing module Mux4T1
INFO: [VRFC 10-311] analyzing module Mux5T1
INFO: [VRFC 10-311] analyzing module Mux6T1
INFO: [VRFC 10-311] analyzing module Mux8T1
INFO: [VRFC 10-311] analyzing module Mux16T1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCPlus4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/hi_lo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ll_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ll_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/WB/modifyLoadData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyLoaddata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyStoreData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/victimInstDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module victimInstDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'debug_wb_rf_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:157]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2T1
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.g_p
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.flopr(width=1)
Compiling module xil_defaultlib.flopr(width=8)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.IF_ID_REG
Compiling module xil_defaultlib.IF_ID_REG_PACKED
Compiling module xil_defaultlib.Mux3T1
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.hi_lo_reg
Compiling module xil_defaultlib.COP0
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.victimInstDetector
Compiling module xil_defaultlib.Hazard_Detection_Unit
Compiling module xil_defaultlib.flopr(width=4)
Compiling module xil_defaultlib.flopr(width=2)
Compiling module xil_defaultlib.flopr(width=5)
Compiling module xil_defaultlib.ID_EXE_REG
Compiling module xil_defaultlib.ID_EXE_REG_PACKED
Compiling module xil_defaultlib.Mux4T1
Compiling module xil_defaultlib.Mux2T1(width=1)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Mux3T1(width=5)
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.ll_bit
Compiling module xil_defaultlib.flopr(width=64)
Compiling module xil_defaultlib.EXE_MEM_REG
Compiling module xil_defaultlib.EXE_MEM_REG_PACKED
Compiling module xil_defaultlib.modifyStoreData
Compiling module xil_defaultlib.MEM_WB_REG
Compiling module xil_defaultlib.MEM_WB_REG_PACKED
Compiling module xil_defaultlib.modifyLoaddata
Compiling module xil_defaultlib.Mips
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.data_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
PC_E: 0xxxxxxxxx; ALU_result_E: 0x00000000, ALU_result_M: 0xxxxxxxxx, ALU_result_W: 0xxxxxxxxx
MEM_WB_result_sel_data: 0xx, modifiedLoadData: 0xxxxxxxxx, WB_result_data: 0x00000000
debug_wb_rf_wdata: 0x8h         0
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:36 . Memory (MB): peak = 2499.453 ; gain = 0.000
run all
PC_E: 0xxxxxxxxx; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0xxxxxxxxx
PC_E: 0xfffffffc; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0x00000000
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0xxxxxxxxx, WB_result_data: 0x00000000
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0x00000000, WB_result_data: 0xxxxxxxxx
debug_wb_rf_wdata: 0x8h         x
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0x00000000, WB_result_data: 0x00000000
debug_wb_rf_wdata: 0x8h         0
==============================================================
Test begin!
PC_E: 0xbfc00000; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0x00000000
PC_E: 0xbfc00000; ALU_result_E: 0xffffffff, ALU_result_M: 0x00000000, ALU_result_W: 0x00000000
PC_E: 0xbfc00004; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0x00000000
PC_E: 0xbfc00008; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0xffffffff
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0xffffffff
debug_wb_rf_wdata: 0x8h4294967295
--------------------------------------------------------------
[   2047 ns] Error!!!
    reference: PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xxxxxxxff
--------------------------------------------------------------
PC_E: 0xbfc0000c; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0xffffffff
PC_E: 0xbfc0000c; ALU_result_E: 0x00000000, ALU_result_M: 0xffffffff, ALU_result_W: 0xffffffff
PC_E: 0xbfc00010; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0xffffffff
PC_E: 0xbfc00010; ALU_result_E: 0xffffffff, ALU_result_M: 0x00000000, ALU_result_W: 0xffffffff
PC_E: 0xbfc006bc; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0x00000000, WB_result_data: 0xffffffff
PC_E: 0xbfc006bc; ALU_result_E: 0xffff0000, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0x00000000, WB_result_data: 0x00000000
debug_wb_rf_wdata: 0x8h         0
PC_E: 0xbfc006bc; ALU_result_E: 0x80000000, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
PC_E: 0xbfc006c0; ALU_result_E: 0x80000000, ALU_result_M: 0x80000000, ALU_result_W: 0xffffffff
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0x00000000
PC_E: 0xbfc006c0; ALU_result_E: 0x00008000, ALU_result_M: 0x80000000, ALU_result_W: 0xffffffff
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0xffffffff
debug_wb_rf_wdata: 0x8h4294967295
PC_E: 0xbfc006c0; ALU_result_E: 0x0000f008, ALU_result_M: 0x80000000, ALU_result_W: 0xffffffff
$finish called at time : 2087 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
WARNING: [VRFC 10-3380] identifier 'MEM_WB_ALU_result_data' is used before its declaration [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:439]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2T1
INFO: [VRFC 10-311] analyzing module Mux3T1
INFO: [VRFC 10-311] analyzing module Mux4T1
INFO: [VRFC 10-311] analyzing module Mux5T1
INFO: [VRFC 10-311] analyzing module Mux6T1
INFO: [VRFC 10-311] analyzing module Mux8T1
INFO: [VRFC 10-311] analyzing module Mux16T1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCPlus4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/hi_lo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ll_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ll_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/WB/modifyLoadData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyLoaddata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyStoreData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/victimInstDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module victimInstDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'debug_wb_rf_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:157]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2T1
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.g_p
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.flopr(width=1)
Compiling module xil_defaultlib.flopr(width=8)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.IF_ID_REG
Compiling module xil_defaultlib.IF_ID_REG_PACKED
Compiling module xil_defaultlib.Mux3T1
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.hi_lo_reg
Compiling module xil_defaultlib.COP0
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.victimInstDetector
Compiling module xil_defaultlib.Hazard_Detection_Unit
Compiling module xil_defaultlib.flopr(width=4)
Compiling module xil_defaultlib.flopr(width=2)
Compiling module xil_defaultlib.flopr(width=5)
Compiling module xil_defaultlib.ID_EXE_REG
Compiling module xil_defaultlib.ID_EXE_REG_PACKED
Compiling module xil_defaultlib.Mux4T1
Compiling module xil_defaultlib.Mux2T1(width=1)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Mux3T1(width=5)
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.ll_bit
Compiling module xil_defaultlib.flopr(width=64)
Compiling module xil_defaultlib.EXE_MEM_REG
Compiling module xil_defaultlib.EXE_MEM_REG_PACKED
Compiling module xil_defaultlib.modifyStoreData
Compiling module xil_defaultlib.MEM_WB_REG
Compiling module xil_defaultlib.MEM_WB_REG_PACKED
Compiling module xil_defaultlib.modifyLoaddata
Compiling module xil_defaultlib.Mips
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.data_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
PC_E: 0xxxxxxxxx; ALU_result_E: 0x00000000, ALU_result_M: 0xxxxxxxxx, ALU_result_W: 0xxxxxxxxx
MEM_WB_result_sel_data: 0xx, modifiedLoadData: 0xxxxxxxxx, WB_result_data: 0x00000000
debug_wb_rf_wdata: 0x00000000
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 2499.453 ; gain = 0.000
run all
PC_E: 0xxxxxxxxx; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0xxxxxxxxx
PC_E: 0xfffffffc; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0x00000000
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0xxxxxxxxx, WB_result_data: 0x00000000
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0x00000000, WB_result_data: 0xxxxxxxxx
debug_wb_rf_wdata: 0xxxxxxxxx
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0x00000000, WB_result_data: 0x00000000
debug_wb_rf_wdata: 0x00000000
==============================================================
Test begin!
PC_E: 0xbfc00000; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0x00000000
PC_E: 0xbfc00000; ALU_result_E: 0xffffffff, ALU_result_M: 0x00000000, ALU_result_W: 0x00000000
PC_E: 0xbfc00004; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0x00000000
PC_E: 0xbfc00008; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0xffffffff
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0xffffffff
debug_wb_rf_wdata: 0xffffffff
--------------------------------------------------------------
[   2047 ns] Error!!!
    reference: PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xxxxxxxff
--------------------------------------------------------------
PC_E: 0xbfc0000c; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0xffffffff
PC_E: 0xbfc0000c; ALU_result_E: 0x00000000, ALU_result_M: 0xffffffff, ALU_result_W: 0xffffffff
PC_E: 0xbfc00010; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0xffffffff
PC_E: 0xbfc00010; ALU_result_E: 0xffffffff, ALU_result_M: 0x00000000, ALU_result_W: 0xffffffff
PC_E: 0xbfc006bc; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0x00000000, WB_result_data: 0xffffffff
PC_E: 0xbfc006bc; ALU_result_E: 0xffff0000, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0x00000000, WB_result_data: 0x00000000
debug_wb_rf_wdata: 0x00000000
PC_E: 0xbfc006bc; ALU_result_E: 0x80000000, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
PC_E: 0xbfc006c0; ALU_result_E: 0x80000000, ALU_result_M: 0x80000000, ALU_result_W: 0xffffffff
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0x00000000
PC_E: 0xbfc006c0; ALU_result_E: 0x00008000, ALU_result_M: 0x80000000, ALU_result_W: 0xffffffff
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0xffffffff
debug_wb_rf_wdata: 0xffffffff
PC_E: 0xbfc006c0; ALU_result_E: 0x0000f008, ALU_result_M: 0x80000000, ALU_result_W: 0xffffffff
$finish called at time : 2087 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
WARNING: [VRFC 10-3380] identifier 'MEM_WB_ALU_result_data' is used before its declaration [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:439]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2T1
INFO: [VRFC 10-311] analyzing module Mux3T1
INFO: [VRFC 10-311] analyzing module Mux4T1
INFO: [VRFC 10-311] analyzing module Mux5T1
INFO: [VRFC 10-311] analyzing module Mux6T1
INFO: [VRFC 10-311] analyzing module Mux8T1
INFO: [VRFC 10-311] analyzing module Mux16T1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCPlus4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/hi_lo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ll_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ll_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/WB/modifyLoadData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyLoaddata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyStoreData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/victimInstDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module victimInstDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'debug_wb_rf_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:157]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2T1
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.g_p
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.flopr(width=1)
Compiling module xil_defaultlib.flopr(width=8)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.IF_ID_REG
Compiling module xil_defaultlib.IF_ID_REG_PACKED
Compiling module xil_defaultlib.Mux3T1
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.hi_lo_reg
Compiling module xil_defaultlib.COP0
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.victimInstDetector
Compiling module xil_defaultlib.Hazard_Detection_Unit
Compiling module xil_defaultlib.flopr(width=4)
Compiling module xil_defaultlib.flopr(width=2)
Compiling module xil_defaultlib.flopr(width=5)
Compiling module xil_defaultlib.ID_EXE_REG
Compiling module xil_defaultlib.ID_EXE_REG_PACKED
Compiling module xil_defaultlib.Mux4T1
Compiling module xil_defaultlib.Mux2T1(width=1)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Mux3T1(width=5)
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.ll_bit
Compiling module xil_defaultlib.flopr(width=64)
Compiling module xil_defaultlib.EXE_MEM_REG
Compiling module xil_defaultlib.EXE_MEM_REG_PACKED
Compiling module xil_defaultlib.modifyStoreData
Compiling module xil_defaultlib.MEM_WB_REG
Compiling module xil_defaultlib.MEM_WB_REG_PACKED
Compiling module xil_defaultlib.modifyLoaddata
Compiling module xil_defaultlib.Mips
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.data_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
PC_E: 0xxxxxxxxx; ALU_result_E: 0x00000000, ALU_result_M: 0xxxxxxxxx, ALU_result_W: 0xxxxxxxxx
MEM_WB_result_sel_data: 0xx, modifiedLoadData: 0xxxxxxxxx, WB_result_data: 0x00000000
debug_wb_rf_wdata: 0x00000000
soc_lite_top -> debug_wb_rf_wdata: 0x00000000
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 2499.453 ; gain = 0.000
run all
PC_E: 0xxxxxxxxx; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0xxxxxxxxx
PC_E: 0xfffffffc; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0x00000000
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0xxxxxxxxx, WB_result_data: 0x00000000
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0x00000000, WB_result_data: 0xxxxxxxxx
debug_wb_rf_wdata: 0xxxxxxxxx
soc_lite_top -> debug_wb_rf_wdata: 0xxxxxxxxx
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0x00000000, WB_result_data: 0x00000000
debug_wb_rf_wdata: 0x00000000
soc_lite_top -> debug_wb_rf_wdata: 0x00000000
==============================================================
Test begin!
PC_E: 0xbfc00000; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0x00000000
PC_E: 0xbfc00000; ALU_result_E: 0xffffffff, ALU_result_M: 0x00000000, ALU_result_W: 0x00000000
PC_E: 0xbfc00004; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0x00000000
PC_E: 0xbfc00008; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0xffffffff
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0xffffffff
debug_wb_rf_wdata: 0xffffffff
soc_lite_top -> debug_wb_rf_wdata: 0xffffffff
--------------------------------------------------------------
[   2047 ns] Error!!!
    reference: PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
    mycpu    : PC = 0xbfc00000, wb_rf_wnum = 0x08, wb_rf_wdata = 0xxxxxxxff
--------------------------------------------------------------
PC_E: 0xbfc0000c; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0xffffffff
PC_E: 0xbfc0000c; ALU_result_E: 0x00000000, ALU_result_M: 0xffffffff, ALU_result_W: 0xffffffff
PC_E: 0xbfc00010; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0xffffffff
PC_E: 0xbfc00010; ALU_result_E: 0xffffffff, ALU_result_M: 0x00000000, ALU_result_W: 0xffffffff
PC_E: 0xbfc006bc; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0x00000000, WB_result_data: 0xffffffff
PC_E: 0xbfc006bc; ALU_result_E: 0xffff0000, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0x00000000, WB_result_data: 0x00000000
debug_wb_rf_wdata: 0x00000000
soc_lite_top -> debug_wb_rf_wdata: 0x00000000
PC_E: 0xbfc006bc; ALU_result_E: 0x80000000, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
PC_E: 0xbfc006c0; ALU_result_E: 0x80000000, ALU_result_M: 0x80000000, ALU_result_W: 0xffffffff
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0x00000000
PC_E: 0xbfc006c0; ALU_result_E: 0x00008000, ALU_result_M: 0x80000000, ALU_result_W: 0xffffffff
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0xffffffff
debug_wb_rf_wdata: 0xffffffff
soc_lite_top -> debug_wb_rf_wdata: 0xffffffff
PC_E: 0xbfc006c0; ALU_result_E: 0x0000f008, ALU_result_M: 0x80000000, ALU_result_W: 0xffffffff
$finish called at time : 2087 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
WARNING: [VRFC 10-3380] identifier 'MEM_WB_ALU_result_data' is used before its declaration [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:439]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2T1
INFO: [VRFC 10-311] analyzing module Mux3T1
INFO: [VRFC 10-311] analyzing module Mux4T1
INFO: [VRFC 10-311] analyzing module Mux5T1
INFO: [VRFC 10-311] analyzing module Mux6T1
INFO: [VRFC 10-311] analyzing module Mux8T1
INFO: [VRFC 10-311] analyzing module Mux16T1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCPlus4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/hi_lo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ll_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ll_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/WB/modifyLoadData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyLoaddata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyStoreData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/victimInstDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module victimInstDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2T1
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.g_p
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.flopr(width=1)
Compiling module xil_defaultlib.flopr(width=8)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.IF_ID_REG
Compiling module xil_defaultlib.IF_ID_REG_PACKED
Compiling module xil_defaultlib.Mux3T1
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.hi_lo_reg
Compiling module xil_defaultlib.COP0
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.victimInstDetector
Compiling module xil_defaultlib.Hazard_Detection_Unit
Compiling module xil_defaultlib.flopr(width=4)
Compiling module xil_defaultlib.flopr(width=2)
Compiling module xil_defaultlib.flopr(width=5)
Compiling module xil_defaultlib.ID_EXE_REG
Compiling module xil_defaultlib.ID_EXE_REG_PACKED
Compiling module xil_defaultlib.Mux4T1
Compiling module xil_defaultlib.Mux2T1(width=1)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Mux3T1(width=5)
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.ll_bit
Compiling module xil_defaultlib.flopr(width=64)
Compiling module xil_defaultlib.EXE_MEM_REG
Compiling module xil_defaultlib.EXE_MEM_REG_PACKED
Compiling module xil_defaultlib.modifyStoreData
Compiling module xil_defaultlib.MEM_WB_REG
Compiling module xil_defaultlib.MEM_WB_REG_PACKED
Compiling module xil_defaultlib.modifyLoaddata
Compiling module xil_defaultlib.Mips
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.data_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
PC_E: 0xxxxxxxxx; ALU_result_E: 0x00000000, ALU_result_M: 0xxxxxxxxx, ALU_result_W: 0xxxxxxxxx
MEM_WB_result_sel_data: 0xx, modifiedLoadData: 0xxxxxxxxx, WB_result_data: 0x00000000
debug_wb_rf_wdata: 0x00000000
soc_lite_top -> debug_wb_rf_wdata: 0x00000000
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:41 . Memory (MB): peak = 2499.453 ; gain = 0.000
run all
PC_E: 0xxxxxxxxx; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0xxxxxxxxx
PC_E: 0xfffffffc; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0x00000000
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0xxxxxxxxx, WB_result_data: 0x00000000
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0x00000000, WB_result_data: 0xxxxxxxxx
debug_wb_rf_wdata: 0xxxxxxxxx
soc_lite_top -> debug_wb_rf_wdata: 0xxxxxxxxx
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0x00000000, WB_result_data: 0x00000000
debug_wb_rf_wdata: 0x00000000
soc_lite_top -> debug_wb_rf_wdata: 0x00000000
==============================================================
Test begin!
PC_E: 0xbfc00000; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0x00000000
PC_E: 0xbfc00000; ALU_result_E: 0xffffffff, ALU_result_M: 0x00000000, ALU_result_W: 0x00000000
PC_E: 0xbfc00004; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0x00000000
PC_E: 0xbfc00008; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0xffffffff
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0xffffffff
debug_wb_rf_wdata: 0xffffffff
soc_lite_top -> debug_wb_rf_wdata: 0xffffffff
PC_E: 0xbfc0000c; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0xffffffff
PC_E: 0xbfc0000c; ALU_result_E: 0x00000000, ALU_result_M: 0xffffffff, ALU_result_W: 0xffffffff
PC_E: 0xbfc00010; ALU_result_E: 0x00000000, ALU_result_M: 0x00000000, ALU_result_W: 0xffffffff
PC_E: 0xbfc00010; ALU_result_E: 0xffffffff, ALU_result_M: 0x00000000, ALU_result_W: 0xffffffff
--------------------------------------------------------------
[   2067 ns] Error!!!
    reference: PC = 0xbfc006b8, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfaf0000
    mycpu    : PC = 0xbfc00008, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
--------------------------------------------------------------
PC_E: 0xbfc006bc; ALU_result_E: 0xffffffff, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0x00000000, WB_result_data: 0xffffffff
PC_E: 0xbfc006bc; ALU_result_E: 0xffff0000, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
MEM_WB_result_sel_data: 0x0, modifiedLoadData: 0x00000000, WB_result_data: 0x00000000
debug_wb_rf_wdata: 0x00000000
soc_lite_top -> debug_wb_rf_wdata: 0x00000000
PC_E: 0xbfc006bc; ALU_result_E: 0x80000000, ALU_result_M: 0xffffffff, ALU_result_W: 0x00000000
PC_E: 0xbfc006c0; ALU_result_E: 0x80000000, ALU_result_M: 0x80000000, ALU_result_W: 0xffffffff
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0x00000000
PC_E: 0xbfc006c0; ALU_result_E: 0x00008000, ALU_result_M: 0x80000000, ALU_result_W: 0xffffffff
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0xffffffff
debug_wb_rf_wdata: 0xffffffff
soc_lite_top -> debug_wb_rf_wdata: 0xffffffff
PC_E: 0xbfc006c0; ALU_result_E: 0x0000f008, ALU_result_M: 0x80000000, ALU_result_W: 0xffffffff
PC_E: 0xbfc006c4; ALU_result_E: 0x0000f008, ALU_result_M: 0x0000f008, ALU_result_W: 0x80000000
PC_E: 0xbfc006c4; ALU_result_E: 0xf0080000, ALU_result_M: 0x0000f008, ALU_result_W: 0x80000000
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0x80000000
debug_wb_rf_wdata: 0x80000000
soc_lite_top -> debug_wb_rf_wdata: 0x80000000
PC_E: 0xbfc006c4; ALU_result_E: 0xbfaf0000, ALU_result_M: 0x0000f008, ALU_result_W: 0x80000000
PC_E: 0xbfc006c8; ALU_result_E: 0xbfaf0000, ALU_result_M: 0xbfaf0000, ALU_result_W: 0x0000f008
PC_E: 0xbfc006c8; ALU_result_E: 0x0000bfaf, ALU_result_M: 0xbfaf0000, ALU_result_W: 0x0000f008
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0x0000f008
debug_wb_rf_wdata: 0x0000f008
soc_lite_top -> debug_wb_rf_wdata: 0x0000f008
PC_E: 0xbfc006c8; ALU_result_E: 0x0000f004, ALU_result_M: 0xbfaf0000, ALU_result_W: 0x0000f008
PC_E: 0xbfc006c8; ALU_result_E: 0xbfaff004, ALU_result_M: 0xbfaf0000, ALU_result_W: 0x0000f008
$finish called at time : 2107 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
run all
PC_E: 0xbfc006cc; ALU_result_E: 0xbfaff004, ALU_result_M: 0xbfaff004, ALU_result_W: 0xbfaf0000
PC_E: 0xbfc006cc; ALU_result_E: 0xf0040000, ALU_result_M: 0xbfaff004, ALU_result_W: 0xbfaf0000
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0xbfaf0000
debug_wb_rf_wdata: 0xbfaf0000
soc_lite_top -> debug_wb_rf_wdata: 0xbfaf0000
PC_E: 0xbfc006cc; ALU_result_E: 0xbfaf0000, ALU_result_M: 0xbfaff004, ALU_result_W: 0xbfaf0000
--------------------------------------------------------------
[   2117 ns] Error!!!
    reference: PC = 0xbfc006c4, wb_rf_wnum = 0x05, wb_rf_wdata = 0xbfaff004
    mycpu    : PC = 0xbfc006c4, wb_rf_wnum = 0x05, wb_rf_wdata = 0xbfaf0000
--------------------------------------------------------------
PC_E: 0xbfc006d0; ALU_result_E: 0xbfaf0000, ALU_result_M: 0xbfaf0000, ALU_result_W: 0xbfaff004
PC_E: 0xbfc006d0; ALU_result_E: 0x0000bfaf, ALU_result_M: 0xbfaf0000, ALU_result_W: 0xbfaff004
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0xbfaff004
debug_wb_rf_wdata: 0xbfaff004
soc_lite_top -> debug_wb_rf_wdata: 0xbfaff004
PC_E: 0xbfc006d0; ALU_result_E: 0x0000f010, ALU_result_M: 0xbfaf0000, ALU_result_W: 0xbfaff004
PC_E: 0xbfc006d0; ALU_result_E: 0xbfaff010, ALU_result_M: 0xbfaf0000, ALU_result_W: 0xbfaff004
PC_E: 0xbfc006d4; ALU_result_E: 0xbfaff010, ALU_result_M: 0xbfaff010, ALU_result_W: 0xbfaf0000
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0xbfaf0000
debug_wb_rf_wdata: 0xbfaf0000
soc_lite_top -> debug_wb_rf_wdata: 0xbfaf0000
PC_E: 0xbfc006d4; ALU_result_E: 0xbfaf0002, ALU_result_M: 0xbfaff010, ALU_result_W: 0xbfaf0000
PC_E: 0xbfc006d4; ALU_result_E: 0xbfaff012, ALU_result_M: 0xbfaff010, ALU_result_W: 0xbfaf0000
PC_E: 0xbfc006d4; ALU_result_E: 0x00000002, ALU_result_M: 0xbfaff010, ALU_result_W: 0xbfaf0000
PC_E: 0xbfc006d8; ALU_result_E: 0x00000002, ALU_result_M: 0x00000002, ALU_result_W: 0xbfaff010
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0xbfaff010
debug_wb_rf_wdata: 0xbfaff010
soc_lite_top -> debug_wb_rf_wdata: 0xbfaff010
PC_E: 0xbfc006d8; ALU_result_E: 0x00000001, ALU_result_M: 0x00000002, ALU_result_W: 0xbfaff010
PC_E: 0xbfc006dc; ALU_result_E: 0x00000001, ALU_result_M: 0x00000001, ALU_result_W: 0x00000002
PC_E: 0xbfc006dc; ALU_result_E: 0x00010000, ALU_result_M: 0x00000001, ALU_result_W: 0x00000002
MEM_WB_result_sel_data: 0x1, modifiedLoadData: 0x00000000, WB_result_data: 0x00000002
debug_wb_rf_wdata: 0x00000002
soc_lite_top -> debug_wb_rf_wdata: 0x00000002
PC_E: 0xbfc006dc; ALU_result_E: 0x00000000, ALU_result_M: 0x00000001, ALU_result_W: 0x00000002
$finish called at time : 2157 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2T1
INFO: [VRFC 10-311] analyzing module Mux3T1
INFO: [VRFC 10-311] analyzing module Mux4T1
INFO: [VRFC 10-311] analyzing module Mux5T1
INFO: [VRFC 10-311] analyzing module Mux6T1
INFO: [VRFC 10-311] analyzing module Mux8T1
INFO: [VRFC 10-311] analyzing module Mux16T1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCPlus4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/hi_lo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ll_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ll_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/WB/modifyLoadData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyLoaddata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyStoreData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/victimInstDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module victimInstDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2T1
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.g_p
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.flopr(width=1)
Compiling module xil_defaultlib.flopr(width=8)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.IF_ID_REG
Compiling module xil_defaultlib.IF_ID_REG_PACKED
Compiling module xil_defaultlib.Mux3T1
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.hi_lo_reg
Compiling module xil_defaultlib.COP0
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.victimInstDetector
Compiling module xil_defaultlib.Hazard_Detection_Unit
Compiling module xil_defaultlib.flopr(width=4)
Compiling module xil_defaultlib.flopr(width=2)
Compiling module xil_defaultlib.flopr(width=5)
Compiling module xil_defaultlib.ID_EXE_REG
Compiling module xil_defaultlib.ID_EXE_REG_PACKED
Compiling module xil_defaultlib.Mux4T1
Compiling module xil_defaultlib.Mux2T1(width=1)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Mux3T1(width=5)
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.ll_bit
Compiling module xil_defaultlib.flopr(width=64)
Compiling module xil_defaultlib.EXE_MEM_REG
Compiling module xil_defaultlib.EXE_MEM_REG_PACKED
Compiling module xil_defaultlib.modifyStoreData
Compiling module xil_defaultlib.MEM_WB_REG
Compiling module xil_defaultlib.MEM_WB_REG_PACKED
Compiling module xil_defaultlib.modifyLoaddata
Compiling module xil_defaultlib.Mips
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.data_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
debug_wb_pc: 0xxxxxxxxx, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0xxxxx, debug_wb_rf_wnum = 0xxx
soc_lite_top -> debug_wb_rf_wdata: 0x00000000
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 2499.453 ; gain = 0.000
run all
debug_wb_pc: 0xfffffff8, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0x0000, debug_wb_rf_wnum = 0x00
debug_wb_pc: 0xfffffff8, debug_wb_rf_wdata: 0xxxxxxxxx, debug_wb_rf_wen = 0x0000, debug_wb_rf_wnum = 0x00
soc_lite_top -> debug_wb_rf_wdata: 0xxxxxxxxx
debug_wb_pc: 0xfffffff8, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0x0000, debug_wb_rf_wnum = 0x00
soc_lite_top -> debug_wb_rf_wdata: 0x00000000
==============================================================
Test begin!
debug_wb_pc: 0xbfbffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0x1111, debug_wb_rf_wnum = 0x00
debug_wb_pc: 0xbfc00000, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0x1111, debug_wb_rf_wnum = 0x08
debug_wb_pc: 0xbfc00000, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0x1111, debug_wb_rf_wnum = 0x08
soc_lite_top -> debug_wb_rf_wdata: 0xffffffff
debug_wb_pc: 0xbfc00004, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0x1111, debug_wb_rf_wnum = 0x08
debug_wb_pc: 0xbfc00008, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0x1111, debug_wb_rf_wnum = 0x08
--------------------------------------------------------------
[   2067 ns] Error!!!
    reference: PC = 0xbfc006b8, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfaf0000
    mycpu    : PC = 0xbfc00008, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
--------------------------------------------------------------
debug_wb_pc: 0xbfc0000c, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0x0000, debug_wb_rf_wnum = 0x00
debug_wb_pc: 0xbfc0000c, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0x0000, debug_wb_rf_wnum = 0x00
soc_lite_top -> debug_wb_rf_wdata: 0x00000000
debug_wb_pc: 0xbfc006b8, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0x1111, debug_wb_rf_wnum = 0x00
debug_wb_pc: 0xbfc006b8, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0x1111, debug_wb_rf_wnum = 0x00
soc_lite_top -> debug_wb_rf_wdata: 0xffffffff
debug_wb_pc: 0xbfc006bc, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0x1111, debug_wb_rf_wnum = 0x08
debug_wb_pc: 0xbfc006bc, debug_wb_rf_wdata: 0x80000000, debug_wb_rf_wen = 0x1111, debug_wb_rf_wnum = 0x08
soc_lite_top -> debug_wb_rf_wdata: 0x80000000
debug_wb_pc: 0xbfc006c0, debug_wb_rf_wdata: 0x80000000, debug_wb_rf_wen = 0x1111, debug_wb_rf_wnum = 0x04
debug_wb_pc: 0xbfc006c0, debug_wb_rf_wdata: 0x0000f008, debug_wb_rf_wen = 0x1111, debug_wb_rf_wnum = 0x04
soc_lite_top -> debug_wb_rf_wdata: 0x0000f008
$finish called at time : 2107 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2T1
INFO: [VRFC 10-311] analyzing module Mux3T1
INFO: [VRFC 10-311] analyzing module Mux4T1
INFO: [VRFC 10-311] analyzing module Mux5T1
INFO: [VRFC 10-311] analyzing module Mux6T1
INFO: [VRFC 10-311] analyzing module Mux8T1
INFO: [VRFC 10-311] analyzing module Mux16T1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCPlus4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/hi_lo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ll_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ll_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/WB/modifyLoadData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyLoaddata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyStoreData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/victimInstDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module victimInstDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '14' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'MEM_WB_PC_plus4_data' on this module [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:631]
ERROR: [VRFC 10-3180] cannot find port 'PC_plus4' on this module [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v:630]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 2499.453 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_PACKED
INFO: [VRFC 10-2458] undeclared symbol PC_plus4, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v:101]
INFO: [VRFC 10-2458] undeclared symbol MEM_WB_PC_plus4_data, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v:102]
ERROR: [VRFC 10-3584] no definition for port 'PC_plus4' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v:1]
ERROR: [VRFC 10-2865] module 'MEM_WB_REG_PACKED' ignored due to previous errors [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v:1]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2499.453 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_PACKED
ERROR: [VRFC 10-1412] syntax error near , [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v:51]
INFO: [VRFC 10-2458] undeclared symbol PC_plus4, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v:101]
ERROR: [VRFC 10-3584] no definition for port 'rf_rdata0_fw' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v:1]
ERROR: [VRFC 10-2939] 'PC_plus4' is an unknown type [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v:51]
ERROR: [VRFC 10-2865] module 'MEM_WB_REG_PACKED' ignored due to previous errors [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v:1]
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2499.453 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2T1
INFO: [VRFC 10-311] analyzing module Mux3T1
INFO: [VRFC 10-311] analyzing module Mux4T1
INFO: [VRFC 10-311] analyzing module Mux5T1
INFO: [VRFC 10-311] analyzing module Mux6T1
INFO: [VRFC 10-311] analyzing module Mux8T1
INFO: [VRFC 10-311] analyzing module Mux16T1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCPlus4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/hi_lo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ll_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ll_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/WB/modifyLoadData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyLoaddata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyStoreData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/victimInstDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module victimInstDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2T1
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.g_p
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.flopr(width=1)
Compiling module xil_defaultlib.flopr(width=8)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.IF_ID_REG
Compiling module xil_defaultlib.IF_ID_REG_PACKED
Compiling module xil_defaultlib.Mux3T1
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.hi_lo_reg
Compiling module xil_defaultlib.COP0
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.victimInstDetector
Compiling module xil_defaultlib.Hazard_Detection_Unit
Compiling module xil_defaultlib.flopr(width=4)
Compiling module xil_defaultlib.flopr(width=2)
Compiling module xil_defaultlib.flopr(width=5)
Compiling module xil_defaultlib.ID_EXE_REG
Compiling module xil_defaultlib.ID_EXE_REG_PACKED
Compiling module xil_defaultlib.Mux4T1
Compiling module xil_defaultlib.Mux2T1(width=1)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Mux3T1(width=5)
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.ll_bit
Compiling module xil_defaultlib.flopr(width=64)
Compiling module xil_defaultlib.EXE_MEM_REG
Compiling module xil_defaultlib.EXE_MEM_REG_PACKED
Compiling module xil_defaultlib.modifyStoreData
Compiling module xil_defaultlib.MEM_WB_REG
Compiling module xil_defaultlib.MEM_WB_REG_PACKED
Compiling module xil_defaultlib.modifyLoaddata
Compiling module xil_defaultlib.Mips
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.data_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
debug_wb_pc: 0xxxxxxxxx, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0xxxxx, debug_wb_rf_wnum = 0xxx
soc_lite_top -> debug_wb_rf_wdata: 0x00000000
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 2499.453 ; gain = 0.000
run all
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0x0000, debug_wb_rf_wnum = 0x00
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0xxxxxxxxx, debug_wb_rf_wen = 0x0000, debug_wb_rf_wnum = 0x00
soc_lite_top -> debug_wb_rf_wdata: 0xxxxxxxxx
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0x0000, debug_wb_rf_wnum = 0x00
soc_lite_top -> debug_wb_rf_wdata: 0x00000000
==============================================================
Test begin!
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0x1111, debug_wb_rf_wnum = 0x00
debug_wb_pc: 0xbfc00000, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0x1111, debug_wb_rf_wnum = 0x08
debug_wb_pc: 0xbfc00000, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0x1111, debug_wb_rf_wnum = 0x08
soc_lite_top -> debug_wb_rf_wdata: 0xffffffff
debug_wb_pc: 0xbfc00004, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0x1111, debug_wb_rf_wnum = 0x08
debug_wb_pc: 0xbfc00008, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0x1111, debug_wb_rf_wnum = 0x08
--------------------------------------------------------------
[   2067 ns] Error!!!
    reference: PC = 0xbfc006b8, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfaf0000
    mycpu    : PC = 0xbfc00008, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
--------------------------------------------------------------
debug_wb_pc: 0xbfc0000c, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0x0000, debug_wb_rf_wnum = 0x00
debug_wb_pc: 0xbfc0000c, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0x0000, debug_wb_rf_wnum = 0x00
soc_lite_top -> debug_wb_rf_wdata: 0x00000000
debug_wb_pc: 0xbfc00010, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0x1111, debug_wb_rf_wnum = 0x00
debug_wb_pc: 0xbfc00010, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0x1111, debug_wb_rf_wnum = 0x00
soc_lite_top -> debug_wb_rf_wdata: 0xffffffff
debug_wb_pc: 0xbfc006bc, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0x1111, debug_wb_rf_wnum = 0x08
debug_wb_pc: 0xbfc006bc, debug_wb_rf_wdata: 0x80000000, debug_wb_rf_wen = 0x1111, debug_wb_rf_wnum = 0x08
soc_lite_top -> debug_wb_rf_wdata: 0x80000000
debug_wb_pc: 0xbfc006c0, debug_wb_rf_wdata: 0x80000000, debug_wb_rf_wen = 0x1111, debug_wb_rf_wnum = 0x04
debug_wb_pc: 0xbfc006c0, debug_wb_rf_wdata: 0x0000f008, debug_wb_rf_wen = 0x1111, debug_wb_rf_wnum = 0x04
soc_lite_top -> debug_wb_rf_wdata: 0x0000f008
$finish called at time : 2107 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2T1
INFO: [VRFC 10-311] analyzing module Mux3T1
INFO: [VRFC 10-311] analyzing module Mux4T1
INFO: [VRFC 10-311] analyzing module Mux5T1
INFO: [VRFC 10-311] analyzing module Mux6T1
INFO: [VRFC 10-311] analyzing module Mux8T1
INFO: [VRFC 10-311] analyzing module Mux16T1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCPlus4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/hi_lo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ll_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ll_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/WB/modifyLoadData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyLoaddata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyStoreData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/victimInstDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module victimInstDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2T1
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.g_p
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.flopr(width=1)
Compiling module xil_defaultlib.flopr(width=8)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.IF_ID_REG
Compiling module xil_defaultlib.IF_ID_REG_PACKED
Compiling module xil_defaultlib.Mux3T1
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.hi_lo_reg
Compiling module xil_defaultlib.COP0
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.victimInstDetector
Compiling module xil_defaultlib.Hazard_Detection_Unit
Compiling module xil_defaultlib.flopr(width=4)
Compiling module xil_defaultlib.flopr(width=2)
Compiling module xil_defaultlib.flopr(width=5)
Compiling module xil_defaultlib.ID_EXE_REG
Compiling module xil_defaultlib.ID_EXE_REG_PACKED
Compiling module xil_defaultlib.Mux4T1
Compiling module xil_defaultlib.Mux2T1(width=1)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Mux3T1(width=5)
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.ll_bit
Compiling module xil_defaultlib.flopr(width=64)
Compiling module xil_defaultlib.EXE_MEM_REG
Compiling module xil_defaultlib.EXE_MEM_REG_PACKED
Compiling module xil_defaultlib.modifyStoreData
Compiling module xil_defaultlib.MEM_WB_REG
Compiling module xil_defaultlib.MEM_WB_REG_PACKED
Compiling module xil_defaultlib.modifyLoaddata
Compiling module xil_defaultlib.Mips
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.data_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Instruction_D: 0xxxxxxxxx, wreg: 0b0
debug_wb_pc: 0xxxxxxxxx, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0bxxxx, debug_wb_rf_wnum = 0xxx
soc_lite_top -> debug_wb_rf_wdata: 0x00000000
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:35 . Memory (MB): peak = 2499.453 ; gain = 0.000
run all
Instruction_D: 0x00000000, wreg: 0b0
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0xxxxxxxxx, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
soc_lite_top -> debug_wb_rf_wdata: 0xxxxxxxxx
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
soc_lite_top -> debug_wb_rf_wdata: 0x00000000
==============================================================
Test begin!
Instruction_D: 0x00000000, wreg: 0b1
Instruction_D: 0x2408ffff, wreg: 0b1
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x00
Instruction_D: 0x100001ab, wreg: 0b1
debug_wb_pc: 0xbfc00000, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
Instruction_D: 0x100001ab, wreg: 0b0
debug_wb_pc: 0xbfc00000, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
soc_lite_top -> debug_wb_rf_wdata: 0xffffffff
Instruction_D: 0x00000000, wreg: 0b0
debug_wb_pc: 0xbfc00004, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
Instruction_D: 0x00000000, wreg: 0b1
Instruction_D: 0x3c088000, wreg: 0b1
debug_wb_pc: 0xbfc00008, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
--------------------------------------------------------------
[   2067 ns] Error!!!
    reference: PC = 0xbfc006b8, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfaf0000
    mycpu    : PC = 0xbfc00008, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
--------------------------------------------------------------
Instruction_D: 0x3484f008, wreg: 0b1
debug_wb_pc: 0xbfc0000c, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
debug_wb_pc: 0xbfc0000c, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
soc_lite_top -> debug_wb_rf_wdata: 0x00000000
Instruction_D: 0x3c05bfaf, wreg: 0b1
debug_wb_pc: 0xbfc00010, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x00
debug_wb_pc: 0xbfc00010, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x00
soc_lite_top -> debug_wb_rf_wdata: 0xffffffff
Instruction_D: 0x34a5f004, wreg: 0b1
debug_wb_pc: 0xbfc006bc, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
debug_wb_pc: 0xbfc006bc, debug_wb_rf_wdata: 0x80000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
soc_lite_top -> debug_wb_rf_wdata: 0x80000000
Instruction_D: 0x3c11bfaf, wreg: 0b1
debug_wb_pc: 0xbfc006c0, debug_wb_rf_wdata: 0x80000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x04
debug_wb_pc: 0xbfc006c0, debug_wb_rf_wdata: 0x0000f008, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x04
soc_lite_top -> debug_wb_rf_wdata: 0x0000f008
$finish called at time : 2107 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2T1
INFO: [VRFC 10-311] analyzing module Mux3T1
INFO: [VRFC 10-311] analyzing module Mux4T1
INFO: [VRFC 10-311] analyzing module Mux5T1
INFO: [VRFC 10-311] analyzing module Mux6T1
INFO: [VRFC 10-311] analyzing module Mux8T1
INFO: [VRFC 10-311] analyzing module Mux16T1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCPlus4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/hi_lo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ll_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ll_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/WB/modifyLoadData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyLoaddata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyStoreData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/victimInstDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module victimInstDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2T1
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.g_p
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.flopr(width=1)
Compiling module xil_defaultlib.flopr(width=8)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.IF_ID_REG
Compiling module xil_defaultlib.IF_ID_REG_PACKED
Compiling module xil_defaultlib.Mux3T1
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.hi_lo_reg
Compiling module xil_defaultlib.COP0
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.victimInstDetector
Compiling module xil_defaultlib.Hazard_Detection_Unit
Compiling module xil_defaultlib.flopr(width=4)
Compiling module xil_defaultlib.flopr(width=2)
Compiling module xil_defaultlib.flopr(width=5)
Compiling module xil_defaultlib.ID_EXE_REG
Compiling module xil_defaultlib.ID_EXE_REG_PACKED
Compiling module xil_defaultlib.Mux4T1
Compiling module xil_defaultlib.Mux2T1(width=1)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Mux3T1(width=5)
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.ll_bit
Compiling module xil_defaultlib.flopr(width=64)
Compiling module xil_defaultlib.EXE_MEM_REG
Compiling module xil_defaultlib.EXE_MEM_REG_PACKED
Compiling module xil_defaultlib.modifyStoreData
Compiling module xil_defaultlib.MEM_WB_REG
Compiling module xil_defaultlib.MEM_WB_REG_PACKED
Compiling module xil_defaultlib.modifyLoaddata
Compiling module xil_defaultlib.Mips
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.data_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Instruction_D: 0xxxxxxxxx, wreg: 0b0
debug_wb_pc: 0xxxxxxxxx, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0bxxxx, debug_wb_rf_wnum = 0xxx
ID_EXE_wreg_data: 0bx, EXE_MEM_wreg_data: 0bx, MEM_WB_wreg_data: 0bx
soc_lite_top -> debug_wb_rf_wdata: 0x00000000
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 2499.453 ; gain = 0.000
run all
Instruction_D: 0x00000000, wreg: 0b0
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0xxxxxxxxx, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
soc_lite_top -> debug_wb_rf_wdata: 0xxxxxxxxx
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
soc_lite_top -> debug_wb_rf_wdata: 0x00000000
==============================================================
Test begin!
Instruction_D: 0x00000000, wreg: 0b1
Instruction_D: 0x2408ffff, wreg: 0b1
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b0
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x00
ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
Instruction_D: 0x100001ab, wreg: 0b1
debug_wb_pc: 0xbfc00000, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
Instruction_D: 0x100001ab, wreg: 0b0
debug_wb_pc: 0xbfc00000, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
soc_lite_top -> debug_wb_rf_wdata: 0xffffffff
Instruction_D: 0x00000000, wreg: 0b0
debug_wb_pc: 0xbfc00004, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
Instruction_D: 0x00000000, wreg: 0b1
Instruction_D: 0x3c088000, wreg: 0b1
debug_wb_pc: 0xbfc00008, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b1
--------------------------------------------------------------
[   2067 ns] Error!!!
    reference: PC = 0xbfc006b8, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfaf0000
    mycpu    : PC = 0xbfc00008, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
--------------------------------------------------------------
Instruction_D: 0x3484f008, wreg: 0b1
debug_wb_pc: 0xbfc0000c, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b0
debug_wb_pc: 0xbfc0000c, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b0
soc_lite_top -> debug_wb_rf_wdata: 0x00000000
Instruction_D: 0x3c05bfaf, wreg: 0b1
debug_wb_pc: 0xbfc00010, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x00
ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0xbfc00010, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x00
ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
soc_lite_top -> debug_wb_rf_wdata: 0xffffffff
Instruction_D: 0x34a5f004, wreg: 0b1
debug_wb_pc: 0xbfc006bc, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0xbfc006bc, debug_wb_rf_wdata: 0x80000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
soc_lite_top -> debug_wb_rf_wdata: 0x80000000
Instruction_D: 0x3c11bfaf, wreg: 0b1
debug_wb_pc: 0xbfc006c0, debug_wb_rf_wdata: 0x80000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x04
ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0xbfc006c0, debug_wb_rf_wdata: 0x0000f008, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x04
ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
soc_lite_top -> debug_wb_rf_wdata: 0x0000f008
$finish called at time : 2107 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2T1
INFO: [VRFC 10-311] analyzing module Mux3T1
INFO: [VRFC 10-311] analyzing module Mux4T1
INFO: [VRFC 10-311] analyzing module Mux5T1
INFO: [VRFC 10-311] analyzing module Mux6T1
INFO: [VRFC 10-311] analyzing module Mux8T1
INFO: [VRFC 10-311] analyzing module Mux16T1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCPlus4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/hi_lo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ll_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ll_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/WB/modifyLoadData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyLoaddata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyStoreData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/victimInstDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module victimInstDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2T1
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.g_p
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.flopr(width=1)
Compiling module xil_defaultlib.flopr(width=8)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.IF_ID_REG
Compiling module xil_defaultlib.IF_ID_REG_PACKED
Compiling module xil_defaultlib.Mux3T1
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.hi_lo_reg
Compiling module xil_defaultlib.COP0
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.victimInstDetector
Compiling module xil_defaultlib.Hazard_Detection_Unit
Compiling module xil_defaultlib.flopr(width=4)
Compiling module xil_defaultlib.flopr(width=2)
Compiling module xil_defaultlib.flopr(width=5)
Compiling module xil_defaultlib.ID_EXE_REG
Compiling module xil_defaultlib.ID_EXE_REG_PACKED
Compiling module xil_defaultlib.Mux4T1
Compiling module xil_defaultlib.Mux2T1(width=1)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Mux3T1(width=5)
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.ll_bit
Compiling module xil_defaultlib.flopr(width=64)
Compiling module xil_defaultlib.EXE_MEM_REG
Compiling module xil_defaultlib.EXE_MEM_REG_PACKED
Compiling module xil_defaultlib.modifyStoreData
Compiling module xil_defaultlib.MEM_WB_REG
Compiling module xil_defaultlib.MEM_WB_REG_PACKED
Compiling module xil_defaultlib.modifyLoaddata
Compiling module xil_defaultlib.Mips
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.data_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Instruction_D: 0xxxxxxxxx, wreg: 0b0
debug_wb_pc: 0xxxxxxxxx, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0bxxxx, debug_wb_rf_wnum = 0xxx
ID_EXE_is_delayslot_data: 0bx, ID_EXE_wreg_data: 0bx, EXE_MEM_wreg_data: 0bx, MEM_WB_wreg_data: 0bx
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 2499.453 ; gain = 0.000
run all
Instruction_D: 0x00000000, wreg: 0b0
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0xxxxxxxxx, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
==============================================================
Test begin!
Instruction_D: 0x00000000, wreg: 0b1
Instruction_D: 0x2408ffff, wreg: 0b1
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b0
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x00
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
Instruction_D: 0x100001ab, wreg: 0b1
debug_wb_pc: 0xbfc00000, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
Instruction_D: 0x100001ab, wreg: 0b0
debug_wb_pc: 0xbfc00000, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
Instruction_D: 0x00000000, wreg: 0b0
debug_wb_pc: 0xbfc00004, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
Instruction_D: 0x00000000, wreg: 0b1
Instruction_D: 0x3c088000, wreg: 0b1
debug_wb_pc: 0xbfc00008, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
ID_EXE_is_delayslot_data: 0b1, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b1
--------------------------------------------------------------
[   2067 ns] Error!!!
    reference: PC = 0xbfc006b8, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfaf0000
    mycpu    : PC = 0xbfc00008, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
--------------------------------------------------------------
Instruction_D: 0x3484f008, wreg: 0b1
debug_wb_pc: 0xbfc0000c, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b0
debug_wb_pc: 0xbfc0000c, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b0
Instruction_D: 0x3c05bfaf, wreg: 0b1
debug_wb_pc: 0xbfc00010, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x00
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0xbfc00010, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x00
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
Instruction_D: 0x34a5f004, wreg: 0b1
debug_wb_pc: 0xbfc006bc, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0xbfc006bc, debug_wb_rf_wdata: 0x80000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
Instruction_D: 0x3c11bfaf, wreg: 0b1
debug_wb_pc: 0xbfc006c0, debug_wb_rf_wdata: 0x80000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x04
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0xbfc006c0, debug_wb_rf_wdata: 0x0000f008, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x04
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
$finish called at time : 2107 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2T1
INFO: [VRFC 10-311] analyzing module Mux3T1
INFO: [VRFC 10-311] analyzing module Mux4T1
INFO: [VRFC 10-311] analyzing module Mux5T1
INFO: [VRFC 10-311] analyzing module Mux6T1
INFO: [VRFC 10-311] analyzing module Mux8T1
INFO: [VRFC 10-311] analyzing module Mux16T1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCPlus4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/hi_lo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ll_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ll_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/WB/modifyLoadData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyLoaddata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyStoreData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/victimInstDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module victimInstDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2T1
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.g_p
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.flopr(width=1)
Compiling module xil_defaultlib.flopr(width=8)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.IF_ID_REG
Compiling module xil_defaultlib.IF_ID_REG_PACKED
Compiling module xil_defaultlib.Mux3T1
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.hi_lo_reg
Compiling module xil_defaultlib.COP0
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.victimInstDetector
Compiling module xil_defaultlib.Hazard_Detection_Unit
Compiling module xil_defaultlib.flopr(width=4)
Compiling module xil_defaultlib.flopr(width=2)
Compiling module xil_defaultlib.flopr(width=5)
Compiling module xil_defaultlib.ID_EXE_REG
Compiling module xil_defaultlib.ID_EXE_REG_PACKED
Compiling module xil_defaultlib.Mux4T1
Compiling module xil_defaultlib.Mux2T1(width=1)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Mux3T1(width=5)
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.ll_bit
Compiling module xil_defaultlib.flopr(width=64)
Compiling module xil_defaultlib.EXE_MEM_REG
Compiling module xil_defaultlib.EXE_MEM_REG_PACKED
Compiling module xil_defaultlib.modifyStoreData
Compiling module xil_defaultlib.MEM_WB_REG
Compiling module xil_defaultlib.MEM_WB_REG_PACKED
Compiling module xil_defaultlib.modifyLoaddata
Compiling module xil_defaultlib.Mips
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.data_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
ID_EXE_Stall0: 0bx
Instruction_D: 0xxxxxxxxx, wreg: 0b0
debug_wb_pc: 0xxxxxxxxx, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0bxxxx, debug_wb_rf_wnum = 0xxx
ID_EXE_is_delayslot_data: 0bx, ID_EXE_wreg_data: 0bx, EXE_MEM_wreg_data: 0bx, MEM_WB_wreg_data: 0bx
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 2499.453 ; gain = 0.000
run all
ID_EXE_Stall0: 0b0
Instruction_D: 0x00000000, wreg: 0b0
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0xxxxxxxxx, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
==============================================================
Test begin!
Instruction_D: 0x00000000, wreg: 0b1
Instruction_D: 0x2408ffff, wreg: 0b1
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b0
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x00
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
Instruction_D: 0x100001ab, wreg: 0b1
debug_wb_pc: 0xbfc00000, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
Instruction_D: 0x100001ab, wreg: 0b0
debug_wb_pc: 0xbfc00000, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
Instruction_D: 0x00000000, wreg: 0b0
debug_wb_pc: 0xbfc00004, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
Instruction_D: 0x00000000, wreg: 0b1
Instruction_D: 0x3c088000, wreg: 0b1
debug_wb_pc: 0xbfc00008, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
ID_EXE_is_delayslot_data: 0b1, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b1
--------------------------------------------------------------
[   2067 ns] Error!!!
    reference: PC = 0xbfc006b8, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfaf0000
    mycpu    : PC = 0xbfc00008, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
--------------------------------------------------------------
Instruction_D: 0x3484f008, wreg: 0b1
debug_wb_pc: 0xbfc0000c, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b0
debug_wb_pc: 0xbfc0000c, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b0
Instruction_D: 0x3c05bfaf, wreg: 0b1
debug_wb_pc: 0xbfc00010, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x00
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0xbfc00010, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x00
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
Instruction_D: 0x34a5f004, wreg: 0b1
debug_wb_pc: 0xbfc006bc, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0xbfc006bc, debug_wb_rf_wdata: 0x80000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
Instruction_D: 0x3c11bfaf, wreg: 0b1
debug_wb_pc: 0xbfc006c0, debug_wb_rf_wdata: 0x80000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x04
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0xbfc006c0, debug_wb_rf_wdata: 0x0000f008, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x04
ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
$finish called at time : 2107 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2T1
INFO: [VRFC 10-311] analyzing module Mux3T1
INFO: [VRFC 10-311] analyzing module Mux4T1
INFO: [VRFC 10-311] analyzing module Mux5T1
INFO: [VRFC 10-311] analyzing module Mux6T1
INFO: [VRFC 10-311] analyzing module Mux8T1
INFO: [VRFC 10-311] analyzing module Mux16T1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCPlus4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/hi_lo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ll_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ll_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/WB/modifyLoadData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyLoaddata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyStoreData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/victimInstDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module victimInstDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2T1
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.g_p
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.flopr(width=1)
Compiling module xil_defaultlib.flopr(width=8)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.IF_ID_REG
Compiling module xil_defaultlib.IF_ID_REG_PACKED
Compiling module xil_defaultlib.Mux3T1
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.hi_lo_reg
Compiling module xil_defaultlib.COP0
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.victimInstDetector
Compiling module xil_defaultlib.Hazard_Detection_Unit
Compiling module xil_defaultlib.flopr(width=4)
Compiling module xil_defaultlib.flopr(width=2)
Compiling module xil_defaultlib.flopr(width=5)
Compiling module xil_defaultlib.ID_EXE_REG
Compiling module xil_defaultlib.ID_EXE_REG_PACKED
Compiling module xil_defaultlib.Mux4T1
Compiling module xil_defaultlib.Mux2T1(width=1)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Mux3T1(width=5)
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.ll_bit
Compiling module xil_defaultlib.flopr(width=64)
Compiling module xil_defaultlib.EXE_MEM_REG
Compiling module xil_defaultlib.EXE_MEM_REG_PACKED
Compiling module xil_defaultlib.modifyStoreData
Compiling module xil_defaultlib.MEM_WB_REG
Compiling module xil_defaultlib.MEM_WB_REG_PACKED
Compiling module xil_defaultlib.modifyLoaddata
Compiling module xil_defaultlib.Mips
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.data_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Instruction_D: 0xxxxxxxxx, wreg: 0b0
debug_wb_pc: 0xxxxxxxxx, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0bxxxx, debug_wb_rf_wnum = 0xxx
PC_plus4_D: 0xxxxxxxxx, ID_EXE_is_delayslot_data: 0bx, ID_EXE_wreg_data: 0bx, EXE_MEM_wreg_data: 0bx, MEM_WB_wreg_data: 0bx
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:33 . Memory (MB): peak = 2499.453 ; gain = 0.000
run all
Instruction_D: 0x00000000, wreg: 0b0
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xfffffffc, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0xxxxxxxxx, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xfffffffc, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xfffffffc, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
==============================================================
Test begin!
Instruction_D: 0x00000000, wreg: 0b1
Instruction_D: 0x2408ffff, wreg: 0b1
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xfffffffc, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xbfc00000, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b0
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xbfc00004, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
Instruction_D: 0x100001ab, wreg: 0b1
debug_wb_pc: 0xbfc00000, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
PC_plus4_D: 0xbfc00008, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
Instruction_D: 0x100001ab, wreg: 0b0
debug_wb_pc: 0xbfc00000, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
PC_plus4_D: 0xbfc00008, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
Instruction_D: 0x00000000, wreg: 0b0
debug_wb_pc: 0xbfc00004, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
PC_plus4_D: 0xbfc0000c, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
Instruction_D: 0x00000000, wreg: 0b1
Instruction_D: 0x3c088000, wreg: 0b1
debug_wb_pc: 0xbfc00008, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
PC_plus4_D: 0xbfc00010, ID_EXE_is_delayslot_data: 0b1, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b1
--------------------------------------------------------------
[   2067 ns] Error!!!
    reference: PC = 0xbfc006b8, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfaf0000
    mycpu    : PC = 0xbfc00008, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
--------------------------------------------------------------
Instruction_D: 0x3484f008, wreg: 0b1
debug_wb_pc: 0xbfc0000c, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xbfc006bc, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b0
debug_wb_pc: 0xbfc0000c, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xbfc006bc, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b0
Instruction_D: 0x3c05bfaf, wreg: 0b1
debug_wb_pc: 0xbfc00010, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xbfc006c0, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0xbfc00010, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xbfc006c0, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
Instruction_D: 0x34a5f004, wreg: 0b1
debug_wb_pc: 0xbfc006bc, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
PC_plus4_D: 0xbfc006c4, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0xbfc006bc, debug_wb_rf_wdata: 0x80000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
PC_plus4_D: 0xbfc006c4, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
Instruction_D: 0x3c11bfaf, wreg: 0b1
debug_wb_pc: 0xbfc006c0, debug_wb_rf_wdata: 0x80000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x04
PC_plus4_D: 0xbfc006c8, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0xbfc006c0, debug_wb_rf_wdata: 0x0000f008, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x04
PC_plus4_D: 0xbfc006c8, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
$finish called at time : 2107 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-2
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram.dcp' for cell 'data_ram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/inst_ram.dcp' for cell 'inst_ram'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.dcp' for cell 'pll.clk_pll'
INFO: [Netlist 29-17] Analyzing 1159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'pll.clk_pll/inst'
Finished Parsing XDC File [c:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'pll.clk_pll/inst'
Parsing XDC File [c:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'pll.clk_pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc:57]
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2499.453 ; gain = 0.000
Finished Parsing XDC File [c:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'pll.clk_pll/inst'
Parsing XDC File [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/soc_lite.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/soc_lite.xdc:5]
WARNING: [Vivado 12-508] No pins matched 'clk_pll/inst/plle2_adv_inst/CLKOUT1'. [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/soc_lite.xdc:91]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins clk_pll/inst/plle2_adv_inst/CLKOUT1]'. [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/soc_lite.xdc:91]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/soc_lite.xdc:91]
WARNING: [Vivado 12-508] No pins matched 'clk_pll/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/soc_lite.xdc:91]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins clk_pll/inst/plle2_adv_inst/CLKOUT0]'. [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/soc_lite.xdc:91]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/soc_lite.xdc:91]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks -of_objects [get_pins clk_pll/inst/plle2_adv_inst/CLKOUT1]]'. [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/soc_lite.xdc:91]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-508] No pins matched 'clk_pll/inst/plle2_adv_inst/CLKOUT0'. [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/soc_lite.xdc:92]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins clk_pll/inst/plle2_adv_inst/CLKOUT0]'. [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/soc_lite.xdc:92]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/soc_lite.xdc:92]
WARNING: [Vivado 12-508] No pins matched 'clk_pll/inst/plle2_adv_inst/CLKOUT1'. [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/soc_lite.xdc:92]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins clk_pll/inst/plle2_adv_inst/CLKOUT1]'. [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/soc_lite.xdc:92]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/soc_lite.xdc:92]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks -of_objects [get_pins clk_pll/inst/plle2_adv_inst/CLKOUT0]]'. [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/soc_lite.xdc:92]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/soc_lite.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode funcsim -nolib -force -file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim/tb_top_func_synth.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim/tb_top_func_synth.v
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim/inst_ram.coe'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim/tb_top_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module COP0
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG_PACKED
INFO: [VRFC 10-311] analyzing module ID_EXE_REG
INFO: [VRFC 10-311] analyzing module ID_EXE_REG_PACKED
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-311] analyzing module IF_ID_REG_PACKED
INFO: [VRFC 10-311] analyzing module MEM_WB_REG
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_PACKED
INFO: [VRFC 10-311] analyzing module Mips
INFO: [VRFC 10-311] analyzing module Mux2T1__parameterized0
INFO: [VRFC 10-311] analyzing module Mux2T1__parameterized0_0
INFO: [VRFC 10-311] analyzing module Mux2T1__parameterized0_1
INFO: [VRFC 10-311] analyzing module Mux3T1
INFO: [VRFC 10-311] analyzing module Mux3T1_2
INFO: [VRFC 10-311] analyzing module Mux3T1_3
INFO: [VRFC 10-311] analyzing module Mux3T1_5
INFO: [VRFC 10-311] analyzing module Mux3T1_6
INFO: [VRFC 10-311] analyzing module Mux3T1_7
INFO: [VRFC 10-311] analyzing module Mux3T1__parameterized0
INFO: [VRFC 10-311] analyzing module Mux4T1
INFO: [VRFC 10-311] analyzing module Mux4T1_4
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-311] analyzing module flopr_12
INFO: [VRFC 10-311] analyzing module flopr_13
INFO: [VRFC 10-311] analyzing module flopr_14
INFO: [VRFC 10-311] analyzing module flopr_15
INFO: [VRFC 10-311] analyzing module flopr_18
INFO: [VRFC 10-311] analyzing module flopr_23
INFO: [VRFC 10-311] analyzing module flopr_28
INFO: [VRFC 10-311] analyzing module flopr_29
INFO: [VRFC 10-311] analyzing module flopr_30
INFO: [VRFC 10-311] analyzing module flopr_32
INFO: [VRFC 10-311] analyzing module flopr_40
INFO: [VRFC 10-311] analyzing module flopr_41
INFO: [VRFC 10-311] analyzing module flopr_42
INFO: [VRFC 10-311] analyzing module flopr_43
INFO: [VRFC 10-311] analyzing module flopr_44
INFO: [VRFC 10-311] analyzing module flopr_48
INFO: [VRFC 10-311] analyzing module flopr_51
INFO: [VRFC 10-311] analyzing module flopr_52
INFO: [VRFC 10-311] analyzing module flopr_58
INFO: [VRFC 10-311] analyzing module flopr_59
INFO: [VRFC 10-311] analyzing module flopr_60
INFO: [VRFC 10-311] analyzing module flopr_61
INFO: [VRFC 10-311] analyzing module flopr_62
INFO: [VRFC 10-311] analyzing module flopr_8
INFO: [VRFC 10-311] analyzing module flopr__parameterized0
INFO: [VRFC 10-311] analyzing module flopr__parameterized0_22
INFO: [VRFC 10-311] analyzing module flopr__parameterized0_25
INFO: [VRFC 10-311] analyzing module flopr__parameterized0_26
INFO: [VRFC 10-311] analyzing module flopr__parameterized0_50
INFO: [VRFC 10-311] analyzing module flopr__parameterized1
INFO: [VRFC 10-311] analyzing module flopr__parameterized1_10
INFO: [VRFC 10-311] analyzing module flopr__parameterized1_11
INFO: [VRFC 10-311] analyzing module flopr__parameterized1_16
INFO: [VRFC 10-311] analyzing module flopr__parameterized1_17
INFO: [VRFC 10-311] analyzing module flopr__parameterized1_19
INFO: [VRFC 10-311] analyzing module flopr__parameterized1_20
INFO: [VRFC 10-311] analyzing module flopr__parameterized1_21
INFO: [VRFC 10-311] analyzing module flopr__parameterized1_27
INFO: [VRFC 10-311] analyzing module flopr__parameterized1_31
INFO: [VRFC 10-311] analyzing module flopr__parameterized1_45
INFO: [VRFC 10-311] analyzing module flopr__parameterized1_47
INFO: [VRFC 10-311] analyzing module flopr__parameterized1_56
INFO: [VRFC 10-311] analyzing module flopr__parameterized2
INFO: [VRFC 10-311] analyzing module flopr__parameterized2_33
INFO: [VRFC 10-311] analyzing module flopr__parameterized2_39
INFO: [VRFC 10-311] analyzing module flopr__parameterized2_49
INFO: [VRFC 10-311] analyzing module flopr__parameterized2_53
INFO: [VRFC 10-311] analyzing module flopr__parameterized2_57
INFO: [VRFC 10-311] analyzing module flopr__parameterized2_9
INFO: [VRFC 10-311] analyzing module flopr__parameterized3
INFO: [VRFC 10-311] analyzing module flopr__parameterized3_24
INFO: [VRFC 10-311] analyzing module flopr__parameterized3_35
INFO: [VRFC 10-311] analyzing module flopr__parameterized3_36
INFO: [VRFC 10-311] analyzing module flopr__parameterized3_55
INFO: [VRFC 10-311] analyzing module flopr__parameterized4
INFO: [VRFC 10-311] analyzing module flopr__parameterized4_34
INFO: [VRFC 10-311] analyzing module flopr__parameterized4_37
INFO: [VRFC 10-311] analyzing module flopr__parameterized4_38
INFO: [VRFC 10-311] analyzing module flopr__parameterized4_54
INFO: [VRFC 10-311] analyzing module flopr__parameterized5
INFO: [VRFC 10-311] analyzing module flopr__parameterized5_46
INFO: [VRFC 10-311] analyzing module hi_lo_reg
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-311] analyzing module ll_bit
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized100
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized101
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized102
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized103
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized104
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized105
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized106
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized107
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized108
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized109
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized110
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized111
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized112
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized113
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized114
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized115
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized116
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized117
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized118
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized119
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized120
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized121
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized122
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized123
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized124
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized125
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized126
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized127
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized128
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized129
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized130
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized131
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized132
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized133
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized134
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized135
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized136
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized137
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized138
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized139
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized140
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized141
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized142
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized143
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized144
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized145
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized146
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized147
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized148
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized149
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized150
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized151
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized152
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized153
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized154
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized155
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized156
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized157
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized158
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized159
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized160
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized161
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized162
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized163
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized164
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized165
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized166
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized167
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized168
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized169
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized170
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized171
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized172
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized173
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized174
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized175
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized176
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized177
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized178
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized179
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized180
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized181
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized182
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized183
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized184
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized185
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized186
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized187
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized188
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized189
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized190
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized191
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized192
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized193
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized194
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized195
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized196
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized197
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized198
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized199
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized200
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized201
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized202
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized203
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized204
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized205
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized206
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized207
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized208
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized209
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized210
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized211
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized212
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized213
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized214
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized215
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized216
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized217
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized218
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized219
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized220
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized221
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized222
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized223
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized224
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized225
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized226
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized227
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized228
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized229
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized230
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized231
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized232
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized233
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized234
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized235
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized236
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized237
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized238
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized239
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized240
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized241
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized242
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized243
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized244
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized245
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized246
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized247
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized248
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized249
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized250
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized251
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized252
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized253
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized254
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized63
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized64
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized65
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized66
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized67
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized68
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized69
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized70
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized71
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized72
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized73
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized74
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized75
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized76
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized77
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized78
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized79
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized80
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized81
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized82
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized83
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized84
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized85
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized86
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized87
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized88
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized89
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized90
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized91
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized92
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized93
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized94
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized95
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized96
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized97
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized98
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_width__parameterized99
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized0
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized1
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized10
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized100
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized101
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized102
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized103
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized104
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized105
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized106
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized107
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized108
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized109
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized11
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized110
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized111
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized112
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized113
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized114
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized115
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized116
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized117
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized118
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized119
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized12
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized120
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized121
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized122
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized123
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized124
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized125
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized126
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized127
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized128
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized129
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized13
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized130
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized131
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized132
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized133
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized134
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized135
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized136
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized137
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized138
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized139
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized14
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized140
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized141
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized142
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized143
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized144
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized145
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized146
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized147
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized148
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized149
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized15
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized150
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized151
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized152
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized153
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized154
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized155
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized156
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized157
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized158
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized159
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized16
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized160
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized161
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized162
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized163
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized164
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized165
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized166
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized167
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized168
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized169
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized17
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized170
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized171
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized172
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized173
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized174
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized175
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized176
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized177
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized178
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized179
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized18
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized180
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized181
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized182
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized183
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized184
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized185
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized186
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized187
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized188
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized189
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized19
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized190
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized191
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized192
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized193
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized194
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized195
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized196
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized197
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized198
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized199
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized20
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized200
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized201
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized202
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized203
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized204
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized205
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized206
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized207
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized208
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized209
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized21
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized210
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized211
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized212
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized213
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized214
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized215
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized216
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized217
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized218
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized219
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized22
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized220
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized221
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized222
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized223
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized224
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized225
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized226
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized227
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized228
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized229
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized23
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized230
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized231
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized232
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized233
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized234
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized235
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized236
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized237
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized238
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized239
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized24
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized240
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized241
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized242
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized243
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized244
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized245
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized246
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized247
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized248
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized249
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized25
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized250
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized251
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized252
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized253
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized254
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized26
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized27
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized28
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized29
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized3
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized30
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized31
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized32
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized33
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized34
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized35
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized36
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized37
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized38
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized39
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized4
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized40
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized41
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized42
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized43
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized44
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized45
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized46
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized47
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized48
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized49
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized5
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized50
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized51
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized52
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized53
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized54
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized55
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized56
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized57
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized58
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized59
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized6
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized60
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized61
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized62
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized63
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized64
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized65
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized66
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized67
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized68
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized69
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized7
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized70
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized71
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized72
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized73
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized74
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized75
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized76
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized77
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized78
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized79
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized8
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized80
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized81
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized82
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized83
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized84
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized85
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized86
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized87
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized88
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized89
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized9
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized90
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized91
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized92
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized93
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized94
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized95
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized96
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized97
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized98
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_prim_wrapper_init__parameterized99
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module inst_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
WARNING: [VRFC 10-3609] overwriting previous definition of module 'confreg' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:32 . Memory (MB): peak = 2499.453 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '33' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_top_func_synth xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'write_timer' on this module [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim/tb_top_func_synth.v:109133]
ERROR: [VRFC 10-3180] cannot find port 'virtual_uart_data_reg[7]_1' on this module [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim/tb_top_func_synth.v:109132]
ERROR: [VRFC 10-3180] cannot find port 'virtual_uart_data_reg[7]_0' on this module [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim/tb_top_func_synth.v:109131]
ERROR: [VRFC 10-3180] cannot find port 'timer_r2_reg[31]_0' on this module [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim/tb_top_func_synth.v:109130]
ERROR: [VRFC 10-3180] cannot find port 'switch_IBUF' on this module [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim/tb_top_func_synth.v:109128]
ERROR: [VRFC 10-3180] cannot find port 'open_trace_reg_0' on this module [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim/tb_top_func_synth.v:109127]
ERROR: [VRFC 10-3180] cannot find port 'open_trace' on this module [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim/tb_top_func_synth.v:109126]
ERROR: [VRFC 10-3180] cannot find port 'num_monitor_reg_0' on this module [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim/tb_top_func_synth.v:109125]
ERROR: [VRFC 10-3180] cannot find port 'num_monitor' on this module [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim/tb_top_func_synth.v:109124]
ERROR: [VRFC 10-3180] cannot find port 'num_data_reg[31]_1' on this module [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim/tb_top_func_synth.v:109123]
ERROR: [VRFC 10-3180] cannot find port 'num_data_reg[31]_0' on this module [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim/tb_top_func_synth.v:109122]
ERROR: [VRFC 10-3180] cannot find port 'num_csn_reg[7]_0' on this module [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim/tb_top_func_synth.v:109121]
ERROR: [VRFC 10-3180] cannot find port 'num_a_g_reg[6]_0' on this module [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim/tb_top_func_synth.v:109120]
ERROR: [VRFC 10-3180] cannot find port 'num_a_g_reg[0]_0' on this module [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim/tb_top_func_synth.v:109119]
ERROR: [VRFC 10-3180] cannot find port 'led_rg1_data_reg[31]_1' on this module [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim/tb_top_func_synth.v:109118]
ERROR: [VRFC 10-3180] cannot find port 'led_rg1_data_reg[31]_0' on this module [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim/tb_top_func_synth.v:109117]
ERROR: [VRFC 10-3180] cannot find port 'led_rg0_data_reg[31]_1' on this module [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim/tb_top_func_synth.v:109116]
ERROR: [VRFC 10-3180] cannot find port 'led_rg0_data_reg[31]_0' on this module [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim/tb_top_func_synth.v:109115]
ERROR: [VRFC 10-3180] cannot find port 'led_data_reg[9]_0' on this module [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim/tb_top_func_synth.v:109114]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/synth/func/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:45 ; elapsed = 00:01:21 . Memory (MB): peak = 2499.453 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2T1
INFO: [VRFC 10-311] analyzing module Mux3T1
INFO: [VRFC 10-311] analyzing module Mux4T1
INFO: [VRFC 10-311] analyzing module Mux5T1
INFO: [VRFC 10-311] analyzing module Mux6T1
INFO: [VRFC 10-311] analyzing module Mux8T1
INFO: [VRFC 10-311] analyzing module Mux16T1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCPlus4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/hi_lo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ll_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ll_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/WB/modifyLoadData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyLoaddata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyStoreData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/victimInstDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module victimInstDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3026.316 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2T1
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.g_p
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.flopr(width=1)
Compiling module xil_defaultlib.flopr(width=8)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.IF_ID_REG
Compiling module xil_defaultlib.IF_ID_REG_PACKED
Compiling module xil_defaultlib.Mux3T1
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.hi_lo_reg
Compiling module xil_defaultlib.COP0
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.victimInstDetector
Compiling module xil_defaultlib.Hazard_Detection_Unit
Compiling module xil_defaultlib.flopr(width=4)
Compiling module xil_defaultlib.flopr(width=2)
Compiling module xil_defaultlib.flopr(width=5)
Compiling module xil_defaultlib.ID_EXE_REG
Compiling module xil_defaultlib.ID_EXE_REG_PACKED
Compiling module xil_defaultlib.Mux4T1
Compiling module xil_defaultlib.Mux2T1(width=1)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Mux3T1(width=5)
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.ll_bit
Compiling module xil_defaultlib.flopr(width=64)
Compiling module xil_defaultlib.EXE_MEM_REG
Compiling module xil_defaultlib.EXE_MEM_REG_PACKED
Compiling module xil_defaultlib.modifyStoreData
Compiling module xil_defaultlib.MEM_WB_REG
Compiling module xil_defaultlib.MEM_WB_REG_PACKED
Compiling module xil_defaultlib.modifyLoaddata
Compiling module xil_defaultlib.Mips
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.data_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 3026.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
PC_D: 0xxxxxxxxx, Instruction_D: 0xxxxxxxxx, wreg: 0b0
debug_wb_pc: 0xxxxxxxxx, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0bxxxx, debug_wb_rf_wnum = 0xxx
PC_plus4_D: 0xxxxxxxxx, ID_EXE_is_delayslot_data: 0bx, ID_EXE_wreg_data: 0bx, EXE_MEM_wreg_data: 0bx, MEM_WB_wreg_data: 0bx
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3026.316 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 3026.316 ; gain = 0.000
run all
PC_D: 0xfffffffc, Instruction_D: 0x00000000, wreg: 0b0
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xfffffffc, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0xxxxxxxxx, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xfffffffc, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xfffffffc, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
==============================================================
Test begin!
PC_D: 0xfffffffc, Instruction_D: 0x00000000, wreg: 0b1
PC_D: 0xbfc00000, Instruction_D: 0x2408ffff, wreg: 0b1
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xfffffffc, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
PC_D: 0xbfc00004, Instruction_D: 0x2408ffff, wreg: 0b1
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xbfc00000, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b0
PC_D: 0xbfc00008, Instruction_D: 0x2408ffff, wreg: 0b1
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xbfc00004, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0xbfc0000c, Instruction_D: 0x100001ab, wreg: 0b1
debug_wb_pc: 0xbfc00000, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
PC_plus4_D: 0xbfc00008, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0xbfc0000c, Instruction_D: 0x100001ab, wreg: 0b0
debug_wb_pc: 0xbfc00000, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
PC_plus4_D: 0xbfc00008, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0xbfc00010, Instruction_D: 0x00000000, wreg: 0b0
debug_wb_pc: 0xbfc00004, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
PC_plus4_D: 0xbfc0000c, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0xbfc00010, Instruction_D: 0x00000000, wreg: 0b1
PC_D: 0xbfc006bc, Instruction_D: 0x3c088000, wreg: 0b1
debug_wb_pc: 0xbfc00008, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
PC_plus4_D: 0xbfc00010, ID_EXE_is_delayslot_data: 0b1, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b1
--------------------------------------------------------------
[   2067 ns] Error!!!
    reference: PC = 0xbfc006b8, wb_rf_wnum = 0x04, wb_rf_wdata = 0xbfaf0000
    mycpu    : PC = 0xbfc00008, wb_rf_wnum = 0x08, wb_rf_wdata = 0xffffffff
--------------------------------------------------------------
PC_D: 0xbfc006c0, Instruction_D: 0x3484f008, wreg: 0b1
debug_wb_pc: 0xbfc0000c, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xbfc006bc, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b0
debug_wb_pc: 0xbfc0000c, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xbfc006bc, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b0
PC_D: 0xbfc006c4, Instruction_D: 0x3c05bfaf, wreg: 0b1
debug_wb_pc: 0xbfc00010, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xbfc006c0, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0xbfc00010, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xbfc006c0, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0xbfc006c8, Instruction_D: 0x34a5f004, wreg: 0b1
debug_wb_pc: 0xbfc006bc, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
PC_plus4_D: 0xbfc006c4, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0xbfc006bc, debug_wb_rf_wdata: 0x80000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
PC_plus4_D: 0xbfc006c4, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0xbfc006cc, Instruction_D: 0x3c11bfaf, wreg: 0b1
debug_wb_pc: 0xbfc006c0, debug_wb_rf_wdata: 0x80000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x04
PC_plus4_D: 0xbfc006c8, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0xbfc006c0, debug_wb_rf_wdata: 0x0000f008, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x04
PC_plus4_D: 0xbfc006c8, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
$finish called at time : 2107 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2T1
INFO: [VRFC 10-311] analyzing module Mux3T1
INFO: [VRFC 10-311] analyzing module Mux4T1
INFO: [VRFC 10-311] analyzing module Mux5T1
INFO: [VRFC 10-311] analyzing module Mux6T1
INFO: [VRFC 10-311] analyzing module Mux8T1
INFO: [VRFC 10-311] analyzing module Mux16T1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCPlus4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/hi_lo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ll_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ll_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/WB/modifyLoadData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyLoaddata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyStoreData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/victimInstDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module victimInstDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3026.316 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:144]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:150]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2T1
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.g_p
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.flopr(width=1)
Compiling module xil_defaultlib.flopr(width=8)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.IF_ID_REG
Compiling module xil_defaultlib.IF_ID_REG_PACKED
Compiling module xil_defaultlib.Mux3T1
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.hi_lo_reg
Compiling module xil_defaultlib.COP0
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.victimInstDetector
Compiling module xil_defaultlib.Hazard_Detection_Unit
Compiling module xil_defaultlib.flopr(width=4)
Compiling module xil_defaultlib.flopr(width=2)
Compiling module xil_defaultlib.flopr(width=5)
Compiling module xil_defaultlib.ID_EXE_REG
Compiling module xil_defaultlib.ID_EXE_REG_PACKED
Compiling module xil_defaultlib.Mux4T1
Compiling module xil_defaultlib.Mux2T1(width=1)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Mux3T1(width=5)
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.ll_bit
Compiling module xil_defaultlib.flopr(width=64)
Compiling module xil_defaultlib.EXE_MEM_REG
Compiling module xil_defaultlib.EXE_MEM_REG_PACKED
Compiling module xil_defaultlib.modifyStoreData
Compiling module xil_defaultlib.MEM_WB_REG
Compiling module xil_defaultlib.MEM_WB_REG_PACKED
Compiling module xil_defaultlib.modifyLoaddata
Compiling module xil_defaultlib.Mips
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.data_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 131. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 3026.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
PC_D: 0xxxxxxxxx, Instruction_D: 0xxxxxxxxx, wreg: 0b0
debug_wb_pc: 0xxxxxxxxx, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0bxxxx, debug_wb_rf_wnum = 0xxx
PC_plus4_D: 0xxxxxxxxx, ID_EXE_is_delayslot_data: 0bx, ID_EXE_wreg_data: 0bx, EXE_MEM_wreg_data: 0bx, MEM_WB_wreg_data: 0bx
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 3026.316 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:33 . Memory (MB): peak = 3026.316 ; gain = 0.000
run all
PC_D: 0xfffffffc, Instruction_D: 0x00000000, wreg: 0b0
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xfffffffc, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0xxxxxxxxx, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xfffffffc, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xfffffffc, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
==============================================================
Test begin!
PC_D: 0xfffffffc, Instruction_D: 0x00000000, wreg: 0b1
PC_D: 0xbfc00000, Instruction_D: 0x2408ffff, wreg: 0b1
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xfffffffc, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
PC_D: 0xbfc00004, Instruction_D: 0x2408ffff, wreg: 0b1
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xbfc00000, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b0
PC_D: 0xbfc00008, Instruction_D: 0x100001ab, wreg: 0b1
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xbfc00004, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0xbfc00008, Instruction_D: 0x100001ab, wreg: 0b0
PC_D: 0xbfc0000c, Instruction_D: 0x00000000, wreg: 0b0
debug_wb_pc: 0xbfc00000, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
PC_plus4_D: 0xbfc00008, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0xbfc0000c, Instruction_D: 0x00000000, wreg: 0b1
debug_wb_pc: 0xbfc00000, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
PC_plus4_D: 0xbfc00008, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0xbfc006b8, Instruction_D: 0x3c04bfaf, wreg: 0b1
debug_wb_pc: 0xbfc00004, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
PC_plus4_D: 0xbfc0000c, ID_EXE_is_delayslot_data: 0b1, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b1
PC_D: 0xbfc006bc, Instruction_D: 0x3484f008, wreg: 0b1
debug_wb_pc: 0xbfc00008, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xbfc006b8, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b0
debug_wb_pc: 0xbfc00008, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xbfc006b8, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b0
PC_D: 0xbfc006c0, Instruction_D: 0x3c05bfaf, wreg: 0b1
debug_wb_pc: 0xbfc0000c, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xbfc006bc, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0xbfc006c4, Instruction_D: 0x34a5f004, wreg: 0b1
debug_wb_pc: 0xbfc006b8, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x04
PC_plus4_D: 0xbfc006c0, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0xbfc006b8, debug_wb_rf_wdata: 0xbfaf0000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x04
PC_plus4_D: 0xbfc006c0, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0xbfc006c8, Instruction_D: 0x3c11bfaf, wreg: 0b1
debug_wb_pc: 0xbfc006bc, debug_wb_rf_wdata: 0xbfaf0000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x04
PC_plus4_D: 0xbfc006c4, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0xbfc006bc, debug_wb_rf_wdata: 0xbfaff008, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x04
PC_plus4_D: 0xbfc006c4, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0xbfc006cc, Instruction_D: 0x3631f010, wreg: 0b1
debug_wb_pc: 0xbfc006c0, debug_wb_rf_wdata: 0xbfaff008, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x05
PC_plus4_D: 0xbfc006c8, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0xbfc006c0, debug_wb_rf_wdata: 0xbfaf0000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x05
PC_plus4_D: 0xbfc006c8, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0xbfc006d0, Instruction_D: 0x24090002, wreg: 0b1
debug_wb_pc: 0xbfc006c4, debug_wb_rf_wdata: 0xbfaf0000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x05
PC_plus4_D: 0xbfc006cc, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0xbfc006c4, debug_wb_rf_wdata: 0xbfaff004, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x05
PC_plus4_D: 0xbfc006cc, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0xbfc006d4, Instruction_D: 0x240a0001, wreg: 0b1
debug_wb_pc: 0xbfc006c8, debug_wb_rf_wdata: 0xbfaff004, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x11
PC_plus4_D: 0xbfc006d0, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0xbfc006c8, debug_wb_rf_wdata: 0xbfaf0000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x11
PC_plus4_D: 0xbfc006d0, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0xbfc006d8, Instruction_D: 0x3c130000, wreg: 0b1
debug_wb_pc: 0xbfc006cc, debug_wb_rf_wdata: 0xbfaf0000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x11
PC_plus4_D: 0xbfc006d4, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0xbfc006cc, debug_wb_rf_wdata: 0xbfaff010, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x11
PC_plus4_D: 0xbfc006d4, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0xbfc006dc, Instruction_D: 0xac890000, wreg: 0b1
debug_wb_pc: 0xbfc006d0, debug_wb_rf_wdata: 0xbfaff010, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x09
PC_plus4_D: 0xbfc006d8, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0xbfc006dc, Instruction_D: 0xac890000, wreg: 0b0
debug_wb_pc: 0xbfc006d0, debug_wb_rf_wdata: 0x00000002, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x09
PC_plus4_D: 0xbfc006d8, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0xbfc006e0, Instruction_D: 0xacaa0000, wreg: 0b0
debug_wb_pc: 0xbfc006d4, debug_wb_rf_wdata: 0x00000002, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x0a
PC_plus4_D: 0xbfc006dc, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0xbfc006d4, debug_wb_rf_wdata: 0x00000001, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x0a
PC_plus4_D: 0xbfc006dc, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0xbfc006e4, Instruction_D: 0xae330000, wreg: 0b0
debug_wb_pc: 0xbfc006d8, debug_wb_rf_wdata: 0x00000001, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x13
PC_plus4_D: 0xbfc006e0, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0xbfc006d8, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x13
PC_plus4_D: 0xbfc006e0, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b1
PC_D: 0xbfc006e8, Instruction_D: 0x3c100000, wreg: 0b0
debug_wb_pc: 0xbfc006dc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x09
PC_plus4_D: 0xbfc006e4, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
PC_D: 0xbfc006e8, Instruction_D: 0x3c100000, wreg: 0b1
debug_wb_pc: 0xbfc006dc, debug_wb_rf_wdata: 0x00000001, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x09
PC_plus4_D: 0xbfc006e4, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
PC_D: 0xbfc006ec, Instruction_D: 0x3c09bfc0, wreg: 0b1
debug_wb_pc: 0xbfc006e0, debug_wb_rf_wdata: 0x00000001, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x0a
PC_plus4_D: 0xbfc006e8, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
debug_wb_pc: 0xbfc006e0, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x0a
PC_plus4_D: 0xbfc006e8, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
PC_D: 0xbfc006f0, Instruction_D: 0x25290704, wreg: 0b1
debug_wb_pc: 0xbfc006e4, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x13
PC_plus4_D: 0xbfc006ec, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b0
PC_D: 0xbfc006f4, Instruction_D: 0x3c0a2000, wreg: 0b1
debug_wb_pc: 0xbfc006e8, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x10
PC_plus4_D: 0xbfc006f0, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0xbfc006f8, Instruction_D: 0x012ac823, wreg: 0b1
debug_wb_pc: 0xbfc006ec, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x09
PC_plus4_D: 0xbfc006f4, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0xbfc006ec, debug_wb_rf_wdata: 0xbfc00000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x09
PC_plus4_D: 0xbfc006f4, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0xbfc006fc, Instruction_D: 0x03200008, wreg: 0b1
debug_wb_pc: 0xbfc006f0, debug_wb_rf_wdata: 0xbfc00000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x09
PC_plus4_D: 0xbfc006f8, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0xbfc006fc, Instruction_D: 0x03200008, wreg: 0b0
debug_wb_pc: 0xbfc006f0, debug_wb_rf_wdata: 0xbfc00704, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x09
PC_plus4_D: 0xbfc006f8, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0xbfc006f4, debug_wb_rf_wdata: 0xbfc00704, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x0a
PC_plus4_D: 0xfffffffc, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0xbfc006f4, debug_wb_rf_wdata: 0x20000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x0a
PC_plus4_D: 0xfffffffc, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0xbfc00700, Instruction_D: 0x00000000, wreg: 0b0
debug_wb_pc: 0xbfc006f8, debug_wb_rf_wdata: 0x20000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x19
PC_plus4_D: 0xbfc006fc, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b1
PC_D: 0xbfc00700, Instruction_D: 0x00000000, wreg: 0b1
debug_wb_pc: 0xbfc006f8, debug_wb_rf_wdata: 0x9fc00704, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x19
PC_plus4_D: 0xbfc006fc, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b1
PC_D: 0x9fc00704, Instruction_D: 0x0ff01440, wreg: 0b1
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x9fc00704, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xbfc00700, ID_EXE_is_delayslot_data: 0b1, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
debug_wb_pc: 0xfffffffc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0xbfc00700, ID_EXE_is_delayslot_data: 0b1, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b0
PC_D: 0x9fc00708, Instruction_D: 0x00000000, wreg: 0b1
debug_wb_pc: 0xbfc006fc, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0x9fc00704, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b0
PC_D: 0x9fc05100, Instruction_D: 0x26100001, wreg: 0b1
debug_wb_pc: 0xbfc00700, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0x9fc00708, ID_EXE_is_delayslot_data: 0b1, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0x9fc05104, Instruction_D: 0x24120000, wreg: 0b1
debug_wb_pc: 0x9fc00704, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x1f
PC_plus4_D: 0x9fc05100, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0x9fc00704, debug_wb_rf_wdata: 0x9fc0070c, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x1f
PC_plus4_D: 0x9fc05100, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0x9fc05108, Instruction_D: 0x3c0a0001, wreg: 0b1
debug_wb_pc: 0x9fc00708, debug_wb_rf_wdata: 0x9fc0070c, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0x9fc05104, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0x9fc00708, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0x9fc05104, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0x9fc0510c, Instruction_D: 0x24090000, wreg: 0b1
debug_wb_pc: 0x9fc05100, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x10
PC_plus4_D: 0x9fc05108, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0x9fc05100, debug_wb_rf_wdata: 0x00000001, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x10
PC_plus4_D: 0x9fc05108, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0x9fc05110, Instruction_D: 0x3c040000, wreg: 0b1
debug_wb_pc: 0x9fc05104, debug_wb_rf_wdata: 0x00000001, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x12
PC_plus4_D: 0x9fc0510c, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0x9fc05104, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x12
PC_plus4_D: 0x9fc0510c, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0x9fc05114, Instruction_D: 0x3c080000, wreg: 0b1
debug_wb_pc: 0x9fc05108, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x0a
PC_plus4_D: 0x9fc05110, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0x9fc05108, debug_wb_rf_wdata: 0x00010000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x0a
PC_plus4_D: 0x9fc05110, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0x9fc05118, Instruction_D: 0x00892021, wreg: 0b1
debug_wb_pc: 0x9fc0510c, debug_wb_rf_wdata: 0x00010000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x09
PC_plus4_D: 0x9fc05114, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0x9fc0510c, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x09
PC_plus4_D: 0x9fc05114, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0x9fc0511c, Instruction_D: 0x012a4821, wreg: 0b1
debug_wb_pc: 0x9fc05110, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x04
PC_plus4_D: 0x9fc05118, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0x9fc05120, Instruction_D: 0x15040489, wreg: 0b1
debug_wb_pc: 0x9fc05114, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
PC_plus4_D: 0x9fc0511c, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0x9fc05120, Instruction_D: 0x15040489, wreg: 0b0
PC_D: 0x9fc05124, Instruction_D: 0x00000000, wreg: 0b0
debug_wb_pc: 0x9fc05118, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x04
PC_plus4_D: 0x9fc05120, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b0, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0x9fc05124, Instruction_D: 0x00000000, wreg: 0b1
PC_D: 0x9fc05128, Instruction_D: 0x3c040000, wreg: 0b1
debug_wb_pc: 0x9fc0511c, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x09
PC_plus4_D: 0x9fc05124, ID_EXE_is_delayslot_data: 0b1, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b1
debug_wb_pc: 0x9fc0511c, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x09
PC_plus4_D: 0x9fc05124, ID_EXE_is_delayslot_data: 0b1, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b0, MEM_WB_wreg_data: 0b1
--------------------------------------------------------------
[   2377 ns] Error!!!
    reference: PC = 0x9fc0511c, wb_rf_wnum = 0x09, wb_rf_wdata = 0x00010000
    mycpu    : PC = 0x9fc0511c, wb_rf_wnum = 0x09, wb_rf_wdata = 0xffffffff
--------------------------------------------------------------
PC_D: 0x9fc0512c, Instruction_D: 0x3c080001, wreg: 0b1
debug_wb_pc: 0x9fc05120, debug_wb_rf_wdata: 0xffffffff, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x04
PC_plus4_D: 0x9fc05128, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b0
debug_wb_pc: 0x9fc05120, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b0000, debug_wb_rf_wnum = 0x04
PC_plus4_D: 0x9fc05128, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b0
PC_D: 0x9fc05130, Instruction_D: 0x00892021, wreg: 0b1
debug_wb_pc: 0x9fc05124, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x00
PC_plus4_D: 0x9fc0512c, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0x9fc05134, Instruction_D: 0x012a4821, wreg: 0b1
debug_wb_pc: 0x9fc05128, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x04
PC_plus4_D: 0x9fc05130, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0x9fc05138, Instruction_D: 0x15040483, wreg: 0b1
debug_wb_pc: 0x9fc0512c, debug_wb_rf_wdata: 0x00000000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
PC_plus4_D: 0x9fc05134, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
PC_D: 0x9fc05138, Instruction_D: 0x15040483, wreg: 0b0
debug_wb_pc: 0x9fc0512c, debug_wb_rf_wdata: 0x00010000, debug_wb_rf_wen = 0b1111, debug_wb_rf_wnum = 0x08
PC_plus4_D: 0x9fc05134, ID_EXE_is_delayslot_data: 0b0, ID_EXE_wreg_data: 0b1, EXE_MEM_wreg_data: 0b1, MEM_WB_wreg_data: 0b1
$finish called at time : 2417 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 160
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pll
INFO: [VRFC 10-311] analyzing module clk_pll_clk_pll_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/data_ram_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_mux
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized14
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized15
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized16
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized17
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized18
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized19
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized20
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized21
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized22
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized23
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized24
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized25
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized26
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized27
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized28
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized29
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized30
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized31
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized32
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized33
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized34
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized35
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized36
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized37
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized38
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized39
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized40
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized41
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized42
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized43
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized44
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized45
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized46
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized47
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized48
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized49
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized50
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized51
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized52
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized53
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized54
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized55
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized56
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized57
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized58
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized59
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized60
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized61
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized62
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2
INFO: [VRFC 10-311] analyzing module data_ram_blk_mem_gen_v8_4_2_synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/COP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module COP0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/EXE_MEM_REG/EXE_MEM_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXE_MEM_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/EXT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forwarding_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Hazard_Detection_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard_Detection_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/ID_EXE_REG/ID_EXE_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EXE_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/IF_ID_REG/IF_ID_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/MEM_WB_REG_PACKED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_PACKED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux2T1
INFO: [VRFC 10-311] analyzing module Mux3T1
INFO: [VRFC 10-311] analyzing module Mux4T1
INFO: [VRFC 10-311] analyzing module Mux5T1
INFO: [VRFC 10-311] analyzing module Mux6T1
INFO: [VRFC 10-311] analyzing module Mux8T1
INFO: [VRFC 10-311] analyzing module Mux16T1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCPlus4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCPlus4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/IF/PC/PCReg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCReg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bridge_1x2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/cla_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cla_8
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2458] undeclared symbol conf_we, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Generatic/AdvancedCarryAdder/g_p.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module g_p
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/hi_lo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hi_lo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/EXE/ll_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ll_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/WB/modifyLoadData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyLoaddata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/MEM/modifyStoreData.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modifyStoreData
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module soc_lite_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/myCPU/CPU/Datapath/ID/victimInstDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module victimInstDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2458] undeclared symbol debug_wb_inst, assumed default net type wire [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v:101]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v:6]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3026.316 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/SoftWare/Xilinx/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 8de8692e6f7648c084645fde77f29b66 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'inst_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:145]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'data_sram_wen' [C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v:151]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux2T1
Compiling module xil_defaultlib.PCReg
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.g_p
Compiling module xil_defaultlib.cla_2
Compiling module xil_defaultlib.cla_4
Compiling module xil_defaultlib.cla_8
Compiling module xil_defaultlib.cla_16
Compiling module xil_defaultlib.cla_32
Compiling module xil_defaultlib.cla32
Compiling module xil_defaultlib.PCPlus4
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.flopr(width=1)
Compiling module xil_defaultlib.flopr(width=8)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.IF_ID_REG
Compiling module xil_defaultlib.IF_ID_REG_PACKED
Compiling module xil_defaultlib.Mux3T1
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.hi_lo_reg
Compiling module xil_defaultlib.COP0
Compiling module xil_defaultlib.EXT
Compiling module xil_defaultlib.victimInstDetector
Compiling module xil_defaultlib.Hazard_Detection_Unit
Compiling module xil_defaultlib.flopr(width=4)
Compiling module xil_defaultlib.flopr(width=2)
Compiling module xil_defaultlib.flopr(width=5)
Compiling module xil_defaultlib.ID_EXE_REG
Compiling module xil_defaultlib.ID_EXE_REG_PACKED
Compiling module xil_defaultlib.Mux4T1
Compiling module xil_defaultlib.Mux2T1(width=1)
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Divider
Compiling module xil_defaultlib.Mux3T1(width=5)
Compiling module xil_defaultlib.Forwarding_Unit
Compiling module xil_defaultlib.ll_bit
Compiling module xil_defaultlib.flopr(width=64)
Compiling module xil_defaultlib.EXE_MEM_REG
Compiling module xil_defaultlib.EXE_MEM_REG_PACKED
Compiling module xil_defaultlib.modifyStoreData
Compiling module xil_defaultlib.MEM_WB_REG
Compiling module xil_defaultlib.MEM_WB_REG_PACKED
Compiling module xil_defaultlib.modifyLoaddata
Compiling module xil_defaultlib.Mips
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.bridge_1x2
Compiling module unisims_ver.GND
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.data_ram_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RDADDR_COLLIS...
Compiling module unisims_ver.RAMB36E1(RDADDR_COLLISION_HWCONF...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module unisims_ver.LUT5
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_wrappe...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_prim_width_...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_generic_cst...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_top
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2_synt...
Compiling module xil_defaultlib.data_ram_blk_mem_gen_v8_4_2
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg(SIMULATION=1'b1)
Compiling module xil_defaultlib.soc_lite_top(SIMULATION=1'b1)
Compiling module xil_defaultlib.tb_top
WARNING: [XSIM 43-3373] "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 132. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 3026.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 0
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc_lite.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3026.316 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 0
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:33 . Memory (MB): peak = 3026.316 ; gain = 0.000
run all
==============================================================
Test begin!
--------------------------------------------------------------
[   2377 ns] Error!!!
    reference: PC = 0x9fc0511c, wb_rf_wnum = 0x09, wb_rf_wdata = 0x00010000
    mycpu    : PC = 0x9fc0511c, wb_rf_wnum = 0x09, wb_rf_wdata = 0xffffffff, wb_inst = 0x00000001
--------------------------------------------------------------
$finish called at time : 2417 ns : File "C:/Users/Think/Desktop/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v" Line 161
