{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 17:57:29 2013 " "Info: Processing started: Wed May 08 17:57:29 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LEDdisp -c LEDdisp " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LEDdisp -c LEDdisp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "LEDdisp.v(41) " "Warning (10261): Verilog HDL Event Control warning at LEDdisp.v(41): Event Control contains a complex event expression" {  } { { "LEDdisp.v" "" { Text "D:/WORKPLACE/VerilogPRJ/LEDdisp/LEDdisp.v" 41 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LEDdisp.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file LEDdisp.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDdisp " "Info: Found entity 1: LEDdisp" {  } { { "LEDdisp.v" "" { Text "D:/WORKPLACE/VerilogPRJ/LEDdisp/LEDdisp.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "Seg LEDdisp.v(41) " "Error (10161): Verilog HDL error at LEDdisp.v(41): object \"Seg\" is not declared" {  } { { "LEDdisp.v" "" { Text "D:/WORKPLACE/VerilogPRJ/LEDdisp/LEDdisp.v" 41 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "in LEDdisp.v(41) " "Error (10161): Verilog HDL error at LEDdisp.v(41): object \"in\" is not declared" {  } { { "LEDdisp.v" "" { Text "D:/WORKPLACE/VerilogPRJ/LEDdisp/LEDdisp.v" 41 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Error: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 08 17:57:34 2013 " "Error: Processing ended: Wed May 08 17:57:34 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Error: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Error: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
