Timing Analyzer report for FinalAssembly
Fri Dec 07 16:59:55 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'ALU:inst35|clock_divider_1024:inst9|inst10'
 13. Slow 1200mV 85C Model Setup: 'SELECT'
 14. Slow 1200mV 85C Model Setup: 'mod8count4:inst2|lab11step3:inst9|inst'
 15. Slow 1200mV 85C Model Setup: 'CLOCKBUTTON'
 16. Slow 1200mV 85C Model Setup: 'CLOCKBOARD'
 17. Slow 1200mV 85C Model Setup: 'ALU:inst35|clock_divider_1024:inst8|inst10'
 18. Slow 1200mV 85C Model Setup: 'modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10'
 19. Slow 1200mV 85C Model Setup: 'CLKBOARD2'
 20. Slow 1200mV 85C Model Setup: 'mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10'
 21. Slow 1200mV 85C Model Setup: 'lab11step3:inst17|clock_divider_1024:inst1|inst10'
 22. Slow 1200mV 85C Model Setup: 'modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10'
 23. Slow 1200mV 85C Model Setup: 'mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10'
 24. Slow 1200mV 85C Model Setup: 'lab11step3:inst17|clock_divider_1024:inst2|inst10'
 25. Slow 1200mV 85C Model Setup: 'modulo8counter:inst1|lab11step3:inst9|inst'
 26. Slow 1200mV 85C Model Hold: 'SELECT'
 27. Slow 1200mV 85C Model Hold: 'CLOCKBOARD'
 28. Slow 1200mV 85C Model Hold: 'CLKBOARD2'
 29. Slow 1200mV 85C Model Hold: 'lab11step3:inst17|clock_divider_1024:inst1|inst10'
 30. Slow 1200mV 85C Model Hold: 'mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10'
 31. Slow 1200mV 85C Model Hold: 'modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10'
 32. Slow 1200mV 85C Model Hold: 'ALU:inst35|clock_divider_1024:inst8|inst10'
 33. Slow 1200mV 85C Model Hold: 'ALU:inst35|clock_divider_1024:inst9|inst10'
 34. Slow 1200mV 85C Model Hold: 'CLOCKBUTTON'
 35. Slow 1200mV 85C Model Hold: 'mod8count4:inst2|lab11step3:inst9|inst'
 36. Slow 1200mV 85C Model Hold: 'modulo8counter:inst1|lab11step3:inst9|inst'
 37. Slow 1200mV 85C Model Hold: 'modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10'
 38. Slow 1200mV 85C Model Hold: 'mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10'
 39. Slow 1200mV 85C Model Hold: 'lab11step3:inst17|clock_divider_1024:inst2|inst10'
 40. Slow 1200mV 85C Model Recovery: 'ALU:inst35|clock_divider_1024:inst9|inst10'
 41. Slow 1200mV 85C Model Recovery: 'SELECT'
 42. Slow 1200mV 85C Model Removal: 'SELECT'
 43. Slow 1200mV 85C Model Removal: 'ALU:inst35|clock_divider_1024:inst9|inst10'
 44. Slow 1200mV 85C Model Metastability Summary
 45. Slow 1200mV 0C Model Fmax Summary
 46. Slow 1200mV 0C Model Setup Summary
 47. Slow 1200mV 0C Model Hold Summary
 48. Slow 1200mV 0C Model Recovery Summary
 49. Slow 1200mV 0C Model Removal Summary
 50. Slow 1200mV 0C Model Minimum Pulse Width Summary
 51. Slow 1200mV 0C Model Setup: 'ALU:inst35|clock_divider_1024:inst9|inst10'
 52. Slow 1200mV 0C Model Setup: 'SELECT'
 53. Slow 1200mV 0C Model Setup: 'CLOCKBUTTON'
 54. Slow 1200mV 0C Model Setup: 'mod8count4:inst2|lab11step3:inst9|inst'
 55. Slow 1200mV 0C Model Setup: 'CLOCKBOARD'
 56. Slow 1200mV 0C Model Setup: 'ALU:inst35|clock_divider_1024:inst8|inst10'
 57. Slow 1200mV 0C Model Setup: 'modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10'
 58. Slow 1200mV 0C Model Setup: 'CLKBOARD2'
 59. Slow 1200mV 0C Model Setup: 'mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10'
 60. Slow 1200mV 0C Model Setup: 'lab11step3:inst17|clock_divider_1024:inst1|inst10'
 61. Slow 1200mV 0C Model Setup: 'modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10'
 62. Slow 1200mV 0C Model Setup: 'mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10'
 63. Slow 1200mV 0C Model Setup: 'lab11step3:inst17|clock_divider_1024:inst2|inst10'
 64. Slow 1200mV 0C Model Setup: 'modulo8counter:inst1|lab11step3:inst9|inst'
 65. Slow 1200mV 0C Model Hold: 'SELECT'
 66. Slow 1200mV 0C Model Hold: 'CLKBOARD2'
 67. Slow 1200mV 0C Model Hold: 'CLOCKBOARD'
 68. Slow 1200mV 0C Model Hold: 'ALU:inst35|clock_divider_1024:inst8|inst10'
 69. Slow 1200mV 0C Model Hold: 'lab11step3:inst17|clock_divider_1024:inst1|inst10'
 70. Slow 1200mV 0C Model Hold: 'mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10'
 71. Slow 1200mV 0C Model Hold: 'modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10'
 72. Slow 1200mV 0C Model Hold: 'ALU:inst35|clock_divider_1024:inst9|inst10'
 73. Slow 1200mV 0C Model Hold: 'CLOCKBUTTON'
 74. Slow 1200mV 0C Model Hold: 'mod8count4:inst2|lab11step3:inst9|inst'
 75. Slow 1200mV 0C Model Hold: 'modulo8counter:inst1|lab11step3:inst9|inst'
 76. Slow 1200mV 0C Model Hold: 'modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10'
 77. Slow 1200mV 0C Model Hold: 'mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10'
 78. Slow 1200mV 0C Model Hold: 'lab11step3:inst17|clock_divider_1024:inst2|inst10'
 79. Slow 1200mV 0C Model Recovery: 'ALU:inst35|clock_divider_1024:inst9|inst10'
 80. Slow 1200mV 0C Model Recovery: 'SELECT'
 81. Slow 1200mV 0C Model Removal: 'SELECT'
 82. Slow 1200mV 0C Model Removal: 'ALU:inst35|clock_divider_1024:inst9|inst10'
 83. Slow 1200mV 0C Model Metastability Summary
 84. Fast 1200mV 0C Model Setup Summary
 85. Fast 1200mV 0C Model Hold Summary
 86. Fast 1200mV 0C Model Recovery Summary
 87. Fast 1200mV 0C Model Removal Summary
 88. Fast 1200mV 0C Model Minimum Pulse Width Summary
 89. Fast 1200mV 0C Model Setup: 'ALU:inst35|clock_divider_1024:inst9|inst10'
 90. Fast 1200mV 0C Model Setup: 'SELECT'
 91. Fast 1200mV 0C Model Setup: 'mod8count4:inst2|lab11step3:inst9|inst'
 92. Fast 1200mV 0C Model Setup: 'CLOCKBOARD'
 93. Fast 1200mV 0C Model Setup: 'modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10'
 94. Fast 1200mV 0C Model Setup: 'ALU:inst35|clock_divider_1024:inst8|inst10'
 95. Fast 1200mV 0C Model Setup: 'CLKBOARD2'
 96. Fast 1200mV 0C Model Setup: 'modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10'
 97. Fast 1200mV 0C Model Setup: 'mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10'
 98. Fast 1200mV 0C Model Setup: 'mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10'
 99. Fast 1200mV 0C Model Setup: 'lab11step3:inst17|clock_divider_1024:inst2|inst10'
100. Fast 1200mV 0C Model Setup: 'lab11step3:inst17|clock_divider_1024:inst1|inst10'
101. Fast 1200mV 0C Model Setup: 'CLOCKBUTTON'
102. Fast 1200mV 0C Model Setup: 'modulo8counter:inst1|lab11step3:inst9|inst'
103. Fast 1200mV 0C Model Hold: 'SELECT'
104. Fast 1200mV 0C Model Hold: 'CLKBOARD2'
105. Fast 1200mV 0C Model Hold: 'CLOCKBOARD'
106. Fast 1200mV 0C Model Hold: 'ALU:inst35|clock_divider_1024:inst8|inst10'
107. Fast 1200mV 0C Model Hold: 'lab11step3:inst17|clock_divider_1024:inst1|inst10'
108. Fast 1200mV 0C Model Hold: 'modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10'
109. Fast 1200mV 0C Model Hold: 'mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10'
110. Fast 1200mV 0C Model Hold: 'CLOCKBUTTON'
111. Fast 1200mV 0C Model Hold: 'ALU:inst35|clock_divider_1024:inst9|inst10'
112. Fast 1200mV 0C Model Hold: 'mod8count4:inst2|lab11step3:inst9|inst'
113. Fast 1200mV 0C Model Hold: 'modulo8counter:inst1|lab11step3:inst9|inst'
114. Fast 1200mV 0C Model Hold: 'modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10'
115. Fast 1200mV 0C Model Hold: 'lab11step3:inst17|clock_divider_1024:inst2|inst10'
116. Fast 1200mV 0C Model Hold: 'mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10'
117. Fast 1200mV 0C Model Recovery: 'ALU:inst35|clock_divider_1024:inst9|inst10'
118. Fast 1200mV 0C Model Recovery: 'SELECT'
119. Fast 1200mV 0C Model Removal: 'SELECT'
120. Fast 1200mV 0C Model Removal: 'ALU:inst35|clock_divider_1024:inst9|inst10'
121. Fast 1200mV 0C Model Metastability Summary
122. Multicorner Timing Analysis Summary
123. Board Trace Model Assignments
124. Input Transition Times
125. Signal Integrity Metrics (Slow 1200mv 0c Model)
126. Signal Integrity Metrics (Slow 1200mv 85c Model)
127. Signal Integrity Metrics (Fast 1200mv 0c Model)
128. Setup Transfers
129. Hold Transfers
130. Recovery Transfers
131. Removal Transfers
132. Report TCCS
133. Report RSKM
134. Unconstrained Paths Summary
135. Clock Status Summary
136. Unconstrained Input Ports
137. Unconstrained Output Ports
138. Unconstrained Input Ports
139. Unconstrained Output Ports
140. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; FinalAssembly                                           ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.8%      ;
;     Processor 3            ;   0.6%      ;
;     Processor 4            ;   0.5%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------+
; Clock Name                                                            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                   ;
+-----------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------+
; ALU:inst35|clock_divider_1024:inst8|inst10                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ALU:inst35|clock_divider_1024:inst8|inst10 }                            ;
; ALU:inst35|clock_divider_1024:inst9|inst10                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ALU:inst35|clock_divider_1024:inst9|inst10 }                            ;
; CLKBOARD2                                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLKBOARD2 }                                                             ;
; CLOCKBOARD                                                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCKBOARD }                                                            ;
; CLOCKBUTTON                                                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCKBUTTON }                                                           ;
; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab11step3:inst17|clock_divider_1024:inst1|inst10 }                     ;
; lab11step3:inst17|clock_divider_1024:inst2|inst10                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lab11step3:inst17|clock_divider_1024:inst2|inst10 }                     ;
; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 }     ;
; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 }     ;
; mod8count4:inst2|lab11step3:inst9|inst                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { mod8count4:inst2|lab11step3:inst9|inst }                                ;
; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 } ;
; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 } ;
; modulo8counter:inst1|lab11step3:inst9|inst                            ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { modulo8counter:inst1|lab11step3:inst9|inst }                            ;
; SELECT                                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SELECT }                                                                ;
+-----------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                    ;
+-------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                            ; Note                                                          ;
+-------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
; 46.31 MHz   ; 46.31 MHz       ; SELECT                                                                ;                                                               ;
; 99.46 MHz   ; 99.46 MHz       ; ALU:inst35|clock_divider_1024:inst9|inst10                            ;                                                               ;
; 270.34 MHz  ; 270.34 MHz      ; mod8count4:inst2|lab11step3:inst9|inst                                ;                                                               ;
; 281.93 MHz  ; 250.0 MHz       ; CLOCKBOARD                                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 299.31 MHz  ; 299.31 MHz      ; ALU:inst35|clock_divider_1024:inst8|inst10                            ;                                                               ;
; 301.02 MHz  ; 301.02 MHz      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ;                                                               ;
; 305.81 MHz  ; 250.0 MHz       ; CLKBOARD2                                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 310.85 MHz  ; 310.85 MHz      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ;                                                               ;
; 315.16 MHz  ; 315.16 MHz      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ;                                                               ;
; 821.02 MHz  ; 437.64 MHz      ; modulo8counter:inst1|lab11step3:inst9|inst                            ; limit due to minimum period restriction (tmin)                ;
; 1265.82 MHz ; 250.0 MHz       ; CLOCKBUTTON                                                           ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+---------+---------------+
; Clock                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------+---------+---------------+
; ALU:inst35|clock_divider_1024:inst9|inst10                            ; -13.035 ; -1029.325     ;
; SELECT                                                                ; -10.296 ; -123.671      ;
; mod8count4:inst2|lab11step3:inst9|inst                                ; -2.699  ; -7.612        ;
; CLOCKBUTTON                                                           ; -2.550  ; -2.550        ;
; CLOCKBOARD                                                            ; -2.547  ; -11.463       ;
; ALU:inst35|clock_divider_1024:inst8|inst10                            ; -2.341  ; -6.863        ;
; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; -2.322  ; -7.038        ;
; CLKBOARD2                                                             ; -2.270  ; -6.807        ;
; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; -2.217  ; -6.478        ;
; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; -2.173  ; -6.505        ;
; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; -1.108  ; -1.108        ;
; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10     ; -1.062  ; -1.062        ;
; lab11step3:inst17|clock_divider_1024:inst2|inst10                     ; -1.005  ; -1.005        ;
; modulo8counter:inst1|lab11step3:inst9|inst                            ; -0.218  ; -0.553        ;
+-----------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; SELECT                                                                ; -2.619 ; -13.054       ;
; CLOCKBOARD                                                            ; 0.401  ; 0.000         ;
; CLKBOARD2                                                             ; 0.402  ; 0.000         ;
; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; 0.402  ; 0.000         ;
; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; 0.402  ; 0.000         ;
; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.403  ; 0.000         ;
; ALU:inst35|clock_divider_1024:inst8|inst10                            ; 0.404  ; 0.000         ;
; ALU:inst35|clock_divider_1024:inst9|inst10                            ; 0.440  ; 0.000         ;
; CLOCKBUTTON                                                           ; 0.440  ; 0.000         ;
; mod8count4:inst2|lab11step3:inst9|inst                                ; 0.440  ; 0.000         ;
; modulo8counter:inst1|lab11step3:inst9|inst                            ; 0.440  ; 0.000         ;
; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 0.848  ; 0.000         ;
; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10     ; 1.131  ; 0.000         ;
; lab11step3:inst17|clock_divider_1024:inst2|inst10                     ; 1.142  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                              ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; ALU:inst35|clock_divider_1024:inst9|inst10 ; -9.578 ; -47.636       ;
; SELECT                                     ; -5.578 ; -27.565       ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                              ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; SELECT                                     ; 1.243 ; 0.000         ;
; ALU:inst35|clock_divider_1024:inst9|inst10 ; 4.644 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; SELECT                                                                ; -3.000 ; -19.518       ;
; CLOCKBOARD                                                            ; -3.000 ; -18.420       ;
; CLKBOARD2                                                             ; -3.000 ; -15.850       ;
; CLOCKBUTTON                                                           ; -3.000 ; -4.285        ;
; ALU:inst35|clock_divider_1024:inst9|inst10                            ; -1.285 ; -109.225      ;
; ALU:inst35|clock_divider_1024:inst8|inst10                            ; -1.285 ; -12.850       ;
; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; -1.285 ; -12.850       ;
; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; -1.285 ; -12.850       ;
; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; -1.285 ; -12.850       ;
; mod8count4:inst2|lab11step3:inst9|inst                                ; -1.285 ; -3.855        ;
; modulo8counter:inst1|lab11step3:inst9|inst                            ; -1.285 ; -3.855        ;
; lab11step3:inst17|clock_divider_1024:inst2|inst10                     ; -1.285 ; -1.285        ;
; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10     ; -1.285 ; -1.285        ;
; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; -1.285 ; -1.285        ;
+-----------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ALU:inst35|clock_divider_1024:inst9|inst10'                                                                                                                                    ;
+---------+----------------------------------+------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                                                    ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; -13.035 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.137     ; 12.386     ;
; -13.034 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.137     ; 12.385     ;
; -13.028 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.137     ; 12.379     ;
; -13.028 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.137     ; 12.379     ;
; -13.007 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst5|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.133     ; 12.362     ;
; -12.927 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.146     ; 12.269     ;
; -12.923 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.138     ; 12.273     ;
; -12.921 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.138     ; 12.271     ;
; -12.919 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.141     ; 12.266     ;
; -12.919 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.141     ; 12.266     ;
; -12.915 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.137     ; 12.266     ;
; -12.914 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.137     ; 12.265     ;
; -12.913 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.134     ; 12.267     ;
; -12.908 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.137     ; 12.259     ;
; -12.908 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.137     ; 12.259     ;
; -12.887 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst5|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.133     ; 12.242     ;
; -12.886 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.145     ; 12.229     ;
; -12.882 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.137     ; 12.233     ;
; -12.874 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.134     ; 12.228     ;
; -12.866 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.134     ; 12.220     ;
; -12.852 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.141     ; 12.199     ;
; -12.843 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.134     ; 12.197     ;
; -12.841 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.137     ; 12.192     ;
; -12.832 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.141     ; 12.179     ;
; -12.823 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst4|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.133     ; 12.178     ;
; -12.821 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.133     ; 12.176     ;
; -12.819 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.138     ; 12.169     ;
; -12.807 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.146     ; 12.149     ;
; -12.803 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.138     ; 12.153     ;
; -12.801 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.138     ; 12.151     ;
; -12.799 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.141     ; 12.146     ;
; -12.799 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.141     ; 12.146     ;
; -12.797 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.137     ; 12.148     ;
; -12.793 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.134     ; 12.147     ;
; -12.786 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.134     ; 12.140     ;
; -12.771 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.135     ; 12.124     ;
; -12.769 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.133     ; 12.124     ;
; -12.766 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.145     ; 12.109     ;
; -12.762 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.137     ; 12.113     ;
; -12.754 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.134     ; 12.108     ;
; -12.746 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.134     ; 12.100     ;
; -12.732 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.141     ; 12.079     ;
; -12.725 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.138     ; 12.075     ;
; -12.723 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.134     ; 12.077     ;
; -12.721 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.137     ; 12.072     ;
; -12.712 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.134     ; 12.066     ;
; -12.712 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.141     ; 12.059     ;
; -12.703 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst4|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.133     ; 12.058     ;
; -12.701 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.133     ; 12.056     ;
; -12.699 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.138     ; 12.049     ;
; -12.686 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.137     ; 12.037     ;
; -12.677 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.137     ; 12.028     ;
; -12.666 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.134     ; 12.020     ;
; -12.661 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.137     ; 12.012     ;
; -12.651 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.135     ; 12.004     ;
; -12.649 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.133     ; 12.004     ;
; -12.605 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.138     ; 11.955     ;
; -12.592 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.134     ; 11.946     ;
; -12.566 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.137     ; 11.917     ;
; -12.541 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.137     ; 11.892     ;
; -12.479 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst7|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.132     ; 11.835     ;
; -12.478 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst2|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.141     ; 11.825     ;
; -12.477 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst1|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.141     ; 11.824     ;
; -12.454 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.138     ; 11.804     ;
; -12.449 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.141     ; 11.796     ;
; -12.449 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.141     ; 11.796     ;
; -12.428 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst5|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.137     ; 11.779     ;
; -12.428 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst8|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.133     ; 11.783     ;
; -12.426 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst4|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.137     ; 11.777     ;
; -12.386 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.140     ; 11.734     ;
; -12.386 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.140     ; 11.734     ;
; -12.376 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst6|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.133     ; 11.731     ;
; -12.376 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst9|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.133     ; 11.731     ;
; -12.373 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.134     ; 11.727     ;
; -12.369 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.137     ; 11.720     ;
; -12.369 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.137     ; 11.720     ;
; -12.359 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst7|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.132     ; 11.715     ;
; -12.358 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst2|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.141     ; 11.705     ;
; -12.357 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst1|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.141     ; 11.704     ;
; -12.349 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.138     ; 11.699     ;
; -12.337 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst3|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.132     ; 11.693     ;
; -12.334 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.138     ; 11.684     ;
; -12.327 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.137     ; 11.678     ;
; -12.319 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.139     ; 11.668     ;
; -12.319 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst|inst   ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.139     ; 11.668     ;
; -12.313 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst|reg4b:inst|register:inst3|inst   ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.133     ; 11.668     ;
; -12.312 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.439     ; 11.361     ;
; -12.312 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.439     ; 11.361     ;
; -12.308 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst5|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.137     ; 11.659     ;
; -12.308 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst8|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.133     ; 11.663     ;
; -12.306 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst4|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.137     ; 11.657     ;
; -12.299 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.133     ; 11.654     ;
; -12.279 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.138     ; 11.629     ;
; -12.266 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.140     ; 11.614     ;
; -12.266 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.140     ; 11.614     ;
; -12.257 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.141     ; 11.604     ;
; -12.256 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst6|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.133     ; 11.611     ;
; -12.256 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst9|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.133     ; 11.611     ;
; -12.255 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.141     ; 11.602     ;
; -12.255 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.138     ; 11.605     ;
+---------+----------------------------------+------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SELECT'                                                                                                                      ;
+---------+----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.296 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 0.500        ; 1.949      ; 11.847     ;
; -10.138 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 0.500        ; 1.954      ; 11.702     ;
; -10.111 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 0.500        ; 1.949      ; 11.668     ;
; -10.096 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 0.500        ; 2.247      ; 11.945     ;
; -9.944  ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 0.500        ; 2.247      ; 11.793     ;
; -9.938  ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 0.500        ; 2.252      ; 11.800     ;
; -9.911  ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 0.500        ; 2.247      ; 11.766     ;
; -9.886  ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 0.500        ; 1.952      ; 11.620     ;
; -9.805  ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 0.500        ; 1.950      ; 11.357     ;
; -9.786  ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 0.500        ; 2.252      ; 11.648     ;
; -9.762  ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 0.500        ; 2.247      ; 11.611     ;
; -9.759  ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 0.500        ; 2.247      ; 11.614     ;
; -9.729  ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 0.500        ; 1.949      ; 11.280     ;
; -9.714  ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 0.500        ; 1.950      ; 11.267     ;
; -9.686  ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 0.500        ; 2.250      ; 11.718     ;
; -9.605  ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 0.500        ; 2.248      ; 11.455     ;
; -9.604  ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 0.500        ; 2.252      ; 11.466     ;
; -9.600  ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 0.500        ; 1.954      ; 11.163     ;
; -9.578  ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 0.500        ; 1.954      ; 11.110     ;
; -9.577  ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 0.500        ; 2.247      ; 11.432     ;
; -9.572  ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 0.500        ; 1.949      ; 11.129     ;
; -9.571  ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 0.500        ; 1.954      ; 11.135     ;
; -9.534  ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 0.500        ; 2.250      ; 11.566     ;
; -9.514  ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 0.500        ; 2.248      ; 11.365     ;
; -9.473  ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 0.500        ; 2.248      ; 11.323     ;
; -9.464  ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 0.500        ; 1.951      ; 11.018     ;
; -9.395  ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 0.500        ; 2.252      ; 11.256     ;
; -9.387  ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 0.500        ; 1.951      ; 11.122     ;
; -9.378  ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 0.500        ; 2.252      ; 11.208     ;
; -9.362  ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 0.500        ; 2.248      ; 11.213     ;
; -9.357  ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 0.500        ; 2.252      ; 11.218     ;
; -9.352  ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 0.500        ; 2.250      ; 11.384     ;
; -9.340  ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 0.500        ; 2.249      ; 11.192     ;
; -9.339  ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 0.500        ; 2.248      ; 11.189     ;
; -9.319  ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 0.500        ; 1.952      ; 11.053     ;
; -9.238  ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 0.500        ; 1.950      ; 10.790     ;
; -9.226  ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 0.500        ; 2.252      ; 11.056     ;
; -9.223  ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 0.500        ; 2.252      ; 11.084     ;
; -9.182  ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 0.500        ; 2.249      ; 11.215     ;
; -9.180  ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 0.500        ; 2.248      ; 11.031     ;
; -9.147  ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 0.500        ; 1.950      ; 10.700     ;
; -9.044  ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 0.500        ; 2.252      ; 10.874     ;
; -9.044  ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 0.500        ; 1.954      ; 10.576     ;
; -9.035  ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 0.500        ; 2.249      ; 11.068     ;
; -8.982  ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 0.500        ; 2.249      ; 10.834     ;
; -8.952  ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 0.500        ; 1.954      ; 10.515     ;
; -8.874  ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 0.500        ; 2.249      ; 10.726     ;
; -8.853  ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 0.500        ; 2.249      ; 10.886     ;
; -8.835  ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 1.000        ; 2.910      ; 11.847     ;
; -8.677  ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 1.000        ; 2.915      ; 11.702     ;
; -8.650  ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 1.000        ; 2.910      ; 11.668     ;
; -8.635  ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 1.000        ; 3.208      ; 11.945     ;
; -8.483  ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 1.000        ; 3.208      ; 11.793     ;
; -8.477  ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 1.000        ; 3.213      ; 11.800     ;
; -8.450  ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 1.000        ; 3.208      ; 11.766     ;
; -8.425  ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 1.000        ; 2.913      ; 11.620     ;
; -8.344  ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 1.000        ; 2.911      ; 11.357     ;
; -8.325  ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 1.000        ; 3.213      ; 11.648     ;
; -8.313  ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 0.500        ; 1.951      ; 10.048     ;
; -8.301  ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 1.000        ; 3.208      ; 11.611     ;
; -8.298  ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 1.000        ; 3.208      ; 11.614     ;
; -8.268  ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 1.000        ; 2.910      ; 11.280     ;
; -8.260  ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 0.500        ; 1.951      ; 9.814      ;
; -8.253  ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 1.000        ; 2.911      ; 11.267     ;
; -8.225  ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 1.000        ; 3.211      ; 11.718     ;
; -8.144  ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 1.000        ; 3.209      ; 11.455     ;
; -8.143  ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 1.000        ; 3.213      ; 11.466     ;
; -8.139  ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 1.000        ; 2.915      ; 11.163     ;
; -8.117  ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 1.000        ; 2.915      ; 11.110     ;
; -8.116  ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 1.000        ; 3.208      ; 11.432     ;
; -8.111  ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 1.000        ; 2.910      ; 11.129     ;
; -8.110  ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 1.000        ; 2.915      ; 11.135     ;
; -8.073  ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 1.000        ; 3.211      ; 11.566     ;
; -8.053  ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 1.000        ; 3.209      ; 11.365     ;
; -8.012  ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 1.000        ; 3.209      ; 11.323     ;
; -8.003  ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 1.000        ; 2.912      ; 11.018     ;
; -7.934  ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 1.000        ; 3.213      ; 11.256     ;
; -7.926  ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 1.000        ; 2.912      ; 11.122     ;
; -7.917  ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 1.000        ; 3.213      ; 11.208     ;
; -7.901  ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 1.000        ; 3.209      ; 11.213     ;
; -7.896  ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 1.000        ; 3.213      ; 11.218     ;
; -7.891  ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 1.000        ; 3.211      ; 11.384     ;
; -7.879  ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 1.000        ; 3.210      ; 11.192     ;
; -7.878  ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 1.000        ; 3.209      ; 11.189     ;
; -7.858  ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 1.000        ; 2.913      ; 11.053     ;
; -7.777  ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 1.000        ; 2.911      ; 10.790     ;
; -7.765  ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 1.000        ; 3.213      ; 11.056     ;
; -7.762  ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 1.000        ; 3.213      ; 11.084     ;
; -7.721  ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 1.000        ; 3.210      ; 11.215     ;
; -7.719  ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 1.000        ; 3.209      ; 11.031     ;
; -7.686  ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 1.000        ; 2.911      ; 10.700     ;
; -7.583  ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 1.000        ; 3.213      ; 10.874     ;
; -7.583  ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 1.000        ; 2.915      ; 10.576     ;
; -7.574  ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 1.000        ; 3.210      ; 11.068     ;
; -7.521  ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 1.000        ; 3.210      ; 10.834     ;
; -7.491  ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 1.000        ; 2.915      ; 10.515     ;
; -7.413  ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 1.000        ; 3.210      ; 10.726     ;
; -7.392  ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 1.000        ; 3.210      ; 10.886     ;
; -6.852  ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 1.000        ; 2.912      ; 10.048     ;
; -6.799  ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 1.000        ; 2.912      ; 9.814      ;
+---------+----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mod8count4:inst2|lab11step3:inst9|inst'                                                                                                               ;
+--------+------------------------+------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -2.699 ; mod8count4:inst2|inst  ; mod8count4:inst2|inst1 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 1.000        ; -2.210     ; 1.487      ;
; -2.513 ; mod8count4:inst2|inst2 ; mod8count4:inst2|inst  ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 1.000        ; -0.067     ; 3.444      ;
; -2.479 ; mod8count4:inst2|inst2 ; mod8count4:inst2|inst1 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 1.000        ; -2.197     ; 1.280      ;
; -2.400 ; mod8count4:inst2|inst2 ; mod8count4:inst2|inst2 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 1.000        ; -0.080     ; 3.318      ;
; -1.738 ; mod8count4:inst2|inst  ; mod8count4:inst2|inst  ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 1.000        ; -0.080     ; 2.656      ;
; -1.658 ; mod8count4:inst2|inst  ; mod8count4:inst2|inst2 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 1.000        ; -0.093     ; 2.563      ;
; -0.909 ; mod8count4:inst2|inst1 ; mod8count4:inst2|inst  ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 1.000        ; 1.978      ; 3.885      ;
; -0.590 ; mod8count4:inst2|inst1 ; mod8count4:inst2|inst2 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 1.000        ; 1.965      ; 3.553      ;
; 0.190  ; mod8count4:inst2|inst1 ; mod8count4:inst2|inst1 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 1.000        ; -0.043     ; 0.765      ;
+--------+------------------------+------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCKBUTTON'                                                                                   ;
+--------+-------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; -2.550 ; ALU:inst35|mod33counter:inst26|inst ; inst30  ; SELECT       ; CLOCKBUTTON ; 0.500        ; -1.816     ; 1.222      ;
; 0.210  ; inst30                              ; inst30  ; CLOCKBUTTON  ; CLOCKBUTTON ; 1.000        ; -0.043     ; 0.765      ;
+--------+-------------------------------------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCKBOARD'                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.547 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 3.464      ;
; -2.534 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 3.451      ;
; -2.442 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 3.359      ;
; -2.278 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 3.195      ;
; -2.007 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 2.924      ;
; -1.959 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 2.876      ;
; -1.870 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 2.787      ;
; -1.611 ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 2.528      ;
; -1.588 ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 2.505      ;
; -1.550 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 2.467      ;
; -1.550 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 2.467      ;
; -1.537 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 2.454      ;
; -1.537 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 2.454      ;
; -1.503 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 2.420      ;
; -1.503 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 2.420      ;
; -1.477 ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD  ; 0.500        ; 2.986      ; 5.183      ;
; -1.445 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 2.362      ;
; -1.445 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 2.362      ;
; -1.411 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 2.328      ;
; -1.411 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 2.328      ;
; -1.281 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 2.198      ;
; -1.281 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 2.198      ;
; -1.211 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 2.128      ;
; -1.211 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 2.128      ;
; -1.187 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD  ; 0.500        ; 2.986      ; 4.893      ;
; -1.152 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD  ; 0.500        ; 2.986      ; 4.858      ;
; -1.120 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 2.037      ;
; -1.118 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 2.035      ;
; -1.107 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 2.024      ;
; -1.105 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 2.022      ;
; -1.025 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.942      ;
; -1.015 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.932      ;
; -1.013 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.930      ;
; -1.012 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.929      ;
; -0.985 ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.902      ;
; -0.985 ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.902      ;
; -0.982 ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD  ; 1.000        ; 2.986      ; 5.188      ;
; -0.977 ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.894      ;
; -0.977 ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.894      ;
; -0.920 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.837      ;
; -0.851 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.768      ;
; -0.849 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.766      ;
; -0.756 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.673      ;
; -0.745 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.662      ;
; -0.744 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.661      ;
; -0.732 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.649      ;
; -0.731 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.648      ;
; -0.640 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.557      ;
; -0.639 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.556      ;
; -0.633 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD  ; 1.000        ; 2.986      ; 4.839      ;
; -0.580 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.497      ;
; -0.578 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.495      ;
; -0.558 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD  ; 1.000        ; 2.986      ; 4.764      ;
; -0.532 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.449      ;
; -0.530 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.447      ;
; -0.500 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.082     ; 1.416      ;
; -0.498 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.082     ; 1.414      ;
; -0.476 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.393      ;
; -0.475 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.392      ;
; -0.443 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.360      ;
; -0.441 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.358      ;
; -0.324 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.082     ; 1.240      ;
; -0.204 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.121      ;
; -0.186 ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.103      ;
; -0.182 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 1.099      ;
; -0.066 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.082     ; 0.982      ;
; -0.066 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.082     ; 0.982      ;
; -0.066 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.082     ; 0.982      ;
; -0.046 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 0.963      ;
; 0.151  ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.082     ; 0.765      ;
; 0.152  ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.081     ; 0.765      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ALU:inst35|clock_divider_1024:inst8|inst10'                                                                                                                                                           ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -2.341 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 3.260      ;
; -2.339 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 3.258      ;
; -2.200 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 3.119      ;
; -2.108 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 3.027      ;
; -2.061 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 2.980      ;
; -1.930 ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 2.849      ;
; -1.815 ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 2.734      ;
; -1.565 ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 2.484      ;
; -1.552 ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 2.471      ;
; -1.084 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.500        ; 2.840      ; 4.654      ;
; -0.944 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.863      ;
; -0.942 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.861      ;
; -0.803 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.722      ;
; -0.796 ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.715      ;
; -0.711 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.630      ;
; -0.664 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.583      ;
; -0.657 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.576      ;
; -0.608 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; 2.840      ; 4.678      ;
; -0.580 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.499      ;
; -0.579 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.498      ;
; -0.578 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.497      ;
; -0.577 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.496      ;
; -0.577 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.496      ;
; -0.577 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.496      ;
; -0.575 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.494      ;
; -0.575 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.494      ;
; -0.533 ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.452      ;
; -0.531 ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.450      ;
; -0.439 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.358      ;
; -0.438 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.357      ;
; -0.436 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.355      ;
; -0.436 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.355      ;
; -0.418 ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.337      ;
; -0.398 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.317      ;
; -0.343 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.262      ;
; -0.333 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.252      ;
; -0.318 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.237      ;
; -0.300 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.219      ;
; -0.299 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.218      ;
; -0.297 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.216      ;
; -0.297 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.216      ;
; -0.194 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.113      ;
; -0.192 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.111      ;
; -0.182 ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.101      ;
; -0.135 ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 1.054      ;
; -0.056 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 0.975      ;
; -0.056 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 0.975      ;
; 0.154  ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.079     ; 0.765      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10'                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -2.322 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 3.240      ;
; -2.313 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 3.231      ;
; -2.184 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 3.102      ;
; -2.044 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 2.962      ;
; -1.940 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 2.858      ;
; -1.918 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 2.836      ;
; -1.796 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 2.714      ;
; -1.550 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 2.468      ;
; -1.531 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 2.449      ;
; -1.312 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.500        ; 2.731      ; 4.783      ;
; -0.939 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.857      ;
; -0.930 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.848      ;
; -0.852 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.770      ;
; -0.843 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.761      ;
; -0.801 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.719      ;
; -0.794 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.712      ;
; -0.716 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; 2.731      ; 4.687      ;
; -0.714 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.632      ;
; -0.663 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.581      ;
; -0.661 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.579      ;
; -0.581 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.499      ;
; -0.580 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.498      ;
; -0.577 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.495      ;
; -0.574 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.492      ;
; -0.572 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.490      ;
; -0.571 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.489      ;
; -0.568 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.486      ;
; -0.565 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.483      ;
; -0.557 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.475      ;
; -0.535 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.453      ;
; -0.527 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.445      ;
; -0.443 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.361      ;
; -0.442 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.360      ;
; -0.439 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.357      ;
; -0.413 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.331      ;
; -0.344 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.262      ;
; -0.335 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.253      ;
; -0.303 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.221      ;
; -0.302 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.220      ;
; -0.299 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.217      ;
; -0.197 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.115      ;
; -0.193 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.111      ;
; -0.138 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 1.056      ;
; -0.073 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 0.991      ;
; -0.072 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 0.990      ;
; -0.059 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 0.977      ;
; 0.092  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 0.826      ;
; 0.153  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.080     ; 0.765      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLKBOARD2'                                                                                                                                                             ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -2.270 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 3.187      ;
; -2.254 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 3.171      ;
; -2.130 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 3.047      ;
; -1.986 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 2.903      ;
; -1.885 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 2.802      ;
; -1.863 ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 2.780      ;
; -1.743 ; ALU:inst35|clock_divider_1024:inst8|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 2.660      ;
; -1.496 ; ALU:inst35|clock_divider_1024:inst8|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 2.413      ;
; -1.480 ; ALU:inst35|clock_divider_1024:inst8|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 2.397      ;
; -1.304 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2   ; 0.500        ; 2.907      ; 4.931      ;
; -0.945 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.862      ;
; -0.944 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.861      ;
; -0.929 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.846      ;
; -0.928 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.845      ;
; -0.833 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2   ; 1.000        ; 2.907      ; 4.960      ;
; -0.805 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.722      ;
; -0.804 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.721      ;
; -0.661 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.578      ;
; -0.660 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.577      ;
; -0.571 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.488      ;
; -0.568 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.485      ;
; -0.568 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.485      ;
; -0.560 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.477      ;
; -0.559 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.476      ;
; -0.555 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.472      ;
; -0.552 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.469      ;
; -0.552 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.469      ;
; -0.538 ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.455      ;
; -0.537 ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.454      ;
; -0.516 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.433      ;
; -0.431 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.348      ;
; -0.428 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.345      ;
; -0.428 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.345      ;
; -0.418 ; ALU:inst35|clock_divider_1024:inst8|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.335      ;
; -0.417 ; ALU:inst35|clock_divider_1024:inst8|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.334      ;
; -0.352 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.269      ;
; -0.345 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst3  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.262      ;
; -0.287 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.204      ;
; -0.284 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.201      ;
; -0.284 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.201      ;
; -0.184 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.101      ;
; -0.182 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.099      ;
; -0.174 ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.091      ;
; -0.172 ; ALU:inst35|clock_divider_1024:inst8|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 1.089      ;
; -0.080 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst2  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 0.997      ;
; -0.060 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst3  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 0.977      ;
; -0.054 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 0.971      ;
; 0.152  ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst1  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst3  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst2  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.081     ; 0.765      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10'                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -2.217 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 3.134      ;
; -2.210 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 3.127      ;
; -2.078 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 2.995      ;
; -1.963 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 2.880      ;
; -1.942 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 2.859      ;
; -1.800 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 2.717      ;
; -1.710 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 2.627      ;
; -1.446 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 2.363      ;
; -1.445 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 2.362      ;
; -1.193 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.500        ; 2.735      ; 4.668      ;
; -0.939 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.856      ;
; -0.932 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.849      ;
; -0.800 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.717      ;
; -0.685 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.602      ;
; -0.675 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.592      ;
; -0.664 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.581      ;
; -0.580 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.497      ;
; -0.577 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.494      ;
; -0.574 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.491      ;
; -0.574 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.491      ;
; -0.573 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.490      ;
; -0.570 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.487      ;
; -0.567 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.484      ;
; -0.567 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.484      ;
; -0.546 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; 2.735      ; 4.521      ;
; -0.524 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.441      ;
; -0.522 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.439      ;
; -0.491 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.408      ;
; -0.441 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.358      ;
; -0.438 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.355      ;
; -0.435 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.352      ;
; -0.435 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.352      ;
; -0.432 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.349      ;
; -0.354 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.271      ;
; -0.349 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.266      ;
; -0.305 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.222      ;
; -0.302 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.219      ;
; -0.299 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.216      ;
; -0.299 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.216      ;
; -0.209 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.126      ;
; -0.209 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.126      ;
; -0.181 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.098      ;
; -0.173 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.090      ;
; -0.159 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.076      ;
; -0.077 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 0.994      ;
; -0.061 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 0.978      ;
; -0.059 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 0.976      ;
; 0.152  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 0.765      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab11step3:inst17|clock_divider_1024:inst1|inst10'                                                                                                                                                                                ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.173 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 3.090      ;
; -2.161 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 3.078      ;
; -2.034 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 2.951      ;
; -1.895 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 2.812      ;
; -1.781 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 2.698      ;
; -1.766 ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 2.683      ;
; -1.671 ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 2.588      ;
; -1.400 ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 2.317      ;
; -1.253 ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 2.170      ;
; -1.036 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.500        ; 2.724      ; 4.500      ;
; -0.940 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.857      ;
; -0.940 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.857      ;
; -0.928 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.845      ;
; -0.928 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.845      ;
; -0.801 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.718      ;
; -0.801 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.718      ;
; -0.662 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.579      ;
; -0.662 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.579      ;
; -0.568 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.485      ;
; -0.568 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.485      ;
; -0.566 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.483      ;
; -0.556 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.473      ;
; -0.556 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.473      ;
; -0.554 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.471      ;
; -0.548 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.465      ;
; -0.548 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.465      ;
; -0.533 ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.450      ;
; -0.533 ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.450      ;
; -0.438 ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.355      ;
; -0.438 ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.355      ;
; -0.429 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.346      ;
; -0.429 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.346      ;
; -0.427 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.344      ;
; -0.401 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; 2.724      ; 4.365      ;
; -0.344 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.261      ;
; -0.341 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.258      ;
; -0.320 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.237      ;
; -0.319 ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.236      ;
; -0.290 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.207      ;
; -0.290 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.207      ;
; -0.288 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.205      ;
; -0.187 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.104      ;
; -0.183 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.100      ;
; -0.170 ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 1.087      ;
; -0.065 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 0.982      ;
; -0.062 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 0.979      ;
; -0.060 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 0.977      ;
; 0.152  ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.081     ; 0.765      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10'                                                                                                                                          ;
+--------+---------------------------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                    ; Launch Clock                               ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -1.108 ; CLOCKBUTTON               ; modulo8counter:inst1|lab11step3:inst9|inst ; CLOCKBUTTON                                ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 0.500        ; 0.978      ; 2.584      ;
; -0.518 ; CLOCKBUTTON               ; modulo8counter:inst1|lab11step3:inst9|inst ; CLOCKBUTTON                                ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 1.000        ; 0.978      ; 2.494      ;
; -0.207 ; modulo8counter:inst1|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 1.000        ; 0.084      ; 1.309      ;
+--------+---------------------------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10'                                                                                                                               ;
+--------+------------------------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                ; Launch Clock                           ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -1.062 ; CLOCKBUTTON            ; mod8count4:inst2|lab11step3:inst9|inst ; CLOCKBUTTON                            ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 0.500        ; 0.864      ; 2.424      ;
; -0.797 ; mod8count4:inst2|inst1 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.486     ; 1.319      ;
; -0.492 ; CLOCKBUTTON            ; mod8count4:inst2|lab11step3:inst9|inst ; CLOCKBUTTON                            ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 1.000        ; 0.864      ; 2.354      ;
+--------+------------------------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lab11step3:inst17|clock_divider_1024:inst2|inst10'                                                                          ;
+--------+-------------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -1.005 ; CLOCKBUTTON ; lab11step3:inst17|inst ; CLOCKBUTTON  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; 0.500        ; 0.861      ; 2.364      ;
; -0.506 ; CLOCKBUTTON ; lab11step3:inst17|inst ; CLOCKBUTTON  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; 1.000        ; 0.861      ; 2.365      ;
+--------+-------------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'modulo8counter:inst1|lab11step3:inst9|inst'                                                                                                                           ;
+--------+----------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.218 ; modulo8counter:inst1|inst  ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 1.000        ; -0.048     ; 1.188      ;
; -0.197 ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 1.000        ; -0.048     ; 1.167      ;
; -0.197 ; modulo8counter:inst1|inst  ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 1.000        ; -0.048     ; 1.167      ;
; -0.138 ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 1.000        ; -0.048     ; 1.108      ;
; 0.133  ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 1.000        ; -0.048     ; 0.837      ;
; 0.139  ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 1.000        ; -0.048     ; 0.831      ;
; 0.210  ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 1.000        ; -0.043     ; 0.765      ;
; 0.210  ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 1.000        ; -0.043     ; 0.765      ;
; 0.210  ; modulo8counter:inst1|inst  ; modulo8counter:inst1|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 1.000        ; -0.043     ; 0.765      ;
+--------+----------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SELECT'                                                                                                                                                        ;
+--------+--------------------------------------+-----------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                 ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-----------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -2.619 ; ALU:inst35|mod32main:inst6|inst2     ; ALU:inst35|mod32main:inst6|inst2        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.572      ; 0.669      ;
; -2.614 ; ALU:inst35|mod32main:inst6|inst4     ; ALU:inst35|mod32main:inst6|inst4        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.572      ; 0.674      ;
; -2.607 ; ALU:inst35|mod32main:inst6|inst1     ; ALU:inst35|mod32main:inst6|inst1        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.560      ; 0.669      ;
; -2.607 ; ALU:inst35|mod32main:inst6|inst      ; ALU:inst35|mod32main:inst6|inst         ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.560      ; 0.669      ;
; -2.607 ; ALU:inst35|mod32main:inst6|inst3     ; ALU:inst35|mod32main:inst6|inst3        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.560      ; 0.669      ;
; 0.404  ; ALU:inst35|mod33counter:inst26|inst1 ; ALU:inst35|mod33counter:inst26|inst1    ; SELECT                                     ; SELECT      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ALU:inst35|mod33counter:inst26|inst2 ; ALU:inst35|mod33counter:inst26|inst2    ; SELECT                                     ; SELECT      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ALU:inst35|mod33counter:inst26|inst3 ; ALU:inst35|mod33counter:inst26|inst3    ; SELECT                                     ; SELECT      ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; ALU:inst35|mod33counter:inst26|inst4 ; ALU:inst35|mod33counter:inst26|inst4    ; SELECT                                     ; SELECT      ; 0.000        ; 0.079      ; 0.669      ;
; 0.440  ; ALU:inst35|mod32main:inst6|inst1     ; ALU:inst35|mod32main:inst6|inst1        ; SELECT                                     ; SELECT      ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; ALU:inst35|mod32main:inst6|inst      ; ALU:inst35|mod32main:inst6|inst         ; SELECT                                     ; SELECT      ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; ALU:inst35|mod32main:inst6|inst2     ; ALU:inst35|mod32main:inst6|inst2        ; SELECT                                     ; SELECT      ; 0.000        ; 0.043      ; 0.669      ;
; 0.440  ; ALU:inst35|mod32main:inst6|inst3     ; ALU:inst35|mod32main:inst6|inst3        ; SELECT                                     ; SELECT      ; 0.000        ; 0.043      ; 0.669      ;
; 0.445  ; ALU:inst35|mod32main:inst6|inst4     ; ALU:inst35|mod32main:inst6|inst4        ; SELECT                                     ; SELECT      ; 0.000        ; 0.043      ; 0.674      ;
; 0.470  ; ALU:inst35|mod33counter:inst26|inst4 ; ALU:inst35|mod33counter:inst26|inst3    ; SELECT                                     ; SELECT      ; 0.000        ; 0.079      ; 0.735      ;
; 0.613  ; ALU:inst35|mod33counter:inst26|inst3 ; ALU:inst35|mod33counter:inst26|inst2    ; SELECT                                     ; SELECT      ; 0.000        ; 0.079      ; 0.878      ;
; 0.621  ; ALU:inst35|mod33counter:inst26|inst  ; ALU:inst35|mod33counter:inst26|inst5    ; SELECT                                     ; SELECT      ; 0.000        ; 2.825      ; 3.632      ;
; 0.688  ; ALU:inst35|mod33counter:inst26|inst4 ; ALU:inst35|mod33counter:inst26|inst2    ; SELECT                                     ; SELECT      ; 0.000        ; 0.079      ; 0.953      ;
; 0.805  ; ALU:inst35|mod33counter:inst26|inst5 ; ALU:inst35|mod33counter:inst26|inst1    ; SELECT                                     ; SELECT      ; 0.000        ; 0.079      ; 1.070      ;
; 0.929  ; ALU:inst35|mod33counter:inst26|inst3 ; ALU:inst35|mod33counter:inst26|inst1    ; SELECT                                     ; SELECT      ; 0.000        ; 0.079      ; 1.194      ;
; 1.035  ; ALU:inst35|mod33counter:inst26|inst4 ; ALU:inst35|mod33counter:inst26|inst1    ; SELECT                                     ; SELECT      ; 0.000        ; 0.079      ; 1.300      ;
; 1.065  ; ALU:inst35|mod33counter:inst26|inst5 ; ALU:inst35|mod33counter:inst26|inst2    ; SELECT                                     ; SELECT      ; 0.000        ; 0.079      ; 1.330      ;
; 1.065  ; ALU:inst35|mod33counter:inst26|inst5 ; ALU:inst35|mod33counter:inst26|inst3    ; SELECT                                     ; SELECT      ; 0.000        ; 0.079      ; 1.330      ;
; 1.067  ; ALU:inst35|mod33counter:inst26|inst5 ; ALU:inst35|mod33counter:inst26|inst4    ; SELECT                                     ; SELECT      ; 0.000        ; 0.079      ; 1.332      ;
; 1.330  ; ALU:inst35|mod33counter:inst26|inst2 ; ALU:inst35|mod33counter:inst26|inst1    ; SELECT                                     ; SELECT      ; 0.000        ; 0.079      ; 1.595      ;
; 1.393  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[1] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; -0.500       ; 8.000      ; 8.913      ;
; 1.590  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[2] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; -0.500       ; 7.998      ; 9.108      ;
; 1.602  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[0] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; -0.500       ; 8.003      ; 9.125      ;
; 1.636  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[4] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 7.171      ; 8.337      ;
; 1.657  ; ALU:inst35|mod32main:inst6|inst3     ; ALU:inst35|mod32main:inst6|inst         ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.560      ; 4.933      ;
; 1.671  ; ALU:inst35|mod32main:inst6|inst3     ; ALU:inst35|mod32main:inst6|inst2        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.858      ; 5.245      ;
; 1.678  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[1] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; 0.000        ; 7.215      ; 8.913      ;
; 1.684  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[8] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 7.171      ; 8.385      ;
; 1.714  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[0] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 7.174      ; 8.418      ;
; 1.727  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[3] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; -0.500       ; 8.001      ; 9.248      ;
; 1.737  ; ALU:inst35|mod32main:inst6|inst4     ; regfile:inst12|decoder4to10:inst17|W[4] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.885      ; 8.152      ;
; 1.742  ; ALU:inst35|mod32main:inst6|inst1     ; ALU:inst35|mod32main:inst6|inst         ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.560      ; 5.018      ;
; 1.744  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[2] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 7.169      ; 8.443      ;
; 1.761  ; mod8count4:inst2|inst2               ; regfile:inst12|decoder4to10:inst17|W[4] ; mod8count4:inst2|lab11step3:inst9|inst     ; SELECT      ; -0.500       ; 5.524      ; 6.815      ;
; 1.784  ; ALU:inst35|mod32main:inst6|inst1     ; regfile:inst12|decoder4to10:inst17|W[4] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 7.171      ; 8.485      ;
; 1.785  ; ALU:inst35|mod32main:inst6|inst4     ; regfile:inst12|decoder4to10:inst17|W[8] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.885      ; 8.200      ;
; 1.789  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[6] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 7.175      ; 8.494      ;
; 1.790  ; ALU:inst35|mod32main:inst6|inst      ; regfile:inst12|decoder4to10:inst17|W[4] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 7.171      ; 8.491      ;
; 1.803  ; mod8count4:inst2|inst2               ; regfile:inst12|decoder4to10:inst17|W[0] ; mod8count4:inst2|lab11step3:inst9|inst     ; SELECT      ; -0.500       ; 5.527      ; 6.860      ;
; 1.805  ; ALU:inst35|mod32main:inst6|inst4     ; ALU:inst35|mod32main:inst6|inst3        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.274      ; 4.795      ;
; 1.806  ; ALU:inst35|mod32main:inst6|inst4     ; ALU:inst35|mod32main:inst6|inst1        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.274      ; 4.796      ;
; 1.806  ; ALU:inst35|mod32main:inst6|inst4     ; ALU:inst35|mod32main:inst6|inst         ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.274      ; 4.796      ;
; 1.809  ; mod8count4:inst2|inst2               ; regfile:inst12|decoder4to10:inst17|W[8] ; mod8count4:inst2|lab11step3:inst9|inst     ; SELECT      ; -0.500       ; 5.524      ; 6.863      ;
; 1.813  ; ALU:inst35|mod32main:inst6|inst4     ; ALU:inst35|mod32main:inst6|inst2        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.572      ; 5.101      ;
; 1.826  ; ALU:inst35|mod32main:inst6|inst3     ; ALU:inst35|mod32main:inst6|inst1        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.560      ; 5.102      ;
; 1.832  ; ALU:inst35|mod32main:inst6|inst4     ; regfile:inst12|decoder4to10:inst17|W[0] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.888      ; 8.250      ;
; 1.832  ; ALU:inst35|mod32main:inst6|inst1     ; regfile:inst12|decoder4to10:inst17|W[8] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 7.171      ; 8.533      ;
; 1.838  ; ALU:inst35|mod32main:inst6|inst      ; regfile:inst12|decoder4to10:inst17|W[8] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 7.171      ; 8.539      ;
; 1.841  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[9] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 7.171      ; 8.542      ;
; 1.845  ; ALU:inst35|mod32main:inst6|inst4     ; regfile:inst12|decoder4to10:inst17|W[2] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.883      ; 8.258      ;
; 1.851  ; ALU:inst35|mod32main:inst6|inst      ; regfile:inst12|decoder4to10:inst17|W[0] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 7.174      ; 8.555      ;
; 1.860  ; ALU:inst35|mod32main:inst6|inst2     ; regfile:inst12|decoder4to10:inst17|W[4] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.885      ; 8.275      ;
; 1.864  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[1] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 7.171      ; 8.565      ;
; 1.869  ; mod8count4:inst2|inst2               ; regfile:inst12|decoder4to10:inst17|W[2] ; mod8count4:inst2|lab11step3:inst9|inst     ; SELECT      ; -0.500       ; 5.522      ; 6.921      ;
; 1.873  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[5] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; -0.500       ; 8.003      ; 9.396      ;
; 1.875  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[2] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; 0.000        ; 7.213      ; 9.108      ;
; 1.877  ; modulo8counter:inst1|inst1           ; regfile:inst12|decoder4to10:inst17|W[5] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; -0.500       ; 8.003      ; 9.400      ;
; 1.878  ; mod8count4:inst2|inst2               ; regfile:inst12|decoder4to10:inst17|W[6] ; mod8count4:inst2|lab11step3:inst9|inst     ; SELECT      ; -0.500       ; 5.528      ; 6.936      ;
; 1.879  ; ALU:inst35|mod32main:inst6|inst1     ; regfile:inst12|decoder4to10:inst17|W[0] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 7.174      ; 8.583      ;
; 1.887  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[0] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; 0.000        ; 7.218      ; 9.125      ;
; 1.890  ; ALU:inst35|mod32main:inst6|inst4     ; regfile:inst12|decoder4to10:inst17|W[6] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.889      ; 8.309      ;
; 1.892  ; ALU:inst35|mod32main:inst6|inst1     ; regfile:inst12|decoder4to10:inst17|W[2] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 7.169      ; 8.591      ;
; 1.894  ; ALU:inst35|mod33counter:inst26|inst5 ; ALU:inst35|mod33counter:inst26|inst5    ; SELECT                                     ; SELECT      ; 0.000        ; 0.079      ; 2.159      ;
; 1.898  ; ALU:inst35|mod32main:inst6|inst      ; regfile:inst12|decoder4to10:inst17|W[2] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 7.169      ; 8.597      ;
; 1.899  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[5] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 7.174      ; 8.603      ;
; 1.908  ; ALU:inst35|mod32main:inst6|inst2     ; regfile:inst12|decoder4to10:inst17|W[8] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.885      ; 8.323      ;
; 1.921  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[4] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.000        ; 6.386      ; 8.337      ;
; 1.926  ; ALU:inst35|mod32main:inst6|inst      ; regfile:inst12|decoder4to10:inst17|W[6] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 7.175      ; 8.631      ;
; 1.936  ; modulo8counter:inst1|inst1           ; regfile:inst12|decoder4to10:inst17|W[0] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; -0.500       ; 8.003      ; 9.459      ;
; 1.937  ; ALU:inst35|mod32main:inst6|inst1     ; regfile:inst12|decoder4to10:inst17|W[6] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 7.175      ; 8.642      ;
; 1.942  ; ALU:inst35|mod32main:inst6|inst4     ; regfile:inst12|decoder4to10:inst17|W[9] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.885      ; 8.357      ;
; 1.943  ; ALU:inst35|mod32main:inst6|inst2     ; ALU:inst35|mod32main:inst6|inst1        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.274      ; 4.933      ;
; 1.943  ; ALU:inst35|mod32main:inst6|inst2     ; ALU:inst35|mod32main:inst6|inst         ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.274      ; 4.933      ;
; 1.951  ; ALU:inst35|mod32main:inst6|inst2     ; regfile:inst12|decoder4to10:inst17|W[0] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.888      ; 8.369      ;
; 1.965  ; ALU:inst35|mod32main:inst6|inst4     ; regfile:inst12|decoder4to10:inst17|W[1] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.885      ; 8.380      ;
; 1.966  ; mod8count4:inst2|inst2               ; regfile:inst12|decoder4to10:inst17|W[9] ; mod8count4:inst2|lab11step3:inst9|inst     ; SELECT      ; -0.500       ; 5.524      ; 7.020      ;
; 1.968  ; ALU:inst35|mod32main:inst6|inst2     ; regfile:inst12|decoder4to10:inst17|W[2] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.883      ; 8.381      ;
; 1.969  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[8] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.000        ; 6.386      ; 8.385      ;
; 1.989  ; mod8count4:inst2|inst2               ; regfile:inst12|decoder4to10:inst17|W[1] ; mod8count4:inst2|lab11step3:inst9|inst     ; SELECT      ; -0.500       ; 5.524      ; 7.043      ;
; 1.989  ; ALU:inst35|mod32main:inst6|inst1     ; regfile:inst12|decoder4to10:inst17|W[9] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 7.171      ; 8.690      ;
; 1.995  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[3] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 7.172      ; 8.697      ;
; 1.995  ; ALU:inst35|mod32main:inst6|inst      ; regfile:inst12|decoder4to10:inst17|W[9] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 7.171      ; 8.696      ;
; 1.997  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[7] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 7.169      ; 8.696      ;
; 1.999  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[0] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.000        ; 6.389      ; 8.418      ;
; 2.000  ; ALU:inst35|mod32main:inst6|inst4     ; regfile:inst12|decoder4to10:inst17|W[5] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.888      ; 8.418      ;
; 2.001  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[7] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; -0.500       ; 7.998      ; 9.519      ;
; 2.007  ; mod8count4:inst2|inst1               ; regfile:inst12|decoder4to10:inst17|W[5] ; mod8count4:inst2|lab11step3:inst9|inst     ; SELECT      ; -0.500       ; 7.566      ; 9.103      ;
; 2.012  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[3] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; 0.000        ; 7.216      ; 9.248      ;
; 2.012  ; ALU:inst35|mod32main:inst6|inst1     ; regfile:inst12|decoder4to10:inst17|W[1] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 7.171      ; 8.713      ;
; 2.013  ; ALU:inst35|mod32main:inst6|inst2     ; regfile:inst12|decoder4to10:inst17|W[6] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.889      ; 8.432      ;
; 2.014  ; modulo8counter:inst1|inst1           ; regfile:inst12|decoder4to10:inst17|W[1] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; -0.500       ; 8.000      ; 9.534      ;
; 2.018  ; ALU:inst35|mod32main:inst6|inst      ; regfile:inst12|decoder4to10:inst17|W[1] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 7.171      ; 8.719      ;
; 2.022  ; ALU:inst35|mod32main:inst6|inst4     ; regfile:inst12|decoder4to10:inst17|W[4] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.000        ; 6.100      ; 8.152      ;
; 2.024  ; mod8count4:inst2|inst2               ; regfile:inst12|decoder4to10:inst17|W[5] ; mod8count4:inst2|lab11step3:inst9|inst     ; SELECT      ; -0.500       ; 5.527      ; 7.081      ;
; 2.029  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[2] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.000        ; 6.384      ; 8.443      ;
+--------+--------------------------------------+-----------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCKBOARD'                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.401 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 0.669      ;
; 0.406 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 0.674      ;
; 0.604 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 0.871      ;
; 0.625 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 0.893      ;
; 0.625 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 0.893      ;
; 0.625 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 0.893      ;
; 0.652 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 0.919      ;
; 0.655 ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 0.922      ;
; 0.673 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 0.940      ;
; 0.819 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 1.087      ;
; 0.915 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 1.182      ;
; 0.917 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 1.184      ;
; 0.988 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD  ; 0.000        ; 3.099      ; 4.535      ;
; 0.997 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 1.264      ;
; 0.999 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 1.266      ;
; 1.003 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 1.271      ;
; 1.003 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 1.271      ;
; 1.008 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 1.276      ;
; 1.010 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 1.278      ;
; 1.011 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD  ; 0.000        ; 3.099      ; 4.558      ;
; 1.023 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 1.290      ;
; 1.025 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 1.292      ;
; 1.127 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 1.395      ;
; 1.127 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 1.395      ;
; 1.190 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 1.458      ;
; 1.190 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 1.458      ;
; 1.215 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 1.483      ;
; 1.215 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 1.483      ;
; 1.236 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 1.504      ;
; 1.334 ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD  ; 0.000        ; 3.099      ; 4.881      ;
; 1.360 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 1.628      ;
; 1.361 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 1.629      ;
; 1.363 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 1.631      ;
; 1.423 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 1.691      ;
; 1.448 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 1.716      ;
; 1.485 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 1.753      ;
; 1.487 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 1.755      ;
; 1.548 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 1.816      ;
; 1.550 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 1.818      ;
; 1.569 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD  ; -0.500       ; 3.099      ; 4.616      ;
; 1.573 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 1.841      ;
; 1.575 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 1.843      ;
; 1.603 ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 1.870      ;
; 1.603 ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 1.870      ;
; 1.605 ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 1.872      ;
; 1.605 ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 1.872      ;
; 1.610 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD  ; -0.500       ; 3.099      ; 4.657      ;
; 1.814 ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD  ; -0.500       ; 3.099      ; 4.861      ;
; 1.851 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 2.118      ;
; 1.851 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 2.118      ;
; 1.960 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 2.228      ;
; 1.960 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 2.228      ;
; 2.004 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 2.271      ;
; 2.004 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 2.271      ;
; 2.005 ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 2.272      ;
; 2.027 ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 2.294      ;
; 2.068 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 2.335      ;
; 2.068 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 2.335      ;
; 2.084 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 2.352      ;
; 2.084 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 2.352      ;
; 2.147 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 2.415      ;
; 2.147 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 2.415      ;
; 2.172 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 2.440      ;
; 2.172 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 2.440      ;
; 2.219 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 2.486      ;
; 2.301 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 2.568      ;
; 2.327 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.081      ; 2.594      ;
; 2.665 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 2.933      ;
; 2.789 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 3.057      ;
; 2.852 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 3.120      ;
; 2.877 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.082      ; 3.145      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLKBOARD2'                                                                                                                                                             ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; 0.402 ; ALU:inst35|clock_divider_1024:inst8|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ALU:inst35|clock_divider_1024:inst8|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ALU:inst35|clock_divider_1024:inst8|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst3  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst2  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst1  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 0.674      ;
; 0.608 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 0.875      ;
; 0.614 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst3  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 0.881      ;
; 0.625 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst2  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 0.892      ;
; 0.646 ; ALU:inst35|clock_divider_1024:inst8|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 0.913      ;
; 0.647 ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 0.914      ;
; 0.650 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 0.917      ;
; 0.652 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 0.919      ;
; 0.805 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.072      ;
; 0.805 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.072      ;
; 0.808 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.075      ;
; 0.834 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst3  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.101      ;
; 0.840 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.107      ;
; 0.903 ; ALU:inst35|clock_divider_1024:inst8|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.170      ;
; 0.904 ; ALU:inst35|clock_divider_1024:inst8|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.171      ;
; 0.911 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.178      ;
; 0.911 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.178      ;
; 0.914 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.181      ;
; 1.001 ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.268      ;
; 1.002 ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.269      ;
; 1.003 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.270      ;
; 1.004 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.271      ;
; 1.018 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.285      ;
; 1.018 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.285      ;
; 1.018 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.285      ;
; 1.018 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.285      ;
; 1.021 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.288      ;
; 1.021 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.288      ;
; 1.033 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.300      ;
; 1.167 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.434      ;
; 1.168 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.435      ;
; 1.184 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2   ; 0.000        ; 3.019      ; 4.651      ;
; 1.273 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.540      ;
; 1.274 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.541      ;
; 1.380 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.647      ;
; 1.380 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.647      ;
; 1.381 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.648      ;
; 1.381 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 1.648      ;
; 1.647 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2   ; -0.500       ; 3.019      ; 4.614      ;
; 1.831 ; ALU:inst35|clock_divider_1024:inst8|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 2.098      ;
; 1.841 ; ALU:inst35|clock_divider_1024:inst8|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 2.108      ;
; 2.080 ; ALU:inst35|clock_divider_1024:inst8|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 2.347      ;
; 2.178 ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 2.445      ;
; 2.180 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 2.447      ;
; 2.344 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 2.611      ;
; 2.450 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 2.717      ;
; 2.557 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 2.824      ;
; 2.557 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.081      ; 2.824      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab11step3:inst17|clock_divider_1024:inst1|inst10'                                                                                                                                                                                ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.402 ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.674      ;
; 0.616 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.883      ;
; 0.617 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.884      ;
; 0.620 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.887      ;
; 0.644 ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.911      ;
; 0.653 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.920      ;
; 0.655 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.922      ;
; 0.749 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 2.858      ; 4.035      ;
; 0.809 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.076      ;
; 0.810 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.077      ;
; 0.810 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.077      ;
; 0.815 ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.082      ;
; 0.824 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.091      ;
; 0.834 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.101      ;
; 0.835 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.102      ;
; 0.911 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.178      ;
; 0.912 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.179      ;
; 0.912 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.179      ;
; 0.923 ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.190      ;
; 0.924 ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.191      ;
; 0.988 ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.255      ;
; 0.989 ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.256      ;
; 1.007 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.274      ;
; 1.008 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.275      ;
; 1.018 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.285      ;
; 1.019 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.286      ;
; 1.019 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.286      ;
; 1.020 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.287      ;
; 1.021 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.288      ;
; 1.021 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.288      ;
; 1.168 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.435      ;
; 1.169 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.436      ;
; 1.270 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.537      ;
; 1.271 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.538      ;
; 1.326 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; -0.500       ; 2.858      ; 4.112      ;
; 1.377 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.644      ;
; 1.378 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.645      ;
; 1.379 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.646      ;
; 1.380 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.647      ;
; 1.619 ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.886      ;
; 1.767 ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 2.034      ;
; 1.999 ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 2.266      ;
; 2.064 ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 2.331      ;
; 2.083 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 2.350      ;
; 2.244 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 2.511      ;
; 2.346 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 2.613      ;
; 2.453 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 2.720      ;
; 2.455 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 2.722      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10'                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.402 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.674      ;
; 0.614 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.881      ;
; 0.616 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.883      ;
; 0.624 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.891      ;
; 0.647 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.914      ;
; 0.651 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.918      ;
; 0.673 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.940      ;
; 0.677 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.944      ;
; 0.677 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 0.944      ;
; 0.817 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.084      ;
; 0.817 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.084      ;
; 0.819 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.086      ;
; 0.822 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.089      ;
; 0.839 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.106      ;
; 0.843 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.110      ;
; 0.886 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 2.869      ; 4.183      ;
; 0.910 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.177      ;
; 0.915 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.182      ;
; 0.915 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.182      ;
; 0.917 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.184      ;
; 0.920 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.187      ;
; 0.992 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.259      ;
; 1.020 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.287      ;
; 1.022 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.289      ;
; 1.022 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.289      ;
; 1.024 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.291      ;
; 1.024 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.291      ;
; 1.027 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.294      ;
; 1.029 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.296      ;
; 1.029 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.296      ;
; 1.031 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.298      ;
; 1.034 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.301      ;
; 1.170 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.437      ;
; 1.171 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.438      ;
; 1.177 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.444      ;
; 1.269 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.536      ;
; 1.376 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.643      ;
; 1.383 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 1.650      ;
; 1.477 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; -0.500       ; 2.869      ; 4.274      ;
; 1.811 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 2.078      ;
; 1.825 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 2.092      ;
; 2.028 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 2.295      ;
; 2.110 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 2.377      ;
; 2.288 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 2.555      ;
; 2.289 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 2.556      ;
; 2.387 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 2.654      ;
; 2.494 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 2.761      ;
; 2.501 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.081      ; 2.768      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10'                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.403 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 0.669      ;
; 0.408 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 0.674      ;
; 0.440 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 0.706      ;
; 0.615 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 0.881      ;
; 0.622 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 0.888      ;
; 0.622 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 0.888      ;
; 0.660 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 0.926      ;
; 0.663 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 0.929      ;
; 0.666 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 0.932      ;
; 0.817 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.083      ;
; 0.820 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.086      ;
; 0.821 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.087      ;
; 0.832 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.098      ;
; 0.836 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.102      ;
; 0.900 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.166      ;
; 0.919 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.185      ;
; 0.922 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.188      ;
; 0.923 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.189      ;
; 1.003 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.269      ;
; 1.003 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.269      ;
; 1.025 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.291      ;
; 1.028 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.294      ;
; 1.029 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.295      ;
; 1.030 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.296      ;
; 1.033 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.299      ;
; 1.034 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.300      ;
; 1.035 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.301      ;
; 1.042 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.308      ;
; 1.070 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 2.864      ; 4.362      ;
; 1.093 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.359      ;
; 1.137 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.403      ;
; 1.168 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.434      ;
; 1.177 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.443      ;
; 1.243 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.509      ;
; 1.248 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.514      ;
; 1.270 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.536      ;
; 1.274 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.540      ;
; 1.376 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.642      ;
; 1.381 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 1.647      ;
; 1.687 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; -0.500       ; 2.864      ; 4.479      ;
; 1.884 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 2.150      ;
; 1.897 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 2.163      ;
; 2.103 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 2.369      ;
; 2.206 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 2.472      ;
; 2.206 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 2.472      ;
; 2.371 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 2.637      ;
; 2.473 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 2.739      ;
; 2.579 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 2.845      ;
; 2.584 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.080      ; 2.850      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ALU:inst35|clock_divider_1024:inst8|inst10'                                                                                                                                                           ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.404 ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 0.669      ;
; 0.409 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 0.674      ;
; 0.613 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 0.878      ;
; 0.614 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 0.879      ;
; 0.657 ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 0.922      ;
; 0.666 ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 0.931      ;
; 0.669 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 0.934      ;
; 0.671 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 0.936      ;
; 0.817 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.082      ;
; 0.818 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.083      ;
; 0.819 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.084      ;
; 0.820 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.085      ;
; 0.826 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.091      ;
; 0.834 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.099      ;
; 0.835 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.100      ;
; 0.835 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.100      ;
; 0.906 ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.171      ;
; 0.920 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.185      ;
; 0.921 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.186      ;
; 0.922 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.187      ;
; 0.923 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.188      ;
; 0.946 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 2.977      ; 4.361      ;
; 1.002 ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.267      ;
; 1.026 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.291      ;
; 1.027 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.292      ;
; 1.028 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.293      ;
; 1.029 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.294      ;
; 1.037 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.302      ;
; 1.038 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.303      ;
; 1.039 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.304      ;
; 1.040 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.305      ;
; 1.047 ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.312      ;
; 1.172 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.437      ;
; 1.181 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.446      ;
; 1.185 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.450      ;
; 1.275 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.540      ;
; 1.283 ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.548      ;
; 1.381 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.646      ;
; 1.392 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 1.657      ;
; 1.442 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; -0.500       ; 2.977      ; 4.357      ;
; 1.904 ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 2.169      ;
; 1.911 ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 2.176      ;
; 2.132 ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 2.397      ;
; 2.228 ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 2.493      ;
; 2.398 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 2.663      ;
; 2.407 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 2.672      ;
; 2.501 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 2.766      ;
; 2.607 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 2.872      ;
; 2.618 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.079      ; 2.883      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ALU:inst35|clock_divider_1024:inst9|inst10'                                                                                                                                                                 ;
+-------+----------------------------------+------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.440 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst                            ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst2                           ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|mod32main:inst6|inst1                           ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst3                           ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.043      ; 0.669      ;
; 0.445 ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|mod32main:inst6|inst4                           ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.043      ; 0.674      ;
; 0.962 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst5|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.009      ; 4.177      ;
; 0.991 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst5|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.005      ; 4.202      ;
; 0.994 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst5|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.005      ; 4.205      ;
; 1.004 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst|reg4b:inst|register:inst3|inst   ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.446      ; 4.646      ;
; 1.011 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst5|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.002      ; 4.219      ;
; 1.026 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst3|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.443      ; 4.665      ;
; 1.028 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst3|reg4b:inst|register:inst|inst   ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.008      ; 4.242      ;
; 1.028 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst4|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.443      ; 4.667      ;
; 1.032 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst8|reg4b:inst|register:inst|inst   ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.009      ; 4.247      ;
; 1.033 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst5|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.446      ; 4.675      ;
; 1.038 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst5|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.442      ; 4.676      ;
; 1.040 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst5|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.442      ; 4.678      ;
; 1.041 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst3|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.442      ; 4.679      ;
; 1.047 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst4|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.446      ; 4.689      ;
; 1.049 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst4|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.445      ; 4.690      ;
; 1.058 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst3|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.443      ; 4.697      ;
; 1.063 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst5|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.439      ; 4.698      ;
; 1.070 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst3|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.442      ; 4.708      ;
; 1.080 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst3|reg4b:inst|register:inst3|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.448      ; 4.724      ;
; 1.080 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst3|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.442      ; 4.718      ;
; 1.080 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst3|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.446      ; 4.722      ;
; 1.090 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst|reg4b:inst|register:inst3|inst   ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.009      ; 4.305      ;
; 1.090 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst4|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.446      ; 4.732      ;
; 1.091 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst5|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.996      ; 4.293      ;
; 1.094 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst4|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.443      ; 4.733      ;
; 1.096 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst4|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.006      ; 4.308      ;
; 1.097 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst4|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.447      ; 4.740      ;
; 1.098 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst4|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.447      ; 4.741      ;
; 1.100 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst5|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.006      ; 4.312      ;
; 1.101 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst3|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.006      ; 4.313      ;
; 1.101 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst5|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.006      ; 4.313      ;
; 1.102 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst4|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.439      ; 4.737      ;
; 1.115 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst8|reg4b:inst|register:inst3|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.446      ; 4.757      ;
; 1.116 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst3|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.005      ; 4.327      ;
; 1.118 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst4|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.008      ; 4.332      ;
; 1.119 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst3|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.446      ; 4.761      ;
; 1.122 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst4|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.009      ; 4.337      ;
; 1.124 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst6|reg4b:inst|register:inst3|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.447      ; 4.767      ;
; 1.124 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst9|reg4b:inst|register:inst3|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.447      ; 4.767      ;
; 1.133 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst3|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.006      ; 4.345      ;
; 1.133 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst7|reg4b:inst|register:inst3|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.448      ; 4.777      ;
; 1.134 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst6|reg4b:inst|register:inst|inst   ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.009      ; 4.349      ;
; 1.137 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst5|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.433      ; 4.766      ;
; 1.138 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst3|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.447      ; 4.781      ;
; 1.140 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst4|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.446      ; 4.782      ;
; 1.145 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst3|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.005      ; 4.356      ;
; 1.150 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst5|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.443      ; 4.789      ;
; 1.151 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst4|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.434      ; 4.781      ;
; 1.151 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst5|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.443      ; 4.790      ;
; 1.152 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst5|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.005      ; 4.363      ;
; 1.152 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst5|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.005      ; 4.363      ;
; 1.155 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst3|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.005      ; 4.366      ;
; 1.155 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst3|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.009      ; 4.370      ;
; 1.158 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst4|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.009      ; 4.373      ;
; 1.162 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst4|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.006      ; 4.374      ;
; 1.162 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst9|reg4b:inst|register:inst|inst   ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.008      ; 4.376      ;
; 1.166 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst4|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.010      ; 4.382      ;
; 1.166 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst3|reg4b:inst|register:inst3|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.011      ; 4.383      ;
; 1.168 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst4|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.010      ; 4.384      ;
; 1.170 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst4|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.002      ; 4.378      ;
; 1.176 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst5|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.010      ; 4.392      ;
; 1.178 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst4|reg4b:inst|register:inst3|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.443      ; 4.817      ;
; 1.180 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst5|reg4b:inst|register:inst3|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.443      ; 4.819      ;
; 1.195 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst3|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.009      ; 4.410      ;
; 1.199 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst3|reg4b:inst|register:inst|inst   ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.445      ; 4.840      ;
; 1.201 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst8|reg4b:inst|register:inst3|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.009      ; 4.416      ;
; 1.203 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst8|reg4b:inst|register:inst|inst   ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.446      ; 4.845      ;
; 1.209 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst4|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.009      ; 4.424      ;
; 1.210 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst6|reg4b:inst|register:inst3|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.010      ; 4.426      ;
; 1.210 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst9|reg4b:inst|register:inst3|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.010      ; 4.426      ;
; 1.212 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst5|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.447      ; 4.855      ;
; 1.214 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst3|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.010      ; 4.430      ;
; 1.216 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst5|reg4b:inst|register:inst|inst   ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.007      ; 4.429      ;
; 1.219 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst4|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.997      ; 4.422      ;
; 1.219 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst7|reg4b:inst|register:inst3|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.011      ; 4.436      ;
; 1.219 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst7|reg4b:inst|register:inst|inst   ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.010      ; 4.435      ;
; 1.220 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst|reg4b:inst|register:inst|inst    ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.010      ; 4.436      ;
; 1.220 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst4|reg4b:inst|register:inst|inst   ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.007      ; 4.433      ;
; 1.227 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst5|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.442      ; 4.865      ;
; 1.227 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst5|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.442      ; 4.865      ;
; 1.233 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst3|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.439      ; 4.868      ;
; 1.234 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst1|reg4b:inst|register:inst3|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.439      ; 4.869      ;
; 1.234 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst3|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.439      ; 4.869      ;
; 1.235 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst2|reg4b:inst|register:inst3|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.439      ; 4.870      ;
; 1.244 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst2|reg4b:inst|register:inst|inst   ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.002      ; 4.452      ;
; 1.244 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst1|reg4b:inst|register:inst|inst   ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.002      ; 4.452      ;
; 1.253 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst3|reg4b:inst|register:inst5|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.005      ; 4.464      ;
; 1.256 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst5|reg4b:inst|register:inst5|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.007      ; 4.469      ;
; 1.264 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst4|reg4b:inst|register:inst5|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.006      ; 4.476      ;
; 1.264 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst4|reg4b:inst|register:inst3|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.006      ; 4.476      ;
; 1.266 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst5|reg4b:inst|register:inst3|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.006      ; 4.478      ;
; 1.273 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst6|reg4b:inst|register:inst5|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.006      ; 4.485      ;
; 1.273 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst8|reg4b:inst|register:inst5|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.006      ; 4.485      ;
; 1.279 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst3|reg4b:inst|register:inst5|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.442      ; 4.917      ;
; 1.282 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst5|reg4b:inst|register:inst5|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.444      ; 4.922      ;
+-------+----------------------------------+------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCKBUTTON'                                                                                   ;
+-------+-------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; 0.440 ; inst30                              ; inst30  ; CLOCKBUTTON  ; CLOCKBUTTON ; 0.000        ; 0.043      ; 0.669      ;
; 2.943 ; ALU:inst35|mod33counter:inst26|inst ; inst30  ; SELECT       ; CLOCKBUTTON ; -0.500       ; -1.529     ; 1.130      ;
+-------+-------------------------------------+---------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mod8count4:inst2|lab11step3:inst9|inst'                                                                                                               ;
+-------+------------------------+------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.440 ; mod8count4:inst2|inst1 ; mod8count4:inst2|inst1 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 0.000        ; 0.043      ; 0.669      ;
; 1.024 ; mod8count4:inst2|inst1 ; mod8count4:inst2|inst2 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 0.000        ; 2.197      ; 3.407      ;
; 1.181 ; mod8count4:inst2|inst1 ; mod8count4:inst2|inst  ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 0.000        ; 2.210      ; 3.577      ;
; 2.127 ; mod8count4:inst2|inst  ; mod8count4:inst2|inst2 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 0.000        ; 0.067      ; 2.380      ;
; 2.166 ; mod8count4:inst2|inst  ; mod8count4:inst2|inst  ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 0.000        ; 0.080      ; 2.432      ;
; 2.891 ; mod8count4:inst2|inst2 ; mod8count4:inst2|inst2 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 0.000        ; 0.080      ; 3.157      ;
; 2.946 ; mod8count4:inst2|inst2 ; mod8count4:inst2|inst1 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 0.000        ; -1.965     ; 1.167      ;
; 2.953 ; mod8count4:inst2|inst2 ; mod8count4:inst2|inst  ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 0.000        ; 0.093      ; 3.232      ;
; 3.161 ; mod8count4:inst2|inst  ; mod8count4:inst2|inst1 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 0.000        ; -1.978     ; 1.369      ;
+-------+------------------------+------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'modulo8counter:inst1|lab11step3:inst9|inst'                                                                                                                           ;
+-------+----------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.440 ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; modulo8counter:inst1|inst  ; modulo8counter:inst1|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 0.000        ; 0.043      ; 0.669      ;
; 0.445 ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 0.000        ; 0.043      ; 0.674      ;
; 0.480 ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 0.000        ; 0.048      ; 0.714      ;
; 0.485 ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 0.000        ; 0.048      ; 0.719      ;
; 0.701 ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 0.000        ; 0.048      ; 0.935      ;
; 0.744 ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 0.000        ; 0.048      ; 0.978      ;
; 0.762 ; modulo8counter:inst1|inst  ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 0.000        ; 0.048      ; 0.996      ;
; 0.782 ; modulo8counter:inst1|inst  ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 0.000        ; 0.048      ; 1.016      ;
+-------+----------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10'                                                                                                                                          ;
+-------+---------------------------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                    ; Launch Clock                               ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.848 ; modulo8counter:inst1|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.200      ; 1.234      ;
; 1.145 ; CLOCKBUTTON               ; modulo8counter:inst1|lab11step3:inst9|inst ; CLOCKBUTTON                                ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 0.000        ; 1.039      ; 2.390      ;
; 1.746 ; CLOCKBUTTON               ; modulo8counter:inst1|lab11step3:inst9|inst ; CLOCKBUTTON                                ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; -0.500       ; 1.039      ; 2.491      ;
+-------+---------------------------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10'                                                                                                                               ;
+-------+------------------------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                ; Launch Clock                           ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 1.131 ; CLOCKBUTTON            ; mod8count4:inst2|lab11step3:inst9|inst ; CLOCKBUTTON                            ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.919      ; 2.256      ;
; 1.408 ; mod8count4:inst2|inst1 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 0.000        ; -0.357     ; 1.247      ;
; 1.713 ; CLOCKBUTTON            ; mod8count4:inst2|lab11step3:inst9|inst ; CLOCKBUTTON                            ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; -0.500       ; 0.919      ; 2.338      ;
+-------+------------------------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lab11step3:inst17|clock_divider_1024:inst2|inst10'                                                                          ;
+-------+-------------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.142 ; CLOCKBUTTON ; lab11step3:inst17|inst ; CLOCKBUTTON  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.917      ; 2.265      ;
; 1.656 ; CLOCKBUTTON ; lab11step3:inst17|inst ; CLOCKBUTTON  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; -0.500       ; 0.917      ; 2.279      ;
+-------+-------------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ALU:inst35|clock_divider_1024:inst9|inst10'                                                                                                                                    ;
+--------+----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -9.578 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -3.858     ; 6.208      ;
; -9.578 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -3.858     ; 6.208      ;
; -9.578 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -3.858     ; 6.208      ;
; -9.451 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -3.572     ; 6.367      ;
; -9.451 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -3.572     ; 6.367      ;
; -9.168 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -3.560     ; 6.096      ;
; -9.168 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -3.560     ; 6.096      ;
; -9.168 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -3.560     ; 6.096      ;
; -9.041 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -3.274     ; 6.255      ;
; -9.041 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -3.274     ; 6.255      ;
; -8.920 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -3.560     ; 5.848      ;
; -8.920 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -3.560     ; 5.848      ;
; -8.920 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -3.560     ; 5.848      ;
; -8.793 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -3.274     ; 6.007      ;
; -8.793 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -3.274     ; 6.007      ;
; -5.578 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.368     ; 6.208      ;
; -5.578 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.368     ; 6.208      ;
; -5.578 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.368     ; 6.208      ;
; -5.419 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.050     ; 6.367      ;
; -5.412 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.043     ; 6.367      ;
; -5.146 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.048     ; 6.096      ;
; -5.146 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.048     ; 6.096      ;
; -5.141 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.043     ; 6.096      ;
; -5.116 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; 1.668      ; 7.272      ;
; -5.116 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; 1.668      ; 7.272      ;
; -5.116 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; 1.668      ; 7.272      ;
; -5.041 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; 0.216      ; 6.255      ;
; -5.041 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; 0.216      ; 6.255      ;
; -4.989 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; 1.954      ; 7.431      ;
; -4.989 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; 1.954      ; 7.431      ;
; -4.898 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.048     ; 5.848      ;
; -4.898 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.048     ; 5.848      ;
; -4.893 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.043     ; 5.848      ;
; -4.793 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; 0.216      ; 6.007      ;
; -4.793 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; 0.216      ; 6.007      ;
; -4.542 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; 1.668      ; 7.198      ;
; -4.542 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; 1.668      ; 7.198      ;
; -4.542 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; 1.668      ; 7.198      ;
; -4.415 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; 1.954      ; 7.357      ;
; -4.415 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; 1.954      ; 7.357      ;
+--------+----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'SELECT'                                                                                                                                         ;
+--------+----------------------------------+----------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -5.578 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; 1.000        ; -0.368     ; 6.208      ;
; -5.578 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; 1.000        ; -0.368     ; 6.208      ;
; -5.578 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; 1.000        ; -0.368     ; 6.208      ;
; -5.419 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; 1.000        ; -0.050     ; 6.367      ;
; -5.412 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; 1.000        ; -0.043     ; 6.367      ;
; -5.146 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; 1.000        ; -0.048     ; 6.096      ;
; -5.146 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; 1.000        ; -0.048     ; 6.096      ;
; -5.141 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; 1.000        ; -0.043     ; 6.096      ;
; -5.041 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; 1.000        ; 0.216      ; 6.255      ;
; -5.041 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; 1.000        ; 0.216      ; 6.255      ;
; -4.898 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; 1.000        ; -0.048     ; 5.848      ;
; -4.898 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; 1.000        ; -0.048     ; 5.848      ;
; -4.893 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; 1.000        ; -0.043     ; 5.848      ;
; -4.793 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; 1.000        ; 0.216      ; 6.007      ;
; -4.793 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; 1.000        ; 0.216      ; 6.007      ;
; -2.747 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 2.973      ; 6.208      ;
; -2.747 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 2.973      ; 6.208      ;
; -2.747 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 2.973      ; 6.208      ;
; -2.620 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 3.259      ; 6.367      ;
; -2.620 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 3.259      ; 6.367      ;
; -2.337 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 3.271      ; 6.096      ;
; -2.337 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 3.271      ; 6.096      ;
; -2.337 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 3.271      ; 6.096      ;
; -2.210 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 3.557      ; 6.255      ;
; -2.210 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 3.557      ; 6.255      ;
; -2.089 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 3.271      ; 5.848      ;
; -2.089 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 3.271      ; 5.848      ;
; -2.089 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 3.271      ; 5.848      ;
; -1.962 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 3.557      ; 6.007      ;
; -1.962 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 3.557      ; 6.007      ;
; -1.672 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; 0.500        ; 5.028      ; 7.198      ;
; -1.672 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; 0.500        ; 5.028      ; 7.198      ;
; -1.672 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; 0.500        ; 5.028      ; 7.198      ;
; -1.545 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; 0.500        ; 5.314      ; 7.357      ;
; -1.545 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; 0.500        ; 5.314      ; 7.357      ;
; -1.246 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; 1.000        ; 5.028      ; 7.272      ;
; -1.246 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; 1.000        ; 5.028      ; 7.272      ;
; -1.246 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; 1.000        ; 5.028      ; 7.272      ;
; -1.119 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; 1.000        ; 5.314      ; 7.431      ;
; -1.119 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; 1.000        ; 5.314      ; 7.431      ;
+--------+----------------------------------+----------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'SELECT'                                                                                                                                         ;
+-------+----------------------------------+----------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; 1.243 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; 0.000        ; 5.526      ; 6.955      ;
; 1.243 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; 0.000        ; 5.526      ; 6.955      ;
; 1.354 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; 0.000        ; 5.228      ; 6.768      ;
; 1.354 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; 0.000        ; 5.228      ; 6.768      ;
; 1.354 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; 0.000        ; 5.228      ; 6.768      ;
; 1.683 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; -0.500       ; 5.526      ; 6.915      ;
; 1.683 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; -0.500       ; 5.526      ; 6.915      ;
; 1.694 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.858      ; 5.268      ;
; 1.694 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.858      ; 5.268      ;
; 1.794 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; -0.500       ; 5.228      ; 6.728      ;
; 1.794 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; -0.500       ; 5.228      ; 6.728      ;
; 1.794 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; -0.500       ; 5.228      ; 6.728      ;
; 1.805 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.560      ; 5.081      ;
; 1.805 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.560      ; 5.081      ;
; 1.805 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.560      ; 5.081      ;
; 2.084 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.858      ; 5.658      ;
; 2.084 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.858      ; 5.658      ;
; 2.195 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.560      ; 5.471      ;
; 2.195 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.560      ; 5.471      ;
; 2.195 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.560      ; 5.471      ;
; 2.318 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.572      ; 5.606      ;
; 2.318 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.572      ; 5.606      ;
; 2.429 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.274      ; 5.419      ;
; 2.429 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.274      ; 5.419      ;
; 2.429 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.274      ; 5.419      ;
; 4.714 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; 0.000        ; 0.368      ; 5.268      ;
; 4.714 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; 0.000        ; 0.368      ; 5.268      ;
; 4.847 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; 0.000        ; 0.048      ; 5.081      ;
; 4.847 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; 0.000        ; 0.048      ; 5.081      ;
; 4.852 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; 0.000        ; 0.043      ; 5.081      ;
; 5.104 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; 0.000        ; 0.368      ; 5.658      ;
; 5.104 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; 0.000        ; 0.368      ; 5.658      ;
; 5.237 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; 0.000        ; 0.048      ; 5.471      ;
; 5.237 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; 0.000        ; 0.048      ; 5.471      ;
; 5.242 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; 0.000        ; 0.043      ; 5.471      ;
; 5.370 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; 0.000        ; 0.050      ; 5.606      ;
; 5.377 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; 0.000        ; 0.043      ; 5.606      ;
; 5.449 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; 0.000        ; -0.216     ; 5.419      ;
; 5.449 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; 0.000        ; -0.216     ; 5.419      ;
; 5.449 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; 0.000        ; -0.216     ; 5.419      ;
+-------+----------------------------------+----------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ALU:inst35|clock_divider_1024:inst9|inst10'                                                                                                                                    ;
+-------+----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 4.644 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.055      ; 6.915      ;
; 4.644 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.055      ; 6.915      ;
; 4.714 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.368      ; 5.268      ;
; 4.714 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.368      ; 5.268      ;
; 4.755 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.757      ; 6.728      ;
; 4.755 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.757      ; 6.728      ;
; 4.755 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.757      ; 6.728      ;
; 4.847 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.048      ; 5.081      ;
; 4.847 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.048      ; 5.081      ;
; 4.852 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.043      ; 5.081      ;
; 5.104 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.368      ; 5.658      ;
; 5.104 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.368      ; 5.658      ;
; 5.184 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; 2.055      ; 6.955      ;
; 5.184 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; 2.055      ; 6.955      ;
; 5.237 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.048      ; 5.471      ;
; 5.237 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.048      ; 5.471      ;
; 5.242 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.043      ; 5.471      ;
; 5.295 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; 1.757      ; 6.768      ;
; 5.295 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; 1.757      ; 6.768      ;
; 5.295 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; 1.757      ; 6.768      ;
; 5.370 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.050      ; 5.606      ;
; 5.377 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.043      ; 5.606      ;
; 5.449 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; -0.216     ; 5.419      ;
; 5.449 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; -0.216     ; 5.419      ;
; 5.449 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; -0.216     ; 5.419      ;
; 8.525 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -2.973     ; 5.268      ;
; 8.525 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -2.973     ; 5.268      ;
; 8.636 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -3.271     ; 5.081      ;
; 8.636 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -3.271     ; 5.081      ;
; 8.636 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -3.271     ; 5.081      ;
; 8.915 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -2.973     ; 5.658      ;
; 8.915 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -2.973     ; 5.658      ;
; 9.026 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -3.271     ; 5.471      ;
; 9.026 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -3.271     ; 5.471      ;
; 9.026 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -3.271     ; 5.471      ;
; 9.149 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -3.259     ; 5.606      ;
; 9.149 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -3.259     ; 5.606      ;
; 9.260 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -3.557     ; 5.419      ;
; 9.260 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -3.557     ; 5.419      ;
; 9.260 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -3.557     ; 5.419      ;
+-------+----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                     ;
+-------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                            ; Note                                                          ;
+-------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
; 49.58 MHz   ; 49.58 MHz       ; SELECT                                                                ;                                                               ;
; 108.04 MHz  ; 108.04 MHz      ; ALU:inst35|clock_divider_1024:inst9|inst10                            ;                                                               ;
; 302.02 MHz  ; 302.02 MHz      ; mod8count4:inst2|lab11step3:inst9|inst                                ;                                                               ;
; 308.07 MHz  ; 250.0 MHz       ; CLOCKBOARD                                                            ; limit due to minimum period restriction (max I/O toggle rate) ;
; 327.87 MHz  ; 327.87 MHz      ; ALU:inst35|clock_divider_1024:inst8|inst10                            ;                                                               ;
; 329.71 MHz  ; 329.71 MHz      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ;                                                               ;
; 334.22 MHz  ; 250.0 MHz       ; CLKBOARD2                                                             ; limit due to minimum period restriction (max I/O toggle rate) ;
; 339.44 MHz  ; 339.44 MHz      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ;                                                               ;
; 344.12 MHz  ; 344.12 MHz      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ;                                                               ;
; 913.24 MHz  ; 437.64 MHz      ; modulo8counter:inst1|lab11step3:inst9|inst                            ; limit due to minimum period restriction (tmin)                ;
; 1422.48 MHz ; 250.0 MHz       ; CLOCKBUTTON                                                           ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                              ;
+-----------------------------------------------------------------------+---------+---------------+
; Clock                                                                 ; Slack   ; End Point TNS ;
+-----------------------------------------------------------------------+---------+---------------+
; ALU:inst35|clock_divider_1024:inst9|inst10                            ; -11.899 ; -941.542      ;
; SELECT                                                                ; -9.584  ; -113.375      ;
; CLOCKBUTTON                                                           ; -2.397  ; -2.397        ;
; mod8count4:inst2|lab11step3:inst9|inst                                ; -2.311  ; -6.704        ;
; CLOCKBOARD                                                            ; -2.246  ; -9.325        ;
; ALU:inst35|clock_divider_1024:inst8|inst10                            ; -2.050  ; -5.313        ;
; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; -2.033  ; -5.545        ;
; CLKBOARD2                                                             ; -1.992  ; -5.334        ;
; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; -1.946  ; -5.044        ;
; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; -1.906  ; -5.039        ;
; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; -0.944  ; -0.944        ;
; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10     ; -0.910  ; -0.910        ;
; lab11step3:inst17|clock_divider_1024:inst2|inst10                     ; -0.864  ; -0.864        ;
; modulo8counter:inst1|lab11step3:inst9|inst                            ; -0.095  ; -0.189        ;
+-----------------------------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; SELECT                                                                ; -2.330 ; -11.606       ;
; CLKBOARD2                                                             ; 0.353  ; 0.000         ;
; CLOCKBOARD                                                            ; 0.353  ; 0.000         ;
; ALU:inst35|clock_divider_1024:inst8|inst10                            ; 0.354  ; 0.000         ;
; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; 0.354  ; 0.000         ;
; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; 0.354  ; 0.000         ;
; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.354  ; 0.000         ;
; ALU:inst35|clock_divider_1024:inst9|inst10                            ; 0.387  ; 0.000         ;
; CLOCKBUTTON                                                           ; 0.387  ; 0.000         ;
; mod8count4:inst2|lab11step3:inst9|inst                                ; 0.387  ; 0.000         ;
; modulo8counter:inst1|lab11step3:inst9|inst                            ; 0.387  ; 0.000         ;
; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 0.767  ; 0.000         ;
; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10     ; 1.098  ; 0.000         ;
; lab11step3:inst17|clock_divider_1024:inst2|inst10                     ; 1.106  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                               ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; ALU:inst35|clock_divider_1024:inst9|inst10 ; -8.573 ; -42.593       ;
; SELECT                                     ; -4.913 ; -24.225       ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                               ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; SELECT                                     ; 1.191 ; 0.000         ;
; ALU:inst35|clock_divider_1024:inst9|inst10 ; 4.347 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; CLOCKBOARD                                                            ; -3.000 ; -18.420       ;
; SELECT                                                                ; -3.000 ; -17.468       ;
; CLKBOARD2                                                             ; -3.000 ; -15.850       ;
; CLOCKBUTTON                                                           ; -3.000 ; -4.285        ;
; ALU:inst35|clock_divider_1024:inst9|inst10                            ; -1.285 ; -109.225      ;
; ALU:inst35|clock_divider_1024:inst8|inst10                            ; -1.285 ; -12.850       ;
; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; -1.285 ; -12.850       ;
; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; -1.285 ; -12.850       ;
; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; -1.285 ; -12.850       ;
; mod8count4:inst2|lab11step3:inst9|inst                                ; -1.285 ; -3.855        ;
; modulo8counter:inst1|lab11step3:inst9|inst                            ; -1.285 ; -3.855        ;
; lab11step3:inst17|clock_divider_1024:inst2|inst10                     ; -1.285 ; -1.285        ;
; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10     ; -1.285 ; -1.285        ;
; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; -1.285 ; -1.285        ;
+-----------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ALU:inst35|clock_divider_1024:inst9|inst10'                                                                                                                                     ;
+---------+----------------------------------+------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                        ; To Node                                                    ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------+------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; -11.899 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.046     ; 11.342     ;
; -11.899 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.046     ; 11.342     ;
; -11.896 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.046     ; 11.339     ;
; -11.895 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.046     ; 11.338     ;
; -11.889 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.051     ; 11.327     ;
; -11.888 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.051     ; 11.326     ;
; -11.873 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst5|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.041     ; 11.321     ;
; -11.817 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.051     ; 11.255     ;
; -11.816 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.051     ; 11.254     ;
; -11.803 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.042     ; 11.250     ;
; -11.802 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.047     ; 11.244     ;
; -11.802 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.046     ; 11.245     ;
; -11.802 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.046     ; 11.245     ;
; -11.800 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.047     ; 11.242     ;
; -11.799 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.055     ; 11.233     ;
; -11.799 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.046     ; 11.242     ;
; -11.798 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.046     ; 11.241     ;
; -11.789 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.042     ; 11.236     ;
; -11.785 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.047     ; 11.227     ;
; -11.776 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst5|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.041     ; 11.224     ;
; -11.760 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.046     ; 11.203     ;
; -11.738 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.046     ; 11.181     ;
; -11.737 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.054     ; 11.172     ;
; -11.736 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.042     ; 11.183     ;
; -11.733 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.041     ; 11.181     ;
; -11.731 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.042     ; 11.178     ;
; -11.728 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.051     ; 11.166     ;
; -11.713 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.043     ; 11.159     ;
; -11.713 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.047     ; 11.155     ;
; -11.708 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.046     ; 11.151     ;
; -11.705 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.047     ; 11.147     ;
; -11.703 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.047     ; 11.145     ;
; -11.702 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.055     ; 11.136     ;
; -11.698 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.047     ; 11.140     ;
; -11.693 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.051     ; 11.131     ;
; -11.692 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.042     ; 11.139     ;
; -11.688 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.046     ; 11.131     ;
; -11.682 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.042     ; 11.129     ;
; -11.675 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst4|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.041     ; 11.123     ;
; -11.674 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.041     ; 11.122     ;
; -11.661 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.046     ; 11.104     ;
; -11.661 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.041     ; 11.109     ;
; -11.646 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.042     ; 11.093     ;
; -11.641 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.046     ; 11.084     ;
; -11.640 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.044     ; 11.085     ;
; -11.640 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.054     ; 11.075     ;
; -11.639 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.042     ; 11.086     ;
; -11.634 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.046     ; 11.077     ;
; -11.631 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.051     ; 11.069     ;
; -11.626 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.047     ; 11.068     ;
; -11.616 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.043     ; 11.062     ;
; -11.611 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.046     ; 11.054     ;
; -11.610 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.042     ; 11.057     ;
; -11.596 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.051     ; 11.034     ;
; -11.589 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.046     ; 11.032     ;
; -11.578 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst4|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.041     ; 11.026     ;
; -11.577 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.041     ; 11.025     ;
; -11.562 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.046     ; 11.005     ;
; -11.549 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.042     ; 10.996     ;
; -11.543 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.044     ; 10.988     ;
; -11.476 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst2|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.051     ; 10.914     ;
; -11.476 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst7|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.041     ; 10.924     ;
; -11.475 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst1|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.051     ; 10.913     ;
; -11.444 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst8|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.043     ; 10.890     ;
; -11.425 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst5|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.046     ; 10.868     ;
; -11.423 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst4|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.046     ; 10.866     ;
; -11.404 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst2|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.051     ; 10.842     ;
; -11.404 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst7|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.041     ; 10.852     ;
; -11.403 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst1|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.051     ; 10.841     ;
; -11.389 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst6|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.042     ; 10.836     ;
; -11.389 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst9|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.042     ; 10.836     ;
; -11.389 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.051     ; 10.827     ;
; -11.388 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.051     ; 10.826     ;
; -11.377 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.047     ; 10.819     ;
; -11.372 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst8|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.043     ; 10.818     ;
; -11.353 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst5|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.046     ; 10.796     ;
; -11.352 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst3|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.041     ; 10.800     ;
; -11.351 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst4|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.046     ; 10.794     ;
; -11.328 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst|reg4b:inst|register:inst3|inst   ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.043     ; 10.774     ;
; -11.317 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst6|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.042     ; 10.764     ;
; -11.317 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst9|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.042     ; 10.764     ;
; -11.316 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.049     ; 10.756     ;
; -11.316 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.049     ; 10.756     ;
; -11.305 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.047     ; 10.747     ;
; -11.303 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.046     ; 10.746     ;
; -11.303 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.046     ; 10.746     ;
; -11.303 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.042     ; 10.750     ;
; -11.285 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.047     ; 10.727     ;
; -11.280 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst3|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.041     ; 10.728     ;
; -11.260 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.046     ; 10.703     ;
; -11.256 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst|reg4b:inst|register:inst3|inst   ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.043     ; 10.702     ;
; -11.253 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.331     ; 10.411     ;
; -11.252 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.331     ; 10.410     ;
; -11.250 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.048     ; 10.691     ;
; -11.250 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst|inst   ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.048     ; 10.691     ;
; -11.244 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.049     ; 10.684     ;
; -11.244 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.049     ; 10.684     ;
; -11.233 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.041     ; 10.681     ;
; -11.231 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.046     ; 10.674     ;
; -11.231 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -1.046     ; 10.674     ;
+---------+----------------------------------+------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SELECT'                                                                                                                      ;
+--------+----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.584 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 0.500        ; 1.766      ; 11.035     ;
; -9.454 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 0.500        ; 2.046      ; 11.185     ;
; -9.414 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 0.500        ; 1.771      ; 10.877     ;
; -9.392 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 0.500        ; 1.766      ; 10.848     ;
; -9.284 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 0.500        ; 2.051      ; 11.027     ;
; -9.262 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 0.500        ; 2.046      ; 10.998     ;
; -9.258 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 0.500        ; 2.046      ; 10.989     ;
; -9.205 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 0.500        ; 1.769      ; 10.811     ;
; -9.102 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 0.500        ; 2.046      ; 10.833     ;
; -9.099 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 0.500        ; 1.766      ; 10.550     ;
; -9.088 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 0.500        ; 2.051      ; 10.831     ;
; -9.075 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 0.500        ; 2.049      ; 10.961     ;
; -9.066 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 0.500        ; 2.046      ; 10.802     ;
; -8.953 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 0.500        ; 1.767      ; 10.405     ;
; -8.947 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 0.500        ; 1.770      ; 10.408     ;
; -8.932 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 0.500        ; 2.051      ; 10.675     ;
; -8.929 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 0.500        ; 1.771      ; 10.392     ;
; -8.910 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 0.500        ; 2.046      ; 10.646     ;
; -8.907 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 0.500        ; 1.766      ; 10.363     ;
; -8.893 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 0.500        ; 1.767      ; 10.346     ;
; -8.879 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 0.500        ; 2.049      ; 10.765     ;
; -8.823 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 0.500        ; 2.047      ; 10.555     ;
; -8.787 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 0.500        ; 2.047      ; 10.519     ;
; -8.767 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 0.500        ; 1.768      ; 10.373     ;
; -8.763 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 0.500        ; 1.770      ; 10.197     ;
; -8.763 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 0.500        ; 2.047      ; 10.496     ;
; -8.753 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 0.500        ; 2.050      ; 10.494     ;
; -8.747 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 0.500        ; 1.768      ; 10.201     ;
; -8.723 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 0.500        ; 2.049      ; 10.609     ;
; -8.720 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 0.500        ; 1.769      ; 10.326     ;
; -8.680 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 0.500        ; 2.048      ; 10.414     ;
; -8.677 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 0.500        ; 2.050      ; 10.418     ;
; -8.669 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 0.500        ; 2.047      ; 10.401     ;
; -8.633 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 0.500        ; 2.050      ; 10.347     ;
; -8.573 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 0.500        ; 2.048      ; 10.459     ;
; -8.567 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 0.500        ; 2.047      ; 10.300     ;
; -8.559 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 0.500        ; 2.050      ; 10.300     ;
; -8.468 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 0.500        ; 1.767      ; 9.920      ;
; -8.441 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 0.500        ; 2.048      ; 10.327     ;
; -8.437 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 0.500        ; 2.050      ; 10.151     ;
; -8.411 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 0.500        ; 2.047      ; 10.144     ;
; -8.408 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 0.500        ; 1.767      ; 9.861      ;
; -8.324 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 0.500        ; 1.770      ; 9.785      ;
; -8.300 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 0.500        ; 2.048      ; 10.034     ;
; -8.285 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 0.500        ; 2.048      ; 10.171     ;
; -8.281 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 0.500        ; 2.050      ; 9.995      ;
; -8.278 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 0.500        ; 1.770      ; 9.712      ;
; -8.273 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 1.000        ; 2.577      ; 11.035     ;
; -8.239 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 0.500        ; 2.048      ; 9.973      ;
; -8.143 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 1.000        ; 2.857      ; 11.185     ;
; -8.103 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 1.000        ; 2.582      ; 10.877     ;
; -8.081 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 1.000        ; 2.577      ; 10.848     ;
; -7.973 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 1.000        ; 2.862      ; 11.027     ;
; -7.951 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 1.000        ; 2.857      ; 10.998     ;
; -7.947 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 1.000        ; 2.857      ; 10.989     ;
; -7.894 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 1.000        ; 2.580      ; 10.811     ;
; -7.791 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 1.000        ; 2.857      ; 10.833     ;
; -7.788 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 1.000        ; 2.577      ; 10.550     ;
; -7.777 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 1.000        ; 2.862      ; 10.831     ;
; -7.768 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 0.500        ; 1.768      ; 9.374      ;
; -7.764 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 1.000        ; 2.860      ; 10.961     ;
; -7.755 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 1.000        ; 2.857      ; 10.802     ;
; -7.642 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 1.000        ; 2.578      ; 10.405     ;
; -7.636 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 1.000        ; 2.581      ; 10.408     ;
; -7.621 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 1.000        ; 2.862      ; 10.675     ;
; -7.618 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 1.000        ; 2.582      ; 10.392     ;
; -7.610 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 0.500        ; 1.768      ; 9.064      ;
; -7.599 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 1.000        ; 2.857      ; 10.646     ;
; -7.596 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 1.000        ; 2.577      ; 10.363     ;
; -7.582 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 1.000        ; 2.578      ; 10.346     ;
; -7.568 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 1.000        ; 2.860      ; 10.765     ;
; -7.512 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 1.000        ; 2.858      ; 10.555     ;
; -7.476 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 1.000        ; 2.858      ; 10.519     ;
; -7.456 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 1.000        ; 2.579      ; 10.373     ;
; -7.452 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 1.000        ; 2.581      ; 10.197     ;
; -7.452 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 1.000        ; 2.858      ; 10.496     ;
; -7.442 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 1.000        ; 2.861      ; 10.494     ;
; -7.436 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 1.000        ; 2.579      ; 10.201     ;
; -7.412 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 1.000        ; 2.860      ; 10.609     ;
; -7.409 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 1.000        ; 2.580      ; 10.326     ;
; -7.369 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 1.000        ; 2.859      ; 10.414     ;
; -7.366 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 1.000        ; 2.861      ; 10.418     ;
; -7.358 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 1.000        ; 2.858      ; 10.401     ;
; -7.322 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 1.000        ; 2.861      ; 10.347     ;
; -7.262 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 1.000        ; 2.859      ; 10.459     ;
; -7.256 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 1.000        ; 2.858      ; 10.300     ;
; -7.248 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 1.000        ; 2.861      ; 10.300     ;
; -7.157 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 1.000        ; 2.578      ; 9.920      ;
; -7.130 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 1.000        ; 2.859      ; 10.327     ;
; -7.126 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 1.000        ; 2.861      ; 10.151     ;
; -7.100 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 1.000        ; 2.858      ; 10.144     ;
; -7.097 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 1.000        ; 2.578      ; 9.861      ;
; -7.013 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 1.000        ; 2.581      ; 9.785      ;
; -6.989 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 1.000        ; 2.859      ; 10.034     ;
; -6.974 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 1.000        ; 2.859      ; 10.171     ;
; -6.970 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 1.000        ; 2.861      ; 9.995      ;
; -6.967 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 1.000        ; 2.581      ; 9.712      ;
; -6.928 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 1.000        ; 2.859      ; 9.973      ;
; -6.457 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 1.000        ; 2.579      ; 9.374      ;
; -6.299 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 1.000        ; 2.579      ; 9.064      ;
+--------+----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCKBUTTON'                                                                                    ;
+--------+-------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; -2.397 ; ALU:inst35|mod33counter:inst26|inst ; inst30  ; SELECT       ; CLOCKBUTTON ; 0.500        ; -1.778     ; 1.108      ;
; 0.297  ; inst30                              ; inst30  ; CLOCKBUTTON  ; CLOCKBUTTON ; 1.000        ; -0.039     ; 0.683      ;
+--------+-------------------------------------+---------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mod8count4:inst2|lab11step3:inst9|inst'                                                                                                                ;
+--------+------------------------+------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -2.311 ; mod8count4:inst2|inst  ; mod8count4:inst2|inst1 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 1.000        ; -1.951     ; 1.359      ;
; -2.290 ; mod8count4:inst2|inst2 ; mod8count4:inst2|inst  ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 1.000        ; -0.057     ; 3.232      ;
; -2.103 ; mod8count4:inst2|inst2 ; mod8count4:inst2|inst2 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 1.000        ; -0.071     ; 3.031      ;
; -2.092 ; mod8count4:inst2|inst2 ; mod8count4:inst2|inst1 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 1.000        ; -1.937     ; 1.154      ;
; -1.530 ; mod8count4:inst2|inst  ; mod8count4:inst2|inst  ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 1.000        ; -0.071     ; 2.458      ;
; -1.442 ; mod8count4:inst2|inst  ; mod8count4:inst2|inst2 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 1.000        ; -0.085     ; 2.356      ;
; -0.818 ; mod8count4:inst2|inst1 ; mod8count4:inst2|inst  ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 1.000        ; 1.740      ; 3.557      ;
; -0.531 ; mod8count4:inst2|inst1 ; mod8count4:inst2|inst2 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 1.000        ; 1.726      ; 3.256      ;
; 0.277  ; mod8count4:inst2|inst1 ; mod8count4:inst2|inst1 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 1.000        ; -0.039     ; 0.683      ;
+--------+------------------------+------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCKBOARD'                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.246 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 3.173      ;
; -2.235 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 3.162      ;
; -2.158 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 3.085      ;
; -2.012 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 2.939      ;
; -1.771 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 2.697      ;
; -1.728 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 2.654      ;
; -1.655 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 2.581      ;
; -1.413 ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 2.339      ;
; -1.400 ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 2.326      ;
; -1.305 ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD  ; 0.500        ; 2.714      ; 4.721      ;
; -1.303 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 2.230      ;
; -1.303 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 2.230      ;
; -1.292 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 2.219      ;
; -1.292 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 2.219      ;
; -1.271 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 2.197      ;
; -1.271 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 2.197      ;
; -1.215 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 2.142      ;
; -1.215 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 2.142      ;
; -1.197 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 2.123      ;
; -1.197 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 2.123      ;
; -1.092 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 2.019      ;
; -1.092 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 2.019      ;
; -1.070 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD  ; 0.500        ; 2.714      ; 4.486      ;
; -1.039 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD  ; 0.500        ; 2.714      ; 4.455      ;
; -1.012 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 1.938      ;
; -1.012 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 1.938      ;
; -0.934 ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD  ; 1.000        ; 2.714      ; 4.850      ;
; -0.898 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 1.825      ;
; -0.896 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 1.823      ;
; -0.887 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 1.814      ;
; -0.885 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 1.812      ;
; -0.810 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 1.737      ;
; -0.810 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 1.737      ;
; -0.808 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 1.735      ;
; -0.804 ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 1.730      ;
; -0.804 ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 1.730      ;
; -0.799 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 1.726      ;
; -0.796 ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 1.722      ;
; -0.796 ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 1.722      ;
; -0.722 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 1.649      ;
; -0.665 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 1.592      ;
; -0.663 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 1.590      ;
; -0.581 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 1.508      ;
; -0.563 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 1.490      ;
; -0.562 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 1.489      ;
; -0.552 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 1.479      ;
; -0.551 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 1.478      ;
; -0.497 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD  ; 1.000        ; 2.714      ; 4.413      ;
; -0.475 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 1.402      ;
; -0.474 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 1.401      ;
; -0.437 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD  ; 1.000        ; 2.714      ; 4.353      ;
; -0.423 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 1.349      ;
; -0.421 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 1.347      ;
; -0.380 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 1.306      ;
; -0.378 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 1.304      ;
; -0.373 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 1.299      ;
; -0.371 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 1.297      ;
; -0.325 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 1.252      ;
; -0.324 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.072     ; 1.251      ;
; -0.307 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 1.233      ;
; -0.305 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 1.231      ;
; -0.190 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 1.116      ;
; -0.086 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 1.012      ;
; -0.068 ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 0.994      ;
; -0.065 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 0.991      ;
; 0.041  ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 0.885      ;
; 0.041  ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 0.885      ;
; 0.041  ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 0.885      ;
; 0.056  ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 0.870      ;
; 0.243  ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.073     ; 0.683      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ALU:inst35|clock_divider_1024:inst8|inst10'                                                                                                                                                            ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -2.050 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 2.977      ;
; -2.050 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 2.977      ;
; -1.931 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 2.858      ;
; -1.839 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 2.766      ;
; -1.803 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 2.730      ;
; -1.681 ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 2.608      ;
; -1.584 ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 2.511      ;
; -1.353 ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 2.280      ;
; -1.343 ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 2.270      ;
; -0.939 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.500        ; 2.556      ; 4.207      ;
; -0.750 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.677      ;
; -0.750 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.677      ;
; -0.631 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.558      ;
; -0.625 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; 2.556      ; 4.393      ;
; -0.619 ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.546      ;
; -0.539 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.466      ;
; -0.503 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.430      ;
; -0.503 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.430      ;
; -0.423 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.350      ;
; -0.423 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.350      ;
; -0.422 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.349      ;
; -0.422 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.349      ;
; -0.420 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.347      ;
; -0.420 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.347      ;
; -0.420 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.347      ;
; -0.420 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.347      ;
; -0.385 ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.312      ;
; -0.381 ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.308      ;
; -0.304 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.231      ;
; -0.303 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.230      ;
; -0.301 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.228      ;
; -0.301 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.228      ;
; -0.284 ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.211      ;
; -0.250 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.177      ;
; -0.207 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.134      ;
; -0.198 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.125      ;
; -0.184 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.111      ;
; -0.176 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.103      ;
; -0.175 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.102      ;
; -0.173 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.100      ;
; -0.173 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.100      ;
; -0.077 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.004      ;
; -0.075 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 1.002      ;
; -0.066 ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 0.993      ;
; -0.025 ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 0.952      ;
; 0.049  ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 0.878      ;
; 0.050  ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 0.877      ;
; 0.244  ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.072     ; 0.683      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10'                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -2.033 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 2.960      ;
; -2.025 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 2.952      ;
; -1.915 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 2.842      ;
; -1.787 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 2.714      ;
; -1.692 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 2.619      ;
; -1.671 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 2.598      ;
; -1.569 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 2.496      ;
; -1.341 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 2.268      ;
; -1.324 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 2.251      ;
; -1.159 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.500        ; 2.441      ; 4.322      ;
; -0.744 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.671      ;
; -0.736 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.663      ;
; -0.716 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; 2.441      ; 4.379      ;
; -0.664 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.591      ;
; -0.656 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.583      ;
; -0.626 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.553      ;
; -0.617 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.544      ;
; -0.546 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.473      ;
; -0.510 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.437      ;
; -0.498 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.425      ;
; -0.444 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.371      ;
; -0.423 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.350      ;
; -0.423 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.350      ;
; -0.420 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.347      ;
; -0.418 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.345      ;
; -0.415 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.342      ;
; -0.415 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.342      ;
; -0.412 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.339      ;
; -0.403 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.330      ;
; -0.382 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.309      ;
; -0.380 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.307      ;
; -0.305 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.232      ;
; -0.305 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.232      ;
; -0.302 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.229      ;
; -0.280 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.207      ;
; -0.207 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.134      ;
; -0.200 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.127      ;
; -0.177 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.104      ;
; -0.177 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.104      ;
; -0.174 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.101      ;
; -0.079 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.006      ;
; -0.076 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.003      ;
; -0.027 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.954      ;
; 0.032  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.895      ;
; 0.033  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.894      ;
; 0.045  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.882      ;
; 0.178  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.749      ;
; 0.244  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.683      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLKBOARD2'                                                                                                                                                              ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -1.992 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 2.918      ;
; -1.976 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 2.902      ;
; -1.871 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 2.797      ;
; -1.739 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 2.665      ;
; -1.646 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 2.572      ;
; -1.624 ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 2.550      ;
; -1.523 ; ALU:inst35|clock_divider_1024:inst8|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 2.449      ;
; -1.295 ; ALU:inst35|clock_divider_1024:inst8|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 2.221      ;
; -1.281 ; ALU:inst35|clock_divider_1024:inst8|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 2.207      ;
; -1.103 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2   ; 0.500        ; 2.640      ; 4.445      ;
; -0.796 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2   ; 1.000        ; 2.640      ; 4.638      ;
; -0.752 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.678      ;
; -0.752 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.678      ;
; -0.736 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.662      ;
; -0.736 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.662      ;
; -0.631 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.557      ;
; -0.631 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.557      ;
; -0.499 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.425      ;
; -0.499 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.425      ;
; -0.417 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.343      ;
; -0.414 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.340      ;
; -0.413 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.339      ;
; -0.406 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.332      ;
; -0.406 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.332      ;
; -0.401 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.327      ;
; -0.398 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.324      ;
; -0.397 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.323      ;
; -0.385 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.311      ;
; -0.384 ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.310      ;
; -0.384 ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.310      ;
; -0.296 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.222      ;
; -0.293 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.219      ;
; -0.292 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.218      ;
; -0.283 ; ALU:inst35|clock_divider_1024:inst8|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.209      ;
; -0.283 ; ALU:inst35|clock_divider_1024:inst8|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.209      ;
; -0.216 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.142      ;
; -0.209 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst3  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.135      ;
; -0.164 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.090      ;
; -0.161 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.087      ;
; -0.160 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 1.086      ;
; -0.069 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 0.995      ;
; -0.067 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 0.993      ;
; -0.058 ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 0.984      ;
; -0.056 ; ALU:inst35|clock_divider_1024:inst8|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 0.982      ;
; 0.024  ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst2  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 0.902      ;
; 0.045  ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst3  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 0.881      ;
; 0.052  ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 0.874      ;
; 0.243  ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst1  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst3  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst2  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.073     ; 0.683      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10'                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -1.946 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 2.873      ;
; -1.940 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 2.867      ;
; -1.827 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 2.754      ;
; -1.714 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 2.641      ;
; -1.703 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 2.630      ;
; -1.572 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 2.499      ;
; -1.499 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 2.426      ;
; -1.253 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 2.180      ;
; -1.235 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 2.162      ;
; -1.022 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.500        ; 2.446      ; 4.190      ;
; -0.744 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.671      ;
; -0.738 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.665      ;
; -0.625 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.552      ;
; -0.559 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; 2.446      ; 4.227      ;
; -0.516 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.443      ;
; -0.512 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.439      ;
; -0.501 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.428      ;
; -0.422 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.349      ;
; -0.419 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.346      ;
; -0.416 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.343      ;
; -0.416 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.343      ;
; -0.416 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.343      ;
; -0.413 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.340      ;
; -0.410 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.337      ;
; -0.410 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.337      ;
; -0.376 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.303      ;
; -0.374 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.301      ;
; -0.370 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.297      ;
; -0.303 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.230      ;
; -0.300 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.227      ;
; -0.297 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.224      ;
; -0.297 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.224      ;
; -0.297 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.224      ;
; -0.213 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.140      ;
; -0.208 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.135      ;
; -0.179 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.106      ;
; -0.176 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.103      ;
; -0.173 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.100      ;
; -0.173 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.100      ;
; -0.088 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.015      ;
; -0.087 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.014      ;
; -0.064 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.991      ;
; -0.056 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.983      ;
; -0.045 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.972      ;
; 0.033  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.894      ;
; 0.046  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.881      ;
; 0.048  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.879      ;
; 0.244  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.683      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab11step3:inst17|clock_divider_1024:inst1|inst10'                                                                                                                                                                                 ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.906 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 2.833      ;
; -1.894 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 2.821      ;
; -1.786 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 2.713      ;
; -1.659 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 2.586      ;
; -1.553 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 2.480      ;
; -1.541 ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 2.468      ;
; -1.461 ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 2.388      ;
; -1.212 ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 2.139      ;
; -1.064 ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.991      ;
; -0.886 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.500        ; 2.437      ; 4.045      ;
; -0.746 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.673      ;
; -0.746 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.673      ;
; -0.734 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.661      ;
; -0.734 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.661      ;
; -0.626 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.553      ;
; -0.626 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.553      ;
; -0.499 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.426      ;
; -0.499 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.426      ;
; -0.418 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; 2.437      ; 4.077      ;
; -0.412 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.339      ;
; -0.412 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.339      ;
; -0.411 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.338      ;
; -0.400 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.327      ;
; -0.400 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.327      ;
; -0.399 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.326      ;
; -0.393 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.320      ;
; -0.393 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.320      ;
; -0.381 ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.308      ;
; -0.381 ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.308      ;
; -0.301 ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.228      ;
; -0.301 ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.228      ;
; -0.292 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.219      ;
; -0.292 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.219      ;
; -0.291 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.218      ;
; -0.204 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.131      ;
; -0.202 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.129      ;
; -0.185 ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.112      ;
; -0.184 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.111      ;
; -0.165 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.092      ;
; -0.165 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.092      ;
; -0.164 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 1.091      ;
; -0.068 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.995      ;
; -0.065 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.992      ;
; -0.055 ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.982      ;
; 0.040  ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.887      ;
; 0.043  ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.884      ;
; 0.045  ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.882      ;
; 0.244  ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.072     ; 0.683      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10'                                                                                                                                           ;
+--------+---------------------------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                    ; Launch Clock                               ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.944 ; CLOCKBUTTON               ; modulo8counter:inst1|lab11step3:inst9|inst ; CLOCKBUTTON                                ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 0.500        ; 0.903      ; 2.346      ;
; -0.442 ; CLOCKBUTTON               ; modulo8counter:inst1|lab11step3:inst9|inst ; CLOCKBUTTON                                ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 1.000        ; 0.903      ; 2.344      ;
; -0.098 ; modulo8counter:inst1|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 1.000        ; 0.086      ; 1.203      ;
+--------+---------------------------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10'                                                                                                                                ;
+--------+------------------------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                ; Launch Clock                           ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -0.910 ; CLOCKBUTTON            ; mod8count4:inst2|lab11step3:inst9|inst ; CLOCKBUTTON                            ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 0.500        ; 0.791      ; 2.200      ;
; -0.672 ; mod8count4:inst2|inst1 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.471     ; 1.210      ;
; -0.430 ; CLOCKBUTTON            ; mod8count4:inst2|lab11step3:inst9|inst ; CLOCKBUTTON                            ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 1.000        ; 0.791      ; 2.220      ;
+--------+------------------------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lab11step3:inst17|clock_divider_1024:inst2|inst10'                                                                           ;
+--------+-------------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -0.864 ; CLOCKBUTTON ; lab11step3:inst17|inst ; CLOCKBUTTON  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; 0.500        ; 0.788      ; 2.151      ;
; -0.438 ; CLOCKBUTTON ; lab11step3:inst17|inst ; CLOCKBUTTON  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; 1.000        ; 0.788      ; 2.225      ;
+--------+-------------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'modulo8counter:inst1|lab11step3:inst9|inst'                                                                                                                            ;
+--------+----------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.095 ; modulo8counter:inst1|inst  ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 1.000        ; -0.042     ; 1.072      ;
; -0.078 ; modulo8counter:inst1|inst  ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 1.000        ; -0.042     ; 1.055      ;
; -0.074 ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 1.000        ; -0.042     ; 1.051      ;
; -0.016 ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 1.000        ; -0.042     ; 0.993      ;
; 0.216  ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 1.000        ; -0.042     ; 0.761      ;
; 0.223  ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 1.000        ; -0.042     ; 0.754      ;
; 0.297  ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 1.000        ; -0.039     ; 0.683      ;
; 0.297  ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 1.000        ; -0.039     ; 0.683      ;
; 0.297  ; modulo8counter:inst1|inst  ; modulo8counter:inst1|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 1.000        ; -0.039     ; 0.683      ;
+--------+----------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SELECT'                                                                                                                                                         ;
+--------+--------------------------------------+-----------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                 ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-----------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -2.330 ; ALU:inst35|mod32main:inst6|inst2     ; ALU:inst35|mod32main:inst6|inst2        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.226      ; 0.597      ;
; -2.319 ; ALU:inst35|mod32main:inst6|inst4     ; ALU:inst35|mod32main:inst6|inst4        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.226      ; 0.608      ;
; -2.319 ; ALU:inst35|mod32main:inst6|inst1     ; ALU:inst35|mod32main:inst6|inst1        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.215      ; 0.597      ;
; -2.319 ; ALU:inst35|mod32main:inst6|inst      ; ALU:inst35|mod32main:inst6|inst         ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.215      ; 0.597      ;
; -2.319 ; ALU:inst35|mod32main:inst6|inst3     ; ALU:inst35|mod32main:inst6|inst3        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.215      ; 0.597      ;
; 0.355  ; ALU:inst35|mod33counter:inst26|inst1 ; ALU:inst35|mod33counter:inst26|inst1    ; SELECT                                     ; SELECT      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ALU:inst35|mod33counter:inst26|inst2 ; ALU:inst35|mod33counter:inst26|inst2    ; SELECT                                     ; SELECT      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ALU:inst35|mod33counter:inst26|inst3 ; ALU:inst35|mod33counter:inst26|inst3    ; SELECT                                     ; SELECT      ; 0.000        ; 0.071      ; 0.597      ;
; 0.355  ; ALU:inst35|mod33counter:inst26|inst4 ; ALU:inst35|mod33counter:inst26|inst4    ; SELECT                                     ; SELECT      ; 0.000        ; 0.071      ; 0.597      ;
; 0.387  ; ALU:inst35|mod32main:inst6|inst1     ; ALU:inst35|mod32main:inst6|inst1        ; SELECT                                     ; SELECT      ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; ALU:inst35|mod32main:inst6|inst2     ; ALU:inst35|mod32main:inst6|inst2        ; SELECT                                     ; SELECT      ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; ALU:inst35|mod32main:inst6|inst      ; ALU:inst35|mod32main:inst6|inst         ; SELECT                                     ; SELECT      ; 0.000        ; 0.039      ; 0.597      ;
; 0.387  ; ALU:inst35|mod32main:inst6|inst3     ; ALU:inst35|mod32main:inst6|inst3        ; SELECT                                     ; SELECT      ; 0.000        ; 0.039      ; 0.597      ;
; 0.398  ; ALU:inst35|mod32main:inst6|inst4     ; ALU:inst35|mod32main:inst6|inst4        ; SELECT                                     ; SELECT      ; 0.000        ; 0.039      ; 0.608      ;
; 0.424  ; ALU:inst35|mod33counter:inst26|inst4 ; ALU:inst35|mod33counter:inst26|inst3    ; SELECT                                     ; SELECT      ; 0.000        ; 0.071      ; 0.666      ;
; 0.567  ; ALU:inst35|mod33counter:inst26|inst3 ; ALU:inst35|mod33counter:inst26|inst2    ; SELECT                                     ; SELECT      ; 0.000        ; 0.071      ; 0.809      ;
; 0.619  ; ALU:inst35|mod33counter:inst26|inst  ; ALU:inst35|mod33counter:inst26|inst5    ; SELECT                                     ; SELECT      ; 0.000        ; 2.545      ; 3.335      ;
; 0.629  ; ALU:inst35|mod33counter:inst26|inst4 ; ALU:inst35|mod33counter:inst26|inst2    ; SELECT                                     ; SELECT      ; 0.000        ; 0.071      ; 0.871      ;
; 0.736  ; ALU:inst35|mod33counter:inst26|inst5 ; ALU:inst35|mod33counter:inst26|inst1    ; SELECT                                     ; SELECT      ; 0.000        ; 0.071      ; 0.978      ;
; 0.847  ; ALU:inst35|mod33counter:inst26|inst3 ; ALU:inst35|mod33counter:inst26|inst1    ; SELECT                                     ; SELECT      ; 0.000        ; 0.071      ; 1.089      ;
; 0.942  ; ALU:inst35|mod33counter:inst26|inst4 ; ALU:inst35|mod33counter:inst26|inst1    ; SELECT                                     ; SELECT      ; 0.000        ; 0.071      ; 1.184      ;
; 0.988  ; ALU:inst35|mod33counter:inst26|inst5 ; ALU:inst35|mod33counter:inst26|inst3    ; SELECT                                     ; SELECT      ; 0.000        ; 0.071      ; 1.230      ;
; 0.990  ; ALU:inst35|mod33counter:inst26|inst5 ; ALU:inst35|mod33counter:inst26|inst4    ; SELECT                                     ; SELECT      ; 0.000        ; 0.071      ; 1.232      ;
; 0.991  ; ALU:inst35|mod33counter:inst26|inst5 ; ALU:inst35|mod33counter:inst26|inst2    ; SELECT                                     ; SELECT      ; 0.000        ; 0.071      ; 1.233      ;
; 1.204  ; ALU:inst35|mod33counter:inst26|inst2 ; ALU:inst35|mod33counter:inst26|inst1    ; SELECT                                     ; SELECT      ; 0.000        ; 0.071      ; 1.446      ;
; 1.406  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[1] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; -0.500       ; 7.213      ; 8.139      ;
; 1.493  ; ALU:inst35|mod32main:inst6|inst3     ; ALU:inst35|mod32main:inst6|inst         ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.215      ; 4.409      ;
; 1.524  ; ALU:inst35|mod32main:inst6|inst3     ; ALU:inst35|mod32main:inst6|inst2        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.495      ; 4.720      ;
; 1.543  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[1] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; 0.000        ; 6.576      ; 8.139      ;
; 1.571  ; ALU:inst35|mod32main:inst6|inst1     ; ALU:inst35|mod32main:inst6|inst         ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.215      ; 4.487      ;
; 1.598  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[2] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; -0.500       ; 7.211      ; 8.329      ;
; 1.602  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[0] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; -0.500       ; 7.216      ; 8.338      ;
; 1.632  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[4] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.435      ; 7.597      ;
; 1.677  ; ALU:inst35|mod32main:inst6|inst3     ; ALU:inst35|mod32main:inst6|inst1        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.215      ; 4.593      ;
; 1.692  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[0] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.438      ; 7.660      ;
; 1.702  ; mod8count4:inst2|inst2               ; regfile:inst12|decoder4to10:inst17|W[4] ; mod8count4:inst2|lab11step3:inst9|inst     ; SELECT      ; -0.500       ; 4.993      ; 6.225      ;
; 1.705  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[3] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; -0.500       ; 7.214      ; 8.439      ;
; 1.722  ; ALU:inst35|mod33counter:inst26|inst5 ; ALU:inst35|mod33counter:inst26|inst5    ; SELECT                                     ; SELECT      ; 0.000        ; 0.071      ; 1.964      ;
; 1.729  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[5] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; -0.500       ; 7.216      ; 8.465      ;
; 1.731  ; ALU:inst35|mod32main:inst6|inst4     ; ALU:inst35|mod32main:inst6|inst3        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.946      ; 4.378      ;
; 1.735  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[2] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; 0.000        ; 6.574      ; 8.329      ;
; 1.737  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[6] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.438      ; 7.705      ;
; 1.738  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[8] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.435      ; 7.703      ;
; 1.739  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[0] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; 0.000        ; 6.579      ; 8.338      ;
; 1.748  ; ALU:inst35|mod32main:inst6|inst4     ; ALU:inst35|mod32main:inst6|inst2        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.226      ; 4.675      ;
; 1.751  ; ALU:inst35|mod32main:inst6|inst4     ; ALU:inst35|mod32main:inst6|inst1        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.946      ; 4.398      ;
; 1.751  ; ALU:inst35|mod32main:inst6|inst4     ; ALU:inst35|mod32main:inst6|inst         ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.946      ; 4.398      ;
; 1.754  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[9] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.435      ; 7.719      ;
; 1.755  ; mod8count4:inst2|inst2               ; regfile:inst12|decoder4to10:inst17|W[8] ; mod8count4:inst2|lab11step3:inst9|inst     ; SELECT      ; -0.500       ; 4.993      ; 6.278      ;
; 1.762  ; mod8count4:inst2|inst2               ; regfile:inst12|decoder4to10:inst17|W[0] ; mod8count4:inst2|lab11step3:inst9|inst     ; SELECT      ; -0.500       ; 4.996      ; 6.288      ;
; 1.769  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[4] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.000        ; 5.798      ; 7.597      ;
; 1.771  ; mod8count4:inst2|inst2               ; regfile:inst12|decoder4to10:inst17|W[9] ; mod8count4:inst2|lab11step3:inst9|inst     ; SELECT      ; -0.500       ; 4.993      ; 6.294      ;
; 1.774  ; ALU:inst35|mod32main:inst6|inst4     ; regfile:inst12|decoder4to10:inst17|W[4] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.166      ; 7.470      ;
; 1.784  ; ALU:inst35|mod32main:inst6|inst      ; regfile:inst12|decoder4to10:inst17|W[4] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.435      ; 7.749      ;
; 1.785  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[1] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.435      ; 7.750      ;
; 1.802  ; mod8count4:inst2|inst2               ; regfile:inst12|decoder4to10:inst17|W[1] ; mod8count4:inst2|lab11step3:inst9|inst     ; SELECT      ; -0.500       ; 4.993      ; 6.325      ;
; 1.802  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[2] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.433      ; 7.765      ;
; 1.807  ; mod8count4:inst2|inst2               ; regfile:inst12|decoder4to10:inst17|W[6] ; mod8count4:inst2|lab11step3:inst9|inst     ; SELECT      ; -0.500       ; 4.996      ; 6.333      ;
; 1.809  ; ALU:inst35|mod32main:inst6|inst4     ; regfile:inst12|decoder4to10:inst17|W[8] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.166      ; 7.505      ;
; 1.814  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[5] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.438      ; 7.782      ;
; 1.817  ; ALU:inst35|mod32main:inst6|inst1     ; regfile:inst12|decoder4to10:inst17|W[4] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.435      ; 7.782      ;
; 1.819  ; mod8count4:inst2|inst2               ; regfile:inst12|decoder4to10:inst17|W[2] ; mod8count4:inst2|lab11step3:inst9|inst     ; SELECT      ; -0.500       ; 4.991      ; 6.340      ;
; 1.819  ; ALU:inst35|mod32main:inst6|inst      ; regfile:inst12|decoder4to10:inst17|W[8] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.435      ; 7.784      ;
; 1.825  ; ALU:inst35|mod32main:inst6|inst4     ; regfile:inst12|decoder4to10:inst17|W[9] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.166      ; 7.521      ;
; 1.827  ; ALU:inst35|mod32main:inst6|inst2     ; ALU:inst35|mod32main:inst6|inst         ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.946      ; 4.474      ;
; 1.828  ; ALU:inst35|mod32main:inst6|inst2     ; ALU:inst35|mod32main:inst6|inst1        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.946      ; 4.475      ;
; 1.829  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[0] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.000        ; 5.801      ; 7.660      ;
; 1.831  ; mod8count4:inst2|inst2               ; regfile:inst12|decoder4to10:inst17|W[5] ; mod8count4:inst2|lab11step3:inst9|inst     ; SELECT      ; -0.500       ; 4.996      ; 6.357      ;
; 1.835  ; ALU:inst35|mod32main:inst6|inst      ; regfile:inst12|decoder4to10:inst17|W[9] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.435      ; 7.800      ;
; 1.839  ; mod8count4:inst2|inst2               ; regfile:inst12|decoder4to10:inst17|W[4] ; mod8count4:inst2|lab11step3:inst9|inst     ; SELECT      ; 0.000        ; 4.356      ; 6.225      ;
; 1.842  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[3] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; 0.000        ; 6.577      ; 8.439      ;
; 1.844  ; ALU:inst35|mod32main:inst6|inst      ; regfile:inst12|decoder4to10:inst17|W[0] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.438      ; 7.812      ;
; 1.851  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[7] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; -0.500       ; 7.211      ; 8.582      ;
; 1.852  ; ALU:inst35|mod32main:inst6|inst1     ; regfile:inst12|decoder4to10:inst17|W[8] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.435      ; 7.817      ;
; 1.854  ; ALU:inst35|mod32main:inst6|inst2     ; regfile:inst12|decoder4to10:inst17|W[4] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.166      ; 7.550      ;
; 1.856  ; ALU:inst35|mod32main:inst6|inst4     ; regfile:inst12|decoder4to10:inst17|W[1] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.166      ; 7.552      ;
; 1.858  ; modulo8counter:inst1|inst1           ; regfile:inst12|decoder4to10:inst17|W[5] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; -0.500       ; 7.216      ; 8.594      ;
; 1.861  ; ALU:inst35|mod32main:inst6|inst4     ; regfile:inst12|decoder4to10:inst17|W[0] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.169      ; 7.560      ;
; 1.866  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[5] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; 0.000        ; 6.579      ; 8.465      ;
; 1.866  ; ALU:inst35|mod32main:inst6|inst      ; regfile:inst12|decoder4to10:inst17|W[1] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.435      ; 7.831      ;
; 1.868  ; ALU:inst35|mod32main:inst6|inst1     ; regfile:inst12|decoder4to10:inst17|W[9] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.435      ; 7.833      ;
; 1.873  ; ALU:inst35|mod32main:inst6|inst4     ; regfile:inst12|decoder4to10:inst17|W[2] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.164      ; 7.567      ;
; 1.874  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[6] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.000        ; 5.801      ; 7.705      ;
; 1.875  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[8] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.000        ; 5.798      ; 7.703      ;
; 1.877  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[3] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.436      ; 7.843      ;
; 1.878  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[4] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; -0.500       ; 7.213      ; 8.611      ;
; 1.880  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[6] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; -0.500       ; 7.216      ; 8.616      ;
; 1.883  ; ALU:inst35|mod32main:inst6|inst      ; regfile:inst12|decoder4to10:inst17|W[2] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.433      ; 7.846      ;
; 1.885  ; ALU:inst35|mod32main:inst6|inst4     ; regfile:inst12|decoder4to10:inst17|W[5] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.169      ; 7.584      ;
; 1.889  ; ALU:inst35|mod32main:inst6|inst      ; regfile:inst12|decoder4to10:inst17|W[6] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.438      ; 7.857      ;
; 1.891  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[9] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.000        ; 5.798      ; 7.719      ;
; 1.892  ; mod8count4:inst2|inst2               ; regfile:inst12|decoder4to10:inst17|W[8] ; mod8count4:inst2|lab11step3:inst9|inst     ; SELECT      ; 0.000        ; 4.356      ; 6.278      ;
; 1.894  ; mod8count4:inst2|inst2               ; regfile:inst12|decoder4to10:inst17|W[3] ; mod8count4:inst2|lab11step3:inst9|inst     ; SELECT      ; -0.500       ; 4.994      ; 6.418      ;
; 1.895  ; ALU:inst35|mod32main:inst6|inst      ; regfile:inst12|decoder4to10:inst17|W[5] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.438      ; 7.863      ;
; 1.896  ; ALU:inst35|mod32main:inst6|inst1     ; regfile:inst12|decoder4to10:inst17|W[0] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.438      ; 7.864      ;
; 1.899  ; mod8count4:inst2|inst2               ; regfile:inst12|decoder4to10:inst17|W[0] ; mod8count4:inst2|lab11step3:inst9|inst     ; SELECT      ; 0.000        ; 4.359      ; 6.288      ;
; 1.899  ; ALU:inst35|mod32main:inst6|inst1     ; regfile:inst12|decoder4to10:inst17|W[1] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.435      ; 7.864      ;
; 1.901  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[7] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.433      ; 7.864      ;
; 1.907  ; ALU:inst35|mod32main:inst6|inst4     ; regfile:inst12|decoder4to10:inst17|W[6] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 6.169      ; 7.606      ;
; 1.908  ; mod8count4:inst2|inst2               ; regfile:inst12|decoder4to10:inst17|W[9] ; mod8count4:inst2|lab11step3:inst9|inst     ; SELECT      ; 0.000        ; 4.356      ; 6.294      ;
+--------+--------------------------------------+-----------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLKBOARD2'                                                                                                                                                              ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; 0.353 ; ALU:inst35|clock_divider_1024:inst8|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ALU:inst35|clock_divider_1024:inst8|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ALU:inst35|clock_divider_1024:inst8|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst3  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst2  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst1  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 0.608      ;
; 0.560 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 0.804      ;
; 0.566 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst3  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 0.810      ;
; 0.581 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst2  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 0.825      ;
; 0.590 ; ALU:inst35|clock_divider_1024:inst8|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 0.834      ;
; 0.592 ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 0.836      ;
; 0.595 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 0.839      ;
; 0.597 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 0.841      ;
; 0.735 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 0.979      ;
; 0.736 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 0.980      ;
; 0.738 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 0.982      ;
; 0.774 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst3  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 1.018      ;
; 0.780 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 1.024      ;
; 0.823 ; ALU:inst35|clock_divider_1024:inst8|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 1.067      ;
; 0.823 ; ALU:inst35|clock_divider_1024:inst8|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 1.067      ;
; 0.830 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 1.074      ;
; 0.831 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 1.075      ;
; 0.833 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 1.077      ;
; 0.911 ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 1.155      ;
; 0.911 ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 1.155      ;
; 0.913 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 1.157      ;
; 0.913 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 1.157      ;
; 0.925 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 1.169      ;
; 0.926 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 1.170      ;
; 0.926 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 1.170      ;
; 0.927 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 1.171      ;
; 0.928 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 1.172      ;
; 0.929 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 1.173      ;
; 0.958 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 1.202      ;
; 1.070 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 1.314      ;
; 1.070 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 1.314      ;
; 1.135 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2   ; 0.000        ; 2.740      ; 4.289      ;
; 1.165 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 1.409      ;
; 1.165 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 1.409      ;
; 1.260 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 1.504      ;
; 1.260 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 1.504      ;
; 1.261 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 1.505      ;
; 1.261 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 1.505      ;
; 1.482 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2   ; -0.500       ; 2.740      ; 4.136      ;
; 1.670 ; ALU:inst35|clock_divider_1024:inst8|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 1.914      ;
; 1.680 ; ALU:inst35|clock_divider_1024:inst8|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 1.924      ;
; 1.872 ; ALU:inst35|clock_divider_1024:inst8|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 2.116      ;
; 1.960 ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 2.204      ;
; 1.962 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 2.206      ;
; 2.119 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 2.363      ;
; 2.214 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 2.458      ;
; 2.309 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 2.553      ;
; 2.310 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.073      ; 2.554      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCKBOARD'                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.353 ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 0.608      ;
; 0.560 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 0.804      ;
; 0.578 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 0.822      ;
; 0.578 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 0.822      ;
; 0.578 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 0.822      ;
; 0.595 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 0.839      ;
; 0.598 ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 0.842      ;
; 0.614 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 0.858      ;
; 0.762 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 1.006      ;
; 0.836 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 1.080      ;
; 0.838 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 1.082      ;
; 0.907 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 1.151      ;
; 0.907 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD  ; 0.000        ; 2.815      ; 4.136      ;
; 0.909 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 1.153      ;
; 0.924 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 1.168      ;
; 0.928 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 1.173      ;
; 0.929 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 1.174      ;
; 0.929 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 1.173      ;
; 0.931 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 1.175      ;
; 0.936 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD  ; 0.000        ; 2.815      ; 4.165      ;
; 0.943 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 1.187      ;
; 1.041 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 1.286      ;
; 1.041 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 1.286      ;
; 1.096 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 1.341      ;
; 1.096 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 1.341      ;
; 1.120 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 1.365      ;
; 1.120 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 1.365      ;
; 1.150 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 1.395      ;
; 1.248 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 1.493      ;
; 1.250 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 1.495      ;
; 1.256 ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD  ; 0.000        ; 2.815      ; 4.485      ;
; 1.261 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 1.506      ;
; 1.316 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 1.561      ;
; 1.340 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 1.585      ;
; 1.372 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 1.617      ;
; 1.374 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 1.619      ;
; 1.427 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 1.672      ;
; 1.429 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 1.674      ;
; 1.451 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 1.696      ;
; 1.453 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 1.698      ;
; 1.469 ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 1.713      ;
; 1.469 ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 1.713      ;
; 1.470 ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 1.714      ;
; 1.470 ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 1.714      ;
; 1.499 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD  ; -0.500       ; 2.815      ; 4.228      ;
; 1.540 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD  ; -0.500       ; 2.815      ; 4.269      ;
; 1.620 ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD  ; -0.500       ; 2.815      ; 4.349      ;
; 1.702 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 1.946      ;
; 1.702 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 1.946      ;
; 1.789 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 2.034      ;
; 1.789 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 2.034      ;
; 1.797 ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 2.041      ;
; 1.829 ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 2.073      ;
; 1.841 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 2.085      ;
; 1.841 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 2.085      ;
; 1.896 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 2.140      ;
; 1.896 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 2.140      ;
; 1.928 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 2.173      ;
; 1.928 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 2.173      ;
; 1.983 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 2.228      ;
; 1.983 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 2.228      ;
; 1.997 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 2.241      ;
; 2.007 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 2.252      ;
; 2.007 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 2.252      ;
; 2.068 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 2.312      ;
; 2.090 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.073      ; 2.334      ;
; 2.410 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 2.655      ;
; 2.533 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 2.778      ;
; 2.588 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 2.833      ;
; 2.612 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.074      ; 2.857      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ALU:inst35|clock_divider_1024:inst8|inst10'                                                                                                                                                            ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.354 ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 0.608      ;
; 0.564 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 0.807      ;
; 0.565 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 0.808      ;
; 0.599 ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 0.842      ;
; 0.609 ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 0.852      ;
; 0.610 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 0.853      ;
; 0.613 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 0.856      ;
; 0.746 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 0.989      ;
; 0.746 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 0.989      ;
; 0.747 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 0.990      ;
; 0.748 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 0.991      ;
; 0.765 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.008      ;
; 0.773 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.016      ;
; 0.773 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.016      ;
; 0.774 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.017      ;
; 0.825 ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.068      ;
; 0.838 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.081      ;
; 0.838 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.081      ;
; 0.839 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.082      ;
; 0.840 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.083      ;
; 0.910 ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.153      ;
; 0.932 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.175      ;
; 0.932 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.175      ;
; 0.933 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.176      ;
; 0.934 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.177      ;
; 0.938 ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.181      ;
; 0.943 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.186      ;
; 0.943 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.186      ;
; 0.944 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.187      ;
; 0.945 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.188      ;
; 0.952 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 2.681      ; 4.037      ;
; 1.064 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.307      ;
; 1.075 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.318      ;
; 1.086 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.329      ;
; 1.159 ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.402      ;
; 1.167 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.410      ;
; 1.261 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.504      ;
; 1.272 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.515      ;
; 1.305 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; -0.500       ; 2.681      ; 3.890      ;
; 1.713 ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.956      ;
; 1.720 ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 1.963      ;
; 1.914 ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 2.157      ;
; 1.999 ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 2.242      ;
; 2.164 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 2.407      ;
; 2.175 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 2.418      ;
; 2.256 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 2.499      ;
; 2.350 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 2.593      ;
; 2.361 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.072      ; 2.604      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab11step3:inst17|clock_divider_1024:inst1|inst10'                                                                                                                                                                                 ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.354 ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.608      ;
; 0.571 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.814      ;
; 0.573 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.816      ;
; 0.576 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.819      ;
; 0.590 ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.833      ;
; 0.597 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.840      ;
; 0.600 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.843      ;
; 0.740 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.983      ;
; 0.741 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.984      ;
; 0.741 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.984      ;
; 0.759 ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.002      ;
; 0.765 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.008      ;
; 0.769 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 2.557      ; 3.720      ;
; 0.772 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.015      ;
; 0.774 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.017      ;
; 0.831 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.074      ;
; 0.832 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.075      ;
; 0.832 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.075      ;
; 0.842 ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.085      ;
; 0.843 ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.086      ;
; 0.899 ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.142      ;
; 0.900 ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.143      ;
; 0.917 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.160      ;
; 0.918 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.161      ;
; 0.926 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.169      ;
; 0.927 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.170      ;
; 0.927 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.170      ;
; 0.929 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.172      ;
; 0.930 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.173      ;
; 0.930 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.173      ;
; 1.072 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.315      ;
; 1.073 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.316      ;
; 1.163 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.406      ;
; 1.164 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.407      ;
; 1.215 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; -0.500       ; 2.557      ; 3.666      ;
; 1.258 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.501      ;
; 1.259 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.502      ;
; 1.261 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.504      ;
; 1.262 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.505      ;
; 1.445 ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.688      ;
; 1.581 ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.824      ;
; 1.795 ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 2.038      ;
; 1.852 ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 2.095      ;
; 1.870 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 2.113      ;
; 2.025 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 2.268      ;
; 2.116 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 2.359      ;
; 2.211 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 2.454      ;
; 2.214 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 2.457      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.608      ;
; 0.566 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.809      ;
; 0.568 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.811      ;
; 0.576 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.819      ;
; 0.593 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.836      ;
; 0.595 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.838      ;
; 0.618 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.861      ;
; 0.619 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.862      ;
; 0.619 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.862      ;
; 0.746 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.989      ;
; 0.746 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.989      ;
; 0.748 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.991      ;
; 0.751 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.994      ;
; 0.776 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.019      ;
; 0.780 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.023      ;
; 0.831 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.074      ;
; 0.834 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.077      ;
; 0.834 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.077      ;
; 0.836 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.079      ;
; 0.839 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.082      ;
; 0.898 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 2.565      ; 3.857      ;
; 0.903 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.146      ;
; 0.919 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.162      ;
; 0.929 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.172      ;
; 0.929 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.172      ;
; 0.931 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.174      ;
; 0.934 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.177      ;
; 0.937 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.180      ;
; 0.937 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.180      ;
; 0.939 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.182      ;
; 0.942 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.185      ;
; 0.945 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.188      ;
; 1.058 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.301      ;
; 1.073 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.316      ;
; 1.075 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.318      ;
; 1.161 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.404      ;
; 1.256 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.499      ;
; 1.264 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.507      ;
; 1.350 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; -0.500       ; 2.565      ; 3.809      ;
; 1.619 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.862      ;
; 1.645 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.888      ;
; 1.821 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 2.064      ;
; 1.893 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 2.136      ;
; 2.063 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 2.306      ;
; 2.065 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 2.308      ;
; 2.151 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 2.394      ;
; 2.246 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 2.489      ;
; 2.254 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 2.497      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10'                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.354 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.608      ;
; 0.397 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.640      ;
; 0.570 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.813      ;
; 0.577 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.820      ;
; 0.578 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.821      ;
; 0.603 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.846      ;
; 0.606 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.849      ;
; 0.610 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.853      ;
; 0.746 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.989      ;
; 0.749 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.992      ;
; 0.750 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 0.993      ;
; 0.773 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.016      ;
; 0.776 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.019      ;
; 0.821 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.064      ;
; 0.837 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.080      ;
; 0.840 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.083      ;
; 0.841 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.084      ;
; 0.913 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.156      ;
; 0.913 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.156      ;
; 0.931 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.174      ;
; 0.934 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.177      ;
; 0.935 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.178      ;
; 0.935 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.178      ;
; 0.937 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.180      ;
; 0.940 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.183      ;
; 0.941 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.184      ;
; 0.950 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.193      ;
; 1.001 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.244      ;
; 1.041 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.284      ;
; 1.060 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.303      ;
; 1.064 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 2.561      ; 4.019      ;
; 1.071 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.314      ;
; 1.135 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.378      ;
; 1.141 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.384      ;
; 1.152 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.395      ;
; 1.162 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.405      ;
; 1.256 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.499      ;
; 1.262 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.505      ;
; 1.541 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; -0.500       ; 2.561      ; 3.996      ;
; 1.690 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.933      ;
; 1.703 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 1.946      ;
; 1.894 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 2.137      ;
; 1.986 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 2.229      ;
; 1.986 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 2.229      ;
; 2.144 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 2.387      ;
; 2.235 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 2.478      ;
; 2.329 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 2.572      ;
; 2.335 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.072      ; 2.578      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ALU:inst35|clock_divider_1024:inst9|inst10'                                                                                                                                                                  ;
+-------+----------------------------------+------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.387 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst                            ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst2                           ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|mod32main:inst6|inst1                           ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst3                           ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.039      ; 0.597      ;
; 0.398 ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|mod32main:inst6|inst4                           ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.039      ; 0.608      ;
; 0.908 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst|reg4b:inst|register:inst3|inst   ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.123      ; 4.212      ;
; 0.920 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst5|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.698      ; 3.809      ;
; 0.950 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst5|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.692      ; 3.833      ;
; 0.951 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst3|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.119      ; 4.251      ;
; 0.952 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst5|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.124      ; 4.257      ;
; 0.953 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst5|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.692      ; 3.836      ;
; 0.956 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst8|reg4b:inst|register:inst|inst   ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.698      ; 3.845      ;
; 0.960 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst5|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.118      ; 4.259      ;
; 0.961 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst4|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.124      ; 4.266      ;
; 0.962 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst5|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.118      ; 4.261      ;
; 0.971 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst3|reg4b:inst|register:inst|inst   ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.695      ; 3.857      ;
; 0.974 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst4|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.121      ; 4.276      ;
; 0.977 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst3|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.119      ; 4.277      ;
; 0.977 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst5|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.114      ; 4.272      ;
; 0.981 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst3|reg4b:inst|register:inst3|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.124      ; 4.286      ;
; 0.983 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst4|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.119      ; 4.283      ;
; 0.987 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst5|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.688      ; 3.866      ;
; 0.990 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst3|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.119      ; 4.290      ;
; 0.995 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst3|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.118      ; 4.294      ;
; 0.996 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst3|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.124      ; 4.301      ;
; 1.004 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst8|reg4b:inst|register:inst3|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.123      ; 4.308      ;
; 1.005 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst4|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.125      ; 4.311      ;
; 1.006 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst4|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.125      ; 4.312      ;
; 1.010 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst|reg4b:inst|register:inst3|inst   ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.697      ; 3.898      ;
; 1.014 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst3|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.118      ; 4.313      ;
; 1.019 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst6|reg4b:inst|register:inst3|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.123      ; 4.323      ;
; 1.019 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst9|reg4b:inst|register:inst3|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.123      ; 4.323      ;
; 1.020 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst7|reg4b:inst|register:inst3|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.124      ; 4.325      ;
; 1.024 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst4|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.114      ; 4.319      ;
; 1.026 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst3|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.124      ; 4.331      ;
; 1.036 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst4|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.124      ; 4.341      ;
; 1.043 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst4|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.122      ; 4.346      ;
; 1.045 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst3|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.125      ; 4.351      ;
; 1.045 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst4|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.119      ; 4.345      ;
; 1.046 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst5|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.110      ; 4.337      ;
; 1.053 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst6|reg4b:inst|register:inst|inst   ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.698      ; 3.942      ;
; 1.055 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst5|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.119      ; 4.355      ;
; 1.056 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst5|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.119      ; 4.356      ;
; 1.057 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst4|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.693      ; 3.941      ;
; 1.058 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst5|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.693      ; 3.942      ;
; 1.059 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst5|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.693      ; 3.943      ;
; 1.060 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst5|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.684      ; 3.935      ;
; 1.068 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst4|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.110      ; 4.359      ;
; 1.072 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst3|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.693      ; 3.956      ;
; 1.075 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst4|reg4b:inst|register:inst3|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.119      ; 4.375      ;
; 1.076 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst5|reg4b:inst|register:inst3|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.119      ; 4.376      ;
; 1.083 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst4|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.698      ; 3.972      ;
; 1.083 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst3|reg4b:inst|register:inst3|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.698      ; 3.972      ;
; 1.083 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst8|reg4b:inst|register:inst|inst   ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.124      ; 4.388      ;
; 1.084 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst3|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.693      ; 3.968      ;
; 1.088 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst3|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.693      ; 3.972      ;
; 1.090 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst9|reg4b:inst|register:inst|inst   ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.695      ; 3.976      ;
; 1.095 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst4|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.695      ; 3.981      ;
; 1.096 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst3|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.692      ; 3.979      ;
; 1.098 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst3|reg4b:inst|register:inst|inst   ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.121      ; 4.400      ;
; 1.104 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst5|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.693      ; 3.988      ;
; 1.104 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst5|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.693      ; 3.988      ;
; 1.106 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst8|reg4b:inst|register:inst3|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.697      ; 3.994      ;
; 1.110 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst4|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.698      ; 3.999      ;
; 1.114 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst3|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.692      ; 3.997      ;
; 1.116 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst5|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.125      ; 4.422      ;
; 1.119 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst4|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.693      ; 4.003      ;
; 1.121 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst6|reg4b:inst|register:inst3|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.697      ; 4.009      ;
; 1.121 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst9|reg4b:inst|register:inst3|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.697      ; 4.009      ;
; 1.122 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst7|reg4b:inst|register:inst3|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.698      ; 4.011      ;
; 1.123 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst3|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.698      ; 4.012      ;
; 1.124 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.118      ; 4.423      ;
; 1.128 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst1|reg4b:inst|register:inst3|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.114      ; 4.423      ;
; 1.128 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.114      ; 4.423      ;
; 1.129 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst2|reg4b:inst|register:inst3|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.114      ; 4.424      ;
; 1.130 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.114      ; 4.425      ;
; 1.132 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst4|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.699      ; 4.022      ;
; 1.133 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst4|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.699      ; 4.023      ;
; 1.138 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst5|reg4b:inst|register:inst|inst   ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.694      ; 4.023      ;
; 1.138 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst5|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.699      ; 4.028      ;
; 1.139 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst7|reg4b:inst|register:inst|inst   ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.699      ; 4.029      ;
; 1.140 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst|reg4b:inst|register:inst|inst    ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.699      ; 4.030      ;
; 1.141 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst5|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.119      ; 4.441      ;
; 1.142 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst4|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.688      ; 4.021      ;
; 1.142 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst3|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.698      ; 4.031      ;
; 1.142 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst4|reg4b:inst|register:inst|inst   ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.694      ; 4.027      ;
; 1.142 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst5|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.119      ; 4.442      ;
; 1.145 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.116      ; 4.442      ;
; 1.146 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.116      ; 4.443      ;
; 1.155 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.119      ; 4.455      ;
; 1.156 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 3.119      ; 4.456      ;
; 1.163 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst2|reg4b:inst|register:inst|inst   ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.688      ; 4.042      ;
; 1.163 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst1|reg4b:inst|register:inst|inst   ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.688      ; 4.042      ;
; 1.171 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst3|reg4b:inst|register:inst5|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.692      ; 4.054      ;
; 1.173 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst4|reg4b:inst|register:inst5|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.693      ; 4.057      ;
; 1.177 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst4|reg4b:inst|register:inst3|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.693      ; 4.061      ;
; 1.178 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst4|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.696      ; 4.065      ;
; 1.178 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst5|reg4b:inst|register:inst3|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.693      ; 4.062      ;
; 1.179 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst5|reg4b:inst|register:inst5|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.694      ; 4.064      ;
; 1.179 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst3|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 2.699      ; 4.069      ;
+-------+----------------------------------+------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCKBUTTON'                                                                                    ;
+-------+-------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; 0.387 ; inst30                              ; inst30  ; CLOCKBUTTON  ; CLOCKBUTTON ; 0.000        ; 0.039      ; 0.597      ;
; 2.843 ; ALU:inst35|mod33counter:inst26|inst ; inst30  ; SELECT       ; CLOCKBUTTON ; -0.500       ; -1.515     ; 1.029      ;
+-------+-------------------------------------+---------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mod8count4:inst2|lab11step3:inst9|inst'                                                                                                                ;
+-------+------------------------+------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.387 ; mod8count4:inst2|inst1 ; mod8count4:inst2|inst1 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 0.000        ; 0.039      ; 0.597      ;
; 1.017 ; mod8count4:inst2|inst1 ; mod8count4:inst2|inst2 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 0.000        ; 1.937      ; 3.125      ;
; 1.090 ; mod8count4:inst2|inst1 ; mod8count4:inst2|inst  ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 0.000        ; 1.951      ; 3.212      ;
; 1.944 ; mod8count4:inst2|inst  ; mod8count4:inst2|inst2 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 0.000        ; 0.057      ; 2.172      ;
; 1.946 ; mod8count4:inst2|inst  ; mod8count4:inst2|inst  ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 0.000        ; 0.071      ; 2.188      ;
; 2.633 ; mod8count4:inst2|inst2 ; mod8count4:inst2|inst1 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 0.000        ; -1.726     ; 1.078      ;
; 2.642 ; mod8count4:inst2|inst2 ; mod8count4:inst2|inst  ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 0.000        ; 0.085      ; 2.898      ;
; 2.660 ; mod8count4:inst2|inst2 ; mod8count4:inst2|inst2 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 0.000        ; 0.071      ; 2.902      ;
; 2.825 ; mod8count4:inst2|inst  ; mod8count4:inst2|inst1 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 0.000        ; -1.740     ; 1.256      ;
+-------+------------------------+------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'modulo8counter:inst1|lab11step3:inst9|inst'                                                                                                                            ;
+-------+----------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.387 ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; modulo8counter:inst1|inst  ; modulo8counter:inst1|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 0.000        ; 0.039      ; 0.597      ;
; 0.398 ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 0.000        ; 0.039      ; 0.608      ;
; 0.435 ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 0.000        ; 0.042      ; 0.648      ;
; 0.440 ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 0.000        ; 0.042      ; 0.653      ;
; 0.641 ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 0.000        ; 0.042      ; 0.854      ;
; 0.674 ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 0.000        ; 0.042      ; 0.887      ;
; 0.690 ; modulo8counter:inst1|inst  ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 0.000        ; 0.042      ; 0.903      ;
; 0.716 ; modulo8counter:inst1|inst  ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 0.000        ; 0.042      ; 0.929      ;
+-------+----------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10'                                                                                                                                           ;
+-------+---------------------------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                    ; Launch Clock                               ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.767 ; modulo8counter:inst1|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.190      ; 1.128      ;
; 1.101 ; CLOCKBUTTON               ; modulo8counter:inst1|lab11step3:inst9|inst ; CLOCKBUTTON                                ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.958      ; 2.250      ;
; 1.612 ; CLOCKBUTTON               ; modulo8counter:inst1|lab11step3:inst9|inst ; CLOCKBUTTON                                ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; -0.500       ; 0.958      ; 2.261      ;
+-------+---------------------------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10'                                                                                                                                ;
+-------+------------------------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                ; Launch Clock                           ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 1.098 ; CLOCKBUTTON            ; mod8count4:inst2|lab11step3:inst9|inst ; CLOCKBUTTON                            ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.842      ; 2.131      ;
; 1.312 ; mod8count4:inst2|inst1 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 0.000        ; -0.352     ; 1.141      ;
; 1.589 ; CLOCKBUTTON            ; mod8count4:inst2|lab11step3:inst9|inst ; CLOCKBUTTON                            ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; -0.500       ; 0.842      ; 2.122      ;
+-------+------------------------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lab11step3:inst17|clock_divider_1024:inst2|inst10'                                                                           ;
+-------+-------------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 1.106 ; CLOCKBUTTON ; lab11step3:inst17|inst ; CLOCKBUTTON  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.838      ; 2.135      ;
; 1.544 ; CLOCKBUTTON ; lab11step3:inst17|inst ; CLOCKBUTTON  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; -0.500       ; 0.838      ; 2.073      ;
+-------+-------------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ALU:inst35|clock_divider_1024:inst9|inst10'                                                                                                                                     ;
+--------+----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -8.573 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -3.495     ; 5.567      ;
; -8.573 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -3.495     ; 5.567      ;
; -8.573 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -3.495     ; 5.567      ;
; -8.437 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -3.226     ; 5.700      ;
; -8.437 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -3.226     ; 5.700      ;
; -8.194 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -3.215     ; 5.468      ;
; -8.194 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -3.215     ; 5.468      ;
; -8.194 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -3.215     ; 5.468      ;
; -8.058 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -2.946     ; 5.601      ;
; -8.058 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -2.946     ; 5.601      ;
; -7.974 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -3.215     ; 5.248      ;
; -7.974 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -3.215     ; 5.248      ;
; -7.974 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -3.215     ; 5.248      ;
; -7.838 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -2.946     ; 5.381      ;
; -7.838 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -2.946     ; 5.381      ;
; -4.913 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.345     ; 5.567      ;
; -4.913 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.345     ; 5.567      ;
; -4.913 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.345     ; 5.567      ;
; -4.746 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.045     ; 5.700      ;
; -4.740 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.039     ; 5.700      ;
; -4.516 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; 1.546      ; 6.551      ;
; -4.516 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; 1.546      ; 6.551      ;
; -4.516 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; 1.546      ; 6.551      ;
; -4.512 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.043     ; 5.468      ;
; -4.512 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.043     ; 5.468      ;
; -4.508 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.039     ; 5.468      ;
; -4.398 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; 0.204      ; 5.601      ;
; -4.398 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; 0.204      ; 5.601      ;
; -4.380 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; 1.815      ; 6.684      ;
; -4.380 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; 1.815      ; 6.684      ;
; -4.292 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.043     ; 5.248      ;
; -4.292 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.043     ; 5.248      ;
; -4.288 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.039     ; 5.248      ;
; -4.178 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; 0.204      ; 5.381      ;
; -4.178 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; 0.204      ; 5.381      ;
; -4.044 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; 1.546      ; 6.579      ;
; -4.044 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; 1.546      ; 6.579      ;
; -4.044 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; 1.546      ; 6.579      ;
; -3.910 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; 1.815      ; 6.714      ;
; -3.910 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; 1.815      ; 6.714      ;
+--------+----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'SELECT'                                                                                                                                          ;
+--------+----------------------------------+----------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -4.913 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; 1.000        ; -0.345     ; 5.567      ;
; -4.913 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; 1.000        ; -0.345     ; 5.567      ;
; -4.913 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; 1.000        ; -0.345     ; 5.567      ;
; -4.746 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; 1.000        ; -0.045     ; 5.700      ;
; -4.740 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; 1.000        ; -0.039     ; 5.700      ;
; -4.512 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; 1.000        ; -0.043     ; 5.468      ;
; -4.512 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; 1.000        ; -0.043     ; 5.468      ;
; -4.508 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; 1.000        ; -0.039     ; 5.468      ;
; -4.398 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; 1.000        ; 0.204      ; 5.601      ;
; -4.398 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; 1.000        ; 0.204      ; 5.601      ;
; -4.292 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; 1.000        ; -0.043     ; 5.248      ;
; -4.292 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; 1.000        ; -0.043     ; 5.248      ;
; -4.288 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; 1.000        ; -0.039     ; 5.248      ;
; -4.178 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; 1.000        ; 0.204      ; 5.381      ;
; -4.178 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; 1.000        ; 0.204      ; 5.381      ;
; -2.407 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 2.671      ; 5.567      ;
; -2.407 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 2.671      ; 5.567      ;
; -2.407 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 2.671      ; 5.567      ;
; -2.271 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 2.940      ; 5.700      ;
; -2.271 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 2.940      ; 5.700      ;
; -2.028 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 2.951      ; 5.468      ;
; -2.028 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 2.951      ; 5.468      ;
; -2.028 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 2.951      ; 5.468      ;
; -1.892 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 3.220      ; 5.601      ;
; -1.892 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 3.220      ; 5.601      ;
; -1.808 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 2.951      ; 5.248      ;
; -1.808 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 2.951      ; 5.248      ;
; -1.808 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 2.951      ; 5.248      ;
; -1.672 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 3.220      ; 5.381      ;
; -1.672 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 3.220      ; 5.381      ;
; -1.501 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; 0.500        ; 4.579      ; 6.579      ;
; -1.501 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; 0.500        ; 4.579      ; 6.579      ;
; -1.501 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; 0.500        ; 4.579      ; 6.579      ;
; -1.367 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; 0.500        ; 4.848      ; 6.714      ;
; -1.367 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; 0.500        ; 4.848      ; 6.714      ;
; -0.973 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; 1.000        ; 4.579      ; 6.551      ;
; -0.973 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; 1.000        ; 4.579      ; 6.551      ;
; -0.973 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; 1.000        ; 4.579      ; 6.551      ;
; -0.837 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; 1.000        ; 4.848      ; 6.684      ;
; -0.837 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; 1.000        ; 4.848      ; 6.684      ;
+--------+----------------------------------+----------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'SELECT'                                                                                                                                          ;
+-------+----------------------------------+----------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; 1.191 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; 0.000        ; 5.041      ; 6.403      ;
; 1.191 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; 0.000        ; 5.041      ; 6.403      ;
; 1.292 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; 0.000        ; 4.761      ; 6.224      ;
; 1.292 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; 0.000        ; 4.761      ; 6.224      ;
; 1.292 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; 0.000        ; 4.761      ; 6.224      ;
; 1.687 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.495      ; 4.883      ;
; 1.687 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.495      ; 4.883      ;
; 1.724 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; -0.500       ; 5.041      ; 6.456      ;
; 1.724 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; -0.500       ; 5.041      ; 6.456      ;
; 1.788 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.215      ; 4.704      ;
; 1.788 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.215      ; 4.704      ;
; 1.788 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.215      ; 4.704      ;
; 1.828 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; -0.500       ; 4.761      ; 6.280      ;
; 1.828 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; -0.500       ; 4.761      ; 6.280      ;
; 1.828 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; -0.500       ; 4.761      ; 6.280      ;
; 2.036 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.495      ; 5.232      ;
; 2.036 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.495      ; 5.232      ;
; 2.137 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.215      ; 5.053      ;
; 2.137 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.215      ; 5.053      ;
; 2.137 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.215      ; 5.053      ;
; 2.273 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.226      ; 5.200      ;
; 2.273 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.226      ; 5.200      ;
; 2.374 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.946      ; 5.021      ;
; 2.374 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.946      ; 5.021      ;
; 2.374 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.946      ; 5.021      ;
; 4.367 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; 0.000        ; 0.345      ; 4.883      ;
; 4.367 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; 0.000        ; 0.345      ; 4.883      ;
; 4.490 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; 0.000        ; 0.043      ; 4.704      ;
; 4.490 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; 0.000        ; 0.043      ; 4.704      ;
; 4.494 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; 0.000        ; 0.039      ; 4.704      ;
; 4.716 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; 0.000        ; 0.345      ; 5.232      ;
; 4.716 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; 0.000        ; 0.345      ; 5.232      ;
; 4.839 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; 0.000        ; 0.043      ; 5.053      ;
; 4.839 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; 0.000        ; 0.043      ; 5.053      ;
; 4.843 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; 0.000        ; 0.039      ; 5.053      ;
; 4.984 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; 0.000        ; 0.045      ; 5.200      ;
; 4.990 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; 0.000        ; 0.039      ; 5.200      ;
; 5.054 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; 0.000        ; -0.204     ; 5.021      ;
; 5.054 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; 0.000        ; -0.204     ; 5.021      ;
; 5.054 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; 0.000        ; -0.204     ; 5.021      ;
+-------+----------------------------------+----------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ALU:inst35|clock_divider_1024:inst9|inst10'                                                                                                                                     ;
+-------+----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 4.347 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.908      ; 6.456      ;
; 4.347 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.908      ; 6.456      ;
; 4.367 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.345      ; 4.883      ;
; 4.367 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.345      ; 4.883      ;
; 4.451 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.628      ; 6.280      ;
; 4.451 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.628      ; 6.280      ;
; 4.451 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.628      ; 6.280      ;
; 4.490 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.043      ; 4.704      ;
; 4.490 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.043      ; 4.704      ;
; 4.494 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.039      ; 4.704      ;
; 4.716 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.345      ; 5.232      ;
; 4.716 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.345      ; 5.232      ;
; 4.794 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; 1.908      ; 6.403      ;
; 4.794 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; 1.908      ; 6.403      ;
; 4.839 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.043      ; 5.053      ;
; 4.839 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.043      ; 5.053      ;
; 4.843 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.039      ; 5.053      ;
; 4.895 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; 1.628      ; 6.224      ;
; 4.895 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; 1.628      ; 6.224      ;
; 4.895 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; 1.628      ; 6.224      ;
; 4.984 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.045      ; 5.200      ;
; 4.990 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.039      ; 5.200      ;
; 5.054 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; -0.204     ; 5.021      ;
; 5.054 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; -0.204     ; 5.021      ;
; 5.054 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; -0.204     ; 5.021      ;
; 7.853 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -2.671     ; 4.883      ;
; 7.853 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -2.671     ; 4.883      ;
; 7.954 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -2.951     ; 4.704      ;
; 7.954 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -2.951     ; 4.704      ;
; 7.954 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -2.951     ; 4.704      ;
; 8.202 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -2.671     ; 5.232      ;
; 8.202 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -2.671     ; 5.232      ;
; 8.303 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -2.951     ; 5.053      ;
; 8.303 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -2.951     ; 5.053      ;
; 8.303 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -2.951     ; 5.053      ;
; 8.439 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -2.940     ; 5.200      ;
; 8.439 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -2.940     ; 5.200      ;
; 8.540 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -3.220     ; 5.021      ;
; 8.540 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -3.220     ; 5.021      ;
; 8.540 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -3.220     ; 5.021      ;
+-------+----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; ALU:inst35|clock_divider_1024:inst9|inst10                            ; -6.665 ; -524.763      ;
; SELECT                                                                ; -5.484 ; -61.211       ;
; mod8count4:inst2|lab11step3:inst9|inst                                ; -0.976 ; -2.447        ;
; CLOCKBOARD                                                            ; -0.752 ; -1.443        ;
; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; -0.687 ; -0.687        ;
; ALU:inst35|clock_divider_1024:inst8|inst10                            ; -0.660 ; -0.660        ;
; CLKBOARD2                                                             ; -0.645 ; -0.645        ;
; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; -0.645 ; -0.645        ;
; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10     ; -0.638 ; -0.638        ;
; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; -0.589 ; -0.589        ;
; lab11step3:inst17|clock_divider_1024:inst2|inst10                     ; -0.586 ; -0.586        ;
; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; -0.566 ; -0.566        ;
; CLOCKBUTTON                                                           ; -0.536 ; -0.536        ;
; modulo8counter:inst1|lab11step3:inst9|inst                            ; 0.412  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; SELECT                                                                ; -1.513 ; -7.543        ;
; CLKBOARD2                                                             ; 0.180  ; 0.000         ;
; CLOCKBOARD                                                            ; 0.180  ; 0.000         ;
; ALU:inst35|clock_divider_1024:inst8|inst10                            ; 0.181  ; 0.000         ;
; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; 0.181  ; 0.000         ;
; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.181  ; 0.000         ;
; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; 0.182  ; 0.000         ;
; CLOCKBUTTON                                                           ; 0.199  ; 0.000         ;
; ALU:inst35|clock_divider_1024:inst9|inst10                            ; 0.201  ; 0.000         ;
; mod8count4:inst2|lab11step3:inst9|inst                                ; 0.201  ; 0.000         ;
; modulo8counter:inst1|lab11step3:inst9|inst                            ; 0.201  ; 0.000         ;
; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 0.387  ; 0.000         ;
; lab11step3:inst17|clock_divider_1024:inst2|inst10                     ; 0.475  ; 0.000         ;
; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10     ; 0.494  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                               ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; ALU:inst35|clock_divider_1024:inst9|inst10 ; -5.157 ; -25.691       ;
; SELECT                                     ; -2.482 ; -12.281       ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                               ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; SELECT                                     ; 0.639 ; 0.000         ;
; ALU:inst35|clock_divider_1024:inst9|inst10 ; 2.295 ; 0.000         ;
+--------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; SELECT                                                                ; -3.000 ; -22.081       ;
; CLOCKBOARD                                                            ; -3.000 ; -15.724       ;
; CLKBOARD2                                                             ; -3.000 ; -13.560       ;
; CLOCKBUTTON                                                           ; -3.000 ; -4.193        ;
; ALU:inst35|clock_divider_1024:inst9|inst10                            ; -1.000 ; -85.000       ;
; ALU:inst35|clock_divider_1024:inst8|inst10                            ; -1.000 ; -10.000       ;
; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; -1.000 ; -10.000       ;
; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; -1.000 ; -10.000       ;
; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; -1.000 ; -10.000       ;
; mod8count4:inst2|lab11step3:inst9|inst                                ; -1.000 ; -3.000        ;
; modulo8counter:inst1|lab11step3:inst9|inst                            ; -1.000 ; -3.000        ;
; lab11step3:inst17|clock_divider_1024:inst2|inst10                     ; -1.000 ; -1.000        ;
; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10     ; -1.000 ; -1.000        ;
; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; -1.000 ; -1.000        ;
+-----------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ALU:inst35|clock_divider_1024:inst9|inst10'                                                                                                                                    ;
+--------+----------------------------------+------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                    ; Launch Clock ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+
; -6.665 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.901     ; 6.241      ;
; -6.664 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.901     ; 6.240      ;
; -6.624 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst5|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.896     ; 6.205      ;
; -6.594 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.901     ; 6.170      ;
; -6.593 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.901     ; 6.169      ;
; -6.591 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.901     ; 6.167      ;
; -6.591 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.901     ; 6.167      ;
; -6.584 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.902     ; 6.159      ;
; -6.581 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.902     ; 6.156      ;
; -6.570 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.910     ; 6.137      ;
; -6.563 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.896     ; 6.144      ;
; -6.556 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.896     ; 6.137      ;
; -6.553 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst5|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.896     ; 6.134      ;
; -6.551 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.905     ; 6.123      ;
; -6.549 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.905     ; 6.121      ;
; -6.534 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.902     ; 6.109      ;
; -6.534 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.901     ; 6.110      ;
; -6.532 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.901     ; 6.108      ;
; -6.523 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.910     ; 6.090      ;
; -6.521 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.896     ; 6.102      ;
; -6.520 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.901     ; 6.096      ;
; -6.520 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.901     ; 6.096      ;
; -6.516 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.905     ; 6.088      ;
; -6.516 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.898     ; 6.095      ;
; -6.513 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.902     ; 6.088      ;
; -6.510 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.902     ; 6.085      ;
; -6.506 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.896     ; 6.087      ;
; -6.499 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.902     ; 6.074      ;
; -6.499 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.910     ; 6.066      ;
; -6.492 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.905     ; 6.064      ;
; -6.492 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.896     ; 6.073      ;
; -6.488 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.896     ; 6.069      ;
; -6.487 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.901     ; 6.063      ;
; -6.485 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.896     ; 6.066      ;
; -6.484 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst4|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.896     ; 6.065      ;
; -6.483 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.896     ; 6.064      ;
; -6.480 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.905     ; 6.052      ;
; -6.478 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.905     ; 6.050      ;
; -6.468 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.899     ; 6.046      ;
; -6.463 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.902     ; 6.038      ;
; -6.463 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.901     ; 6.039      ;
; -6.461 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.896     ; 6.042      ;
; -6.461 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.901     ; 6.037      ;
; -6.452 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.910     ; 6.019      ;
; -6.450 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.896     ; 6.031      ;
; -6.445 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst5|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.905     ; 6.017      ;
; -6.445 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.898     ; 6.024      ;
; -6.438 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.901     ; 6.014      ;
; -6.435 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.896     ; 6.016      ;
; -6.432 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.901     ; 6.008      ;
; -6.428 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.902     ; 6.003      ;
; -6.421 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.905     ; 5.993      ;
; -6.417 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.896     ; 5.998      ;
; -6.416 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.901     ; 5.992      ;
; -6.413 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst4|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.896     ; 5.994      ;
; -6.412 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.896     ; 5.993      ;
; -6.397 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst4|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.899     ; 5.975      ;
; -6.390 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.896     ; 5.971      ;
; -6.384 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.902     ; 5.959      ;
; -6.367 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.901     ; 5.943      ;
; -6.361 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst3|inst ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.901     ; 5.937      ;
; -6.345 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.902     ; 5.920      ;
; -6.344 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.902     ; 5.919      ;
; -6.319 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.901     ; 5.895      ;
; -6.318 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.901     ; 5.894      ;
; -6.313 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.902     ; 5.888      ;
; -6.304 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst7|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.897     ; 5.884      ;
; -6.299 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst2|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.905     ; 5.871      ;
; -6.298 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst1|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.905     ; 5.870      ;
; -6.287 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.902     ; 5.862      ;
; -6.285 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.902     ; 5.860      ;
; -6.285 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst|inst   ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.902     ; 5.860      ;
; -6.274 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.902     ; 5.849      ;
; -6.273 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.902     ; 5.848      ;
; -6.261 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst5|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.901     ; 5.837      ;
; -6.260 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst6|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.898     ; 5.839      ;
; -6.260 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst8|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.898     ; 5.839      ;
; -6.260 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst9|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.898     ; 5.839      ;
; -6.259 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst4|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.901     ; 5.835      ;
; -6.252 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.905     ; 5.824      ;
; -6.250 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.905     ; 5.822      ;
; -6.249 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst|reg4b:inst|register:inst3|inst   ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.898     ; 5.828      ;
; -6.248 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.901     ; 5.824      ;
; -6.247 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.901     ; 5.823      ;
; -6.234 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst3|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.897     ; 5.814      ;
; -6.233 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst7|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.897     ; 5.813      ;
; -6.230 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst2|reg4b:inst|register:inst|inst   ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.905     ; 5.802      ;
; -6.230 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst1|reg4b:inst|register:inst|inst   ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.905     ; 5.802      ;
; -6.228 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst2|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.905     ; 5.800      ;
; -6.227 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst1|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.905     ; 5.799      ;
; -6.216 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.902     ; 5.791      ;
; -6.214 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.902     ; 5.789      ;
; -6.214 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst|inst   ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.902     ; 5.789      ;
; -6.212 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst4|reg4b:inst|register:inst|inst   ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.899     ; 5.790      ;
; -6.208 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst5|reg4b:inst|register:inst|inst   ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.899     ; 5.786      ;
; -6.206 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst|reg4b:inst|register:inst|inst    ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.896     ; 5.787      ;
; -6.205 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst7|reg4b:inst|register:inst|inst   ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.896     ; 5.786      ;
; -6.191 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|reg8b:inst6|reg4b:inst|register:inst|inst   ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.896     ; 5.772      ;
; -6.190 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst5|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.901     ; 5.766      ;
; -6.189 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|reg8b:inst6|reg4b:inst|register:inst3|inst  ; SELECT       ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -0.898     ; 5.768      ;
+--------+----------------------------------+------------------------------------------------------------+--------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SELECT'                                                                                                                      ;
+--------+----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.484 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 0.500        ; 0.685      ; 6.228      ;
; -5.478 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 0.500        ; 0.816      ; 6.353      ;
; -5.456 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 0.500        ; 0.685      ; 6.200      ;
; -5.450 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 0.500        ; 0.816      ; 6.325      ;
; -5.365 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 0.500        ; 0.690      ; 6.114      ;
; -5.359 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 0.500        ; 0.821      ; 6.239      ;
; -5.308 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 0.500        ; 0.816      ; 6.183      ;
; -5.291 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 0.500        ; 0.685      ; 6.035      ;
; -5.280 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 0.500        ; 0.816      ; 6.155      ;
; -5.263 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 0.500        ; 0.685      ; 6.007      ;
; -5.260 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 0.500        ; 0.688      ; 6.101      ;
; -5.254 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 0.500        ; 0.819      ; 6.226      ;
; -5.225 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 0.500        ; 0.816      ; 6.100      ;
; -5.197 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 0.500        ; 0.816      ; 6.072      ;
; -5.189 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 0.500        ; 0.821      ; 6.069      ;
; -5.181 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 0.500        ; 0.687      ; 5.927      ;
; -5.172 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 0.500        ; 0.690      ; 5.921      ;
; -5.144 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 0.500        ; 0.818      ; 6.021      ;
; -5.106 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 0.500        ; 0.821      ; 5.986      ;
; -5.085 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 0.500        ; 0.818      ; 5.962      ;
; -5.084 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 0.500        ; 0.819      ; 6.056      ;
; -5.070 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 0.500        ; 0.689      ; 5.818      ;
; -5.067 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 0.500        ; 0.688      ; 5.908      ;
; -5.054 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 0.500        ; 0.818      ; 5.930      ;
; -5.033 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 0.500        ; 0.820      ; 5.912      ;
; -5.015 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 0.500        ; 0.818      ; 5.892      ;
; -5.013 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 0.500        ; 0.687      ; 5.758      ;
; -5.009 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 0.500        ; 0.687      ; 5.754      ;
; -5.007 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 0.500        ; 0.818      ; 5.883      ;
; -5.001 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 0.500        ; 0.819      ; 5.973      ;
; -4.974 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 0.500        ; 0.820      ; 5.853      ;
; -4.941 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 0.500        ; 0.689      ; 5.676      ;
; -4.935 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 0.500        ; 0.820      ; 5.801      ;
; -4.934 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 0.500        ; 0.687      ; 5.680      ;
; -4.911 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 0.500        ; 0.820      ; 5.790      ;
; -4.899 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 0.500        ; 0.818      ; 5.775      ;
; -4.875 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 0.500        ; 0.818      ; 5.846      ;
; -4.863 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 0.500        ; 0.687      ; 5.703      ;
; -4.837 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 0.500        ; 0.818      ; 5.713      ;
; -4.823 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 0.500        ; 0.689      ; 5.571      ;
; -4.820 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 0.500        ; 0.687      ; 5.565      ;
; -4.785 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 0.500        ; 0.818      ; 5.756      ;
; -4.774 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 0.500        ; 0.818      ; 5.650      ;
; -4.765 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 0.500        ; 0.820      ; 5.631      ;
; -4.754 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 0.500        ; 0.818      ; 5.630      ;
; -4.748 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 0.500        ; 0.689      ; 5.483      ;
; -4.682 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 0.500        ; 0.820      ; 5.548      ;
; -4.613 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 0.500        ; 0.818      ; 5.584      ;
; -4.483 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 0.500        ; 0.687      ; 5.228      ;
; -4.423 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 0.500        ; 0.687      ; 5.263      ;
; -4.116 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 1.000        ; 1.553      ; 6.228      ;
; -4.110 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 1.000        ; 1.684      ; 6.353      ;
; -4.088 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 1.000        ; 1.553      ; 6.200      ;
; -4.082 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 1.000        ; 1.684      ; 6.325      ;
; -3.997 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 1.000        ; 1.558      ; 6.114      ;
; -3.991 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 1.000        ; 1.689      ; 6.239      ;
; -3.940 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 1.000        ; 1.684      ; 6.183      ;
; -3.923 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 1.000        ; 1.553      ; 6.035      ;
; -3.912 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 1.000        ; 1.684      ; 6.155      ;
; -3.895 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 1.000        ; 1.553      ; 6.007      ;
; -3.892 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 1.000        ; 1.556      ; 6.101      ;
; -3.886 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 1.000        ; 1.687      ; 6.226      ;
; -3.857 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 1.000        ; 1.684      ; 6.100      ;
; -3.829 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[2] ; SELECT       ; SELECT      ; 1.000        ; 1.684      ; 6.072      ;
; -3.821 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 1.000        ; 1.689      ; 6.069      ;
; -3.813 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 1.000        ; 1.555      ; 5.927      ;
; -3.804 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 1.000        ; 1.558      ; 5.921      ;
; -3.776 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 1.000        ; 1.686      ; 6.021      ;
; -3.738 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[6] ; SELECT       ; SELECT      ; 1.000        ; 1.689      ; 5.986      ;
; -3.717 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 1.000        ; 1.686      ; 5.962      ;
; -3.716 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 1.000        ; 1.687      ; 6.056      ;
; -3.702 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 1.000        ; 1.557      ; 5.818      ;
; -3.699 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 1.000        ; 1.556      ; 5.908      ;
; -3.686 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 1.000        ; 1.686      ; 5.930      ;
; -3.665 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 1.000        ; 1.688      ; 5.912      ;
; -3.647 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 1.000        ; 1.686      ; 5.892      ;
; -3.645 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 1.000        ; 1.555      ; 5.758      ;
; -3.641 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 1.000        ; 1.555      ; 5.754      ;
; -3.639 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 1.000        ; 1.686      ; 5.883      ;
; -3.633 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[3] ; SELECT       ; SELECT      ; 1.000        ; 1.687      ; 5.973      ;
; -3.606 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 1.000        ; 1.688      ; 5.853      ;
; -3.573 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 1.000        ; 1.557      ; 5.676      ;
; -3.567 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 1.000        ; 1.688      ; 5.801      ;
; -3.566 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[4] ; SELECT       ; SELECT      ; 1.000        ; 1.555      ; 5.680      ;
; -3.543 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 1.000        ; 1.688      ; 5.790      ;
; -3.531 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 1.000        ; 1.686      ; 5.775      ;
; -3.507 ; ALU:inst35|mod32main:inst6|inst3 ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 1.000        ; 1.686      ; 5.846      ;
; -3.495 ; ALU:inst35|mod32main:inst6|inst2 ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 1.000        ; 1.555      ; 5.703      ;
; -3.479 ; SELECT                           ; regfile:inst12|decoder4to10:inst17|W[7] ; SELECT       ; SELECT      ; 0.500        ; 3.808      ; 7.346      ;
; -3.469 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 1.000        ; 1.686      ; 5.713      ;
; -3.455 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 1.000        ; 1.557      ; 5.571      ;
; -3.452 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 1.000        ; 1.555      ; 5.565      ;
; -3.417 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 1.000        ; 1.686      ; 5.756      ;
; -3.407 ; SELECT                           ; regfile:inst12|decoder4to10:inst17|W[5] ; SELECT       ; SELECT      ; 0.500        ; 3.812      ; 7.278      ;
; -3.406 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[8] ; SELECT       ; SELECT      ; 1.000        ; 1.686      ; 5.650      ;
; -3.397 ; ALU:inst35|mod32main:inst6|inst  ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 1.000        ; 1.688      ; 5.631      ;
; -3.386 ; ALU:inst35|mod32main:inst6|inst1 ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 1.000        ; 1.686      ; 5.630      ;
; -3.380 ; ALU:inst35|mod32main:inst6|inst4 ; regfile:inst12|decoder4to10:inst17|W[0] ; SELECT       ; SELECT      ; 1.000        ; 1.557      ; 5.483      ;
; -3.379 ; SELECT                           ; regfile:inst12|decoder4to10:inst17|W[1] ; SELECT       ; SELECT      ; 0.500        ; 3.810      ; 7.247      ;
; -3.334 ; SELECT                           ; regfile:inst12|decoder4to10:inst17|W[9] ; SELECT       ; SELECT      ; 0.500        ; 3.810      ; 7.297      ;
+--------+----------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mod8count4:inst2|lab11step3:inst9|inst'                                                                                                                ;
+--------+------------------------+------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; -0.976 ; mod8count4:inst2|inst  ; mod8count4:inst2|inst1 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 1.000        ; -1.232     ; 0.731      ;
; -0.880 ; mod8count4:inst2|inst2 ; mod8count4:inst2|inst1 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 1.000        ; -1.217     ; 0.650      ;
; -0.773 ; mod8count4:inst2|inst2 ; mod8count4:inst2|inst  ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 1.000        ; -0.026     ; 1.734      ;
; -0.698 ; mod8count4:inst2|inst2 ; mod8count4:inst2|inst2 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 1.000        ; -0.040     ; 1.645      ;
; -0.338 ; mod8count4:inst2|inst  ; mod8count4:inst2|inst  ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 1.000        ; -0.041     ; 1.284      ;
; -0.278 ; mod8count4:inst2|inst  ; mod8count4:inst2|inst2 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 1.000        ; -0.055     ; 1.210      ;
; 0.178  ; mod8count4:inst2|inst1 ; mod8count4:inst2|inst  ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 1.000        ; 1.113      ; 1.922      ;
; 0.320  ; mod8count4:inst2|inst1 ; mod8count4:inst2|inst2 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 1.000        ; 1.099      ; 1.766      ;
; 0.606  ; mod8count4:inst2|inst1 ; mod8count4:inst2|inst1 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 1.000        ; -0.022     ; 0.359      ;
+--------+------------------------+------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCKBOARD'                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.752 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 1.697      ;
; -0.743 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 1.688      ;
; -0.691 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 1.636      ;
; -0.616 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 1.561      ;
; -0.576 ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD  ; 0.500        ; 1.599      ; 2.757      ;
; -0.477 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 1.421      ;
; -0.454 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 1.398      ;
; -0.401 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 1.345      ;
; -0.295 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD  ; 0.500        ; 1.599      ; 2.476      ;
; -0.291 ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 1.235      ;
; -0.286 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD  ; 0.500        ; 1.599      ; 2.467      ;
; -0.261 ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 1.205      ;
; -0.257 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 1.202      ;
; -0.257 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 1.202      ;
; -0.248 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 1.193      ;
; -0.248 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 1.193      ;
; -0.212 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 1.156      ;
; -0.212 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 1.156      ;
; -0.196 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 1.141      ;
; -0.196 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 1.141      ;
; -0.161 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 1.105      ;
; -0.161 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 1.105      ;
; -0.121 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 1.066      ;
; -0.121 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 1.066      ;
; -0.065 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 1.009      ;
; -0.065 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 1.009      ;
; -0.052 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.997      ;
; -0.050 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.995      ;
; -0.043 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.988      ;
; -0.041 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.986      ;
; -0.008 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.953      ;
; 0.001  ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.944      ;
; 0.009  ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.936      ;
; 0.011  ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.934      ;
; 0.035  ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 0.909      ;
; 0.035  ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 0.909      ;
; 0.037  ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 0.907      ;
; 0.037  ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 0.907      ;
; 0.053  ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.892      ;
; 0.084  ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.861      ;
; 0.086  ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.859      ;
; 0.128  ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.817      ;
; 0.132  ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.813      ;
; 0.133  ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.812      ;
; 0.141  ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.804      ;
; 0.142  ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.803      ;
; 0.172  ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD  ; 1.000        ; 1.599      ; 2.509      ;
; 0.193  ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.752      ;
; 0.194  ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.751      ;
; 0.223  ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 0.721      ;
; 0.225  ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 0.719      ;
; 0.232  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD  ; 1.000        ; 1.599      ; 2.449      ;
; 0.246  ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 0.698      ;
; 0.248  ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 0.696      ;
; 0.251  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD  ; 1.000        ; 1.599      ; 2.430      ;
; 0.253  ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.692      ;
; 0.255  ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.690      ;
; 0.268  ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.677      ;
; 0.269  ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.676      ;
; 0.299  ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 0.645      ;
; 0.301  ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 0.643      ;
; 0.344  ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.601      ;
; 0.407  ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 0.537      ;
; 0.417  ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 0.527      ;
; 0.420  ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 0.524      ;
; 0.474  ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.471      ;
; 0.474  ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.471      ;
; 0.475  ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.470      ;
; 0.482  ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 0.462      ;
; 0.585  ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.043     ; 0.359      ;
; 0.586  ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 1.000        ; -0.042     ; 0.359      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10'                                                                                                                                           ;
+--------+---------------------------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                    ; Launch Clock                               ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.687 ; CLOCKBUTTON               ; modulo8counter:inst1|lab11step3:inst9|inst ; CLOCKBUTTON                                ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 0.500        ; 0.462      ; 1.636      ;
; 0.285  ; CLOCKBUTTON               ; modulo8counter:inst1|lab11step3:inst9|inst ; CLOCKBUTTON                                ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 1.000        ; 0.462      ; 1.164      ;
; 0.405  ; modulo8counter:inst1|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 1.000        ; 0.030      ; 0.632      ;
+--------+---------------------------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ALU:inst35|clock_divider_1024:inst8|inst10'                                                                                                                                                            ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.660 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 1.605      ;
; -0.655 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 1.600      ;
; -0.580 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 1.525      ;
; -0.550 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 1.495      ;
; -0.517 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 1.462      ;
; -0.456 ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 1.401      ;
; -0.390 ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 1.335      ;
; -0.364 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.500        ; 1.479      ; 2.435      ;
; -0.275 ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 1.220      ;
; -0.272 ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 1.217      ;
; 0.045  ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.900      ;
; 0.050  ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.895      ;
; 0.125  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.820      ;
; 0.132  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.813      ;
; 0.155  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.790      ;
; 0.188  ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.757      ;
; 0.213  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.732      ;
; 0.220  ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.725      ;
; 0.221  ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.724      ;
; 0.224  ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.721      ;
; 0.224  ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.721      ;
; 0.225  ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.720      ;
; 0.226  ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.719      ;
; 0.229  ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.716      ;
; 0.229  ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.716      ;
; 0.249  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.696      ;
; 0.269  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.676      ;
; 0.300  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.645      ;
; 0.301  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.644      ;
; 0.304  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.641      ;
; 0.304  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.641      ;
; 0.309  ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.636      ;
; 0.315  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.630      ;
; 0.327  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; 1.479      ; 2.244      ;
; 0.333  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.612      ;
; 0.339  ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.606      ;
; 0.348  ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.597      ;
; 0.363  ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.582      ;
; 0.364  ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.581      ;
; 0.367  ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.578      ;
; 0.367  ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.578      ;
; 0.412  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.533      ;
; 0.416  ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.529      ;
; 0.420  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.525      ;
; 0.446  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.499      ;
; 0.478  ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.467      ;
; 0.478  ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.467      ;
; 0.586  ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.359      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLKBOARD2'                                                                                                                                                              ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -0.645 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 1.589      ;
; -0.637 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 1.581      ;
; -0.567 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 1.511      ;
; -0.509 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2   ; 0.500        ; 1.531      ; 2.622      ;
; -0.502 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 1.446      ;
; -0.455 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 1.399      ;
; -0.446 ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 1.390      ;
; -0.375 ; ALU:inst35|clock_divider_1024:inst8|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 1.319      ;
; -0.262 ; ALU:inst35|clock_divider_1024:inst8|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 1.206      ;
; -0.255 ; ALU:inst35|clock_divider_1024:inst8|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 1.199      ;
; 0.044  ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.900      ;
; 0.044  ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.900      ;
; 0.052  ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.892      ;
; 0.052  ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.892      ;
; 0.122  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.822      ;
; 0.122  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.822      ;
; 0.187  ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.757      ;
; 0.187  ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.757      ;
; 0.197  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2   ; 1.000        ; 1.531      ; 2.416      ;
; 0.227  ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.717      ;
; 0.229  ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.715      ;
; 0.230  ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.714      ;
; 0.234  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.710      ;
; 0.234  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.710      ;
; 0.235  ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.709      ;
; 0.237  ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.707      ;
; 0.238  ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.706      ;
; 0.242  ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.702      ;
; 0.243  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.701      ;
; 0.243  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.701      ;
; 0.305  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.639      ;
; 0.307  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.637      ;
; 0.308  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.636      ;
; 0.314  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.630      ;
; 0.314  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.630      ;
; 0.326  ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.618      ;
; 0.333  ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst3  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.611      ;
; 0.370  ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.574      ;
; 0.372  ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.572      ;
; 0.373  ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.571      ;
; 0.416  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.528      ;
; 0.419  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.525      ;
; 0.423  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.521      ;
; 0.426  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.518      ;
; 0.461  ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst2  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.483      ;
; 0.474  ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst3  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.470      ;
; 0.480  ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.464      ;
; 0.585  ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst1  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst3  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.359      ;
; 0.585  ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst2  ; CLKBOARD2                                  ; CLKBOARD2   ; 1.000        ; -0.043     ; 0.359      ;
+--------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10'                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.645 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 1.590      ;
; -0.645 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 1.590      ;
; -0.570 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 1.515      ;
; -0.507 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 1.452      ;
; -0.464 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.500        ; 1.447      ; 2.513      ;
; -0.462 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 1.407      ;
; -0.455 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 1.400      ;
; -0.382 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 1.327      ;
; -0.269 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 1.214      ;
; -0.259 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 1.204      ;
; 0.053  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.892      ;
; 0.053  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.892      ;
; 0.091  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.854      ;
; 0.091  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.854      ;
; 0.128  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.817      ;
; 0.132  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.813      ;
; 0.166  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.779      ;
; 0.191  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.754      ;
; 0.209  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.736      ;
; 0.221  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.724      ;
; 0.225  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.720      ;
; 0.225  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.720      ;
; 0.225  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.720      ;
; 0.225  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.720      ;
; 0.229  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.716      ;
; 0.230  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.715      ;
; 0.230  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.715      ;
; 0.236  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.709      ;
; 0.243  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.702      ;
; 0.263  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; 1.447      ; 2.286      ;
; 0.271  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.674      ;
; 0.300  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.645      ;
; 0.300  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.645      ;
; 0.305  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.640      ;
; 0.316  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.629      ;
; 0.333  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.612      ;
; 0.338  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.607      ;
; 0.363  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.582      ;
; 0.363  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.582      ;
; 0.368  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.577      ;
; 0.409  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.536      ;
; 0.413  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.532      ;
; 0.444  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.501      ;
; 0.467  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.478      ;
; 0.468  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.477      ;
; 0.475  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.470      ;
; 0.554  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.391      ;
; 0.586  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.359      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10'                                                                                                                                ;
+--------+------------------------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                                ; Launch Clock                           ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -0.638 ; CLOCKBUTTON            ; mod8count4:inst2|lab11step3:inst9|inst ; CLOCKBUTTON                            ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 0.500        ; 0.416      ; 1.541      ;
; 0.143  ; mod8count4:inst2|inst1 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 1.000        ; -0.217     ; 0.637      ;
; 0.313  ; CLOCKBUTTON            ; mod8count4:inst2|lab11step3:inst9|inst ; CLOCKBUTTON                            ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 1.000        ; 0.416      ; 1.090      ;
+--------+------------------------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10'                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -0.589 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 1.535      ;
; -0.587 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 1.533      ;
; -0.511 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 1.457      ;
; -0.467 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 1.413      ;
; -0.453 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 1.399      ;
; -0.392 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.500        ; 1.450      ; 2.444      ;
; -0.384 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 1.330      ;
; -0.331 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 1.277      ;
; -0.221 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 1.167      ;
; -0.190 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 1.136      ;
; 0.051  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.895      ;
; 0.053  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.893      ;
; 0.129  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.817      ;
; 0.173  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.773      ;
; 0.187  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.759      ;
; 0.209  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.737      ;
; 0.226  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.720      ;
; 0.227  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.719      ;
; 0.228  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.718      ;
; 0.229  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.717      ;
; 0.229  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.717      ;
; 0.230  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.716      ;
; 0.231  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.715      ;
; 0.232  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.714      ;
; 0.256  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.690      ;
; 0.261  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.685      ;
; 0.276  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.670      ;
; 0.304  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.642      ;
; 0.305  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.641      ;
; 0.307  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.639      ;
; 0.308  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.638      ;
; 0.309  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.637      ;
; 0.329  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.617      ;
; 0.334  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.612      ;
; 0.350  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; 1.450      ; 2.202      ;
; 0.362  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.584      ;
; 0.363  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.583      ;
; 0.365  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.581      ;
; 0.366  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.580      ;
; 0.408  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.538      ;
; 0.408  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.538      ;
; 0.423  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.523      ;
; 0.425  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.521      ;
; 0.432  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.514      ;
; 0.467  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.479      ;
; 0.476  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.470      ;
; 0.478  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.468      ;
; 0.587  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.041     ; 0.359      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab11step3:inst17|clock_divider_1024:inst2|inst10'                                                                           ;
+--------+-------------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; -0.586 ; CLOCKBUTTON ; lab11step3:inst17|inst ; CLOCKBUTTON  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; 0.500        ; 0.416      ; 1.489      ;
; 0.331  ; CLOCKBUTTON ; lab11step3:inst17|inst ; CLOCKBUTTON  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; 1.000        ; 0.416      ; 1.072      ;
+--------+-------------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lab11step3:inst17|clock_divider_1024:inst1|inst10'                                                                                                                                                                                 ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.566 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 1.511      ;
; -0.561 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 1.506      ;
; -0.490 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 1.435      ;
; -0.427 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 1.372      ;
; -0.379 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 1.324      ;
; -0.367 ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 1.312      ;
; -0.312 ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 1.257      ;
; -0.301 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.500        ; 1.445      ; 2.348      ;
; -0.174 ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 1.119      ;
; -0.117 ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 1.062      ;
; 0.050  ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.895      ;
; 0.051  ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.894      ;
; 0.055  ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.890      ;
; 0.056  ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.889      ;
; 0.126  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.819      ;
; 0.127  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.818      ;
; 0.189  ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.756      ;
; 0.190  ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.755      ;
; 0.231  ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.714      ;
; 0.231  ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.714      ;
; 0.234  ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.711      ;
; 0.236  ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.709      ;
; 0.236  ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.709      ;
; 0.237  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.708      ;
; 0.238  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.707      ;
; 0.239  ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.706      ;
; 0.249  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.696      ;
; 0.250  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.695      ;
; 0.304  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.641      ;
; 0.305  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.640      ;
; 0.307  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.638      ;
; 0.307  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.638      ;
; 0.310  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.635      ;
; 0.333  ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.612      ;
; 0.335  ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.610      ;
; 0.347  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.598      ;
; 0.348  ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.597      ;
; 0.370  ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.575      ;
; 0.370  ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.575      ;
; 0.373  ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.572      ;
; 0.416  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.529      ;
; 0.421  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.524      ;
; 0.423  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; 1.445      ; 2.124      ;
; 0.427  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.518      ;
; 0.472  ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.473      ;
; 0.475  ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.470      ;
; 0.477  ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.468      ;
; 0.586  ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 1.000        ; -0.042     ; 0.359      ;
+--------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCKBUTTON'                                                                                    ;
+--------+-------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; -0.536 ; ALU:inst35|mod33counter:inst26|inst ; inst30  ; SELECT       ; CLOCKBUTTON ; 0.500        ; -0.408     ; 0.605      ;
; 0.624  ; inst30                              ; inst30  ; CLOCKBUTTON  ; CLOCKBUTTON ; 1.000        ; -0.024     ; 0.359      ;
+--------+-------------------------------------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'modulo8counter:inst1|lab11step3:inst9|inst'                                                                                                                           ;
+-------+----------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.412 ; modulo8counter:inst1|inst  ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 1.000        ; -0.023     ; 0.572      ;
; 0.424 ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 1.000        ; -0.023     ; 0.560      ;
; 0.425 ; modulo8counter:inst1|inst  ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 1.000        ; -0.023     ; 0.559      ;
; 0.453 ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 1.000        ; -0.023     ; 0.531      ;
; 0.589 ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 1.000        ; -0.023     ; 0.395      ;
; 0.594 ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 1.000        ; -0.023     ; 0.390      ;
; 0.626 ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 1.000        ; -0.022     ; 0.359      ;
; 0.626 ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 1.000        ; -0.022     ; 0.359      ;
; 0.626 ; modulo8counter:inst1|inst  ; modulo8counter:inst1|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 1.000        ; -0.022     ; 0.359      ;
+-------+----------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SELECT'                                                                                                                                                         ;
+--------+--------------------------------------+-----------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                 ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-----------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -1.513 ; ALU:inst35|mod32main:inst6|inst2     ; ALU:inst35|mod32main:inst6|inst2        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.206      ; 0.307      ;
; -1.508 ; ALU:inst35|mod32main:inst6|inst1     ; ALU:inst35|mod32main:inst6|inst1        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.201      ; 0.307      ;
; -1.508 ; ALU:inst35|mod32main:inst6|inst      ; ALU:inst35|mod32main:inst6|inst         ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.201      ; 0.307      ;
; -1.508 ; ALU:inst35|mod32main:inst6|inst3     ; ALU:inst35|mod32main:inst6|inst3        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.201      ; 0.307      ;
; -1.506 ; ALU:inst35|mod32main:inst6|inst4     ; ALU:inst35|mod32main:inst6|inst4        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.206      ; 0.314      ;
; 0.181  ; ALU:inst35|mod33counter:inst26|inst1 ; ALU:inst35|mod33counter:inst26|inst1    ; SELECT                                     ; SELECT      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ALU:inst35|mod33counter:inst26|inst2 ; ALU:inst35|mod33counter:inst26|inst2    ; SELECT                                     ; SELECT      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ALU:inst35|mod33counter:inst26|inst3 ; ALU:inst35|mod33counter:inst26|inst3    ; SELECT                                     ; SELECT      ; 0.000        ; 0.042      ; 0.307      ;
; 0.181  ; ALU:inst35|mod33counter:inst26|inst4 ; ALU:inst35|mod33counter:inst26|inst4    ; SELECT                                     ; SELECT      ; 0.000        ; 0.042      ; 0.307      ;
; 0.189  ; ALU:inst35|mod33counter:inst26|inst  ; ALU:inst35|mod33counter:inst26|inst5    ; SELECT                                     ; SELECT      ; 0.000        ; 1.489      ; 1.762      ;
; 0.201  ; ALU:inst35|mod32main:inst6|inst      ; ALU:inst35|mod32main:inst6|inst         ; SELECT                                     ; SELECT      ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ALU:inst35|mod32main:inst6|inst2     ; ALU:inst35|mod32main:inst6|inst2        ; SELECT                                     ; SELECT      ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ALU:inst35|mod32main:inst6|inst1     ; ALU:inst35|mod32main:inst6|inst1        ; SELECT                                     ; SELECT      ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; ALU:inst35|mod32main:inst6|inst3     ; ALU:inst35|mod32main:inst6|inst3        ; SELECT                                     ; SELECT      ; 0.000        ; 0.022      ; 0.307      ;
; 0.208  ; ALU:inst35|mod32main:inst6|inst4     ; ALU:inst35|mod32main:inst6|inst4        ; SELECT                                     ; SELECT      ; 0.000        ; 0.022      ; 0.314      ;
; 0.216  ; ALU:inst35|mod33counter:inst26|inst4 ; ALU:inst35|mod33counter:inst26|inst3    ; SELECT                                     ; SELECT      ; 0.000        ; 0.042      ; 0.342      ;
; 0.269  ; ALU:inst35|mod33counter:inst26|inst3 ; ALU:inst35|mod33counter:inst26|inst2    ; SELECT                                     ; SELECT      ; 0.000        ; 0.042      ; 0.395      ;
; 0.318  ; ALU:inst35|mod33counter:inst26|inst4 ; ALU:inst35|mod33counter:inst26|inst2    ; SELECT                                     ; SELECT      ; 0.000        ; 0.042      ; 0.444      ;
; 0.361  ; ALU:inst35|mod33counter:inst26|inst5 ; ALU:inst35|mod33counter:inst26|inst1    ; SELECT                                     ; SELECT      ; 0.000        ; 0.042      ; 0.487      ;
; 0.420  ; ALU:inst35|mod33counter:inst26|inst3 ; ALU:inst35|mod33counter:inst26|inst1    ; SELECT                                     ; SELECT      ; 0.000        ; 0.042      ; 0.546      ;
; 0.475  ; ALU:inst35|mod33counter:inst26|inst4 ; ALU:inst35|mod33counter:inst26|inst1    ; SELECT                                     ; SELECT      ; 0.000        ; 0.042      ; 0.601      ;
; 0.480  ; ALU:inst35|mod33counter:inst26|inst5 ; ALU:inst35|mod33counter:inst26|inst2    ; SELECT                                     ; SELECT      ; 0.000        ; 0.042      ; 0.606      ;
; 0.480  ; ALU:inst35|mod33counter:inst26|inst5 ; ALU:inst35|mod33counter:inst26|inst3    ; SELECT                                     ; SELECT      ; 0.000        ; 0.042      ; 0.606      ;
; 0.481  ; ALU:inst35|mod33counter:inst26|inst5 ; ALU:inst35|mod33counter:inst26|inst4    ; SELECT                                     ; SELECT      ; 0.000        ; 0.042      ; 0.607      ;
; 0.484  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[4] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.095      ; 4.109      ;
; 0.504  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[0] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.097      ; 4.131      ;
; 0.520  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[8] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.095      ; 4.145      ;
; 0.522  ; ALU:inst35|mod32main:inst6|inst      ; regfile:inst12|decoder4to10:inst17|W[1] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.095      ; 4.147      ;
; 0.531  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[6] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.098      ; 4.159      ;
; 0.536  ; ALU:inst35|mod32main:inst6|inst4     ; regfile:inst12|decoder4to10:inst17|W[1] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.969      ; 4.035      ;
; 0.540  ; ALU:inst35|mod32main:inst6|inst      ; regfile:inst12|decoder4to10:inst17|W[3] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.096      ; 4.166      ;
; 0.542  ; ALU:inst35|mod32main:inst6|inst      ; regfile:inst12|decoder4to10:inst17|W[9] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.095      ; 4.167      ;
; 0.544  ; ALU:inst35|mod32main:inst6|inst4     ; regfile:inst12|decoder4to10:inst17|W[4] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.969      ; 4.043      ;
; 0.545  ; ALU:inst35|mod32main:inst6|inst      ; regfile:inst12|decoder4to10:inst17|W[4] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.095      ; 4.170      ;
; 0.554  ; ALU:inst35|mod32main:inst6|inst      ; regfile:inst12|decoder4to10:inst17|W[5] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.097      ; 4.181      ;
; 0.554  ; ALU:inst35|mod32main:inst6|inst4     ; regfile:inst12|decoder4to10:inst17|W[3] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.970      ; 4.054      ;
; 0.556  ; ALU:inst35|mod32main:inst6|inst4     ; regfile:inst12|decoder4to10:inst17|W[9] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.969      ; 4.055      ;
; 0.557  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[2] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.093      ; 4.180      ;
; 0.563  ; ALU:inst35|mod32main:inst6|inst3     ; ALU:inst35|mod32main:inst6|inst         ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.201      ; 2.378      ;
; 0.564  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[1] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; -0.500       ; 4.482      ; 4.566      ;
; 0.564  ; ALU:inst35|mod32main:inst6|inst4     ; regfile:inst12|decoder4to10:inst17|W[0] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.971      ; 4.065      ;
; 0.565  ; ALU:inst35|mod32main:inst6|inst      ; regfile:inst12|decoder4to10:inst17|W[0] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.097      ; 4.192      ;
; 0.568  ; ALU:inst35|mod32main:inst6|inst2     ; regfile:inst12|decoder4to10:inst17|W[1] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.969      ; 4.067      ;
; 0.568  ; ALU:inst35|mod32main:inst6|inst4     ; regfile:inst12|decoder4to10:inst17|W[5] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.971      ; 4.069      ;
; 0.573  ; ALU:inst35|mod32main:inst6|inst2     ; regfile:inst12|decoder4to10:inst17|W[4] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.969      ; 4.072      ;
; 0.575  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[1] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.095      ; 4.200      ;
; 0.580  ; ALU:inst35|mod32main:inst6|inst4     ; regfile:inst12|decoder4to10:inst17|W[8] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.969      ; 4.079      ;
; 0.581  ; ALU:inst35|mod32main:inst6|inst      ; regfile:inst12|decoder4to10:inst17|W[8] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.095      ; 4.206      ;
; 0.586  ; ALU:inst35|mod32main:inst6|inst2     ; regfile:inst12|decoder4to10:inst17|W[3] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.970      ; 4.086      ;
; 0.588  ; ALU:inst35|mod32main:inst6|inst2     ; regfile:inst12|decoder4to10:inst17|W[9] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.969      ; 4.087      ;
; 0.591  ; ALU:inst35|mod32main:inst6|inst4     ; regfile:inst12|decoder4to10:inst17|W[6] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.972      ; 4.093      ;
; 0.592  ; ALU:inst35|mod32main:inst6|inst      ; regfile:inst12|decoder4to10:inst17|W[6] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.098      ; 4.220      ;
; 0.593  ; ALU:inst35|mod32main:inst6|inst2     ; regfile:inst12|decoder4to10:inst17|W[0] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.971      ; 4.094      ;
; 0.593  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[3] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.096      ; 4.219      ;
; 0.595  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[9] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.095      ; 4.220      ;
; 0.596  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[5] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; -0.500       ; 4.484      ; 4.600      ;
; 0.597  ; ALU:inst35|mod33counter:inst26|inst2 ; ALU:inst35|mod33counter:inst26|inst1    ; SELECT                                     ; SELECT      ; 0.000        ; 0.042      ; 0.723      ;
; 0.599  ; ALU:inst35|mod32main:inst6|inst1     ; regfile:inst12|decoder4to10:inst17|W[4] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.095      ; 4.224      ;
; 0.600  ; ALU:inst35|mod32main:inst6|inst2     ; regfile:inst12|decoder4to10:inst17|W[5] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.971      ; 4.101      ;
; 0.603  ; ALU:inst35|mod32main:inst6|inst1     ; ALU:inst35|mod32main:inst6|inst         ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.201      ; 2.418      ;
; 0.607  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[5] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.097      ; 4.234      ;
; 0.609  ; ALU:inst35|mod32main:inst6|inst2     ; regfile:inst12|decoder4to10:inst17|W[8] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.969      ; 4.108      ;
; 0.613  ; ALU:inst35|mod32main:inst6|inst      ; regfile:inst12|decoder4to10:inst17|W[7] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.093      ; 4.236      ;
; 0.614  ; ALU:inst35|mod32main:inst6|inst1     ; regfile:inst12|decoder4to10:inst17|W[1] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.095      ; 4.239      ;
; 0.615  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[0] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; -0.500       ; 4.484      ; 4.619      ;
; 0.617  ; ALU:inst35|mod32main:inst6|inst4     ; regfile:inst12|decoder4to10:inst17|W[2] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.967      ; 4.114      ;
; 0.618  ; ALU:inst35|mod32main:inst6|inst      ; regfile:inst12|decoder4to10:inst17|W[2] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.093      ; 4.241      ;
; 0.619  ; ALU:inst35|mod32main:inst6|inst1     ; regfile:inst12|decoder4to10:inst17|W[0] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.097      ; 4.246      ;
; 0.620  ; ALU:inst35|mod32main:inst6|inst2     ; regfile:inst12|decoder4to10:inst17|W[6] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.972      ; 4.122      ;
; 0.627  ; ALU:inst35|mod32main:inst6|inst4     ; regfile:inst12|decoder4to10:inst17|W[7] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.967      ; 4.124      ;
; 0.632  ; ALU:inst35|mod32main:inst6|inst1     ; regfile:inst12|decoder4to10:inst17|W[3] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.096      ; 4.258      ;
; 0.634  ; ALU:inst35|mod32main:inst6|inst4     ; ALU:inst35|mod32main:inst6|inst3        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.075      ; 2.323      ;
; 0.634  ; ALU:inst35|mod32main:inst6|inst1     ; regfile:inst12|decoder4to10:inst17|W[9] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.095      ; 4.259      ;
; 0.635  ; ALU:inst35|mod32main:inst6|inst4     ; ALU:inst35|mod32main:inst6|inst1        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.075      ; 2.324      ;
; 0.635  ; ALU:inst35|mod32main:inst6|inst4     ; ALU:inst35|mod32main:inst6|inst         ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.075      ; 2.324      ;
; 0.635  ; ALU:inst35|mod32main:inst6|inst1     ; regfile:inst12|decoder4to10:inst17|W[8] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.095      ; 4.260      ;
; 0.641  ; ALU:inst35|mod32main:inst6|inst3     ; ALU:inst35|mod32main:inst6|inst2        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.332      ; 2.587      ;
; 0.644  ; ALU:inst35|mod32main:inst6|inst4     ; ALU:inst35|mod32main:inst6|inst2        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.206      ; 2.464      ;
; 0.646  ; ALU:inst35|mod32main:inst6|inst2     ; regfile:inst12|decoder4to10:inst17|W[2] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.967      ; 4.143      ;
; 0.646  ; ALU:inst35|mod32main:inst6|inst1     ; regfile:inst12|decoder4to10:inst17|W[5] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.097      ; 4.273      ;
; 0.646  ; ALU:inst35|mod32main:inst6|inst1     ; regfile:inst12|decoder4to10:inst17|W[6] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.098      ; 4.274      ;
; 0.656  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[4] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; -0.500       ; 4.482      ; 4.658      ;
; 0.659  ; ALU:inst35|mod32main:inst6|inst2     ; regfile:inst12|decoder4to10:inst17|W[7] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 3.967      ; 4.156      ;
; 0.661  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[7] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; -0.500       ; 4.480      ; 4.661      ;
; 0.663  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[6] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; -0.500       ; 4.485      ; 4.668      ;
; 0.666  ; ALU:inst35|mod32main:inst6|inst3     ; regfile:inst12|decoder4to10:inst17|W[7] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.093      ; 4.289      ;
; 0.672  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[3] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; -0.500       ; 4.483      ; 4.675      ;
; 0.672  ; ALU:inst35|mod32main:inst6|inst1     ; regfile:inst12|decoder4to10:inst17|W[2] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.093      ; 4.295      ;
; 0.679  ; mod8count4:inst2|inst2               ; regfile:inst12|decoder4to10:inst17|W[1] ; mod8count4:inst2|lab11step3:inst9|inst     ; SELECT      ; -0.500       ; 3.154      ; 3.363      ;
; 0.686  ; modulo8counter:inst1|inst            ; regfile:inst12|decoder4to10:inst17|W[2] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; -0.500       ; 4.480      ; 4.686      ;
; 0.695  ; ALU:inst35|mod32main:inst6|inst3     ; ALU:inst35|mod32main:inst6|inst1        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.201      ; 2.510      ;
; 0.697  ; mod8count4:inst2|inst2               ; regfile:inst12|decoder4to10:inst17|W[3] ; mod8count4:inst2|lab11step3:inst9|inst     ; SELECT      ; -0.500       ; 3.155      ; 3.382      ;
; 0.699  ; mod8count4:inst2|inst2               ; regfile:inst12|decoder4to10:inst17|W[9] ; mod8count4:inst2|lab11step3:inst9|inst     ; SELECT      ; -0.500       ; 3.154      ; 3.383      ;
; 0.705  ; ALU:inst35|mod32main:inst6|inst1     ; regfile:inst12|decoder4to10:inst17|W[7] ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 4.093      ; 4.328      ;
; 0.711  ; mod8count4:inst2|inst2               ; regfile:inst12|decoder4to10:inst17|W[5] ; mod8count4:inst2|lab11step3:inst9|inst     ; SELECT      ; -0.500       ; 3.156      ; 3.397      ;
; 0.726  ; modulo8counter:inst1|inst1           ; regfile:inst12|decoder4to10:inst17|W[5] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; -0.500       ; 4.484      ; 4.730      ;
; 0.730  ; ALU:inst35|mod32main:inst6|inst2     ; ALU:inst35|mod32main:inst6|inst         ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.075      ; 2.419      ;
; 0.731  ; ALU:inst35|mod32main:inst6|inst2     ; ALU:inst35|mod32main:inst6|inst1        ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.075      ; 2.420      ;
; 0.741  ; mod8count4:inst2|inst2               ; regfile:inst12|decoder4to10:inst17|W[4] ; mod8count4:inst2|lab11step3:inst9|inst     ; SELECT      ; -0.500       ; 3.154      ; 3.425      ;
; 0.750  ; modulo8counter:inst1|inst1           ; regfile:inst12|decoder4to10:inst17|W[0] ; modulo8counter:inst1|lab11step3:inst9|inst ; SELECT      ; -0.500       ; 4.484      ; 4.754      ;
+--------+--------------------------------------+-----------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLKBOARD2'                                                                                                                                                              ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; 0.180 ; ALU:inst35|clock_divider_1024:inst8|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ALU:inst35|clock_divider_1024:inst8|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ALU:inst35|clock_divider_1024:inst8|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst3  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst2  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.307      ;
; 0.187 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst1  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.314      ;
; 0.267 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.394      ;
; 0.272 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst3  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.399      ;
; 0.279 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst2  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.406      ;
; 0.293 ; ALU:inst35|clock_divider_1024:inst8|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.420      ;
; 0.294 ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.421      ;
; 0.297 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.424      ;
; 0.299 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.426      ;
; 0.360 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.487      ;
; 0.360 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.487      ;
; 0.363 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.490      ;
; 0.373 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst3  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.500      ;
; 0.379 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.506      ;
; 0.390 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2   ; 0.000        ; 1.593      ; 2.202      ;
; 0.407 ; ALU:inst35|clock_divider_1024:inst8|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.534      ;
; 0.407 ; ALU:inst35|clock_divider_1024:inst8|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.534      ;
; 0.411 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.538      ;
; 0.411 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.538      ;
; 0.414 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.541      ;
; 0.456 ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.583      ;
; 0.456 ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.583      ;
; 0.459 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.586      ;
; 0.459 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.586      ;
; 0.462 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst4  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.589      ;
; 0.462 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.589      ;
; 0.462 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.589      ;
; 0.465 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst7  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.592      ;
; 0.465 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst5  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.592      ;
; 0.465 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.592      ;
; 0.468 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst6  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.595      ;
; 0.521 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.648      ;
; 0.521 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.648      ;
; 0.572 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.699      ;
; 0.572 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.699      ;
; 0.623 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.750      ;
; 0.623 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.750      ;
; 0.626 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst9  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.753      ;
; 0.626 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst8  ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.753      ;
; 0.840 ; ALU:inst35|clock_divider_1024:inst8|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.967      ;
; 0.846 ; ALU:inst35|clock_divider_1024:inst8|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 0.973      ;
; 0.959 ; ALU:inst35|clock_divider_1024:inst8|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 1.086      ;
; 1.008 ; ALU:inst35|clock_divider_1024:inst8|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 1.135      ;
; 1.011 ; ALU:inst35|clock_divider_1024:inst8|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 1.138      ;
; 1.070 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2   ; -0.500       ; 1.593      ; 2.382      ;
; 1.073 ; ALU:inst35|clock_divider_1024:inst8|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 1.200      ;
; 1.124 ; ALU:inst35|clock_divider_1024:inst8|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 1.251      ;
; 1.175 ; ALU:inst35|clock_divider_1024:inst8|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 1.302      ;
; 1.178 ; ALU:inst35|clock_divider_1024:inst8|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; CLKBOARD2                                  ; CLKBOARD2   ; 0.000        ; 0.043      ; 1.305      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCKBOARD'                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.180 ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.042      ; 0.314      ;
; 0.264 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.391      ;
; 0.275 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.042      ; 0.401      ;
; 0.275 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.042      ; 0.401      ;
; 0.276 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.042      ; 0.402      ;
; 0.297 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.424      ;
; 0.298 ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.425      ;
; 0.308 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.435      ;
; 0.367 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.042      ; 0.493      ;
; 0.415 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.542      ;
; 0.417 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.544      ;
; 0.418 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD  ; 0.000        ; 1.662      ; 2.299      ;
; 0.428 ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD  ; 0.000        ; 1.662      ; 2.309      ;
; 0.445 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD  ; 0.000        ; 1.662      ; 2.326      ;
; 0.446 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.573      ;
; 0.447 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.574      ;
; 0.449 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.042      ; 0.575      ;
; 0.451 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.042      ; 0.577      ;
; 0.453 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.580      ;
; 0.455 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.582      ;
; 0.468 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.595      ;
; 0.470 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.597      ;
; 0.506 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.633      ;
; 0.507 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.634      ;
; 0.536 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.663      ;
; 0.537 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.664      ;
; 0.549 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.676      ;
; 0.550 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.677      ;
; 0.554 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.681      ;
; 0.605 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.732      ;
; 0.607 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.734      ;
; 0.614 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.741      ;
; 0.644 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.771      ;
; 0.657 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.784      ;
; 0.665 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.792      ;
; 0.667 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.794      ;
; 0.695 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.822      ;
; 0.697 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.824      ;
; 0.708 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.835      ;
; 0.710 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.837      ;
; 0.741 ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.868      ;
; 0.741 ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.868      ;
; 0.741 ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.868      ;
; 0.741 ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.868      ;
; 0.844 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.971      ;
; 0.844 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 0.971      ;
; 0.891 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 1.018      ;
; 0.891 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 1.018      ;
; 0.912 ; lab11step3:inst17|clock_divider_1024:inst1|inst8                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 1.039      ;
; 0.921 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 1.048      ;
; 0.921 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 1.048      ;
; 0.929 ; lab11step3:inst17|clock_divider_1024:inst1|inst9                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 1.056      ;
; 0.951 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 1.078      ;
; 0.951 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 1.078      ;
; 0.952 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 1.079      ;
; 0.952 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 1.079      ;
; 0.960 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD  ; -0.500       ; 1.662      ; 2.341      ;
; 0.981 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 1.108      ;
; 0.981 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 1.108      ;
; 0.987 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD  ; -0.500       ; 1.662      ; 2.368      ;
; 0.994 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 1.121      ;
; 0.994 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 1.121      ;
; 1.023 ; lab11step3:inst17|clock_divider_1024:inst1|inst6                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 1.150      ;
; 1.061 ; lab11step3:inst17|clock_divider_1024:inst1|inst7                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 1.188      ;
; 1.076 ; lab11step3:inst17|clock_divider_1024:inst1|inst5                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 1.203      ;
; 1.170 ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD  ; -0.500       ; 1.662      ; 2.551      ;
; 1.213 ; lab11step3:inst17|clock_divider_1024:inst1|inst3                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 1.340      ;
; 1.273 ; lab11step3:inst17|clock_divider_1024:inst1|inst2                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 1.400      ;
; 1.303 ; lab11step3:inst17|clock_divider_1024:inst1|inst4                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 1.430      ;
; 1.316 ; lab11step3:inst17|clock_divider_1024:inst1|inst1                      ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; CLOCKBOARD  ; 0.000        ; 0.043      ; 1.443      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ALU:inst35|clock_divider_1024:inst8|inst10'                                                                                                                                                            ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                  ; To Node                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.181 ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.314      ;
; 0.270 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.396      ;
; 0.271 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.397      ;
; 0.281 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 1.552      ; 2.042      ;
; 0.299 ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.425      ;
; 0.301 ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.427      ;
; 0.304 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.430      ;
; 0.307 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.433      ;
; 0.366 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.492      ;
; 0.366 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.492      ;
; 0.367 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.493      ;
; 0.367 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.493      ;
; 0.368 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.494      ;
; 0.373 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.499      ;
; 0.373 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.499      ;
; 0.374 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.500      ;
; 0.408 ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.534      ;
; 0.416 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.542      ;
; 0.416 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.542      ;
; 0.417 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.543      ;
; 0.418 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.544      ;
; 0.454 ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.580      ;
; 0.468 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.594      ;
; 0.468 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.594      ;
; 0.469 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.595      ;
; 0.470 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.596      ;
; 0.474 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.600      ;
; 0.474 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.600      ;
; 0.475 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.601      ;
; 0.476 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.602      ;
; 0.496 ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.622      ;
; 0.523 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.649      ;
; 0.533 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.659      ;
; 0.549 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.675      ;
; 0.573 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.699      ;
; 0.604 ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.730      ;
; 0.625 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.751      ;
; 0.631 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.757      ;
; 0.861 ; ALU:inst35|clock_divider_1024:inst9|inst9  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.987      ;
; 0.864 ; ALU:inst35|clock_divider_1024:inst9|inst8  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.990      ;
; 0.945 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; -0.500       ; 1.552      ; 2.206      ;
; 0.980 ; ALU:inst35|clock_divider_1024:inst9|inst7  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 1.106      ;
; 1.026 ; ALU:inst35|clock_divider_1024:inst9|inst6  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 1.152      ;
; 1.095 ; ALU:inst35|clock_divider_1024:inst9|inst3  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 1.221      ;
; 1.105 ; ALU:inst35|clock_divider_1024:inst9|inst5  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 1.231      ;
; 1.145 ; ALU:inst35|clock_divider_1024:inst9|inst4  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 1.271      ;
; 1.197 ; ALU:inst35|clock_divider_1024:inst9|inst2  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 1.323      ;
; 1.203 ; ALU:inst35|clock_divider_1024:inst9|inst1  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; ALU:inst35|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 1.329      ;
+-------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab11step3:inst17|clock_divider_1024:inst1|inst10'                                                                                                                                                                                 ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.181 ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.314      ;
; 0.197 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 1.516      ; 1.912      ;
; 0.270 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.396      ;
; 0.271 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.397      ;
; 0.274 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.400      ;
; 0.293 ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.419      ;
; 0.298 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.424      ;
; 0.301 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.427      ;
; 0.362 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.488      ;
; 0.363 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.489      ;
; 0.364 ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.490      ;
; 0.364 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.490      ;
; 0.367 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.493      ;
; 0.376 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.502      ;
; 0.377 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.503      ;
; 0.411 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.537      ;
; 0.412 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.538      ;
; 0.413 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.539      ;
; 0.418 ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.544      ;
; 0.418 ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.544      ;
; 0.450 ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.576      ;
; 0.450 ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.576      ;
; 0.462 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.588      ;
; 0.464 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.590      ;
; 0.464 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.590      ;
; 0.465 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.591      ;
; 0.465 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.591      ;
; 0.466 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.592      ;
; 0.466 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.592      ;
; 0.522 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.648      ;
; 0.522 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.648      ;
; 0.571 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.697      ;
; 0.571 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.697      ;
; 0.624 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.750      ;
; 0.624 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.750      ;
; 0.624 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.750      ;
; 0.624 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.750      ;
; 0.744 ; lab11step3:inst17|clock_divider_1024:inst2|inst9  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.870      ;
; 0.799 ; lab11step3:inst17|clock_divider_1024:inst2|inst8  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.925      ;
; 0.916 ; lab11step3:inst17|clock_divider_1024:inst2|inst6  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 1.042      ;
; 0.918 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; -0.500       ; 1.516      ; 2.133      ;
; 0.948 ; lab11step3:inst17|clock_divider_1024:inst2|inst7  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 1.074      ;
; 0.960 ; lab11step3:inst17|clock_divider_1024:inst2|inst5  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 1.086      ;
; 1.020 ; lab11step3:inst17|clock_divider_1024:inst2|inst3  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 1.146      ;
; 1.069 ; lab11step3:inst17|clock_divider_1024:inst2|inst4  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 1.195      ;
; 1.122 ; lab11step3:inst17|clock_divider_1024:inst2|inst1  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 1.248      ;
; 1.122 ; lab11step3:inst17|clock_divider_1024:inst2|inst2  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; lab11step3:inst17|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 1.248      ;
+-------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10'                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.181 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.314      ;
; 0.200 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.326      ;
; 0.271 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.397      ;
; 0.276 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.402      ;
; 0.277 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.403      ;
; 0.302 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.428      ;
; 0.303 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.429      ;
; 0.306 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.432      ;
; 0.365 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 1.518      ; 2.082      ;
; 0.367 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.493      ;
; 0.370 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.496      ;
; 0.370 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.496      ;
; 0.372 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.498      ;
; 0.375 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.501      ;
; 0.405 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.531      ;
; 0.415 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.541      ;
; 0.418 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.544      ;
; 0.418 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.544      ;
; 0.458 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.585      ;
; 0.468 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.594      ;
; 0.468 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.594      ;
; 0.471 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.597      ;
; 0.471 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.597      ;
; 0.471 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.597      ;
; 0.474 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.600      ;
; 0.474 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.600      ;
; 0.480 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.606      ;
; 0.493 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.619      ;
; 0.516 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.642      ;
; 0.522 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.648      ;
; 0.552 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.678      ;
; 0.569 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.695      ;
; 0.570 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.696      ;
; 0.572 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.698      ;
; 0.601 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.727      ;
; 0.623 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.749      ;
; 0.626 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.752      ;
; 0.850 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.976      ;
; 0.859 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 0.985      ;
; 0.971 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 1.097      ;
; 1.024 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 1.150      ;
; 1.025 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 1.151      ;
; 1.065 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; -0.500       ; 1.518      ; 2.282      ;
; 1.088 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 1.214      ;
; 1.136 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 1.262      ;
; 1.189 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 1.315      ;
; 1.192 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.042      ; 1.318      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.182 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.314      ;
; 0.261 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 1.520      ; 1.980      ;
; 0.272 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.397      ;
; 0.274 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.399      ;
; 0.280 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.405      ;
; 0.297 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.422      ;
; 0.299 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.424      ;
; 0.308 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.433      ;
; 0.311 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.436      ;
; 0.312 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.437      ;
; 0.369 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.494      ;
; 0.369 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.494      ;
; 0.372 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.497      ;
; 0.373 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.498      ;
; 0.378 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.503      ;
; 0.382 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.507      ;
; 0.413 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.538      ;
; 0.414 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.539      ;
; 0.414 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.539      ;
; 0.417 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.542      ;
; 0.418 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.543      ;
; 0.448 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.573      ;
; 0.451 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.576      ;
; 0.467 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.592      ;
; 0.467 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.592      ;
; 0.470 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.595      ;
; 0.471 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.596      ;
; 0.471 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.596      ;
; 0.471 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.596      ;
; 0.474 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.599      ;
; 0.475 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.600      ;
; 0.491 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.616      ;
; 0.525 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.650      ;
; 0.526 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.651      ;
; 0.554 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.679      ;
; 0.571 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.696      ;
; 0.624 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.749      ;
; 0.628 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.753      ;
; 0.815 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst8  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.940      ;
; 0.830 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst9  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 0.955      ;
; 0.927 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst6  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 1.052      ;
; 0.965 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst7  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 1.090      ;
; 0.997 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; -0.500       ; 1.520      ; 2.216      ;
; 1.039 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst5  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 1.164      ;
; 1.040 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst3  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 1.165      ;
; 1.085 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst4  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 1.210      ;
; 1.138 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst1  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 1.263      ;
; 1.142 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst2  ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 0.000        ; 0.041      ; 1.267      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCKBUTTON'                                                                                    ;
+-------+-------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; 0.199 ; inst30                              ; inst30  ; CLOCKBUTTON  ; CLOCKBUTTON ; 0.000        ; 0.024      ; 0.307      ;
; 1.162 ; ALU:inst35|mod33counter:inst26|inst ; inst30  ; SELECT       ; CLOCKBUTTON ; -0.500       ; -0.262     ; 0.514      ;
+-------+-------------------------------------+---------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ALU:inst35|clock_divider_1024:inst9|inst10'                                                                                                                                                                  ;
+-------+----------------------------------+------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                                                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.201 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst                            ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|mod32main:inst6|inst1                           ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst2                           ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst3                           ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.022      ; 0.307      ;
; 0.208 ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|mod32main:inst6|inst4                           ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.022      ; 0.314      ;
; 0.361 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst|reg4b:inst|register:inst3|inst   ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.594      ; 2.059      ;
; 0.388 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst3|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.784      ; 2.266      ;
; 0.394 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst3|reg4b:inst|register:inst3|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.595      ; 2.093      ;
; 0.394 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst3|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.784      ; 2.272      ;
; 0.399 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst5|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.596      ; 2.099      ;
; 0.405 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst3|reg4b:inst|register:inst|inst   ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.593      ; 2.102      ;
; 0.407 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst5|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.789      ; 2.290      ;
; 0.409 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst6|reg4b:inst|register:inst3|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.595      ; 2.108      ;
; 0.409 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst9|reg4b:inst|register:inst3|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.595      ; 2.108      ;
; 0.409 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst3|reg4b:inst|register:inst|inst   ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.786      ; 2.289      ;
; 0.413 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst7|reg4b:inst|register:inst3|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.595      ; 2.112      ;
; 0.416 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst3|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.789      ; 2.299      ;
; 0.417 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst4|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.786      ; 2.297      ;
; 0.418 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst8|reg4b:inst|register:inst3|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.594      ; 2.116      ;
; 0.418 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst8|reg4b:inst|register:inst|inst   ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.596      ; 2.118      ;
; 0.422 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst8|reg4b:inst|register:inst|inst   ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.789      ; 2.305      ;
; 0.423 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst5|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.586      ; 2.113      ;
; 0.423 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst4|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.784      ; 2.301      ;
; 0.424 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst3|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.784      ; 2.302      ;
; 0.424 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst4|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.789      ; 2.307      ;
; 0.426 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst3|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.783      ; 2.303      ;
; 0.428 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst4|reg4b:inst|register:inst3|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.591      ; 2.123      ;
; 0.428 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst5|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.590      ; 2.122      ;
; 0.430 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst5|reg4b:inst|register:inst3|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.591      ; 2.125      ;
; 0.430 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst5|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.590      ; 2.124      ;
; 0.430 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst4|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.789      ; 2.313      ;
; 0.431 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst3|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.591      ; 2.126      ;
; 0.431 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst5|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.779      ; 2.304      ;
; 0.432 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst4|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.789      ; 2.315      ;
; 0.436 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst5|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.783      ; 2.313      ;
; 0.437 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst3|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.591      ; 2.132      ;
; 0.438 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst5|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.783      ; 2.315      ;
; 0.441 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst3|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.783      ; 2.318      ;
; 0.441 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst4|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.779      ; 2.314      ;
; 0.445 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst|reg4b:inst|register:inst3|inst   ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.787      ; 2.326      ;
; 0.453 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst4|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.593      ; 2.150      ;
; 0.455 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst5|reg4b:inst|register:inst5|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.786      ; 2.335      ;
; 0.456 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst4|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.789      ; 2.339      ;
; 0.457 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst1|reg4b:inst|register:inst3|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.586      ; 2.147      ;
; 0.457 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst2|reg4b:inst|register:inst3|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.586      ; 2.147      ;
; 0.457 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst3|reg4b:inst|register:inst4|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.780      ; 2.331      ;
; 0.457 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst3|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.789      ; 2.340      ;
; 0.459 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst5|reg4b:inst1|register:inst4|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.591      ; 2.154      ;
; 0.459 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst3|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.596      ; 2.159      ;
; 0.459 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst3|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.789      ; 2.342      ;
; 0.460 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst4|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.596      ; 2.160      ;
; 0.463 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst4|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.787      ; 2.344      ;
; 0.464 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst6|reg4b:inst|register:inst|inst   ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.596      ; 2.164      ;
; 0.465 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.779      ; 2.338      ;
; 0.466 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst4|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.596      ; 2.166      ;
; 0.467 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst3|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.591      ; 2.162      ;
; 0.467 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst8|reg4b:inst|register:inst4|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.787      ; 2.348      ;
; 0.467 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.779      ; 2.340      ;
; 0.467 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.783      ; 2.344      ;
; 0.468 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst4|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.596      ; 2.168      ;
; 0.468 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst9|reg4b:inst|register:inst|inst   ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.593      ; 2.165      ;
; 0.468 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst6|reg4b:inst|register:inst|inst   ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.789      ; 2.351      ;
; 0.469 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst7|reg4b:inst1|register:inst3|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.590      ; 2.163      ;
; 0.469 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst2|reg4b:inst|register:inst4|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.779      ; 2.342      ;
; 0.469 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst1|reg4b:inst|register:inst4|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.779      ; 2.342      ;
; 0.469 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst4|reg4b:inst1|register:inst4|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.784      ; 2.347      ;
; 0.470 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst4|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.775      ; 2.339      ;
; 0.472 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst9|reg4b:inst|register:inst5|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.786      ; 2.352      ;
; 0.472 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst9|reg4b:inst|register:inst|inst   ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.786      ; 2.352      ;
; 0.475 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst5|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.581      ; 2.160      ;
; 0.475 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst3|reg4b:inst|register:inst5|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.783      ; 2.352      ;
; 0.477 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst1|reg4b:inst1|register:inst4|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.586      ; 2.167      ;
; 0.479 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst3|reg4b:inst|register:inst3|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.788      ; 2.361      ;
; 0.481 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst6|reg4b:inst|register:inst5|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.786      ; 2.361      ;
; 0.481 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst8|reg4b:inst|register:inst5|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.786      ; 2.361      ;
; 0.482 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst4|reg4b:inst|register:inst4|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.786      ; 2.362      ;
; 0.482 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst5|reg4b:inst|register:inst4|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.786      ; 2.362      ;
; 0.482 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst4|reg4b:inst|register:inst5|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.785      ; 2.361      ;
; 0.483 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.782      ; 2.359      ;
; 0.483 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst2|reg4b:inst1|register:inst5|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.774      ; 2.351      ;
; 0.484 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst3|reg4b:inst1|register:inst3|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.590      ; 2.178      ;
; 0.484 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.782      ; 2.360      ;
; 0.485 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.783      ; 2.362      ;
; 0.485 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst|reg4b:inst1|register:inst|inst   ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.783      ; 2.362      ;
; 0.491 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst7|reg4b:inst|register:inst5|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.783      ; 2.368      ;
; 0.492 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst4|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.596      ; 2.192      ;
; 0.494 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst5|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.591      ; 2.189      ;
; 0.494 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst8|reg4b:inst1|register:inst5|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.591      ; 2.189      ;
; 0.495 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst3|reg4b:inst|register:inst4|inst  ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.587      ; 2.186      ;
; 0.495 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst7|reg4b:inst|register:inst|inst   ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.596      ; 2.195      ;
; 0.496 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst|reg4b:inst|register:inst|inst    ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.596      ; 2.196      ;
; 0.497 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst5|reg4b:inst|register:inst|inst   ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.593      ; 2.194      ;
; 0.498 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst6|reg4b:inst|register:inst3|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.788      ; 2.380      ;
; 0.498 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst9|reg4b:inst|register:inst3|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.788      ; 2.380      ;
; 0.499 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst9|reg4b:inst1|register:inst4|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.594      ; 2.197      ;
; 0.499 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst7|reg4b:inst|register:inst|inst   ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.789      ; 2.382      ;
; 0.500 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst6|reg4b:inst1|register:inst3|inst ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.596      ; 2.200      ;
; 0.500 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst|reg4b:inst|register:inst|inst    ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.789      ; 2.383      ;
; 0.501 ; mod8count4:inst2|inst1           ; regfile:inst12|reg8b:inst4|reg4b:inst|register:inst|inst   ; mod8count4:inst2|lab11step3:inst9|inst     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.593      ; 2.198      ;
; 0.501 ; modulo8counter:inst1|inst        ; regfile:inst12|reg8b:inst6|reg4b:inst|register:inst4|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 1.787      ; 2.382      ;
+-------+----------------------------------+------------------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mod8count4:inst2|lab11step3:inst9|inst'                                                                                                                ;
+-------+------------------------+------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock                           ; Latch Clock                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+
; 0.201 ; mod8count4:inst2|inst1 ; mod8count4:inst2|inst1 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 0.000        ; 0.022      ; 0.307      ;
; 0.337 ; mod8count4:inst2|inst1 ; mod8count4:inst2|inst2 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 0.000        ; 1.217      ; 1.638      ;
; 0.350 ; mod8count4:inst2|inst1 ; mod8count4:inst2|inst  ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 0.000        ; 1.232      ; 1.666      ;
; 0.981 ; mod8count4:inst2|inst  ; mod8count4:inst2|inst  ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 0.000        ; 0.041      ; 1.106      ;
; 1.034 ; mod8count4:inst2|inst  ; mod8count4:inst2|inst2 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 0.000        ; 0.026      ; 1.144      ;
; 1.368 ; mod8count4:inst2|inst2 ; mod8count4:inst2|inst  ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 0.000        ; 0.055      ; 1.507      ;
; 1.403 ; mod8count4:inst2|inst2 ; mod8count4:inst2|inst2 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 0.000        ; 0.040      ; 1.527      ;
; 1.560 ; mod8count4:inst2|inst2 ; mod8count4:inst2|inst1 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 0.000        ; -1.099     ; 0.545      ;
; 1.650 ; mod8count4:inst2|inst  ; mod8count4:inst2|inst1 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; 0.000        ; -1.113     ; 0.621      ;
+-------+------------------------+------------------------+----------------------------------------+----------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'modulo8counter:inst1|lab11step3:inst9|inst'                                                                                                                            ;
+-------+----------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.201 ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; modulo8counter:inst1|inst  ; modulo8counter:inst1|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 0.000        ; 0.022      ; 0.307      ;
; 0.208 ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 0.000        ; 0.022      ; 0.314      ;
; 0.221 ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 0.000        ; 0.023      ; 0.328      ;
; 0.225 ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 0.000        ; 0.023      ; 0.332      ;
; 0.325 ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|inst  ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 0.000        ; 0.023      ; 0.432      ;
; 0.347 ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 0.000        ; 0.023      ; 0.454      ;
; 0.359 ; modulo8counter:inst1|inst  ; modulo8counter:inst1|inst2 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 0.000        ; 0.023      ; 0.466      ;
; 0.363 ; modulo8counter:inst1|inst  ; modulo8counter:inst1|inst1 ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; 0.000        ; 0.023      ; 0.470      ;
+-------+----------------------------+----------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10'                                                                                                                                           ;
+-------+---------------------------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                    ; Launch Clock                               ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.387 ; modulo8counter:inst1|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|inst ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.088      ; 0.559      ;
; 0.518 ; CLOCKBUTTON               ; modulo8counter:inst1|lab11step3:inst9|inst ; CLOCKBUTTON                                ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.492      ; 1.114      ;
; 1.494 ; CLOCKBUTTON               ; modulo8counter:inst1|lab11step3:inst9|inst ; CLOCKBUTTON                                ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; -0.500       ; 0.492      ; 1.590      ;
+-------+---------------------------+--------------------------------------------+--------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lab11step3:inst17|clock_divider_1024:inst2|inst10'                                                                           ;
+-------+-------------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                ; Launch Clock ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+
; 0.475 ; CLOCKBUTTON ; lab11step3:inst17|inst ; CLOCKBUTTON  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.444      ; 1.023      ;
; 1.399 ; CLOCKBUTTON ; lab11step3:inst17|inst ; CLOCKBUTTON  ; lab11step3:inst17|clock_divider_1024:inst2|inst10 ; -0.500       ; 0.444      ; 1.447      ;
+-------+-------------+------------------------+--------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10'                                                                                                                                ;
+-------+------------------------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                                ; Launch Clock                           ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.494 ; CLOCKBUTTON            ; mod8count4:inst2|lab11step3:inst9|inst ; CLOCKBUTTON                            ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 0.000        ; 0.444      ; 1.042      ;
; 0.629 ; mod8count4:inst2|inst1 ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|inst ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 0.000        ; -0.153     ; 0.570      ;
; 1.451 ; CLOCKBUTTON            ; mod8count4:inst2|lab11step3:inst9|inst ; CLOCKBUTTON                            ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; -0.500       ; 0.444      ; 1.499      ;
+-------+------------------------+----------------------------------------+----------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ALU:inst35|clock_divider_1024:inst9|inst10'                                                                                                                                     ;
+--------+----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -5.157 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -2.332     ; 3.302      ;
; -5.157 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -2.332     ; 3.302      ;
; -5.157 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -2.332     ; 3.302      ;
; -5.110 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -2.206     ; 3.381      ;
; -5.110 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -2.206     ; 3.381      ;
; -4.969 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -2.201     ; 3.245      ;
; -4.969 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -2.201     ; 3.245      ;
; -4.969 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -2.201     ; 3.245      ;
; -4.922 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -2.075     ; 3.324      ;
; -4.922 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -2.075     ; 3.324      ;
; -4.843 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -2.201     ; 3.119      ;
; -4.843 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -2.201     ; 3.119      ;
; -4.843 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -2.201     ; 3.119      ;
; -4.796 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -2.075     ; 3.198      ;
; -4.796 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; -2.075     ; 3.198      ;
; -2.959 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; 0.791      ; 4.227      ;
; -2.959 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; 0.791      ; 4.227      ;
; -2.959 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; 0.791      ; 4.227      ;
; -2.912 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; 0.917      ; 4.306      ;
; -2.912 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.500        ; 0.917      ; 4.306      ;
; -2.482 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.167     ; 3.302      ;
; -2.482 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.167     ; 3.302      ;
; -2.482 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.167     ; 3.302      ;
; -2.419 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.025     ; 3.381      ;
; -2.416 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.022     ; 3.381      ;
; -2.282 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.024     ; 3.245      ;
; -2.282 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.024     ; 3.245      ;
; -2.280 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.022     ; 3.245      ;
; -2.247 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; 0.090      ; 3.324      ;
; -2.247 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; 0.090      ; 3.324      ;
; -2.156 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.024     ; 3.119      ;
; -2.156 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.024     ; 3.119      ;
; -2.154 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; -0.022     ; 3.119      ;
; -2.121 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; 0.090      ; 3.198      ;
; -2.121 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; 0.090      ; 3.198      ;
; -1.966 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; 0.791      ; 3.734      ;
; -1.966 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; 0.791      ; 3.734      ;
; -1.966 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; 0.791      ; 3.734      ;
; -1.919 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; 0.917      ; 3.813      ;
; -1.919 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 1.000        ; 0.917      ; 3.813      ;
+--------+----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'SELECT'                                                                                                                                          ;
+--------+----------------------------------+----------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; -2.482 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; 1.000        ; -0.167     ; 3.302      ;
; -2.482 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; 1.000        ; -0.167     ; 3.302      ;
; -2.482 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; 1.000        ; -0.167     ; 3.302      ;
; -2.419 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; 1.000        ; -0.025     ; 3.381      ;
; -2.416 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; 1.000        ; -0.022     ; 3.381      ;
; -2.282 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; 1.000        ; -0.024     ; 3.245      ;
; -2.282 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; 1.000        ; -0.024     ; 3.245      ;
; -2.280 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; 1.000        ; -0.022     ; 3.245      ;
; -2.247 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; 1.000        ; 0.090      ; 3.324      ;
; -2.247 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; 1.000        ; 0.090      ; 3.324      ;
; -2.156 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; 1.000        ; -0.024     ; 3.119      ;
; -2.156 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; 1.000        ; -0.024     ; 3.119      ;
; -2.154 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; 1.000        ; -0.022     ; 3.119      ;
; -2.121 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; 1.000        ; 0.090      ; 3.198      ;
; -2.121 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; 1.000        ; 0.090      ; 3.198      ;
; -0.904 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 1.921      ; 3.302      ;
; -0.904 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 1.921      ; 3.302      ;
; -0.904 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 1.921      ; 3.302      ;
; -0.857 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 2.047      ; 3.381      ;
; -0.857 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 2.047      ; 3.381      ;
; -0.716 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 2.052      ; 3.245      ;
; -0.716 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 2.052      ; 3.245      ;
; -0.716 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 2.052      ; 3.245      ;
; -0.669 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 2.178      ; 3.324      ;
; -0.669 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 2.178      ; 3.324      ;
; -0.590 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 2.052      ; 3.119      ;
; -0.590 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 2.052      ; 3.119      ;
; -0.590 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 2.052      ; 3.119      ;
; -0.543 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 2.178      ; 3.198      ;
; -0.543 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; 0.500        ; 2.178      ; 3.198      ;
; -0.360 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; 0.500        ; 2.887      ; 3.734      ;
; -0.360 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; 0.500        ; 2.887      ; 3.734      ;
; -0.360 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; 0.500        ; 2.887      ; 3.734      ;
; -0.353 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; 1.000        ; 2.887      ; 4.227      ;
; -0.353 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; 1.000        ; 2.887      ; 4.227      ;
; -0.353 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; 1.000        ; 2.887      ; 4.227      ;
; -0.313 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; 0.500        ; 3.013      ; 3.813      ;
; -0.313 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; 0.500        ; 3.013      ; 3.813      ;
; -0.306 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; 1.000        ; 3.013      ; 4.306      ;
; -0.306 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; 1.000        ; 3.013      ; 4.306      ;
+--------+----------------------------------+----------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'SELECT'                                                                                                                                          ;
+-------+----------------------------------+----------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+--------------------------------------------+-------------+--------------+------------+------------+
; 0.639 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; 0.000        ; 3.123      ; 3.846      ;
; 0.639 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; 0.000        ; 3.123      ; 3.846      ;
; 0.644 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.332      ; 2.590      ;
; 0.644 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.332      ; 2.590      ;
; 0.648 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; -0.500       ; 3.123      ; 3.375      ;
; 0.648 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; -0.500       ; 3.123      ; 3.375      ;
; 0.704 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; 0.000        ; 2.992      ; 3.780      ;
; 0.704 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; 0.000        ; 2.992      ; 3.780      ;
; 0.704 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; 0.000        ; 2.992      ; 3.780      ;
; 0.709 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.201      ; 2.524      ;
; 0.709 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.201      ; 2.524      ;
; 0.709 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.201      ; 2.524      ;
; 0.713 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; -0.500       ; 2.992      ; 3.309      ;
; 0.713 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; -0.500       ; 2.992      ; 3.309      ;
; 0.713 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; -0.500       ; 2.992      ; 3.309      ;
; 0.831 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.332      ; 2.777      ;
; 0.831 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.332      ; 2.777      ;
; 0.896 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.201      ; 2.711      ;
; 0.896 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.201      ; 2.711      ;
; 0.896 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.201      ; 2.711      ;
; 0.919 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.206      ; 2.739      ;
; 0.919 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.206      ; 2.739      ;
; 0.984 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.075      ; 2.673      ;
; 0.984 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.075      ; 2.673      ;
; 0.984 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT      ; -0.500       ; 2.075      ; 2.673      ;
; 2.339 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; 0.000        ; 0.167      ; 2.590      ;
; 2.339 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; 0.000        ; 0.167      ; 2.590      ;
; 2.416 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; 0.000        ; 0.024      ; 2.524      ;
; 2.416 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; 0.000        ; 0.024      ; 2.524      ;
; 2.418 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; 0.000        ; 0.022      ; 2.524      ;
; 2.526 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; 0.000        ; 0.167      ; 2.777      ;
; 2.526 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; 0.000        ; 0.167      ; 2.777      ;
; 2.603 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; 0.000        ; 0.024      ; 2.711      ;
; 2.603 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; 0.000        ; 0.024      ; 2.711      ;
; 2.605 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; 0.000        ; 0.022      ; 2.711      ;
; 2.630 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; SELECT      ; 0.000        ; 0.025      ; 2.739      ;
; 2.633 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; SELECT      ; 0.000        ; 0.022      ; 2.739      ;
; 2.679 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; SELECT      ; 0.000        ; -0.090     ; 2.673      ;
; 2.679 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; SELECT      ; 0.000        ; -0.090     ; 2.673      ;
; 2.679 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; SELECT      ; 0.000        ; -0.090     ; 2.673      ;
+-------+----------------------------------+----------------------------------+--------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ALU:inst35|clock_divider_1024:inst9|inst10'                                                                                                                                     ;
+-------+----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 2.295 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.966      ; 3.375      ;
; 2.295 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.966      ; 3.375      ;
; 2.339 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.167      ; 2.590      ;
; 2.339 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.167      ; 2.590      ;
; 2.360 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.835      ; 3.309      ;
; 2.360 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.835      ; 3.309      ;
; 2.360 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.835      ; 3.309      ;
; 2.416 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.024      ; 2.524      ;
; 2.416 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.024      ; 2.524      ;
; 2.418 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.022      ; 2.524      ;
; 2.526 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.167      ; 2.777      ;
; 2.526 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.167      ; 2.777      ;
; 2.603 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.024      ; 2.711      ;
; 2.603 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.024      ; 2.711      ;
; 2.605 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.022      ; 2.711      ;
; 2.630 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst4 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.025      ; 2.739      ;
; 2.633 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; 0.022      ; 2.739      ;
; 2.679 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst1 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; -0.090     ; 2.673      ;
; 2.679 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; -0.090     ; 2.673      ;
; 2.679 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 0.000        ; -0.090     ; 2.673      ;
; 3.266 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; 0.966      ; 3.846      ;
; 3.266 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; 0.966      ; 3.846      ;
; 3.331 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; 0.835      ; 3.780      ;
; 3.331 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; 0.835      ; 3.780      ;
; 3.331 ; SELECT                           ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; 0.835      ; 3.780      ;
; 4.897 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -1.921     ; 2.590      ;
; 4.897 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -1.921     ; 2.590      ;
; 4.962 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -2.052     ; 2.524      ;
; 4.962 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -2.052     ; 2.524      ;
; 4.962 ; ALU:inst35|mod32main:inst6|inst  ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -2.052     ; 2.524      ;
; 5.084 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -1.921     ; 2.777      ;
; 5.084 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -1.921     ; 2.777      ;
; 5.149 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -2.052     ; 2.711      ;
; 5.149 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -2.052     ; 2.711      ;
; 5.149 ; ALU:inst35|mod32main:inst6|inst3 ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -2.052     ; 2.711      ;
; 5.172 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst4 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -2.047     ; 2.739      ;
; 5.172 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst2 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -2.047     ; 2.739      ;
; 5.237 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst1 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -2.178     ; 2.673      ;
; 5.237 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst  ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -2.178     ; 2.673      ;
; 5.237 ; ALU:inst35|mod32main:inst6|inst2 ; ALU:inst35|mod32main:inst6|inst3 ; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; -0.500       ; -2.178     ; 2.673      ;
+-------+----------------------------------+----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                     ;
+------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Clock                                                                  ; Setup     ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                       ; -13.035   ; -2.619  ; -9.578   ; 0.639   ; -3.000              ;
;  ALU:inst35|clock_divider_1024:inst8|inst10                            ; -2.341    ; 0.181   ; N/A      ; N/A     ; -1.285              ;
;  ALU:inst35|clock_divider_1024:inst9|inst10                            ; -13.035   ; 0.201   ; -9.578   ; 2.295   ; -1.285              ;
;  CLKBOARD2                                                             ; -2.270    ; 0.180   ; N/A      ; N/A     ; -3.000              ;
;  CLOCKBOARD                                                            ; -2.547    ; 0.180   ; N/A      ; N/A     ; -3.000              ;
;  CLOCKBUTTON                                                           ; -2.550    ; 0.199   ; N/A      ; N/A     ; -3.000              ;
;  SELECT                                                                ; -10.296   ; -2.619  ; -5.578   ; 0.639   ; -3.000              ;
;  lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; -2.173    ; 0.181   ; N/A      ; N/A     ; -1.285              ;
;  lab11step3:inst17|clock_divider_1024:inst2|inst10                     ; -1.005    ; 0.475   ; N/A      ; N/A     ; -1.285              ;
;  mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; -2.217    ; 0.182   ; N/A      ; N/A     ; -1.285              ;
;  mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10     ; -1.062    ; 0.494   ; N/A      ; N/A     ; -1.285              ;
;  mod8count4:inst2|lab11step3:inst9|inst                                ; -2.699    ; 0.201   ; N/A      ; N/A     ; -1.285              ;
;  modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; -2.322    ; 0.181   ; N/A      ; N/A     ; -1.285              ;
;  modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; -1.108    ; 0.387   ; N/A      ; N/A     ; -1.285              ;
;  modulo8counter:inst1|lab11step3:inst9|inst                            ; -0.218    ; 0.201   ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                                        ; -1212.04  ; -13.054 ; -75.201  ; 0.0     ; -230.263            ;
;  ALU:inst35|clock_divider_1024:inst8|inst10                            ; -6.863    ; 0.000   ; N/A      ; N/A     ; -12.850             ;
;  ALU:inst35|clock_divider_1024:inst9|inst10                            ; -1029.325 ; 0.000   ; -47.636  ; 0.000   ; -109.225            ;
;  CLKBOARD2                                                             ; -6.807    ; 0.000   ; N/A      ; N/A     ; -15.850             ;
;  CLOCKBOARD                                                            ; -11.463   ; 0.000   ; N/A      ; N/A     ; -18.420             ;
;  CLOCKBUTTON                                                           ; -2.550    ; 0.000   ; N/A      ; N/A     ; -4.285              ;
;  SELECT                                                                ; -123.671  ; -13.054 ; -27.565  ; 0.000   ; -22.081             ;
;  lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; -6.505    ; 0.000   ; N/A      ; N/A     ; -12.850             ;
;  lab11step3:inst17|clock_divider_1024:inst2|inst10                     ; -1.005    ; 0.000   ; N/A      ; N/A     ; -1.285              ;
;  mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; -6.478    ; 0.000   ; N/A      ; N/A     ; -12.850             ;
;  mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10     ; -1.062    ; 0.000   ; N/A      ; N/A     ; -1.285              ;
;  mod8count4:inst2|lab11step3:inst9|inst                                ; -7.612    ; 0.000   ; N/A      ; N/A     ; -3.855              ;
;  modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; -7.038    ; 0.000   ; N/A      ; N/A     ; -12.850             ;
;  modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; -1.108    ; 0.000   ; N/A      ; N/A     ; -1.285              ;
;  modulo8counter:inst1|lab11step3:inst9|inst                            ; -0.553    ; 0.000   ; N/A      ; N/A     ; -3.855              ;
+------------------------------------------------------------------------+-----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; A1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G1            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; A0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; B0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; C0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; E0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; F0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLOCK32[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLOCK32[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLOCK32[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLOCK32[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLOCK32[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CLOCK32[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SELECT                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA[4]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCKBUTTON             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA[5]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA[6]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA[7]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA[0]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA[1]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA[2]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA[3]                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW8                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLKBOARD2               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCKBOARD              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; A1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; B1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; C1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; D1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; E1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; F1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; G1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; A0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; B0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; C0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; D0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; E0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; F0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; G0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; CLOCK32[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; CLOCK32[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; CLOCK32[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; CLOCK32[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; CLOCK32[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; CLOCK32[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; A1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; B1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; C1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; D1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; E1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; F1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; G1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; A0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; B0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; C0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; D0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; E0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; F0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; G0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; CLOCK32[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; CLOCK32[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; CLOCK32[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; CLOCK32[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; CLOCK32[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; CLOCK32[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; A1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; B1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; C1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; D1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; E1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; F1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; G1            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; A0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; B0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; C0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; D0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; E0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; F0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; G0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; CLOCK32[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CLOCK32[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CLOCK32[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CLOCK32[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CLOCK32[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; CLOCK32[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                           ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; ALU:inst35|clock_divider_1024:inst8|inst10                            ; ALU:inst35|clock_divider_1024:inst8|inst10                            ; 54       ; 0        ; 0        ; 0        ;
; ALU:inst35|clock_divider_1024:inst9|inst10                            ; ALU:inst35|clock_divider_1024:inst8|inst10                            ; 1        ; 1        ; 0        ; 0        ;
; ALU:inst35|clock_divider_1024:inst9|inst10                            ; ALU:inst35|clock_divider_1024:inst9|inst10                            ; 190545   ; 0        ; 0        ; 0        ;
; mod8count4:inst2|lab11step3:inst9|inst                                ; ALU:inst35|clock_divider_1024:inst9|inst10                            ; 180      ; 0        ; 0        ; 0        ;
; modulo8counter:inst1|lab11step3:inst9|inst                            ; ALU:inst35|clock_divider_1024:inst9|inst10                            ; 180      ; 0        ; 0        ; 0        ;
; SELECT                                                                ; ALU:inst35|clock_divider_1024:inst9|inst10                            ; 42500    ; 208155   ; 0        ; 0        ;
; ALU:inst35|clock_divider_1024:inst8|inst10                            ; CLKBOARD2                                                             ; 1        ; 1        ; 0        ; 0        ;
; CLKBOARD2                                                             ; CLKBOARD2                                                             ; 54       ; 0        ; 0        ; 0        ;
; CLOCKBOARD                                                            ; CLOCKBOARD                                                            ; 72       ; 0        ; 0        ; 0        ;
; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; 1        ; 1        ; 0        ; 0        ;
; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; 1        ; 1        ; 0        ; 0        ;
; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; 1        ; 1        ; 0        ; 0        ;
; CLOCKBUTTON                                                           ; CLOCKBUTTON                                                           ; 0        ; 0        ; 0        ; 1        ;
; SELECT                                                                ; CLOCKBUTTON                                                           ; 0        ; 0        ; 1        ; 0        ;
; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; 54       ; 0        ; 0        ; 0        ;
; lab11step3:inst17|clock_divider_1024:inst2|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; 1        ; 1        ; 0        ; 0        ;
; CLOCKBUTTON                                                           ; lab11step3:inst17|clock_divider_1024:inst2|inst10                     ; 1        ; 1        ; 0        ; 0        ;
; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; 54       ; 0        ; 0        ; 0        ;
; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; 1        ; 1        ; 0        ; 0        ;
; CLOCKBUTTON                                                           ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10     ; 1        ; 1        ; 0        ; 0        ;
; mod8count4:inst2|lab11step3:inst9|inst                                ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10     ; 1        ; 0        ; 0        ; 0        ;
; mod8count4:inst2|lab11step3:inst9|inst                                ; mod8count4:inst2|lab11step3:inst9|inst                                ; 9        ; 0        ; 0        ; 0        ;
; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 54       ; 0        ; 0        ; 0        ;
; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1        ; 1        ; 0        ; 0        ;
; CLOCKBUTTON                                                           ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 1        ; 1        ; 0        ; 0        ;
; modulo8counter:inst1|lab11step3:inst9|inst                            ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 1        ; 0        ; 0        ; 0        ;
; modulo8counter:inst1|lab11step3:inst9|inst                            ; modulo8counter:inst1|lab11step3:inst9|inst                            ; 9        ; 0        ; 0        ; 0        ;
; ALU:inst35|clock_divider_1024:inst9|inst10                            ; SELECT                                                                ; 980      ; 0        ; 995      ; 0        ;
; mod8count4:inst2|lab11step3:inst9|inst                                ; SELECT                                                                ; 160      ; 0        ; 160      ; 0        ;
; modulo8counter:inst1|lab11step3:inst9|inst                            ; SELECT                                                                ; 164      ; 0        ; 164      ; 0        ;
; SELECT                                                                ; SELECT                                                                ; 109      ; 1068     ; 88       ; 1083     ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                            ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; ALU:inst35|clock_divider_1024:inst8|inst10                            ; ALU:inst35|clock_divider_1024:inst8|inst10                            ; 54       ; 0        ; 0        ; 0        ;
; ALU:inst35|clock_divider_1024:inst9|inst10                            ; ALU:inst35|clock_divider_1024:inst8|inst10                            ; 1        ; 1        ; 0        ; 0        ;
; ALU:inst35|clock_divider_1024:inst9|inst10                            ; ALU:inst35|clock_divider_1024:inst9|inst10                            ; 190545   ; 0        ; 0        ; 0        ;
; mod8count4:inst2|lab11step3:inst9|inst                                ; ALU:inst35|clock_divider_1024:inst9|inst10                            ; 180      ; 0        ; 0        ; 0        ;
; modulo8counter:inst1|lab11step3:inst9|inst                            ; ALU:inst35|clock_divider_1024:inst9|inst10                            ; 180      ; 0        ; 0        ; 0        ;
; SELECT                                                                ; ALU:inst35|clock_divider_1024:inst9|inst10                            ; 42500    ; 208155   ; 0        ; 0        ;
; ALU:inst35|clock_divider_1024:inst8|inst10                            ; CLKBOARD2                                                             ; 1        ; 1        ; 0        ; 0        ;
; CLKBOARD2                                                             ; CLKBOARD2                                                             ; 54       ; 0        ; 0        ; 0        ;
; CLOCKBOARD                                                            ; CLOCKBOARD                                                            ; 72       ; 0        ; 0        ; 0        ;
; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; CLOCKBOARD                                                            ; 1        ; 1        ; 0        ; 0        ;
; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; CLOCKBOARD                                                            ; 1        ; 1        ; 0        ; 0        ;
; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; CLOCKBOARD                                                            ; 1        ; 1        ; 0        ; 0        ;
; CLOCKBUTTON                                                           ; CLOCKBUTTON                                                           ; 0        ; 0        ; 0        ; 1        ;
; SELECT                                                                ; CLOCKBUTTON                                                           ; 0        ; 0        ; 1        ; 0        ;
; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; 54       ; 0        ; 0        ; 0        ;
; lab11step3:inst17|clock_divider_1024:inst2|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; 1        ; 1        ; 0        ; 0        ;
; CLOCKBUTTON                                                           ; lab11step3:inst17|clock_divider_1024:inst2|inst10                     ; 1        ; 1        ; 0        ; 0        ;
; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; 54       ; 0        ; 0        ; 0        ;
; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; 1        ; 1        ; 0        ; 0        ;
; CLOCKBUTTON                                                           ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10     ; 1        ; 1        ; 0        ; 0        ;
; mod8count4:inst2|lab11step3:inst9|inst                                ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10     ; 1        ; 0        ; 0        ; 0        ;
; mod8count4:inst2|lab11step3:inst9|inst                                ; mod8count4:inst2|lab11step3:inst9|inst                                ; 9        ; 0        ; 0        ; 0        ;
; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 54       ; 0        ; 0        ; 0        ;
; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; 1        ; 1        ; 0        ; 0        ;
; CLOCKBUTTON                                                           ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 1        ; 1        ; 0        ; 0        ;
; modulo8counter:inst1|lab11step3:inst9|inst                            ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; 1        ; 0        ; 0        ; 0        ;
; modulo8counter:inst1|lab11step3:inst9|inst                            ; modulo8counter:inst1|lab11step3:inst9|inst                            ; 9        ; 0        ; 0        ; 0        ;
; ALU:inst35|clock_divider_1024:inst9|inst10                            ; SELECT                                                                ; 980      ; 0        ; 995      ; 0        ;
; mod8count4:inst2|lab11step3:inst9|inst                                ; SELECT                                                                ; 160      ; 0        ; 160      ; 0        ;
; modulo8counter:inst1|lab11step3:inst9|inst                            ; SELECT                                                                ; 164      ; 0        ; 164      ; 0        ;
; SELECT                                                                ; SELECT                                                                ; 109      ; 1068     ; 88       ; 1083     ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                  ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 25       ; 0        ; 0        ; 0        ;
; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 5        ; 30       ; 0        ; 0        ;
; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT                                     ; 0        ; 0        ; 25       ; 0        ;
; SELECT                                     ; SELECT                                     ; 0        ; 0        ; 5        ; 30       ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                   ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; ALU:inst35|clock_divider_1024:inst9|inst10 ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 25       ; 0        ; 0        ; 0        ;
; SELECT                                     ; ALU:inst35|clock_divider_1024:inst9|inst10 ; 5        ; 30       ; 0        ; 0        ;
; ALU:inst35|clock_divider_1024:inst9|inst10 ; SELECT                                     ; 0        ; 0        ; 25       ; 0        ;
; SELECT                                     ; SELECT                                     ; 0        ; 0        ; 5        ; 30       ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 106   ; 106  ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 678   ; 678  ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                               ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------+-------------+
; Target                                                                ; Clock                                                                 ; Type ; Status      ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------+-------------+
; ALU:inst35|clock_divider_1024:inst8|inst10                            ; ALU:inst35|clock_divider_1024:inst8|inst10                            ; Base ; Constrained ;
; ALU:inst35|clock_divider_1024:inst9|inst10                            ; ALU:inst35|clock_divider_1024:inst9|inst10                            ; Base ; Constrained ;
; CLKBOARD2                                                             ; CLKBOARD2                                                             ; Base ; Constrained ;
; CLOCKBOARD                                                            ; CLOCKBOARD                                                            ; Base ; Constrained ;
; CLOCKBUTTON                                                           ; CLOCKBUTTON                                                           ; Base ; Constrained ;
; SELECT                                                                ; SELECT                                                                ; Base ; Constrained ;
; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; lab11step3:inst17|clock_divider_1024:inst1|inst10                     ; Base ; Constrained ;
; lab11step3:inst17|clock_divider_1024:inst2|inst10                     ; lab11step3:inst17|clock_divider_1024:inst2|inst10                     ; Base ; Constrained ;
; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10     ; Base ; Constrained ;
; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10     ; mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10     ; Base ; Constrained ;
; mod8count4:inst2|lab11step3:inst9|inst                                ; mod8count4:inst2|lab11step3:inst9|inst                                ; Base ; Constrained ;
; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 ; Base ; Constrained ;
; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 ; Base ; Constrained ;
; modulo8counter:inst1|lab11step3:inst9|inst                            ; modulo8counter:inst1|lab11step3:inst9|inst                            ; Base ; Constrained ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; DATA[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SELECT     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW8        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; A0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLOCK32[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLOCK32[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLOCK32[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLOCK32[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLOCK32[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLOCK32[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; DATA[0]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[1]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[2]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[3]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[4]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SELECT     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW8        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; A0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; A1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; B1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; C1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLOCK32[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLOCK32[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLOCK32[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLOCK32[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLOCK32[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLOCK32[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; D1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; E1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; F1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G0          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; G1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Fri Dec 07 16:59:41 2018
Info: Command: quartus_sta FinalAssembly -c FinalAssembly
Info: qsta_default_script.tcl version: #2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FinalAssembly.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SELECT SELECT
    Info (332105): create_clock -period 1.000 -name ALU:inst35|clock_divider_1024:inst8|inst10 ALU:inst35|clock_divider_1024:inst8|inst10
    Info (332105): create_clock -period 1.000 -name CLKBOARD2 CLKBOARD2
    Info (332105): create_clock -period 1.000 -name mod8count4:inst2|lab11step3:inst9|inst mod8count4:inst2|lab11step3:inst9|inst
    Info (332105): create_clock -period 1.000 -name mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10
    Info (332105): create_clock -period 1.000 -name mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10
    Info (332105): create_clock -period 1.000 -name CLOCKBOARD CLOCKBOARD
    Info (332105): create_clock -period 1.000 -name modulo8counter:inst1|lab11step3:inst9|inst modulo8counter:inst1|lab11step3:inst9|inst
    Info (332105): create_clock -period 1.000 -name modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10
    Info (332105): create_clock -period 1.000 -name modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10
    Info (332105): create_clock -period 1.000 -name ALU:inst35|clock_divider_1024:inst9|inst10 ALU:inst35|clock_divider_1024:inst9|inst10
    Info (332105): create_clock -period 1.000 -name lab11step3:inst17|clock_divider_1024:inst2|inst10 lab11step3:inst17|clock_divider_1024:inst2|inst10
    Info (332105): create_clock -period 1.000 -name lab11step3:inst17|clock_divider_1024:inst1|inst10 lab11step3:inst17|clock_divider_1024:inst1|inst10
    Info (332105): create_clock -period 1.000 -name CLOCKBUTTON CLOCKBUTTON
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst35|inst21|$00000|auto_generated|result_node[0]~0  from: datac  to: combout
    Info (332098): Cell: inst6|F[1]~16  from: datac  to: combout
    Info (332098): Cell: inst6|F[1]~17  from: datab  to: combout
    Info (332098): Cell: inst6|F[1]~17  from: datad  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -13.035
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -13.035           -1029.325 ALU:inst35|clock_divider_1024:inst9|inst10 
    Info (332119):   -10.296            -123.671 SELECT 
    Info (332119):    -2.699              -7.612 mod8count4:inst2|lab11step3:inst9|inst 
    Info (332119):    -2.550              -2.550 CLOCKBUTTON 
    Info (332119):    -2.547             -11.463 CLOCKBOARD 
    Info (332119):    -2.341              -6.863 ALU:inst35|clock_divider_1024:inst8|inst10 
    Info (332119):    -2.322              -7.038 modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 
    Info (332119):    -2.270              -6.807 CLKBOARD2 
    Info (332119):    -2.217              -6.478 mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 
    Info (332119):    -2.173              -6.505 lab11step3:inst17|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.108              -1.108 modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 
    Info (332119):    -1.062              -1.062 mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 
    Info (332119):    -1.005              -1.005 lab11step3:inst17|clock_divider_1024:inst2|inst10 
    Info (332119):    -0.218              -0.553 modulo8counter:inst1|lab11step3:inst9|inst 
Info (332146): Worst-case hold slack is -2.619
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.619             -13.054 SELECT 
    Info (332119):     0.401               0.000 CLOCKBOARD 
    Info (332119):     0.402               0.000 CLKBOARD2 
    Info (332119):     0.402               0.000 lab11step3:inst17|clock_divider_1024:inst1|inst10 
    Info (332119):     0.402               0.000 mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 
    Info (332119):     0.403               0.000 modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 
    Info (332119):     0.404               0.000 ALU:inst35|clock_divider_1024:inst8|inst10 
    Info (332119):     0.440               0.000 ALU:inst35|clock_divider_1024:inst9|inst10 
    Info (332119):     0.440               0.000 CLOCKBUTTON 
    Info (332119):     0.440               0.000 mod8count4:inst2|lab11step3:inst9|inst 
    Info (332119):     0.440               0.000 modulo8counter:inst1|lab11step3:inst9|inst 
    Info (332119):     0.848               0.000 modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 
    Info (332119):     1.131               0.000 mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 
    Info (332119):     1.142               0.000 lab11step3:inst17|clock_divider_1024:inst2|inst10 
Info (332146): Worst-case recovery slack is -9.578
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.578             -47.636 ALU:inst35|clock_divider_1024:inst9|inst10 
    Info (332119):    -5.578             -27.565 SELECT 
Info (332146): Worst-case removal slack is 1.243
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.243               0.000 SELECT 
    Info (332119):     4.644               0.000 ALU:inst35|clock_divider_1024:inst9|inst10 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -19.518 SELECT 
    Info (332119):    -3.000             -18.420 CLOCKBOARD 
    Info (332119):    -3.000             -15.850 CLKBOARD2 
    Info (332119):    -3.000              -4.285 CLOCKBUTTON 
    Info (332119):    -1.285            -109.225 ALU:inst35|clock_divider_1024:inst9|inst10 
    Info (332119):    -1.285             -12.850 ALU:inst35|clock_divider_1024:inst8|inst10 
    Info (332119):    -1.285             -12.850 lab11step3:inst17|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.285             -12.850 mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.285             -12.850 modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.285              -3.855 mod8count4:inst2|lab11step3:inst9|inst 
    Info (332119):    -1.285              -3.855 modulo8counter:inst1|lab11step3:inst9|inst 
    Info (332119):    -1.285              -1.285 lab11step3:inst17|clock_divider_1024:inst2|inst10 
    Info (332119):    -1.285              -1.285 mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 
    Info (332119):    -1.285              -1.285 modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst35|inst21|$00000|auto_generated|result_node[0]~0  from: datac  to: combout
    Info (332098): Cell: inst6|F[1]~16  from: datac  to: combout
    Info (332098): Cell: inst6|F[1]~17  from: datab  to: combout
    Info (332098): Cell: inst6|F[1]~17  from: datad  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -11.899
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -11.899            -941.542 ALU:inst35|clock_divider_1024:inst9|inst10 
    Info (332119):    -9.584            -113.375 SELECT 
    Info (332119):    -2.397              -2.397 CLOCKBUTTON 
    Info (332119):    -2.311              -6.704 mod8count4:inst2|lab11step3:inst9|inst 
    Info (332119):    -2.246              -9.325 CLOCKBOARD 
    Info (332119):    -2.050              -5.313 ALU:inst35|clock_divider_1024:inst8|inst10 
    Info (332119):    -2.033              -5.545 modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.992              -5.334 CLKBOARD2 
    Info (332119):    -1.946              -5.044 mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.906              -5.039 lab11step3:inst17|clock_divider_1024:inst1|inst10 
    Info (332119):    -0.944              -0.944 modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 
    Info (332119):    -0.910              -0.910 mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 
    Info (332119):    -0.864              -0.864 lab11step3:inst17|clock_divider_1024:inst2|inst10 
    Info (332119):    -0.095              -0.189 modulo8counter:inst1|lab11step3:inst9|inst 
Info (332146): Worst-case hold slack is -2.330
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.330             -11.606 SELECT 
    Info (332119):     0.353               0.000 CLKBOARD2 
    Info (332119):     0.353               0.000 CLOCKBOARD 
    Info (332119):     0.354               0.000 ALU:inst35|clock_divider_1024:inst8|inst10 
    Info (332119):     0.354               0.000 lab11step3:inst17|clock_divider_1024:inst1|inst10 
    Info (332119):     0.354               0.000 mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 
    Info (332119):     0.354               0.000 modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 
    Info (332119):     0.387               0.000 ALU:inst35|clock_divider_1024:inst9|inst10 
    Info (332119):     0.387               0.000 CLOCKBUTTON 
    Info (332119):     0.387               0.000 mod8count4:inst2|lab11step3:inst9|inst 
    Info (332119):     0.387               0.000 modulo8counter:inst1|lab11step3:inst9|inst 
    Info (332119):     0.767               0.000 modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 
    Info (332119):     1.098               0.000 mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 
    Info (332119):     1.106               0.000 lab11step3:inst17|clock_divider_1024:inst2|inst10 
Info (332146): Worst-case recovery slack is -8.573
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.573             -42.593 ALU:inst35|clock_divider_1024:inst9|inst10 
    Info (332119):    -4.913             -24.225 SELECT 
Info (332146): Worst-case removal slack is 1.191
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.191               0.000 SELECT 
    Info (332119):     4.347               0.000 ALU:inst35|clock_divider_1024:inst9|inst10 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -18.420 CLOCKBOARD 
    Info (332119):    -3.000             -17.468 SELECT 
    Info (332119):    -3.000             -15.850 CLKBOARD2 
    Info (332119):    -3.000              -4.285 CLOCKBUTTON 
    Info (332119):    -1.285            -109.225 ALU:inst35|clock_divider_1024:inst9|inst10 
    Info (332119):    -1.285             -12.850 ALU:inst35|clock_divider_1024:inst8|inst10 
    Info (332119):    -1.285             -12.850 lab11step3:inst17|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.285             -12.850 mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.285             -12.850 modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.285              -3.855 mod8count4:inst2|lab11step3:inst9|inst 
    Info (332119):    -1.285              -3.855 modulo8counter:inst1|lab11step3:inst9|inst 
    Info (332119):    -1.285              -1.285 lab11step3:inst17|clock_divider_1024:inst2|inst10 
    Info (332119):    -1.285              -1.285 mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 
    Info (332119):    -1.285              -1.285 modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst35|inst21|$00000|auto_generated|result_node[0]~0  from: datac  to: combout
    Info (332098): Cell: inst6|F[1]~16  from: datac  to: combout
    Info (332098): Cell: inst6|F[1]~17  from: datab  to: combout
    Info (332098): Cell: inst6|F[1]~17  from: datad  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.665
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.665            -524.763 ALU:inst35|clock_divider_1024:inst9|inst10 
    Info (332119):    -5.484             -61.211 SELECT 
    Info (332119):    -0.976              -2.447 mod8count4:inst2|lab11step3:inst9|inst 
    Info (332119):    -0.752              -1.443 CLOCKBOARD 
    Info (332119):    -0.687              -0.687 modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 
    Info (332119):    -0.660              -0.660 ALU:inst35|clock_divider_1024:inst8|inst10 
    Info (332119):    -0.645              -0.645 CLKBOARD2 
    Info (332119):    -0.645              -0.645 modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 
    Info (332119):    -0.638              -0.638 mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 
    Info (332119):    -0.589              -0.589 mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 
    Info (332119):    -0.586              -0.586 lab11step3:inst17|clock_divider_1024:inst2|inst10 
    Info (332119):    -0.566              -0.566 lab11step3:inst17|clock_divider_1024:inst1|inst10 
    Info (332119):    -0.536              -0.536 CLOCKBUTTON 
    Info (332119):     0.412               0.000 modulo8counter:inst1|lab11step3:inst9|inst 
Info (332146): Worst-case hold slack is -1.513
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.513              -7.543 SELECT 
    Info (332119):     0.180               0.000 CLKBOARD2 
    Info (332119):     0.180               0.000 CLOCKBOARD 
    Info (332119):     0.181               0.000 ALU:inst35|clock_divider_1024:inst8|inst10 
    Info (332119):     0.181               0.000 lab11step3:inst17|clock_divider_1024:inst1|inst10 
    Info (332119):     0.181               0.000 modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 
    Info (332119):     0.182               0.000 mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 
    Info (332119):     0.199               0.000 CLOCKBUTTON 
    Info (332119):     0.201               0.000 ALU:inst35|clock_divider_1024:inst9|inst10 
    Info (332119):     0.201               0.000 mod8count4:inst2|lab11step3:inst9|inst 
    Info (332119):     0.201               0.000 modulo8counter:inst1|lab11step3:inst9|inst 
    Info (332119):     0.387               0.000 modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 
    Info (332119):     0.475               0.000 lab11step3:inst17|clock_divider_1024:inst2|inst10 
    Info (332119):     0.494               0.000 mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 
Info (332146): Worst-case recovery slack is -5.157
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.157             -25.691 ALU:inst35|clock_divider_1024:inst9|inst10 
    Info (332119):    -2.482             -12.281 SELECT 
Info (332146): Worst-case removal slack is 0.639
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.639               0.000 SELECT 
    Info (332119):     2.295               0.000 ALU:inst35|clock_divider_1024:inst9|inst10 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -22.081 SELECT 
    Info (332119):    -3.000             -15.724 CLOCKBOARD 
    Info (332119):    -3.000             -13.560 CLKBOARD2 
    Info (332119):    -3.000              -4.193 CLOCKBUTTON 
    Info (332119):    -1.000             -85.000 ALU:inst35|clock_divider_1024:inst9|inst10 
    Info (332119):    -1.000             -10.000 ALU:inst35|clock_divider_1024:inst8|inst10 
    Info (332119):    -1.000             -10.000 lab11step3:inst17|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.000             -10.000 mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.000             -10.000 modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst1|inst10 
    Info (332119):    -1.000              -3.000 mod8count4:inst2|lab11step3:inst9|inst 
    Info (332119):    -1.000              -3.000 modulo8counter:inst1|lab11step3:inst9|inst 
    Info (332119):    -1.000              -1.000 lab11step3:inst17|clock_divider_1024:inst2|inst10 
    Info (332119):    -1.000              -1.000 mod8count4:inst2|lab11step3:inst9|clock_divider_1024:inst2|inst10 
    Info (332119):    -1.000              -1.000 modulo8counter:inst1|lab11step3:inst9|clock_divider_1024:inst2|inst10 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 741 megabytes
    Info: Processing ended: Fri Dec 07 16:59:55 2018
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:04


