
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /home/grads/m/matthewdelorenzo/research/adder100_sol.v
Parsing SystemVerilog input from `/home/grads/m/matthewdelorenzo/research/adder100_sol.v' to AST representation.
Storing AST representation for module `$abstract\top_module'.
Successfully finished Verilog frontend.

2. Executing Liberty frontend.
Imported 135 cell types from liberty file.

3. Executing SYNTH pass.

3.1. Executing HIERARCHY pass (managing design hierarchy).

3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\top_module'.
Generating RTLIL representation for module `\top_module'.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\sum' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:13.
Warning: wire '\cout_tmp' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:14.
Warning: wire '\cout' is assigned in a block at /home/grads/m/matthewdelorenzo/research/adder100_sol.v:16.

3.2.1. Analyzing design hierarchy..
Top module:  \top_module

3.2.2. Analyzing design hierarchy..
Top module:  \top_module
Removing unused module `$abstract\top_module'.
Removed 1 unused modules.

3.3. Executing PROC pass (convert processes to netlists).

3.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3.3. Executing PROC_INIT pass (extract init attributes).

3.3.4. Executing PROC_ARST pass (detect async resets in processes).

3.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top_module.$proc$/home/grads/m/matthewdelorenzo/research/adder100_sol.v:11$107'.
     1/200: $0\cout[0:0]
     2/200: $0\i[31:0]
     3/200: $0\cout_tmp[99:1] [98]
     4/200: $0\sum[99:1] [98]
     5/200: $0\cout_tmp[99:1] [97]
     6/200: $0\sum[99:1] [97]
     7/200: $0\cout_tmp[99:1] [96]
     8/200: $0\sum[99:1] [96]
     9/200: $0\cout_tmp[99:1] [95]
    10/200: $0\sum[99:1] [95]
    11/200: $0\cout_tmp[99:1] [94]
    12/200: $0\sum[99:1] [94]
    13/200: $0\cout_tmp[99:1] [93]
    14/200: $0\sum[99:1] [93]
    15/200: $0\cout_tmp[99:1] [92]
    16/200: $0\sum[99:1] [92]
    17/200: $0\cout_tmp[99:1] [91]
    18/200: $0\sum[99:1] [91]
    19/200: $0\cout_tmp[99:1] [90]
    20/200: $0\sum[99:1] [90]
    21/200: $0\cout_tmp[99:1] [89]
    22/200: $0\sum[99:1] [89]
    23/200: $0\cout_tmp[99:1] [88]
    24/200: $0\sum[99:1] [88]
    25/200: $0\cout_tmp[99:1] [87]
    26/200: $0\sum[99:1] [87]
    27/200: $0\cout_tmp[99:1] [86]
    28/200: $0\sum[99:1] [86]
    29/200: $0\cout_tmp[99:1] [85]
    30/200: $0\sum[99:1] [85]
    31/200: $0\cout_tmp[99:1] [84]
    32/200: $0\sum[99:1] [84]
    33/200: $0\cout_tmp[99:1] [83]
    34/200: $0\sum[99:1] [83]
    35/200: $0\cout_tmp[99:1] [82]
    36/200: $0\sum[99:1] [82]
    37/200: $0\cout_tmp[99:1] [81]
    38/200: $0\sum[99:1] [81]
    39/200: $0\cout_tmp[99:1] [80]
    40/200: $0\sum[99:1] [80]
    41/200: $0\cout_tmp[99:1] [79]
    42/200: $0\sum[99:1] [79]
    43/200: $0\cout_tmp[99:1] [78]
    44/200: $0\sum[99:1] [78]
    45/200: $0\cout_tmp[99:1] [77]
    46/200: $0\sum[99:1] [77]
    47/200: $0\cout_tmp[99:1] [76]
    48/200: $0\sum[99:1] [76]
    49/200: $0\cout_tmp[99:1] [75]
    50/200: $0\sum[99:1] [75]
    51/200: $0\cout_tmp[99:1] [74]
    52/200: $0\sum[99:1] [74]
    53/200: $0\cout_tmp[99:1] [73]
    54/200: $0\sum[99:1] [73]
    55/200: $0\cout_tmp[99:1] [72]
    56/200: $0\sum[99:1] [72]
    57/200: $0\cout_tmp[99:1] [71]
    58/200: $0\sum[99:1] [71]
    59/200: $0\cout_tmp[99:1] [70]
    60/200: $0\sum[99:1] [70]
    61/200: $0\cout_tmp[99:1] [69]
    62/200: $0\sum[99:1] [69]
    63/200: $0\cout_tmp[99:1] [68]
    64/200: $0\sum[99:1] [68]
    65/200: $0\cout_tmp[99:1] [67]
    66/200: $0\sum[99:1] [67]
    67/200: $0\cout_tmp[99:1] [66]
    68/200: $0\sum[99:1] [66]
    69/200: $0\cout_tmp[99:1] [65]
    70/200: $0\sum[99:1] [65]
    71/200: $0\cout_tmp[99:1] [64]
    72/200: $0\sum[99:1] [64]
    73/200: $0\cout_tmp[99:1] [63]
    74/200: $0\sum[99:1] [63]
    75/200: $0\cout_tmp[99:1] [62]
    76/200: $0\sum[99:1] [62]
    77/200: $0\cout_tmp[99:1] [61]
    78/200: $0\sum[99:1] [61]
    79/200: $0\cout_tmp[99:1] [60]
    80/200: $0\sum[99:1] [60]
    81/200: $0\cout_tmp[99:1] [59]
    82/200: $0\sum[99:1] [59]
    83/200: $0\cout_tmp[99:1] [58]
    84/200: $0\sum[99:1] [58]
    85/200: $0\cout_tmp[99:1] [57]
    86/200: $0\sum[99:1] [57]
    87/200: $0\cout_tmp[99:1] [56]
    88/200: $0\sum[99:1] [56]
    89/200: $0\cout_tmp[99:1] [55]
    90/200: $0\sum[99:1] [55]
    91/200: $0\cout_tmp[99:1] [54]
    92/200: $0\sum[99:1] [54]
    93/200: $0\cout_tmp[99:1] [53]
    94/200: $0\sum[99:1] [53]
    95/200: $0\cout_tmp[99:1] [52]
    96/200: $0\sum[99:1] [52]
    97/200: $0\cout_tmp[99:1] [51]
    98/200: $0\sum[99:1] [51]
    99/200: $0\cout_tmp[99:1] [50]
   100/200: $0\sum[99:1] [50]
   101/200: $0\cout_tmp[99:1] [49]
   102/200: $0\sum[99:1] [49]
   103/200: $0\cout_tmp[99:1] [48]
   104/200: $0\sum[99:1] [48]
   105/200: $0\cout_tmp[99:1] [47]
   106/200: $0\sum[99:1] [47]
   107/200: $0\cout_tmp[99:1] [46]
   108/200: $0\sum[99:1] [46]
   109/200: $0\cout_tmp[99:1] [45]
   110/200: $0\sum[99:1] [45]
   111/200: $0\cout_tmp[99:1] [44]
   112/200: $0\sum[99:1] [44]
   113/200: $0\cout_tmp[99:1] [43]
   114/200: $0\sum[99:1] [43]
   115/200: $0\cout_tmp[99:1] [42]
   116/200: $0\sum[99:1] [42]
   117/200: $0\cout_tmp[99:1] [41]
   118/200: $0\sum[99:1] [41]
   119/200: $0\cout_tmp[99:1] [40]
   120/200: $0\sum[99:1] [40]
   121/200: $0\cout_tmp[99:1] [39]
   122/200: $0\sum[99:1] [39]
   123/200: $0\cout_tmp[99:1] [38]
   124/200: $0\sum[99:1] [38]
   125/200: $0\cout_tmp[99:1] [37]
   126/200: $0\sum[99:1] [37]
   127/200: $0\cout_tmp[99:1] [36]
   128/200: $0\sum[99:1] [36]
   129/200: $0\cout_tmp[99:1] [35]
   130/200: $0\sum[99:1] [35]
   131/200: $0\cout_tmp[99:1] [34]
   132/200: $0\sum[99:1] [34]
   133/200: $0\cout_tmp[99:1] [33]
   134/200: $0\sum[99:1] [33]
   135/200: $0\cout_tmp[99:1] [32]
   136/200: $0\sum[99:1] [32]
   137/200: $0\cout_tmp[99:1] [31]
   138/200: $0\sum[99:1] [31]
   139/200: $0\cout_tmp[99:1] [30]
   140/200: $0\sum[99:1] [30]
   141/200: $0\cout_tmp[99:1] [29]
   142/200: $0\sum[99:1] [29]
   143/200: $0\cout_tmp[99:1] [28]
   144/200: $0\sum[99:1] [28]
   145/200: $0\cout_tmp[99:1] [27]
   146/200: $0\sum[99:1] [27]
   147/200: $0\cout_tmp[99:1] [26]
   148/200: $0\sum[99:1] [26]
   149/200: $0\cout_tmp[99:1] [25]
   150/200: $0\sum[99:1] [25]
   151/200: $0\cout_tmp[99:1] [24]
   152/200: $0\sum[99:1] [24]
   153/200: $0\cout_tmp[99:1] [23]
   154/200: $0\sum[99:1] [23]
   155/200: $0\cout_tmp[99:1] [22]
   156/200: $0\sum[99:1] [22]
   157/200: $0\cout_tmp[99:1] [21]
   158/200: $0\sum[99:1] [21]
   159/200: $0\cout_tmp[99:1] [20]
   160/200: $0\sum[99:1] [20]
   161/200: $0\cout_tmp[99:1] [19]
   162/200: $0\sum[99:1] [19]
   163/200: $0\cout_tmp[99:1] [18]
   164/200: $0\sum[99:1] [18]
   165/200: $0\cout_tmp[99:1] [17]
   166/200: $0\sum[99:1] [17]
   167/200: $0\cout_tmp[99:1] [16]
   168/200: $0\sum[99:1] [16]
   169/200: $0\cout_tmp[99:1] [15]
   170/200: $0\sum[99:1] [15]
   171/200: $0\cout_tmp[99:1] [14]
   172/200: $0\sum[99:1] [14]
   173/200: $0\cout_tmp[99:1] [13]
   174/200: $0\sum[99:1] [13]
   175/200: $0\cout_tmp[99:1] [12]
   176/200: $0\sum[99:1] [12]
   177/200: $0\cout_tmp[99:1] [11]
   178/200: $0\sum[99:1] [11]
   179/200: $0\cout_tmp[99:1] [10]
   180/200: $0\sum[99:1] [10]
   181/200: $0\cout_tmp[99:1] [9]
   182/200: $0\sum[99:1] [9]
   183/200: $0\cout_tmp[99:1] [8]
   184/200: $0\sum[99:1] [8]
   185/200: $0\cout_tmp[99:1] [7]
   186/200: $0\sum[99:1] [7]
   187/200: $0\cout_tmp[99:1] [6]
   188/200: $0\sum[99:1] [6]
   189/200: $0\cout_tmp[99:1] [5]
   190/200: $0\sum[99:1] [5]
   191/200: $0\cout_tmp[99:1] [4]
   192/200: $0\sum[99:1] [4]
   193/200: $0\cout_tmp[99:1] [3]
   194/200: $0\sum[99:1] [3]
   195/200: $0\cout_tmp[99:1] [2]
   196/200: $0\sum[99:1] [2]
   197/200: $0\cout_tmp[99:1] [1]
   198/200: $0\sum[99:1] [1]
   199/200: $0\cout_tmp[99:1] [0]
   200/200: $0\sum[99:1] [0]

3.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top_module.\cout_tmp [99:1]' from process `\top_module.$proc$/home/grads/m/matthewdelorenzo/research/adder100_sol.v:11$107'.
No latch inferred for signal `\top_module.\i' from process `\top_module.$proc$/home/grads/m/matthewdelorenzo/research/adder100_sol.v:11$107'.
No latch inferred for signal `\top_module.\cout' from process `\top_module.$proc$/home/grads/m/matthewdelorenzo/research/adder100_sol.v:11$107'.
No latch inferred for signal `\top_module.\sum [99:1]' from process `\top_module.$proc$/home/grads/m/matthewdelorenzo/research/adder100_sol.v:11$107'.

3.3.7. Executing PROC_DFF pass (convert process syncs to FFs).

3.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top_module.$proc$/home/grads/m/matthewdelorenzo/research/adder100_sol.v:11$107'.
Cleaned up 0 empty switches.

3.4. Executing FLATTEN pass (flatten design).
No more expansions possible.

3.5. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.

3.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..
Removed 0 unused cells and 204 unused wires.
<suppressed ~1 debug messages>

3.7. Executing CHECK pass (checking for obvious problems).
checking module top_module..
found and reported 0 problems.

3.8. Executing OPT pass (performing simple optimizations).

3.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.

3.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
Removed a total of 0 cells.

3.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_module..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_module.
Performed a total of 0 changes.

3.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
Removed a total of 0 cells.

3.8.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..

3.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.

3.8.9. Finished OPT passes. (There is nothing left to do.)

3.9. Executing WREDUCE pass (reducing word size of cells).

3.10. Executing PEEPOPT pass (run peephole optimizers).

3.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..

3.12. Executing TECHMAP pass (map to technology primitives).

3.12.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

3.12.2. Continuing TECHMAP pass.
No more expansions possible.

3.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top_module:
  created 0 $alu and 0 $macc cells.

3.14. Executing SHARE pass (SAT-based resource sharing).

3.15. Executing OPT pass (performing simple optimizations).

3.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.

3.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
Removed a total of 0 cells.

3.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_module..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_module.
Performed a total of 0 changes.

3.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
Removed a total of 0 cells.

3.15.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..

3.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.

3.15.9. Finished OPT passes. (There is nothing left to do.)

3.16. Executing FSM pass (extract and optimize FSM).

3.16.1. Executing FSM_DETECT pass (finding FSMs in design).

3.16.2. Executing FSM_EXTRACT pass (extracting FSM from design).

3.16.3. Executing FSM_OPT pass (simple optimizations of FSMs).

3.16.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..

3.16.5. Executing FSM_OPT pass (simple optimizations of FSMs).

3.16.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

3.16.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

3.16.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

3.17. Executing OPT pass (performing simple optimizations).

3.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.

3.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
Removed a total of 0 cells.

3.17.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..

3.17.5. Finished fast OPT passes.

3.18. Executing MEMORY pass.

3.18.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

3.18.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..

3.18.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

3.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..

3.18.5. Executing MEMORY_COLLECT pass (generating $mem cells).

3.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..

3.20. Executing OPT pass (performing simple optimizations).

3.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.

3.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
Removed a total of 0 cells.

3.20.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..

3.20.5. Finished fast OPT passes.

3.21. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

3.22. Executing OPT pass (performing simple optimizations).

3.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.

3.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
Removed a total of 0 cells.

3.22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_module..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

3.22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_module.
Performed a total of 0 changes.

3.22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
Removed a total of 0 cells.

3.22.6. Executing OPT_RMDFF pass (remove dff with constant values).

3.22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..

3.22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.

3.22.9. Finished OPT passes. (There is nothing left to do.)

3.23. Executing TECHMAP pass (map to technology primitives).

3.23.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.23.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
No more expansions possible.
<suppressed ~700 debug messages>

3.24. Executing OPT pass (performing simple optimizations).

3.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.

3.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
Removed a total of 0 cells.

3.24.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..

3.24.5. Finished fast OPT passes.

3.25. Executing ABC pass (technology mapping using ABC).

3.25.1. Extracting gate netlist of module `\top_module' to `<abc-temp-dir>/input.blif'..
Extracted 700 gates and 901 wires to a netlist network with 201 inputs and 101 outputs.

3.25.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 17 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + retime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

3.25.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:       98
ABC RESULTS:              AOI3 cells:       98
ABC RESULTS:              NAND cells:        1
ABC RESULTS:               NOR cells:       97
ABC RESULTS:               NOT cells:      196
ABC RESULTS:              OAI3 cells:        2
ABC RESULTS:                OR cells:        1
ABC RESULTS:             ORNOT cells:        1
ABC RESULTS:              XNOR cells:       98
ABC RESULTS:               XOR cells:      102
ABC RESULTS:        internal signals:      599
ABC RESULTS:           input signals:      201
ABC RESULTS:          output signals:      101
Removing temp directory.

3.26. Executing OPT pass (performing simple optimizations).

3.26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.

3.26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
Removed a total of 0 cells.

3.26.3. Executing OPT_RMDFF pass (remove dff with constant values).

3.26.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..
Removed 0 unused cells and 802 unused wires.
<suppressed ~1 debug messages>

3.26.5. Finished fast OPT passes.

3.27. Executing HIERARCHY pass (managing design hierarchy).

3.27.1. Analyzing design hierarchy..
Top module:  \top_module

3.27.2. Analyzing design hierarchy..
Top module:  \top_module
Removed 0 unused modules.

3.28. Printing statistics.

=== top_module ===

   Number of wires:                602
   Number of wire bits:           1029
   Number of public wires:           7
   Number of public wire bits:     434
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                696
     $_ANDNOT_                      98
     $_AND_                          2
     $_AOI3_                        98
     $_NAND_                         1
     $_NOR_                         97
     $_NOT_                        196
     $_OAI3_                         2
     $_ORNOT_                        1
     $_OR_                           1
     $_XNOR_                        98
     $_XOR_                        102

3.29. Executing CHECK pass (checking for obvious problems).
checking module top_module..
found and reported 0 problems.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_module..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_module.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
Removed a total of 0 cells.

4.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..
Removed 0 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.

4.9. Finished OPT passes. (There is nothing left to do.)

5. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFF_X1 (noninv, pins=4, area=4.52) is a direct match for cell type $_DFF_P_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFR_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN0_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFS_X1 (noninv, pins=5, area=5.32) is a direct match for cell type $_DFF_PN1_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  cell DFFRS_X1 (noninv, pins=6, area=6.38) is a direct match for cell type $_DFFSR_PNN_.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
  create mapping for $_DFF_PP0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_PP1_ from mapping for $_DFF_PN1_.
  create mapping for $_DFFSR_PPN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PNP_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_PPP_ from mapping for $_DFFSR_PNP_.
  create mapping for $_DFF_N_ from mapping for $_DFF_P_.
  create mapping for $_DFF_NN0_ from mapping for $_DFF_PN0_.
  create mapping for $_DFF_NP0_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NN1_ from mapping for $_DFF_NN0_.
  create mapping for $_DFF_NP1_ from mapping for $_DFF_NN1_.
  create mapping for $_DFFSR_NNN_ from mapping for $_DFFSR_PNN_.
  create mapping for $_DFFSR_NPN_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NNP_ from mapping for $_DFFSR_NNN_.
  create mapping for $_DFFSR_NPP_ from mapping for $_DFFSR_NNP_.
  final dff cell mappings:
    DFF_X1 _DFF_N_ (.CK(~C), .D( D), .Q( Q), .QN(~Q));
    DFF_X1 _DFF_P_ (.CK( C), .D( D), .Q( Q), .QN(~Q));
    DFFR_X1 _DFF_NN0_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    DFFR_X1 _DFF_NN1_ (.CK(~C), .D(~D), .Q(~Q), .QN( Q), .RN( R));
    DFFR_X1 _DFF_NP0_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R));
    DFFR_X1 _DFF_NP1_ (.CK(~C), .D(~D), .Q(~Q), .QN( Q), .RN(~R));
    DFFR_X1 _DFF_PN0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R));
    DFFS_X1 _DFF_PN1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN( R));
    DFFR_X1 _DFF_PP0_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R));
    DFFS_X1 _DFF_PP1_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .SN(~R));
    DFFRS_X1 _DFFSR_NNN_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    DFFRS_X1 _DFFSR_NNP_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN( S));
    DFFRS_X1 _DFFSR_NPN_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN(~S));
    DFFRS_X1 _DFFSR_NPP_ (.CK(~C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN(~S));
    DFFRS_X1 _DFFSR_PNN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN( S));
    DFFRS_X1 _DFFSR_PNP_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN( S));
    DFFRS_X1 _DFFSR_PPN_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN( R), .SN(~S));
    DFFRS_X1 _DFFSR_PPP_ (.CK( C), .D( D), .Q( Q), .QN(~Q), .RN(~R), .SN(~S));
Mapping DFF cells in module `\top_module':

6. Executing OPT pass (performing simple optimizations).

6.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.

6.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
Removed a total of 0 cells.

6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top_module..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top_module.
Performed a total of 0 changes.

6.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top_module'.
Removed a total of 0 cells.

6.6. Executing OPT_RMDFF pass (remove dff with constant values).

6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..

6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top_module.

6.9. Finished OPT passes. (There is nothing left to do.)
Using ABC speed script.
[FLOW] Set ABC_CLOCK_PERIOD_IN_PS to: 460

7. Executing ABC pass (technology mapping using ABC).

7.1. Extracting gate netlist of module `\top_module' to `<abc-temp-dir>/input.blif'..
Extracted 696 gates and 897 wires to a netlist network with 201 inputs and 101 outputs.

7.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lib -w /home/grads/m/matthewdelorenzo/research/scripts/NangateOpenCellLibrary_typical.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped cell "ANTENNA_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATETST_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X1" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X2" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X4" without logic function.
ABC: Scl_LibertyReadGenlib() skipped cell "CLKGATE_X8" without logic function.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DFF_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLH_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "DLL_X2".
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "TAPCELL_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X2" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X4" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X8" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X16" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "FILLCELL_X32" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC0_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped cell "LOGIC1_X1" due to dont_use attribute.
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFRS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFR_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFFS_X2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "SDFF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X8".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TBUF_X16".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "TINV_X1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "TLAT_X1".
ABC: Library "NangateOpenCellLibrary" from "/home/grads/m/matthewdelorenzo/research/scripts/NangateOpenCellLibrary_typical.lib" has 90 cells (35 skipped: 21 seq; 6 tri-state; 8 no func; 10 dont_use).  Time =     0.06 sec
ABC: Memory =    8.88 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "FA_X1").
ABC: + read_constr -v /home/grads/m/matthewdelorenzo/research/synth_out/abc.constr 
ABC: Setting driving cell to be "BUF_X1".
ABC: Setting output load to be 3.898000.
ABC: + source /home/grads/m/matthewdelorenzo/research/scripts/abc_speed.script 
ABC: WireLoad = "5K_hvratio_1_1"  Gates =   1046 ( 23.7 %)   Cap =  4.3 ff (  4.8 %)   Area =     1202.32 ( 84.1 %)   Delay =   816.66 ps  (  6.1 %)               
ABC: + write_blif <abc-temp-dir>/output.blif 

7.1.2. Re-integrating ABC results.
ABC RESULTS:           AND2_X1 cells:       14
ABC RESULTS:           AND2_X2 cells:        1
ABC RESULTS:           AND3_X1 cells:        5
ABC RESULTS:           AND4_X1 cells:        2
ABC RESULTS:         AOI211_X1 cells:       16
ABC RESULTS:         AOI211_X2 cells:        6
ABC RESULTS:          AOI21_X1 cells:      103
ABC RESULTS:          AOI21_X2 cells:        8
ABC RESULTS:         AOI221_X1 cells:        6
ABC RESULTS:         AOI221_X2 cells:        3
ABC RESULTS:         AOI222_X1 cells:        1
ABC RESULTS:         AOI222_X2 cells:        2
ABC RESULTS:          AOI22_X1 cells:       25
ABC RESULTS:          AOI22_X2 cells:        1
ABC RESULTS:            BUF_X1 cells:      143
ABC RESULTS:            BUF_X2 cells:       15
ABC RESULTS:            BUF_X4 cells:        1
ABC RESULTS:         CLKBUF_X1 cells:        1
ABC RESULTS:         CLKBUF_X2 cells:        6
ABC RESULTS:            INV_X1 cells:       82
ABC RESULTS:           MUX2_X1 cells:        1
ABC RESULTS:          NAND2_X1 cells:       70
ABC RESULTS:          NAND3_X1 cells:       17
ABC RESULTS:          NAND3_X2 cells:        1
ABC RESULTS:          NAND4_X1 cells:        2
ABC RESULTS:           NOR2_X1 cells:      128
ABC RESULTS:           NOR2_X2 cells:        2
ABC RESULTS:           NOR3_X1 cells:       18
ABC RESULTS:           NOR3_X2 cells:        4
ABC RESULTS:           NOR3_X4 cells:        1
ABC RESULTS:           NOR4_X1 cells:        2
ABC RESULTS:           NOR4_X2 cells:        1
ABC RESULTS:         OAI211_X1 cells:       28
ABC RESULTS:         OAI211_X2 cells:        1
ABC RESULTS:          OAI21_X1 cells:       62
ABC RESULTS:          OAI21_X2 cells:        5
ABC RESULTS:         OAI221_X1 cells:       11
ABC RESULTS:         OAI221_X2 cells:        2
ABC RESULTS:         OAI222_X1 cells:        2
ABC RESULTS:         OAI222_X2 cells:        1
ABC RESULTS:          OAI22_X1 cells:       22
ABC RESULTS:          OAI22_X4 cells:        1
ABC RESULTS:          OAI33_X1 cells:        2
ABC RESULTS:            OR2_X1 cells:       16
ABC RESULTS:            OR3_X1 cells:        3
ABC RESULTS:            OR3_X4 cells:        1
ABC RESULTS:            OR4_X1 cells:        1
ABC RESULTS:            OR4_X2 cells:        1
ABC RESULTS:          XNOR2_X1 cells:      164
ABC RESULTS:          XNOR2_X2 cells:        2
ABC RESULTS:           XOR2_X1 cells:       33
ABC RESULTS:        internal signals:      595
ABC RESULTS:           input signals:      201
ABC RESULTS:          output signals:      101
Removing temp directory.

8. Executing SETUNDEF pass (replace undef values with defined constants).

9. Executing SPLITNETS pass (splitting up multi-bit signals).

10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top_module..
Removed 0 unused cells and 897 unused wires.
<suppressed ~1 debug messages>

11. Executing CHECK pass (checking for obvious problems).
checking module top_module..
found and reported 0 problems.

12. Printing statistics.

=== top_module ===

   Number of wires:                950
   Number of wire bits:           1247
   Number of public wires:           5
   Number of public wire bits:     302
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1046
     AND2_X1                        14
     AND2_X2                         1
     AND3_X1                         5
     AND4_X1                         2
     AOI211_X1                      16
     AOI211_X2                       6
     AOI21_X1                      103
     AOI21_X2                        8
     AOI221_X1                       6
     AOI221_X2                       3
     AOI222_X1                       1
     AOI222_X2                       2
     AOI22_X1                       25
     AOI22_X2                        1
     BUF_X1                        143
     BUF_X2                         15
     BUF_X4                          1
     CLKBUF_X1                       1
     CLKBUF_X2                       6
     INV_X1                         82
     MUX2_X1                         1
     NAND2_X1                       70
     NAND3_X1                       17
     NAND3_X2                        1
     NAND4_X1                        2
     NOR2_X1                       128
     NOR2_X2                         2
     NOR3_X1                        18
     NOR3_X2                         4
     NOR3_X4                         1
     NOR4_X1                         2
     NOR4_X2                         1
     OAI211_X1                      28
     OAI211_X2                       1
     OAI21_X1                       62
     OAI21_X2                        5
     OAI221_X1                      11
     OAI221_X2                       2
     OAI222_X1                       2
     OAI222_X2                       1
     OAI22_X1                       22
     OAI22_X4                        1
     OAI33_X1                        2
     OR2_X1                         16
     OR3_X1                          3
     OR3_X4                          1
     OR4_X1                          1
     OR4_X2                          1
     XNOR2_X1                      164
     XNOR2_X2                        2
     XOR2_X1                        33

   Chip area for module '\top_module': 1183.966000

13. Executing Verilog backend.
Dumping module `\top_module'.

Warnings: 11 unique messages, 271 total
End of script. Logfile hash: f07d5761e2
CPU: user 1.18s system 0.02s, MEM: 49.03 MB total, 31.15 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 14% 16x opt_clean (0 sec), 9% 9x opt (0 sec), ...
