

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_48_5'
================================================================
* Date:           Sat Jan 31 16:06:19 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.385 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_48_5  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.82>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 5 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:48]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln50_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln50"   --->   Operation 7 'read' 'zext_ln50_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.48ns)   --->   "%store_ln48 = store i7 0, i7 %j" [top.cpp:48]   --->   Operation 8 'store' 'store_ln48' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body33"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j_2 = load i7 %j" [top.cpp:48]   --->   Operation 11 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.89ns)   --->   "%icmp_ln48 = icmp_eq  i7 %j_2, i7 64" [top.cpp:48]   --->   Operation 12 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.89ns)   --->   "%add_ln48 = add i7 %j_2, i7 1" [top.cpp:48]   --->   Operation 13 'add' 'add_ln48' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %for.body33.split, void %for.end42.exitStub" [top.cpp:48]   --->   Operation 14 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i7 %j_2" [top.cpp:50]   --->   Operation 15 'zext' 'zext_ln50_1' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.98ns)   --->   "%add_ln50 = add i14 %zext_ln50_read, i14 %zext_ln50_1" [top.cpp:50]   --->   Operation 16 'add' 'add_ln50' <Predicate = (!icmp_ln48)> <Delay = 0.98> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i14 %add_ln50" [top.cpp:50]   --->   Operation 17 'zext' 'zext_ln50_2' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i24 %A_1, i64 0, i64 %zext_ln50_2" [top.cpp:50]   --->   Operation 18 'getelementptr' 'A_1_addr' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i7 %j_2" [top.cpp:48]   --->   Operation 19 'trunc' 'trunc_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %j_2, i32 3, i32 5" [top.cpp:48]   --->   Operation 20 'partselect' 'lshr_ln' <Predicate = (!icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.35ns)   --->   "%a = load i14 %A_1_addr" [top.cpp:50]   --->   Operation 21 'load' 'a' <Predicate = (!icmp_ln48)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_1 : Operation 22 [1/1] (0.74ns)   --->   "%switch_ln51 = switch i3 %trunc_ln48, void %arrayidx39.case.7, i3 0, void %arrayidx39.case.0, i3 1, void %arrayidx39.case.1, i3 2, void %arrayidx39.case.2, i3 3, void %arrayidx39.case.3, i3 4, void %arrayidx39.case.4, i3 5, void %arrayidx39.case.5, i3 6, void %arrayidx39.case.6" [top.cpp:51]   --->   Operation 22 'switch' 'switch_ln51' <Predicate = (!icmp_ln48)> <Delay = 0.74>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%store_ln48 = store i7 %add_ln48, i7 %j" [top.cpp:48]   --->   Operation 23 'store' 'store_ln48' <Predicate = (!icmp_ln48)> <Delay = 0.48>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_load6 = load i24 %empty"   --->   Operation 67 'load' 'p_load6' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load6"   --->   Operation 68 'write' 'write_ln0' <Predicate = (icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln48)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.38>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_11" [top.cpp:49]   --->   Operation 24 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln48 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [top.cpp:48]   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [top.cpp:48]   --->   Operation 26 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i3 %lshr_ln" [top.cpp:48]   --->   Operation 27 'zext' 'zext_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] ( I:1.35ns O:1.35ns )   --->   "%a = load i14 %A_1_addr" [top.cpp:50]   --->   Operation 28 'load' 'a' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 16384> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%row_buf_addr = getelementptr i24 %row_buf, i64 0, i64 %zext_ln48" [top.cpp:51]   --->   Operation 29 'getelementptr' 'row_buf_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%row_buf_1_addr = getelementptr i24 %row_buf_1, i64 0, i64 %zext_ln48" [top.cpp:51]   --->   Operation 30 'getelementptr' 'row_buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%row_buf_2_addr = getelementptr i24 %row_buf_2, i64 0, i64 %zext_ln48" [top.cpp:51]   --->   Operation 31 'getelementptr' 'row_buf_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%row_buf_3_addr = getelementptr i24 %row_buf_3, i64 0, i64 %zext_ln48" [top.cpp:51]   --->   Operation 32 'getelementptr' 'row_buf_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%row_buf_4_addr = getelementptr i24 %row_buf_4, i64 0, i64 %zext_ln48" [top.cpp:51]   --->   Operation 33 'getelementptr' 'row_buf_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%row_buf_5_addr = getelementptr i24 %row_buf_5, i64 0, i64 %zext_ln48" [top.cpp:51]   --->   Operation 34 'getelementptr' 'row_buf_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%row_buf_6_addr = getelementptr i24 %row_buf_6, i64 0, i64 %zext_ln48" [top.cpp:51]   --->   Operation 35 'getelementptr' 'row_buf_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%row_buf_7_addr = getelementptr i24 %row_buf_7, i64 0, i64 %zext_ln48" [top.cpp:51]   --->   Operation 36 'getelementptr' 'row_buf_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln51 = store i24 %a, i3 %row_buf_6_addr" [top.cpp:51]   --->   Operation 37 'store' 'store_ln51' <Predicate = (trunc_ln48 == 6)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx39.exit" [top.cpp:51]   --->   Operation 38 'br' 'br_ln51' <Predicate = (trunc_ln48 == 6)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln51 = store i24 %a, i3 %row_buf_5_addr" [top.cpp:51]   --->   Operation 39 'store' 'store_ln51' <Predicate = (trunc_ln48 == 5)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx39.exit" [top.cpp:51]   --->   Operation 40 'br' 'br_ln51' <Predicate = (trunc_ln48 == 5)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln51 = store i24 %a, i3 %row_buf_4_addr" [top.cpp:51]   --->   Operation 41 'store' 'store_ln51' <Predicate = (trunc_ln48 == 4)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx39.exit" [top.cpp:51]   --->   Operation 42 'br' 'br_ln51' <Predicate = (trunc_ln48 == 4)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln51 = store i24 %a, i3 %row_buf_3_addr" [top.cpp:51]   --->   Operation 43 'store' 'store_ln51' <Predicate = (trunc_ln48 == 3)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx39.exit" [top.cpp:51]   --->   Operation 44 'br' 'br_ln51' <Predicate = (trunc_ln48 == 3)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln51 = store i24 %a, i3 %row_buf_2_addr" [top.cpp:51]   --->   Operation 45 'store' 'store_ln51' <Predicate = (trunc_ln48 == 2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx39.exit" [top.cpp:51]   --->   Operation 46 'br' 'br_ln51' <Predicate = (trunc_ln48 == 2)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln51 = store i24 %a, i3 %row_buf_1_addr" [top.cpp:51]   --->   Operation 47 'store' 'store_ln51' <Predicate = (trunc_ln48 == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx39.exit" [top.cpp:51]   --->   Operation 48 'br' 'br_ln51' <Predicate = (trunc_ln48 == 1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln51 = store i24 %a, i3 %row_buf_addr" [top.cpp:51]   --->   Operation 49 'store' 'store_ln51' <Predicate = (trunc_ln48 == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx39.exit" [top.cpp:51]   --->   Operation 50 'br' 'br_ln51' <Predicate = (trunc_ln48 == 0)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] ( I:0.79ns O:0.79ns )   --->   "%store_ln51 = store i24 %a, i3 %row_buf_7_addr" [top.cpp:51]   --->   Operation 51 'store' 'store_ln51' <Predicate = (trunc_ln48 == 7)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx39.exit" [top.cpp:51]   --->   Operation 52 'br' 'br_ln51' <Predicate = (trunc_ln48 == 7)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty" [top.cpp:52]   --->   Operation 53 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i24 %p_load" [top.cpp:52]   --->   Operation 54 'sext' 'sext_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln52_1 = sext i24 %a" [top.cpp:52]   --->   Operation 55 'sext' 'sext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.10ns)   --->   "%add_ln52 = add i24 %a, i24 %p_load" [top.cpp:52]   --->   Operation 56 'add' 'add_ln52' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (1.10ns)   --->   "%add_ln52_1 = add i25 %sext_ln52_1, i25 %sext_ln52" [top.cpp:52]   --->   Operation 57 'add' 'add_ln52_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln52_1, i32 24" [top.cpp:52]   --->   Operation 58 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln52, i32 23" [top.cpp:52]   --->   Operation 59 'bitselect' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_1)   --->   "%xor_ln52 = xor i1 %tmp, i1 1" [top.cpp:52]   --->   Operation 60 'xor' 'xor_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_1)   --->   "%and_ln52 = and i1 %tmp_112, i1 %xor_ln52" [top.cpp:52]   --->   Operation 61 'and' 'and_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_1)   --->   "%xor_ln52_1 = xor i1 %tmp, i1 %tmp_112" [top.cpp:52]   --->   Operation 62 'xor' 'xor_ln52_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_1)   --->   "%select_ln52 = select i1 %and_ln52, i24 8388607, i24 8388608" [top.cpp:52]   --->   Operation 63 'select' 'select_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln52_1 = select i1 %xor_ln52_1, i24 %select_ln52, i24 %add_ln52" [top.cpp:52]   --->   Operation 64 'select' 'select_ln52_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.48ns)   --->   "%store_ln52 = store i24 %select_ln52_1, i24 %empty" [top.cpp:52]   --->   Operation 65 'store' 'store_ln52' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.body33" [top.cpp:48]   --->   Operation 66 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln50]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ row_buf_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ row_buf_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ row_buf_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ row_buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ row_buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ row_buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ row_buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ row_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty                  (alloca           ) [ 011]
j                      (alloca           ) [ 010]
zext_ln50_read         (read             ) [ 000]
store_ln48             (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
j_2                    (load             ) [ 000]
icmp_ln48              (icmp             ) [ 010]
add_ln48               (add              ) [ 000]
br_ln48                (br               ) [ 000]
zext_ln50_1            (zext             ) [ 000]
add_ln50               (add              ) [ 000]
zext_ln50_2            (zext             ) [ 000]
A_1_addr               (getelementptr    ) [ 011]
trunc_ln48             (trunc            ) [ 011]
lshr_ln                (partselect       ) [ 011]
switch_ln51            (switch           ) [ 000]
store_ln48             (store            ) [ 000]
specpipeline_ln49      (specpipeline     ) [ 000]
speclooptripcount_ln48 (speclooptripcount) [ 000]
specloopname_ln48      (specloopname     ) [ 000]
zext_ln48              (zext             ) [ 000]
a                      (load             ) [ 000]
row_buf_addr           (getelementptr    ) [ 000]
row_buf_1_addr         (getelementptr    ) [ 000]
row_buf_2_addr         (getelementptr    ) [ 000]
row_buf_3_addr         (getelementptr    ) [ 000]
row_buf_4_addr         (getelementptr    ) [ 000]
row_buf_5_addr         (getelementptr    ) [ 000]
row_buf_6_addr         (getelementptr    ) [ 000]
row_buf_7_addr         (getelementptr    ) [ 000]
store_ln51             (store            ) [ 000]
br_ln51                (br               ) [ 000]
store_ln51             (store            ) [ 000]
br_ln51                (br               ) [ 000]
store_ln51             (store            ) [ 000]
br_ln51                (br               ) [ 000]
store_ln51             (store            ) [ 000]
br_ln51                (br               ) [ 000]
store_ln51             (store            ) [ 000]
br_ln51                (br               ) [ 000]
store_ln51             (store            ) [ 000]
br_ln51                (br               ) [ 000]
store_ln51             (store            ) [ 000]
br_ln51                (br               ) [ 000]
store_ln51             (store            ) [ 000]
br_ln51                (br               ) [ 000]
p_load                 (load             ) [ 000]
sext_ln52              (sext             ) [ 000]
sext_ln52_1            (sext             ) [ 000]
add_ln52               (add              ) [ 000]
add_ln52_1             (add              ) [ 000]
tmp                    (bitselect        ) [ 000]
tmp_112                (bitselect        ) [ 000]
xor_ln52               (xor              ) [ 000]
and_ln52               (and              ) [ 000]
xor_ln52_1             (xor              ) [ 000]
select_ln52            (select           ) [ 000]
select_ln52_1          (select           ) [ 000]
store_ln52             (store            ) [ 000]
br_ln48                (br               ) [ 000]
p_load6                (load             ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln50">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="row_buf_7">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buf_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="row_buf_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buf_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="row_buf_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buf_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="row_buf_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buf_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="row_buf_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buf_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="row_buf_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buf_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="row_buf_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buf_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="row_buf">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buf"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i25.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="empty_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="j_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="zext_ln50_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="14" slack="0"/>
<pin id="96" dir="0" index="1" bw="14" slack="0"/>
<pin id="97" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln50_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln0_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="24" slack="0"/>
<pin id="103" dir="0" index="2" bw="24" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="A_1_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="24" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="14" slack="0"/>
<pin id="111" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_1_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="14" slack="0"/>
<pin id="116" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="row_buf_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="24" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="3" slack="0"/>
<pin id="124" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buf_addr/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="row_buf_1_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="24" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="3" slack="0"/>
<pin id="131" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buf_1_addr/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="row_buf_2_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="24" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="3" slack="0"/>
<pin id="138" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buf_2_addr/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="row_buf_3_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="24" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="3" slack="0"/>
<pin id="145" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buf_3_addr/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="row_buf_4_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="24" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="3" slack="0"/>
<pin id="152" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buf_4_addr/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="row_buf_5_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="24" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="3" slack="0"/>
<pin id="159" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buf_5_addr/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="row_buf_6_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="24" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="3" slack="0"/>
<pin id="166" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buf_6_addr/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="row_buf_7_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="24" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="3" slack="0"/>
<pin id="173" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buf_7_addr/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="store_ln51_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="3" slack="0"/>
<pin id="178" dir="0" index="1" bw="24" slack="0"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln51_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="0" index="1" bw="24" slack="0"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln51_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="0" index="1" bw="24" slack="0"/>
<pin id="193" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln51_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="0" index="1" bw="24" slack="0"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln51_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="24" slack="0"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln51_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="0" index="1" bw="24" slack="0"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln51_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="0" index="1" bw="24" slack="0"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln51_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="0"/>
<pin id="227" dir="0" index="1" bw="24" slack="0"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln51/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln48_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="7" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln0_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="24" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="j_2_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="icmp_ln48_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="7" slack="0"/>
<pin id="247" dir="0" index="1" bw="7" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="add_ln48_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="7" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln50_1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="0"/>
<pin id="259" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_1/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln50_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="14" slack="0"/>
<pin id="263" dir="0" index="1" bw="7" slack="0"/>
<pin id="264" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln50/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln50_2_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="14" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln50_2/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln48_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="0"/>
<pin id="274" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln48/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="lshr_ln_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="0" index="1" bw="7" slack="0"/>
<pin id="279" dir="0" index="2" bw="3" slack="0"/>
<pin id="280" dir="0" index="3" bw="4" slack="0"/>
<pin id="281" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="switch_ln51_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="3" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="0" index="3" bw="3" slack="0"/>
<pin id="291" dir="0" index="4" bw="3" slack="0"/>
<pin id="292" dir="0" index="5" bw="3" slack="0"/>
<pin id="293" dir="0" index="6" bw="3" slack="0"/>
<pin id="294" dir="0" index="7" bw="2" slack="0"/>
<pin id="295" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln51/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="store_ln48_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="0"/>
<pin id="306" dir="0" index="1" bw="7" slack="0"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln48_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="1"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_load_load_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="24" slack="1"/>
<pin id="322" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="sext_ln52_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="24" slack="0"/>
<pin id="325" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="sext_ln52_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="24" slack="0"/>
<pin id="329" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln52_1/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln52_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="24" slack="0"/>
<pin id="333" dir="0" index="1" bw="24" slack="0"/>
<pin id="334" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln52_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="24" slack="0"/>
<pin id="339" dir="0" index="1" bw="24" slack="0"/>
<pin id="340" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_1/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="25" slack="0"/>
<pin id="346" dir="0" index="2" bw="6" slack="0"/>
<pin id="347" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_112_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="24" slack="0"/>
<pin id="354" dir="0" index="2" bw="6" slack="0"/>
<pin id="355" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_112/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="xor_ln52_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="and_ln52_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln52/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="xor_ln52_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln52_1/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="select_ln52_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="24" slack="0"/>
<pin id="380" dir="0" index="2" bw="24" slack="0"/>
<pin id="381" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="select_ln52_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="24" slack="0"/>
<pin id="388" dir="0" index="2" bw="24" slack="0"/>
<pin id="389" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52_1/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="store_ln52_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="24" slack="0"/>
<pin id="395" dir="0" index="1" bw="24" slack="1"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln52/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_load6_load_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="24" slack="0"/>
<pin id="400" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load6/1 "/>
</bind>
</comp>

<comp id="402" class="1005" name="empty_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="24" slack="0"/>
<pin id="404" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="410" class="1005" name="j_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="7" slack="0"/>
<pin id="412" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="420" class="1005" name="A_1_addr_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="14" slack="1"/>
<pin id="422" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="A_1_addr "/>
</bind>
</comp>

<comp id="425" class="1005" name="trunc_ln48_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="3" slack="1"/>
<pin id="427" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln48 "/>
</bind>
</comp>

<comp id="429" class="1005" name="lshr_ln_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="3" slack="1"/>
<pin id="431" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="84" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="34" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="16" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="12" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="34" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="34" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="8" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="34" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="114" pin="3"/><net_sink comp="176" pin=1"/></net>

<net id="182"><net_src comp="162" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="188"><net_src comp="114" pin="3"/><net_sink comp="183" pin=1"/></net>

<net id="189"><net_src comp="155" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="195"><net_src comp="114" pin="3"/><net_sink comp="190" pin=1"/></net>

<net id="196"><net_src comp="148" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="202"><net_src comp="114" pin="3"/><net_sink comp="197" pin=1"/></net>

<net id="203"><net_src comp="141" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="209"><net_src comp="114" pin="3"/><net_sink comp="204" pin=1"/></net>

<net id="210"><net_src comp="134" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="216"><net_src comp="114" pin="3"/><net_sink comp="211" pin=1"/></net>

<net id="217"><net_src comp="127" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="223"><net_src comp="114" pin="3"/><net_sink comp="218" pin=1"/></net>

<net id="224"><net_src comp="120" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="230"><net_src comp="114" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="231"><net_src comp="169" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="26" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="28" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="249"><net_src comp="242" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="30" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="242" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="32" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="260"><net_src comp="242" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="94" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="257" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="261" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="275"><net_src comp="242" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="36" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="242" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="38" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="40" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="296"><net_src comp="272" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="297"><net_src comp="42" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="44" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="299"><net_src comp="46" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="300"><net_src comp="48" pin="0"/><net_sink comp="286" pin=4"/></net>

<net id="301"><net_src comp="50" pin="0"/><net_sink comp="286" pin=5"/></net>

<net id="302"><net_src comp="52" pin="0"/><net_sink comp="286" pin=6"/></net>

<net id="303"><net_src comp="54" pin="0"/><net_sink comp="286" pin=7"/></net>

<net id="308"><net_src comp="251" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="309" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="316"><net_src comp="309" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="318"><net_src comp="309" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="319"><net_src comp="309" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="326"><net_src comp="320" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="114" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="114" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="320" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="327" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="323" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="348"><net_src comp="70" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="337" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="72" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="356"><net_src comp="74" pin="0"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="331" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="76" pin="0"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="343" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="78" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="351" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="359" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="343" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="351" pin="3"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="365" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="80" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="82" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="390"><net_src comp="371" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="377" pin="3"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="331" pin="2"/><net_sink comp="385" pin=2"/></net>

<net id="397"><net_src comp="385" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="398" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="405"><net_src comp="86" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="409"><net_src comp="402" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="413"><net_src comp="90" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="416"><net_src comp="410" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="423"><net_src comp="107" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="428"><net_src comp="272" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="276" pin="4"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="309" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: row_buf_7 | {2 }
	Port: row_buf_6 | {2 }
	Port: row_buf_5 | {2 }
	Port: row_buf_4 | {2 }
	Port: row_buf_3 | {2 }
	Port: row_buf_2 | {2 }
	Port: row_buf_1 | {2 }
	Port: row_buf | {2 }
	Port: p_out | {1 }
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_48_5 : zext_ln50 | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_48_5 : A_1 | {1 2 }
  - Chain level:
	State 1
		store_ln48 : 1
		store_ln0 : 1
		j_2 : 1
		icmp_ln48 : 2
		add_ln48 : 2
		br_ln48 : 3
		zext_ln50_1 : 2
		add_ln50 : 3
		zext_ln50_2 : 4
		A_1_addr : 5
		trunc_ln48 : 2
		lshr_ln : 2
		a : 6
		switch_ln51 : 3
		store_ln48 : 3
		p_load6 : 1
		write_ln0 : 2
	State 2
		row_buf_addr : 1
		row_buf_1_addr : 1
		row_buf_2_addr : 1
		row_buf_3_addr : 1
		row_buf_4_addr : 1
		row_buf_5_addr : 1
		row_buf_6_addr : 1
		row_buf_7_addr : 1
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		store_ln51 : 2
		sext_ln52 : 1
		sext_ln52_1 : 1
		add_ln52 : 1
		add_ln52_1 : 2
		tmp : 3
		tmp_112 : 2
		xor_ln52 : 4
		and_ln52 : 4
		xor_ln52_1 : 4
		select_ln52 : 4
		select_ln52_1 : 5
		store_ln52 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      add_ln48_fu_251      |    0    |    14   |
|    add   |      add_ln50_fu_261      |    0    |    21   |
|          |      add_ln52_fu_331      |    0    |    31   |
|          |     add_ln52_1_fu_337     |    0    |    31   |
|----------|---------------------------|---------|---------|
|  select  |     select_ln52_fu_377    |    0    |    24   |
|          |    select_ln52_1_fu_385   |    0    |    24   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln48_fu_245     |    0    |    14   |
|----------|---------------------------|---------|---------|
|    xor   |      xor_ln52_fu_359      |    0    |    2    |
|          |     xor_ln52_1_fu_371     |    0    |    2    |
|----------|---------------------------|---------|---------|
|    and   |      and_ln52_fu_365      |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   | zext_ln50_read_read_fu_94 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln0_write_fu_100  |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     zext_ln50_1_fu_257    |    0    |    0    |
|   zext   |     zext_ln50_2_fu_267    |    0    |    0    |
|          |      zext_ln48_fu_309     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln48_fu_272     |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|       lshr_ln_fu_276      |    0    |    0    |
|----------|---------------------------|---------|---------|
|  switch  |     switch_ln51_fu_286    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |      sext_ln52_fu_323     |    0    |    0    |
|          |     sext_ln52_1_fu_327    |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|         tmp_fu_343        |    0    |    0    |
|          |       tmp_112_fu_351      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   165   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| A_1_addr_reg_420 |   14   |
|   empty_reg_402  |   24   |
|     j_reg_410    |    7   |
|  lshr_ln_reg_429 |    3   |
|trunc_ln48_reg_425|    3   |
+------------------+--------+
|       Total      |   51   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_114 |  p0  |   2  |  14  |   28   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   28   ||  0.489  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   165  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    0   |    9   |
|  Register |    -   |   51   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   51   |   174  |
+-----------+--------+--------+--------+
