<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p422" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_422{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_422{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_422{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_422{left:69px;bottom:315px;letter-spacing:0.17px;}
#t5_422{left:150px;bottom:315px;letter-spacing:0.21px;word-spacing:-0.04px;}
#t6_422{left:69px;bottom:290px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t7_422{left:69px;bottom:273px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#t8_422{left:69px;bottom:257px;letter-spacing:-0.33px;word-spacing:-0.22px;}
#t9_422{left:81px;bottom:998px;letter-spacing:-0.17px;}
#ta_422{left:138px;bottom:998px;letter-spacing:-0.16px;}
#tb_422{left:189px;bottom:998px;letter-spacing:-0.14px;}
#tc_422{left:395px;bottom:998px;letter-spacing:-0.14px;}
#td_422{left:482px;bottom:998px;letter-spacing:-0.11px;}
#te_422{left:482px;bottom:976px;letter-spacing:-0.12px;}
#tf_422{left:482px;bottom:955px;letter-spacing:-0.11px;}
#tg_422{left:81px;bottom:930px;letter-spacing:-0.17px;}
#th_422{left:138px;bottom:930px;letter-spacing:-0.16px;}
#ti_422{left:189px;bottom:930px;letter-spacing:-0.14px;}
#tj_422{left:395px;bottom:930px;letter-spacing:-0.14px;}
#tk_422{left:482px;bottom:930px;letter-spacing:-0.11px;}
#tl_422{left:482px;bottom:909px;letter-spacing:-0.12px;}
#tm_422{left:482px;bottom:888px;letter-spacing:-0.11px;}
#tn_422{left:81px;bottom:863px;letter-spacing:-0.17px;}
#to_422{left:138px;bottom:863px;letter-spacing:-0.16px;}
#tp_422{left:189px;bottom:863px;letter-spacing:-0.14px;}
#tq_422{left:395px;bottom:863px;letter-spacing:-0.14px;}
#tr_422{left:482px;bottom:863px;letter-spacing:-0.11px;}
#ts_422{left:482px;bottom:842px;letter-spacing:-0.12px;}
#tt_422{left:482px;bottom:820px;letter-spacing:-0.11px;}
#tu_422{left:81px;bottom:796px;letter-spacing:-0.15px;}
#tv_422{left:138px;bottom:796px;letter-spacing:-0.17px;}
#tw_422{left:189px;bottom:796px;letter-spacing:-0.16px;}
#tx_422{left:395px;bottom:796px;letter-spacing:-0.13px;}
#ty_422{left:482px;bottom:796px;letter-spacing:-0.11px;word-spacing:-0.29px;}
#tz_422{left:482px;bottom:774px;letter-spacing:-0.12px;}
#t10_422{left:482px;bottom:753px;letter-spacing:-0.11px;}
#t11_422{left:81px;bottom:729px;letter-spacing:-0.15px;}
#t12_422{left:138px;bottom:729px;letter-spacing:-0.15px;}
#t13_422{left:189px;bottom:729px;letter-spacing:-0.15px;}
#t14_422{left:395px;bottom:729px;letter-spacing:-0.12px;}
#t15_422{left:482px;bottom:729px;letter-spacing:-0.12px;}
#t16_422{left:482px;bottom:712px;letter-spacing:-0.12px;}
#t17_422{left:482px;bottom:690px;letter-spacing:-0.12px;}
#t18_422{left:482px;bottom:669px;letter-spacing:-0.11px;}
#t19_422{left:482px;bottom:652px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t1a_422{left:81px;bottom:628px;letter-spacing:-0.17px;}
#t1b_422{left:138px;bottom:628px;letter-spacing:-0.16px;}
#t1c_422{left:188px;bottom:628px;letter-spacing:-0.14px;}
#t1d_422{left:395px;bottom:628px;letter-spacing:-0.13px;}
#t1e_422{left:482px;bottom:628px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1f_422{left:482px;bottom:606px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1g_422{left:482px;bottom:585px;letter-spacing:-0.12px;}
#t1h_422{left:189px;bottom:561px;letter-spacing:-0.15px;}
#t1i_422{left:482px;bottom:561px;letter-spacing:-0.13px;}
#t1j_422{left:482px;bottom:539px;letter-spacing:-0.12px;word-spacing:-0.09px;}
#t1k_422{left:482px;bottom:522px;letter-spacing:-0.11px;}
#t1l_422{left:189px;bottom:498px;letter-spacing:-0.12px;}
#t1m_422{left:482px;bottom:498px;letter-spacing:-0.14px;}
#t1n_422{left:75px;bottom:474px;letter-spacing:-0.16px;}
#t1o_422{left:75px;bottom:457px;letter-spacing:-0.17px;}
#t1p_422{left:189px;bottom:474px;letter-spacing:-0.14px;}
#t1q_422{left:395px;bottom:474px;letter-spacing:-0.12px;}
#t1r_422{left:482px;bottom:474px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1s_422{left:189px;bottom:432px;letter-spacing:-0.14px;}
#t1t_422{left:482px;bottom:432px;letter-spacing:-0.14px;}
#t1u_422{left:189px;bottom:408px;letter-spacing:-0.13px;}
#t1v_422{left:482px;bottom:408px;letter-spacing:-0.12px;}
#t1w_422{left:189px;bottom:383px;letter-spacing:-0.12px;}
#t1x_422{left:482px;bottom:383px;letter-spacing:-0.14px;}
#t1y_422{left:310px;bottom:223px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1z_422{left:395px;bottom:223px;letter-spacing:0.13px;word-spacing:0.02px;}
#t20_422{left:100px;bottom:200px;letter-spacing:-0.12px;}
#t21_422{left:101px;bottom:183px;letter-spacing:-0.13px;}
#t22_422{left:219px;bottom:183px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t23_422{left:588px;bottom:200px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t24_422{left:87px;bottom:159px;letter-spacing:-0.18px;}
#t25_422{left:143px;bottom:159px;letter-spacing:-0.14px;}
#t26_422{left:89px;bottom:134px;letter-spacing:-0.13px;}
#t27_422{left:150px;bottom:134px;}
#t28_422{left:189px;bottom:134px;letter-spacing:-0.15px;}
#t29_422{left:424px;bottom:134px;letter-spacing:-0.12px;}
#t2a_422{left:91px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t2b_422{left:177px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t2c_422{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2d_422{left:101px;bottom:1046px;letter-spacing:-0.12px;}
#t2e_422{left:240px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t2f_422{left:408px;bottom:1063px;letter-spacing:-0.13px;}
#t2g_422{left:410px;bottom:1046px;letter-spacing:-0.13px;}
#t2h_422{left:617px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t2i_422{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2j_422{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_422{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_422{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_422{font-size:21px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s4_422{font-size:14px;font-family:Verdana_156;color:#000;}
.s5_422{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s6_422{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s7_422{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts422" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

@font-face {
	font-family: Verdana_156;
	src: url("fonts/Verdana_156.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg422Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg422" style="-webkit-user-select: none;"><object width="935" height="1210" data="422/422.svg" type="image/svg+xml" id="pdf422" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_422" class="t s1_422">2-406 </span><span id="t2_422" class="t s1_422">Vol. 4 </span>
<span id="t3_422" class="t s2_422">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_422" class="t s3_422">2.21 </span><span id="t5_422" class="t s3_422">MSRS IN THE PENTIUM M PROCESSOR </span>
<span id="t6_422" class="t s4_422">Model-specific registers (MSRs) for the Pentium M processor are similar to those described in Section 2.22 for P6 </span>
<span id="t7_422" class="t s4_422">family processors. The following table describes new MSRs and MSRs whose behavior has changed on the Pentium </span>
<span id="t8_422" class="t s4_422">M processor. </span>
<span id="t9_422" class="t s5_422">487H </span><span id="ta_422" class="t s5_422">1159 </span><span id="tb_422" class="t s5_422">IA32_VMX_CR0_FIXED1 </span><span id="tc_422" class="t s5_422">Unique </span><span id="td_422" class="t s5_422">Capability Reporting Register of CR0 Bits Fixed to 1 (R/O) </span>
<span id="te_422" class="t s5_422">See Appendix A.7, “VMX-Fixed Bits in CR0.” </span>
<span id="tf_422" class="t s5_422">(If CPUID.01H:ECX.[bit 5]) </span>
<span id="tg_422" class="t s5_422">488H </span><span id="th_422" class="t s5_422">1160 </span><span id="ti_422" class="t s5_422">IA32_VMX_CR4_FIXED0 </span><span id="tj_422" class="t s5_422">Unique </span><span id="tk_422" class="t s5_422">Capability Reporting Register of CR4 Bits Fixed to 0 (R/O) </span>
<span id="tl_422" class="t s5_422">See Appendix A.8, “VMX-Fixed Bits in CR4.” </span>
<span id="tm_422" class="t s5_422">(If CPUID.01H:ECX.[bit 5]) </span>
<span id="tn_422" class="t s5_422">489H </span><span id="to_422" class="t s5_422">1161 </span><span id="tp_422" class="t s5_422">IA32_VMX_CR4_FIXED1 </span><span id="tq_422" class="t s5_422">Unique </span><span id="tr_422" class="t s5_422">Capability Reporting Register of CR4 Bits Fixed to 1 (R/O) </span>
<span id="ts_422" class="t s5_422">See Appendix A.8, “VMX-Fixed Bits in CR4.” </span>
<span id="tt_422" class="t s5_422">(If CPUID.01H:ECX.[bit 5]) </span>
<span id="tu_422" class="t s5_422">48AH </span><span id="tv_422" class="t s5_422">1162 </span><span id="tw_422" class="t s5_422">IA32_VMX_VMCS_ENUM </span><span id="tx_422" class="t s5_422">Unique </span><span id="ty_422" class="t s5_422">Capability Reporting Register of VMCS Field Enumeration (R/O) </span>
<span id="tz_422" class="t s5_422">See Appendix A.9, “VMCS Enumeration.” </span>
<span id="t10_422" class="t s5_422">(If CPUID.01H:ECX.[bit 5]) </span>
<span id="t11_422" class="t s5_422">48BH </span><span id="t12_422" class="t s5_422">1163 </span><span id="t13_422" class="t s5_422">IA32_VMX_PROCBASED_CTLS2 </span><span id="t14_422" class="t s5_422">Unique </span><span id="t15_422" class="t s5_422">Capability Reporting Register of Secondary Processor-Based </span>
<span id="t16_422" class="t s5_422">VM-Execution Controls (R/O) </span>
<span id="t17_422" class="t s5_422">See Appendix A.3, “VM-Execution Controls.” </span>
<span id="t18_422" class="t s5_422">(If CPUID.01H:ECX.[bit 5] and </span>
<span id="t19_422" class="t s5_422">IA32_VMX_PROCBASED_CTLS[bit 63]) </span>
<span id="t1a_422" class="t s5_422">600H </span><span id="t1b_422" class="t s5_422">1536 </span><span id="t1c_422" class="t s5_422">IA32_DS_AREA </span><span id="t1d_422" class="t s5_422">Unique </span><span id="t1e_422" class="t s5_422">DS Save Area (R/W) </span>
<span id="t1f_422" class="t s5_422">See Table 2-2. </span>
<span id="t1g_422" class="t s5_422">See Section 20.6.3.4, “Debug Store (DS) Mechanism.” </span>
<span id="t1h_422" class="t s5_422">31:0 </span><span id="t1i_422" class="t s5_422">DS Buffer Management Area </span>
<span id="t1j_422" class="t s5_422">Linear address of the first byte of the DS buffer management </span>
<span id="t1k_422" class="t s5_422">area. </span>
<span id="t1l_422" class="t s5_422">63:32 </span><span id="t1m_422" class="t s5_422">Reserved </span>
<span id="t1n_422" class="t s5_422">C000_ </span>
<span id="t1o_422" class="t s5_422">0080H </span>
<span id="t1p_422" class="t s5_422">IA32_EFER </span><span id="t1q_422" class="t s5_422">Unique </span><span id="t1r_422" class="t s5_422">See Table 2-2. </span>
<span id="t1s_422" class="t s5_422">10:0 </span><span id="t1t_422" class="t s5_422">Reserved </span>
<span id="t1u_422" class="t s5_422">11 </span><span id="t1v_422" class="t s5_422">Execute Disable Bit Enable </span>
<span id="t1w_422" class="t s5_422">63:12 </span><span id="t1x_422" class="t s5_422">Reserved </span>
<span id="t1y_422" class="t s6_422">Table 2-59. </span><span id="t1z_422" class="t s6_422">MSRs in Pentium M Processors </span>
<span id="t20_422" class="t s7_422">Register </span>
<span id="t21_422" class="t s7_422">Address </span><span id="t22_422" class="t s7_422">Register Name / Bit Fields </span>
<span id="t23_422" class="t s7_422">Bit Description </span>
<span id="t24_422" class="t s7_422">Hex </span><span id="t25_422" class="t s7_422">Dec </span>
<span id="t26_422" class="t s5_422">0H </span><span id="t27_422" class="t s5_422">0 </span><span id="t28_422" class="t s5_422">P5_MC_ADDR </span><span id="t29_422" class="t s5_422">See Section 2.23, “MSRs in Pentium Processors.” </span>
<span id="t2a_422" class="t s6_422">Table 2-58. </span><span id="t2b_422" class="t s6_422">MSRs in Intel® Core™ Solo, Intel® Core™ Duo Processors, and Dual-Core Intel® Xeon® Processor LV </span>
<span id="t2c_422" class="t s7_422">Register </span>
<span id="t2d_422" class="t s7_422">Address </span><span id="t2e_422" class="t s7_422">Register Name </span>
<span id="t2f_422" class="t s7_422">Shared/ </span>
<span id="t2g_422" class="t s7_422">Unique </span><span id="t2h_422" class="t s7_422">Bit Description </span>
<span id="t2i_422" class="t s7_422">Hex </span><span id="t2j_422" class="t s7_422">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
