Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Nov 12 12:16:05 2019
| Host         : alpha running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: g1/clkSlow_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.119        0.000                      0                   55        0.221        0.000                      0                   55        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.119        0.000                      0                   55        0.221        0.000                      0                   55        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.119ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.119ns  (required time - arrival time)
  Source:                 g1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 2.429ns (45.831%)  route 2.871ns (54.169%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.722     5.325    g1/clk100
    SLICE_X2Y88          FDRE                                         r  g1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  g1/counter_reg[0]/Q
                         net (fo=3, routed)           0.797     6.640    g1/counter_reg[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.220 r  g1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.220    g1/counter_reg[0]_i_9_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.334    g1/counter_reg[0]_i_10_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.448    g1/counter_reg[0]_i_11_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.562    g1/counter_reg[0]_i_13_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.676    g1/counter_reg[0]_i_12_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  g1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.790    g1/counter_reg[0]_i_14_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.124 f  g1/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.840     8.964    g1/p_0_in[26]
    SLICE_X4Y93          LUT6 (Prop_lut6_I4_O)        0.303     9.267 r  g1/counter[0]_i_7/O
                         net (fo=2, routed)           0.418     9.685    g1/counter[0]_i_7_n_0
    SLICE_X5Y91          LUT5 (Prop_lut5_I4_O)        0.124     9.809 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.816    10.625    g1/clear
    SLICE_X2Y94          FDRE                                         r  g1/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.605    15.028    g1/clk100
    SLICE_X2Y94          FDRE                                         r  g1/counter_reg[24]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y94          FDRE (Setup_fdre_C_R)       -0.524    14.743    g1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                  4.119    

Slack (MET) :             4.119ns  (required time - arrival time)
  Source:                 g1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 2.429ns (45.831%)  route 2.871ns (54.169%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.722     5.325    g1/clk100
    SLICE_X2Y88          FDRE                                         r  g1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  g1/counter_reg[0]/Q
                         net (fo=3, routed)           0.797     6.640    g1/counter_reg[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.220 r  g1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.220    g1/counter_reg[0]_i_9_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.334    g1/counter_reg[0]_i_10_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.448    g1/counter_reg[0]_i_11_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.562    g1/counter_reg[0]_i_13_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.676    g1/counter_reg[0]_i_12_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  g1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.790    g1/counter_reg[0]_i_14_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.124 f  g1/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.840     8.964    g1/p_0_in[26]
    SLICE_X4Y93          LUT6 (Prop_lut6_I4_O)        0.303     9.267 r  g1/counter[0]_i_7/O
                         net (fo=2, routed)           0.418     9.685    g1/counter[0]_i_7_n_0
    SLICE_X5Y91          LUT5 (Prop_lut5_I4_O)        0.124     9.809 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.816    10.625    g1/clear
    SLICE_X2Y94          FDRE                                         r  g1/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.605    15.028    g1/clk100
    SLICE_X2Y94          FDRE                                         r  g1/counter_reg[25]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y94          FDRE (Setup_fdre_C_R)       -0.524    14.743    g1/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                  4.119    

Slack (MET) :             4.119ns  (required time - arrival time)
  Source:                 g1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.300ns  (logic 2.429ns (45.831%)  route 2.871ns (54.169%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.722     5.325    g1/clk100
    SLICE_X2Y88          FDRE                                         r  g1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  g1/counter_reg[0]/Q
                         net (fo=3, routed)           0.797     6.640    g1/counter_reg[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.220 r  g1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.220    g1/counter_reg[0]_i_9_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.334    g1/counter_reg[0]_i_10_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.448    g1/counter_reg[0]_i_11_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.562    g1/counter_reg[0]_i_13_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.676    g1/counter_reg[0]_i_12_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  g1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.790    g1/counter_reg[0]_i_14_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.124 f  g1/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.840     8.964    g1/p_0_in[26]
    SLICE_X4Y93          LUT6 (Prop_lut6_I4_O)        0.303     9.267 r  g1/counter[0]_i_7/O
                         net (fo=2, routed)           0.418     9.685    g1/counter[0]_i_7_n_0
    SLICE_X5Y91          LUT5 (Prop_lut5_I4_O)        0.124     9.809 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.816    10.625    g1/clear
    SLICE_X2Y94          FDRE                                         r  g1/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.605    15.028    g1/clk100
    SLICE_X2Y94          FDRE                                         r  g1/counter_reg[26]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y94          FDRE (Setup_fdre_C_R)       -0.524    14.743    g1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -10.625    
  -------------------------------------------------------------------
                         slack                                  4.119    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 g1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 2.429ns (47.091%)  route 2.729ns (52.909%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.722     5.325    g1/clk100
    SLICE_X2Y88          FDRE                                         r  g1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  g1/counter_reg[0]/Q
                         net (fo=3, routed)           0.797     6.640    g1/counter_reg[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.220 r  g1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.220    g1/counter_reg[0]_i_9_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.334    g1/counter_reg[0]_i_10_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.448    g1/counter_reg[0]_i_11_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.562    g1/counter_reg[0]_i_13_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.676    g1/counter_reg[0]_i_12_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  g1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.790    g1/counter_reg[0]_i_14_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.124 f  g1/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.840     8.964    g1/p_0_in[26]
    SLICE_X4Y93          LUT6 (Prop_lut6_I4_O)        0.303     9.267 r  g1/counter[0]_i_7/O
                         net (fo=2, routed)           0.418     9.685    g1/counter[0]_i_7_n_0
    SLICE_X5Y91          LUT5 (Prop_lut5_I4_O)        0.124     9.809 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.674    10.483    g1/clear
    SLICE_X2Y93          FDRE                                         r  g1/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.605    15.028    g1/clk100
    SLICE_X2Y93          FDRE                                         r  g1/counter_reg[20]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.524    14.743    g1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -10.483    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 g1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 2.429ns (47.091%)  route 2.729ns (52.909%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.722     5.325    g1/clk100
    SLICE_X2Y88          FDRE                                         r  g1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  g1/counter_reg[0]/Q
                         net (fo=3, routed)           0.797     6.640    g1/counter_reg[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.220 r  g1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.220    g1/counter_reg[0]_i_9_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.334    g1/counter_reg[0]_i_10_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.448    g1/counter_reg[0]_i_11_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.562    g1/counter_reg[0]_i_13_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.676    g1/counter_reg[0]_i_12_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  g1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.790    g1/counter_reg[0]_i_14_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.124 f  g1/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.840     8.964    g1/p_0_in[26]
    SLICE_X4Y93          LUT6 (Prop_lut6_I4_O)        0.303     9.267 r  g1/counter[0]_i_7/O
                         net (fo=2, routed)           0.418     9.685    g1/counter[0]_i_7_n_0
    SLICE_X5Y91          LUT5 (Prop_lut5_I4_O)        0.124     9.809 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.674    10.483    g1/clear
    SLICE_X2Y93          FDRE                                         r  g1/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.605    15.028    g1/clk100
    SLICE_X2Y93          FDRE                                         r  g1/counter_reg[21]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.524    14.743    g1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -10.483    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 g1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 2.429ns (47.091%)  route 2.729ns (52.909%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.722     5.325    g1/clk100
    SLICE_X2Y88          FDRE                                         r  g1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  g1/counter_reg[0]/Q
                         net (fo=3, routed)           0.797     6.640    g1/counter_reg[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.220 r  g1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.220    g1/counter_reg[0]_i_9_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.334    g1/counter_reg[0]_i_10_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.448    g1/counter_reg[0]_i_11_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.562    g1/counter_reg[0]_i_13_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.676    g1/counter_reg[0]_i_12_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  g1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.790    g1/counter_reg[0]_i_14_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.124 f  g1/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.840     8.964    g1/p_0_in[26]
    SLICE_X4Y93          LUT6 (Prop_lut6_I4_O)        0.303     9.267 r  g1/counter[0]_i_7/O
                         net (fo=2, routed)           0.418     9.685    g1/counter[0]_i_7_n_0
    SLICE_X5Y91          LUT5 (Prop_lut5_I4_O)        0.124     9.809 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.674    10.483    g1/clear
    SLICE_X2Y93          FDRE                                         r  g1/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.605    15.028    g1/clk100
    SLICE_X2Y93          FDRE                                         r  g1/counter_reg[22]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.524    14.743    g1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -10.483    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.261ns  (required time - arrival time)
  Source:                 g1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 2.429ns (47.091%)  route 2.729ns (52.909%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.722     5.325    g1/clk100
    SLICE_X2Y88          FDRE                                         r  g1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  g1/counter_reg[0]/Q
                         net (fo=3, routed)           0.797     6.640    g1/counter_reg[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.220 r  g1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.220    g1/counter_reg[0]_i_9_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.334    g1/counter_reg[0]_i_10_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.448    g1/counter_reg[0]_i_11_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.562    g1/counter_reg[0]_i_13_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.676    g1/counter_reg[0]_i_12_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  g1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.790    g1/counter_reg[0]_i_14_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.124 f  g1/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.840     8.964    g1/p_0_in[26]
    SLICE_X4Y93          LUT6 (Prop_lut6_I4_O)        0.303     9.267 r  g1/counter[0]_i_7/O
                         net (fo=2, routed)           0.418     9.685    g1/counter[0]_i_7_n_0
    SLICE_X5Y91          LUT5 (Prop_lut5_I4_O)        0.124     9.809 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.674    10.483    g1/clear
    SLICE_X2Y93          FDRE                                         r  g1/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.605    15.028    g1/clk100
    SLICE_X2Y93          FDRE                                         r  g1/counter_reg[23]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X2Y93          FDRE (Setup_fdre_C_R)       -0.524    14.743    g1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -10.483    
  -------------------------------------------------------------------
                         slack                                  4.261    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 g1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 2.429ns (47.017%)  route 2.737ns (52.983%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.722     5.325    g1/clk100
    SLICE_X2Y88          FDRE                                         r  g1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  g1/counter_reg[0]/Q
                         net (fo=3, routed)           0.797     6.640    g1/counter_reg[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.220 r  g1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.220    g1/counter_reg[0]_i_9_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.334    g1/counter_reg[0]_i_10_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.448    g1/counter_reg[0]_i_11_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.562    g1/counter_reg[0]_i_13_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.676    g1/counter_reg[0]_i_12_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  g1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.790    g1/counter_reg[0]_i_14_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.124 f  g1/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.840     8.964    g1/p_0_in[26]
    SLICE_X4Y93          LUT6 (Prop_lut6_I4_O)        0.303     9.267 r  g1/counter[0]_i_7/O
                         net (fo=2, routed)           0.418     9.685    g1/counter[0]_i_7_n_0
    SLICE_X5Y91          LUT5 (Prop_lut5_I4_O)        0.124     9.809 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.682    10.491    g1/clear
    SLICE_X2Y88          FDRE                                         r  g1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.602    15.025    g1/clk100
    SLICE_X2Y88          FDRE                                         r  g1/counter_reg[0]/C
                         clock pessimism              0.300    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.524    14.765    g1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -10.491    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 g1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 2.429ns (47.017%)  route 2.737ns (52.983%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.722     5.325    g1/clk100
    SLICE_X2Y88          FDRE                                         r  g1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  g1/counter_reg[0]/Q
                         net (fo=3, routed)           0.797     6.640    g1/counter_reg[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.220 r  g1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.220    g1/counter_reg[0]_i_9_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.334    g1/counter_reg[0]_i_10_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.448    g1/counter_reg[0]_i_11_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.562    g1/counter_reg[0]_i_13_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.676    g1/counter_reg[0]_i_12_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  g1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.790    g1/counter_reg[0]_i_14_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.124 f  g1/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.840     8.964    g1/p_0_in[26]
    SLICE_X4Y93          LUT6 (Prop_lut6_I4_O)        0.303     9.267 r  g1/counter[0]_i_7/O
                         net (fo=2, routed)           0.418     9.685    g1/counter[0]_i_7_n_0
    SLICE_X5Y91          LUT5 (Prop_lut5_I4_O)        0.124     9.809 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.682    10.491    g1/clear
    SLICE_X2Y88          FDRE                                         r  g1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.602    15.025    g1/clk100
    SLICE_X2Y88          FDRE                                         r  g1/counter_reg[1]/C
                         clock pessimism              0.300    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.524    14.765    g1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -10.491    
  -------------------------------------------------------------------
                         slack                                  4.274    

Slack (MET) :             4.274ns  (required time - arrival time)
  Source:                 g1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 2.429ns (47.017%)  route 2.737ns (52.983%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.722     5.325    g1/clk100
    SLICE_X2Y88          FDRE                                         r  g1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 r  g1/counter_reg[0]/Q
                         net (fo=3, routed)           0.797     6.640    g1/counter_reg[0]
    SLICE_X3Y88          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.220 r  g1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.220    g1/counter_reg[0]_i_9_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.334 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.334    g1/counter_reg[0]_i_10_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.448 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.448    g1/counter_reg[0]_i_11_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.562 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.562    g1/counter_reg[0]_i_13_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.676 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.676    g1/counter_reg[0]_i_12_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.790 r  g1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.790    g1/counter_reg[0]_i_14_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.124 f  g1/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.840     8.964    g1/p_0_in[26]
    SLICE_X4Y93          LUT6 (Prop_lut6_I4_O)        0.303     9.267 r  g1/counter[0]_i_7/O
                         net (fo=2, routed)           0.418     9.685    g1/counter[0]_i_7_n_0
    SLICE_X5Y91          LUT5 (Prop_lut5_I4_O)        0.124     9.809 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.682    10.491    g1/clear
    SLICE_X2Y88          FDRE                                         r  g1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.602    15.025    g1/clk100
    SLICE_X2Y88          FDRE                                         r  g1/counter_reg[2]/C
                         clock pessimism              0.300    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X2Y88          FDRE (Setup_fdre_C_R)       -0.524    14.765    g1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -10.491    
  -------------------------------------------------------------------
                         slack                                  4.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 g1/clkSlow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/clkSlow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.582%)  route 0.126ns (40.418%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.602     1.521    g1/clk100
    SLICE_X5Y91          FDRE                                         r  g1/clkSlow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  g1/clkSlow_reg/Q
                         net (fo=6, routed)           0.126     1.789    g1/clk
    SLICE_X5Y91          LUT6 (Prop_lut6_I5_O)        0.045     1.834 r  g1/clkSlow_i_1/O
                         net (fo=1, routed)           0.000     1.834    g1/clkSlow_i_1_n_0
    SLICE_X5Y91          FDRE                                         r  g1/clkSlow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.873     2.038    g1/clk100
    SLICE_X5Y91          FDRE                                         r  g1/clkSlow_reg/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y91          FDRE (Hold_fdre_C_D)         0.091     1.612    g1/clkSlow_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 g1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    g1/clk100
    SLICE_X2Y90          FDRE                                         r  g1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  g1/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.812    g1/counter_reg[10]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  g1/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    g1/counter_reg[8]_i_1_n_5
    SLICE_X2Y90          FDRE                                         r  g1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    g1/clk100
    SLICE_X2Y90          FDRE                                         r  g1/counter_reg[10]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.134     1.656    g1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 g1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    g1/clk100
    SLICE_X2Y91          FDRE                                         r  g1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  g1/counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.812    g1/counter_reg[14]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  g1/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    g1/counter_reg[12]_i_1_n_5
    SLICE_X2Y91          FDRE                                         r  g1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    g1/clk100
    SLICE_X2Y91          FDRE                                         r  g1/counter_reg[14]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.134     1.656    g1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 g1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    g1/clk100
    SLICE_X2Y92          FDRE                                         r  g1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  g1/counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.812    g1/counter_reg[18]
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  g1/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.922    g1/counter_reg[16]_i_1_n_5
    SLICE_X2Y92          FDRE                                         r  g1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    g1/clk100
    SLICE_X2Y92          FDRE                                         r  g1/counter_reg[18]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.134     1.656    g1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 g1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.602     1.521    g1/clk100
    SLICE_X2Y88          FDRE                                         r  g1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  g1/counter_reg[2]/Q
                         net (fo=2, routed)           0.125     1.811    g1/counter_reg[2]
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  g1/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.921    g1/counter_reg[0]_i_2_n_5
    SLICE_X2Y88          FDRE                                         r  g1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    g1/clk100
    SLICE_X2Y88          FDRE                                         r  g1/counter_reg[2]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.134     1.655    g1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 g1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.602     1.521    g1/clk100
    SLICE_X2Y89          FDRE                                         r  g1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  g1/counter_reg[6]/Q
                         net (fo=2, routed)           0.125     1.811    g1/counter_reg[6]
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.921 r  g1/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.921    g1/counter_reg[4]_i_1_n_5
    SLICE_X2Y89          FDRE                                         r  g1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    g1/clk100
    SLICE_X2Y89          FDRE                                         r  g1/counter_reg[6]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.134     1.655    g1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 g1/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.604     1.523    g1/clk100
    SLICE_X2Y93          FDRE                                         r  g1/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  g1/counter_reg[22]/Q
                         net (fo=2, routed)           0.125     1.813    g1/counter_reg[22]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  g1/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.923    g1/counter_reg[20]_i_1_n_5
    SLICE_X2Y93          FDRE                                         r  g1/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.877     2.042    g1/clk100
    SLICE_X2Y93          FDRE                                         r  g1/counter_reg[22]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.134     1.657    g1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 g1/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.604     1.523    g1/clk100
    SLICE_X2Y94          FDRE                                         r  g1/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  g1/counter_reg[26]/Q
                         net (fo=2, routed)           0.125     1.813    g1/counter_reg[26]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.923 r  g1/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.923    g1/counter_reg[24]_i_1_n_5
    SLICE_X2Y94          FDRE                                         r  g1/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.877     2.042    g1/clk100
    SLICE_X2Y94          FDRE                                         r  g1/counter_reg[26]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.134     1.657    g1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 g1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    g1/clk100
    SLICE_X2Y90          FDRE                                         r  g1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  g1/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.812    g1/counter_reg[10]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.958 r  g1/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.958    g1/counter_reg[8]_i_1_n_4
    SLICE_X2Y90          FDRE                                         r  g1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    g1/clk100
    SLICE_X2Y90          FDRE                                         r  g1/counter_reg[11]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y90          FDRE (Hold_fdre_C_D)         0.134     1.656    g1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 g1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    g1/clk100
    SLICE_X2Y91          FDRE                                         r  g1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  g1/counter_reg[14]/Q
                         net (fo=2, routed)           0.125     1.812    g1/counter_reg[14]
    SLICE_X2Y91          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.958 r  g1/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.958    g1/counter_reg[12]_i_1_n_4
    SLICE_X2Y91          FDRE                                         r  g1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    g1/clk100
    SLICE_X2Y91          FDRE                                         r  g1/counter_reg[15]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X2Y91          FDRE (Hold_fdre_C_D)         0.134     1.656    g1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk100_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y91     g1/clkSlow_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     g1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     g1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     g1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     g1/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     g1/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     g1/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y91     g1/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y92     g1/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     g1/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     g1/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     g1/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     g1/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     g1/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     g1/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     g1/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     g1/counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     g1/counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     g1/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y91     g1/clkSlow_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y91     g1/clkSlow_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     g1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y88     g1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     g1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     g1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     g1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     g1/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     g1/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y91     g1/counter_reg[15]/C



