<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>tb_ledsegment_wrapper_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>clock_i</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clock_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLOCK_I.ASSOCIATED_RESET">resetn_i</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLOCK_I.FREQ_HZ">28000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLOCK_I.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLOCK_I.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLOCK_I.CLK_DOMAIN">/clk_wiz_0_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLOCK_I.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLOCK_I.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLOCK_I.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>resetn_i</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>resetn_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.RESETN_I.POLARITY">ACTIVE_LOW</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RESETN_I.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>ledsegment_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Nov 26 16:12:25 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f197a34c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f197a34c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>tb_ledsegment_wrapper_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Nov 26 16:12:25 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f197a34c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>ledsegment_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Nov 26 16:12:25 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b0debf3b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>tb_ledsegment_wrapper_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Nov 26 16:12:25 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:b0debf3b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Fri Nov 26 16:14:36 UTC 2021</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f197a34c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>anodes</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>cathodes</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clock_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>resetn_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>value_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/Nexys-A7-100T-Custom.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ledsegment_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_ledsegment</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ledsegment_xlslice_0_7/ledsegment_xlslice_0_7.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_ledsegment_i/xlslice_7</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ledsegment_xlslice_0_6/ledsegment_xlslice_0_6.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_ledsegment_i/xlslice_6</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ledsegment_xlslice_0_5/ledsegment_xlslice_0_5.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_ledsegment_i/xlslice_5</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ledsegment_xlslice_0_4/ledsegment_xlslice_0_4.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_ledsegment_i/xlslice_4</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ledsegment_xlslice_0_3/ledsegment_xlslice_0_3.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_ledsegment_i/xlslice_3</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ledsegment_xlslice_0_2/ledsegment_xlslice_0_2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_ledsegment_i/xlslice_2</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ledsegment_xlslice_0_1/ledsegment_xlslice_0_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_ledsegment_i/xlslice_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ledsegment_xlslice_0_0/ledsegment_xlslice_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_ledsegment_i/xlslice_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ledsegment_xlconstant_0_1/ledsegment_xlconstant_0_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_ledsegment_i/xlconstant_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ledsegment_xlconstant_0_0/ledsegment_xlconstant_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_ledsegment_i/xlconstant_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d236/src/led_display.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d236/src/ledsegment.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:define>
          <spirit:name>processing_order</spirit:name>
          <spirit:value>early</spirit:value>
        </spirit:define>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d236/src/ledsegment_led_display_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d236/src/ledsegment_segment_decoder_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d236/src/ledsegment_segment_decoder_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d236/src/ledsegment_segment_decoder_0_2.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d236/src/ledsegment_segment_decoder_0_3.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d236/src/ledsegment_segment_decoder_0_4.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d236/src/ledsegment_segment_decoder_0_5.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d236/src/ledsegment_segment_decoder_0_6.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d236/src/ledsegment_segment_decoder_0_7.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d236/src/segment_decoder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d236/src/ledsegment_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/tb_ledsegment_wrapper_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/ledsegment_xlslice_0_7/ledsegment_xlslice_0_7.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_ledsegment_i/xlslice_7</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ledsegment_xlslice_0_6/ledsegment_xlslice_0_6.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_ledsegment_i/xlslice_6</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ledsegment_xlslice_0_5/ledsegment_xlslice_0_5.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_ledsegment_i/xlslice_5</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ledsegment_xlslice_0_4/ledsegment_xlslice_0_4.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_ledsegment_i/xlslice_4</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ledsegment_xlslice_0_3/ledsegment_xlslice_0_3.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_ledsegment_i/xlslice_3</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ledsegment_xlslice_0_2/ledsegment_xlslice_0_2.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_ledsegment_i/xlslice_2</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ledsegment_xlslice_0_1/ledsegment_xlslice_0_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_ledsegment_i/xlslice_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ledsegment_xlslice_0_0/ledsegment_xlslice_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_ledsegment_i/xlslice_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ledsegment_xlconstant_0_1/ledsegment_xlconstant_0_1.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_ledsegment_i/xlconstant_1</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ledsegment_xlconstant_0_0/ledsegment_xlconstant_0_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_ledsegment_i/xlconstant_0</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d236/src/led_display.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d236/src/segment_decoder.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/d236/src/ledsegment_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/tb_ledsegment_wrapper_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>tb_ledsegment_wrapper_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>tb_ledsegment_wrapper_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>tb_ledsegment_wrapper_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>tb_ledsegment_wrapper_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>tb_ledsegment_wrapper_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>ledsegment_wrapper_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">tb_ledsegment_wrapper_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>ledsegment_wrapper_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d48ec06_ARCHIVE_LOCATION">v:/zxnext/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@448131cd_ARCHIVE_LOCATION">v:/zxnext/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d00464f_ARCHIVE_LOCATION">v:/zxnext/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74aaa287_ARCHIVE_LOCATION">v:/zxnext/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b4fd09d_ARCHIVE_LOCATION">v:/zxnext/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b251d43_ARCHIVE_LOCATION">v:/zxnext/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8ff066e_ARCHIVE_LOCATION">v:/zxnext/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ff05065_ARCHIVE_LOCATION">v:/zxnext/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ee738a5_ARCHIVE_LOCATION">v:/zxnext/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47971900_ARCHIVE_LOCATION">v:/zxnext/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7661448f_ARCHIVE_LOCATION">v:/zxnext/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78d3b061_ARCHIVE_LOCATION">v:/zxnext/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27a4f527_ARCHIVE_LOCATION">v:/zxnext/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cd58169_ARCHIVE_LOCATION">v:/zxnext/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76eef555_ARCHIVE_LOCATION">v:/zxnext/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46767055_ARCHIVE_LOCATION">v:/zxnext/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e29dddc_ARCHIVE_LOCATION">v:/zxnext/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5135a173_ARCHIVE_LOCATION">v:/zxnext/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57d09ab9_ARCHIVE_LOCATION">v:/zxnext/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a70957c_ARCHIVE_LOCATION">v:/zxnext/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a4ef357_ARCHIVE_LOCATION">v:/zxnext/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ffcfbd5_ARCHIVE_LOCATION">v:/zxnext/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63550388_ARCHIVE_LOCATION">v:/zxnext/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d8d632f_ARCHIVE_LOCATION">v:/zxnext/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7583ba70_ARCHIVE_LOCATION">v:/zxnext/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@446b869a_ARCHIVE_LOCATION">v:/zxnext/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20423345_ARCHIVE_LOCATION">v:/zxnext/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@602f6e0b_ARCHIVE_LOCATION">v:/zxnext/ip/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66d8f6fa_ARCHIVE_LOCATION">v:/zxnext/ip/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7bea5e3c_ARCHIVE_LOCATION">v:/zxnext/ip/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b732b03_ARCHIVE_LOCATION">v:/zxnext/ip/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e6cc872_ARCHIVE_LOCATION">v:/zxnext/ip/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@60912fee_ARCHIVE_LOCATION">v:/zxnext/ip/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31b1cf68_ARCHIVE_LOCATION">v:/zxnext/ip/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43f4d409_ARCHIVE_LOCATION">v:/zxnext/ip/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72e30bd2_ARCHIVE_LOCATION">v:/zxnext/ip/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f45bbf5_ARCHIVE_LOCATION">v:/zxnext/ip/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59b738ce_ARCHIVE_LOCATION">v:/zxnext/ip/ip/ledsegment</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50c78194_ARCHIVE_LOCATION">v:/zxnext/ip/ip/ledsegment</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLOCK_I.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLOCK_I.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLOCK_I.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLOCK_I.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLOCK_I.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLOCK_I.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLOCK_I.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RESETN_I.POLARITY" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="c663a268"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="ba215861"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="c073231b"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="df236e6a"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
