<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM62D FreeRTOS SDK: sciclient_irq_rm.c File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM62D FreeRTOS SDK
   &#160;<span id="projectnumber">10.00.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('sciclient__irq__rm_8c.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">sciclient_irq_rm.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<div class="textblock"><p>File containing the AM62x specific interrupt management data for RM. </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a22b925f2a4deef82e8015dd8cf0bd045"><td class="memItemLeft" align="right" valign="top">static struct Sciclient_rmIaUsedMapping&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a22b925f2a4deef82e8015dd8cf0bd045">rom_usage_DMASS0_INTAGGR_0</a> [1U]</td></tr>
<tr class="separator:a22b925f2a4deef82e8015dd8cf0bd045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75519a90962a33544751e9de6e4e5336"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a75519a90962a33544751e9de6e4e5336">vint_usage_count_DMSS_AM62_0_INTAGGR_0</a> [184U] = {0}</td></tr>
<tr class="separator:a75519a90962a33544751e9de6e4e5336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ecf278eccdb5bc676c8ace09d25ad70"><td class="memItemLeft" align="right" valign="top">static struct Sciclient_rmIaUsedMapping&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a7ecf278eccdb5bc676c8ace09d25ad70">rom_usage_DMASS1_INTAGGR_0</a> [1U]</td></tr>
<tr class="separator:a7ecf278eccdb5bc676c8ace09d25ad70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70a6968c0740dcfd15558e73375dd0b1"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a70a6968c0740dcfd15558e73375dd0b1">vint_usage_count_DMSS_AM62_1_INTAGGR_0</a> [8] = {0}</td></tr>
<tr class="separator:a70a6968c0740dcfd15558e73375dd0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a609b55afb402f0df423f3ba8d47484e5"><td class="memItemLeft" align="right" valign="top">struct Sciclient_rmIaInst&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a609b55afb402f0df423f3ba8d47484e5">gRmIaInstances</a> [<a class="el" href="sciclient__irq__rm_8h.html#ab2476a300db61118cb86b7b71e5a4ab8">SCICLIENT_RM_IA_NUM_INST</a>]</td></tr>
<tr class="separator:a609b55afb402f0df423f3ba8d47484e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4799f61f931d841a182ef8da4840a290"><td class="memItemLeft" align="right" valign="top">struct Sciclient_rmIrInst&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a4799f61f931d841a182ef8da4840a290">gRmIrInstances</a> [<a class="el" href="sciclient__irq__rm_8h.html#a8496b27cdf1b44373dad5c3fa7c33207">SCICLIENT_RM_IR_NUM_INST</a>]</td></tr>
<tr class="separator:a4799f61f931d841a182ef8da4840a290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd101eb1a0cf2e8903d61669ef874f6c"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#afd101eb1a0cf2e8903d61669ef874f6c">CMP_EVENT_INTROUTER0_outp_0_15_to_GICSS0_spi_48_63</a></td></tr>
<tr class="separator:afd101eb1a0cf2e8903d61669ef874f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d9b60b571a78e1f9080d581498c02de"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a2d9b60b571a78e1f9080d581498c02de">CMP_EVENT_INTROUTER0_outp_0_15_to_C7X256V0_CLEC_gic_spi_16_31</a></td></tr>
<tr class="separator:a2d9b60b571a78e1f9080d581498c02de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54054e1a53a098cbff0de652f0142b2e"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a54054e1a53a098cbff0de652f0142b2e">CMP_EVENT_INTROUTER0_outp_16_23_to_R5FSS0_CORE0_intr_48_55</a></td></tr>
<tr class="separator:a54054e1a53a098cbff0de652f0142b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35451fbc7f90ea86e0cfd0476a16e273"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a35451fbc7f90ea86e0cfd0476a16e273">CMP_EVENT_INTROUTER0_outp_24_31_to_DMASS0_INTAGGR_0_intaggr_levi_pend_0_7</a></td></tr>
<tr class="separator:a35451fbc7f90ea86e0cfd0476a16e273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787c313af9a2310c7c2d66909c895dda"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a787c313af9a2310c7c2d66909c895dda">CMP_EVENT_INTROUTER0_outp_34_37_to_MCU_R5FSS0_CORE0_cpu0_intr_58_61</a></td></tr>
<tr class="separator:a787c313af9a2310c7c2d66909c895dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc0131699aa571fb9635e763270cbdf9"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#adc0131699aa571fb9635e763270cbdf9">CMP_EVENT_INTROUTER0_outp_38_41_to_HSM0_nvic_51_54</a></td></tr>
<tr class="separator:adc0131699aa571fb9635e763270cbdf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8ddf022e98a24c920939c26a14dc734"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#aa8ddf022e98a24c920939c26a14dc734">tisci_if_CMP_EVENT_INTROUTER0</a> []</td></tr>
<tr class="separator:aa8ddf022e98a24c920939c26a14dc734"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fc1a91c052cadef6433d45af49addd7"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a9fc1a91c052cadef6433d45af49addd7">tisci_irq_CMP_EVENT_INTROUTER0</a></td></tr>
<tr class="separator:a9fc1a91c052cadef6433d45af49addd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5713014fd2890081727838f3fdf5681"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ae5713014fd2890081727838f3fdf5681">MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_GICSS0_spi_32_47</a></td></tr>
<tr class="separator:ae5713014fd2890081727838f3fdf5681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5533897a3172e9732979bfc82f6da14"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ad5533897a3172e9732979bfc82f6da14">MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS0_CORE0_intr_32_47</a></td></tr>
<tr class="separator:ad5533897a3172e9732979bfc82f6da14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0087ec08ca2248f62b1f0be23b9f62e5"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a0087ec08ca2248f62b1f0be23b9f62e5">MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_C7X256V0_CLEC_gic_spi_0_15</a></td></tr>
<tr class="separator:a0087ec08ca2248f62b1f0be23b9f62e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6db983f08ab8cd7c755eb6f51f7e6971"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a6db983f08ab8cd7c755eb6f51f7e6971">MAIN_GPIOMUX_INTROUTER0_outp_0_7_to_HSM0_nvic_208_215</a></td></tr>
<tr class="separator:a6db983f08ab8cd7c755eb6f51f7e6971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4734276a11824abcea7db1861c0bd7b1"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a4734276a11824abcea7db1861c0bd7b1">MAIN_GPIOMUX_INTROUTER0_outp_24_31_to_DMASS0_INTAGGR_0_intaggr_levi_pend_16_23</a></td></tr>
<tr class="separator:a4734276a11824abcea7db1861c0bd7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a630e180e8d487b6d6d0d3e26a75c75d1"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a630e180e8d487b6d6d0d3e26a75c75d1">MAIN_GPIOMUX_INTROUTER0_outp_22_23_to_DMASS0_INTAGGR_0_intaggr_levi_pend_24_25</a></td></tr>
<tr class="separator:a630e180e8d487b6d6d0d3e26a75c75d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86c468690259d408d4a4ba043314557a"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a86c468690259d408d4a4ba043314557a">MAIN_GPIOMUX_INTROUTER0_outp_34_35_to_MCU_R5FSS0_CORE0_cpu0_intr_32_33</a></td></tr>
<tr class="separator:a86c468690259d408d4a4ba043314557a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3af0586080595927407f668ac20db655"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a3af0586080595927407f668ac20db655">tisci_if_MAIN_GPIOMUX_INTROUTER0</a> []</td></tr>
<tr class="separator:a3af0586080595927407f668ac20db655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ffb5e9adc691fa42ef4434ffb84a9f0"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a5ffb5e9adc691fa42ef4434ffb84a9f0">tisci_irq_MAIN_GPIOMUX_INTROUTER0</a></td></tr>
<tr class="separator:a5ffb5e9adc691fa42ef4434ffb84a9f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af25629099f46e8e1fdc2fc8dd13c9c4d"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#af25629099f46e8e1fdc2fc8dd13c9c4d">WKUP_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_GICSS0_spi_104_107</a></td></tr>
<tr class="separator:af25629099f46e8e1fdc2fc8dd13c9c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9701ad3095e2103b66c6a991ad5a795d"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a9701ad3095e2103b66c6a991ad5a795d">WKUP_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS0_CORE0_intr_104_107</a></td></tr>
<tr class="separator:a9701ad3095e2103b66c6a991ad5a795d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac9e9887b1822c95b5c58aada913ee61"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#aac9e9887b1822c95b5c58aada913ee61">WKUP_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_C7X256V0_CLEC_gic_spi_72_75</a></td></tr>
<tr class="separator:aac9e9887b1822c95b5c58aada913ee61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18f88920064544ed87fe4b9ee87e3fe8"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a18f88920064544ed87fe4b9ee87e3fe8">WKUP_MCU_GPIOMUX_INTROUTER0_outp_4_7_to_MCU_R5FSS0_CORE0_cpu0_intr_104_107</a></td></tr>
<tr class="separator:a18f88920064544ed87fe4b9ee87e3fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22ce57853e64d36398e78e88afc6d4ee"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a22ce57853e64d36398e78e88afc6d4ee">WKUP_MCU_GPIOMUX_INTROUTER0_outp_4_7_to_HSM0_nvic_78_81</a></td></tr>
<tr class="separator:a22ce57853e64d36398e78e88afc6d4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2d04534019c6bac85458e5152048b0b"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#af2d04534019c6bac85458e5152048b0b">WKUP_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_WKUP_ESM0_esm_pls_event0_88_91</a></td></tr>
<tr class="separator:af2d04534019c6bac85458e5152048b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29311913517c7558a50e0ade7e020288"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a29311913517c7558a50e0ade7e020288">WKUP_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_WKUP_ESM0_esm_pls_event1_92_95</a></td></tr>
<tr class="separator:a29311913517c7558a50e0ade7e020288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0dfda4c03dcca540f8546b6ddca9bdc"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ad0dfda4c03dcca540f8546b6ddca9bdc">WKUP_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_WKUP_ESM0_esm_pls_event2_96_99</a></td></tr>
<tr class="separator:ad0dfda4c03dcca540f8546b6ddca9bdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fcf926f8b7a771a0e3e347075625997"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a8fcf926f8b7a771a0e3e347075625997">tisci_if_WKUP_MCU_GPIOMUX_INTROUTER0</a> []</td></tr>
<tr class="separator:a8fcf926f8b7a771a0e3e347075625997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adda45d86a389030b062c591b0226a010"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#adda45d86a389030b062c591b0226a010">tisci_irq_WKUP_MCU_GPIOMUX_INTROUTER0</a></td></tr>
<tr class="separator:adda45d86a389030b062c591b0226a010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc12f74ee5da1b86ce78756fb73b8887"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#acc12f74ee5da1b86ce78756fb73b8887">TIMESYNC_EVENT_ROUTER0_outl_0_7_to_DMASS0_INTAGGR_0_intaggr_levi_pend_8_15</a></td></tr>
<tr class="separator:acc12f74ee5da1b86ce78756fb73b8887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74e88c5148f0510ead029f7c86237975"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a74e88c5148f0510ead029f7c86237975">TIMESYNC_EVENT_ROUTER0_outl_10_10_to_CPSW0_cpts_hw1_push_0_0</a></td></tr>
<tr class="separator:a74e88c5148f0510ead029f7c86237975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af521eb8076fa9a4c191bbb5f759b61e2"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#af521eb8076fa9a4c191bbb5f759b61e2">TIMESYNC_EVENT_ROUTER0_outl_11_11_to_CPSW0_cpts_hw2_push_1_1</a></td></tr>
<tr class="separator:af521eb8076fa9a4c191bbb5f759b61e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbbe0f37b1a03069bbff343af3b552f0"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#acbbe0f37b1a03069bbff343af3b552f0">TIMESYNC_EVENT_ROUTER0_outl_12_12_to_CPSW0_cpts_hw3_push_2_2</a></td></tr>
<tr class="separator:acbbe0f37b1a03069bbff343af3b552f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dbef78a7806f9e7508fb4096a56a14f"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a7dbef78a7806f9e7508fb4096a56a14f">TIMESYNC_EVENT_ROUTER0_outl_13_13_to_CPSW0_cpts_hw4_push_3_3</a></td></tr>
<tr class="separator:a7dbef78a7806f9e7508fb4096a56a14f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac3f56b4da45eb3c2f68b48327d18465"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#aac3f56b4da45eb3c2f68b48327d18465">TIMESYNC_EVENT_ROUTER0_outl_14_14_to_CPSW0_cpts_hw5_push_4_4</a></td></tr>
<tr class="separator:aac3f56b4da45eb3c2f68b48327d18465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad19156097e172843b8cccd5f5e78eeb7"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ad19156097e172843b8cccd5f5e78eeb7">TIMESYNC_EVENT_ROUTER0_outl_15_15_to_CPSW0_cpts_hw6_push_5_5</a></td></tr>
<tr class="separator:ad19156097e172843b8cccd5f5e78eeb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88900bbad28343aec8cf1b62138de24e"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a88900bbad28343aec8cf1b62138de24e">TIMESYNC_EVENT_ROUTER0_outl_16_16_to_CPSW0_cpts_hw7_push_6_6</a></td></tr>
<tr class="separator:a88900bbad28343aec8cf1b62138de24e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2ae0da6fd04513c7a45e6cceb1427aa"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ac2ae0da6fd04513c7a45e6cceb1427aa">TIMESYNC_EVENT_ROUTER0_outl_17_17_to_CPSW0_cpts_hw8_push_7_7</a></td></tr>
<tr class="separator:ac2ae0da6fd04513c7a45e6cceb1427aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a400d837b01db09961b6da2496a36b4af"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a400d837b01db09961b6da2496a36b4af">tisci_if_TIMESYNC_EVENT_ROUTER0</a> []</td></tr>
<tr class="separator:a400d837b01db09961b6da2496a36b4af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b385b7ab3c771e116d340837f461fa4"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a2b385b7ab3c771e116d340837f461fa4">tisci_irq_TIMESYNC_EVENT_ROUTER0</a></td></tr>
<tr class="separator:a2b385b7ab3c771e116d340837f461fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a819a7519c3226e1d01c4aed86b2e5420"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a819a7519c3226e1d01c4aed86b2e5420">CPSW0_cpts_comp_0_0_to_CMP_EVENT_INTROUTER0_in_24_24</a></td></tr>
<tr class="separator:a819a7519c3226e1d01c4aed86b2e5420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58a791d9cc53044cf320a08f39add994"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a58a791d9cc53044cf320a08f39add994">CPSW0_cpts_genf0_1_1_to_TIMESYNC_EVENT_ROUTER0_in_16_16</a></td></tr>
<tr class="separator:a58a791d9cc53044cf320a08f39add994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a193007b87be6935bb57ea82961e06c96"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a193007b87be6935bb57ea82961e06c96">CPSW0_cpts_genf1_2_2_to_TIMESYNC_EVENT_ROUTER0_in_17_17</a></td></tr>
<tr class="separator:a193007b87be6935bb57ea82961e06c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11401dfdd2f824d66772d21e5e637052"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a11401dfdd2f824d66772d21e5e637052">CPSW0_cpts_sync_3_3_to_TIMESYNC_EVENT_ROUTER0_in_18_18</a></td></tr>
<tr class="separator:a11401dfdd2f824d66772d21e5e637052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cd6634f77f535aeeaa79dd33110870e"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a4cd6634f77f535aeeaa79dd33110870e">tisci_if_CPSW0</a> []</td></tr>
<tr class="separator:a4cd6634f77f535aeeaa79dd33110870e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0c2dbc2bd9900fea048e1b6d4ff66fb"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ae0c2dbc2bd9900fea048e1b6d4ff66fb">tisci_irq_CPSW0</a></td></tr>
<tr class="separator:ae0c2dbc2bd9900fea048e1b6d4ff66fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1745ed6c703be6f5879e0646121ec84a"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a1745ed6c703be6f5879e0646121ec84a">DMASS0_INTAGGR_0_intaggr_vintr_pend_0_39_to_GICSS0_spi_64_103</a></td></tr>
<tr class="separator:a1745ed6c703be6f5879e0646121ec84a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2fe759b38d23a809aa05d92d84b5962"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#af2fe759b38d23a809aa05d92d84b5962">DMASS0_INTAGGR_0_intaggr_vintr_pend_0_39_to_C7X256V0_CLEC_gic_spi_32_71</a></td></tr>
<tr class="separator:af2fe759b38d23a809aa05d92d84b5962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7519d5e7d65e7364249ea9898da60ee3"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a7519d5e7d65e7364249ea9898da60ee3">DMASS0_INTAGGR_0_intaggr_vintr_pend_84_99_to_C7X256V0_CLEC_soc_events_in_209_224</a></td></tr>
<tr class="separator:a7519d5e7d65e7364249ea9898da60ee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8c67926433905955f266ccef3a0e61d"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#af8c67926433905955f266ccef3a0e61d">DMASS0_INTAGGR_0_intaggr_vintr_pend_72_79_to_R5FSS0_CORE0_intr_8_15</a></td></tr>
<tr class="separator:af8c67926433905955f266ccef3a0e61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1ae4ae5a6bd507d1bcea493fae0e950"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ad1ae4ae5a6bd507d1bcea493fae0e950">DMASS0_INTAGGR_0_intaggr_vintr_pend_40_71_to_R5FSS0_CORE0_intr_64_95</a></td></tr>
<tr class="separator:ad1ae4ae5a6bd507d1bcea493fae0e950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad66691f09d07c83f6b2371c09e7da0c9"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ad66691f09d07c83f6b2371c09e7da0c9">DMASS0_INTAGGR_0_intaggr_vintr_pend_136_151_to_HSM0_nvic_176_191</a></td></tr>
<tr class="separator:ad66691f09d07c83f6b2371c09e7da0c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d07e0e51d2c282fb336d15f7a9ae213"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a5d07e0e51d2c282fb336d15f7a9ae213">DMASS0_INTAGGR_0_intaggr_vintr_pend_168_183_to_MCU_R5FSS0_CORE0_cpu0_intr_64_79</a></td></tr>
<tr class="separator:a5d07e0e51d2c282fb336d15f7a9ae213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad11172a9ea912d7472cb3d7f09a8f872"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ad11172a9ea912d7472cb3d7f09a8f872">tisci_if_DMASS0_INTAGGR_0</a> []</td></tr>
<tr class="separator:ad11172a9ea912d7472cb3d7f09a8f872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a42c27e6ec72ac42e9d07ebd297ea26"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a4a42c27e6ec72ac42e9d07ebd297ea26">tisci_irq_DMASS0_INTAGGR_0</a></td></tr>
<tr class="separator:a4a42c27e6ec72ac42e9d07ebd297ea26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3cd3271760db23c9cf6929b9ebc5743"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#af3cd3271760db23c9cf6929b9ebc5743">TIMER0_timer_pwm_0_0_to_TIMESYNC_EVENT_ROUTER0_in_0_0</a></td></tr>
<tr class="separator:af3cd3271760db23c9cf6929b9ebc5743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dfe1693bbd5bf35ebe38734614faacb"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a2dfe1693bbd5bf35ebe38734614faacb">tisci_if_TIMER0</a> []</td></tr>
<tr class="separator:a2dfe1693bbd5bf35ebe38734614faacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52c3080ec0c2a2f26ce2f3e9abdac38b"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a52c3080ec0c2a2f26ce2f3e9abdac38b">tisci_irq_TIMER0</a></td></tr>
<tr class="separator:a52c3080ec0c2a2f26ce2f3e9abdac38b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a462dd74dfc7a9161fcc54f4fcaba7902"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a462dd74dfc7a9161fcc54f4fcaba7902">TIMER1_timer_pwm_0_0_to_TIMESYNC_EVENT_ROUTER0_in_1_1</a></td></tr>
<tr class="separator:a462dd74dfc7a9161fcc54f4fcaba7902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97c6d3df3dbe590c7ee14e1092327ec5"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a97c6d3df3dbe590c7ee14e1092327ec5">tisci_if_TIMER1</a> []</td></tr>
<tr class="separator:a97c6d3df3dbe590c7ee14e1092327ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5135b3bbaf1ada5446594c0dbe25d8d"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ab5135b3bbaf1ada5446594c0dbe25d8d">tisci_irq_TIMER1</a></td></tr>
<tr class="separator:ab5135b3bbaf1ada5446594c0dbe25d8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e9a00186baa39f07bacfa6ef0460a6"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a77e9a00186baa39f07bacfa6ef0460a6">TIMER2_timer_pwm_0_0_to_TIMESYNC_EVENT_ROUTER0_in_2_2</a></td></tr>
<tr class="separator:a77e9a00186baa39f07bacfa6ef0460a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a369553186010c39606bc30247788977b"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a369553186010c39606bc30247788977b">tisci_if_TIMER2</a> []</td></tr>
<tr class="separator:a369553186010c39606bc30247788977b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a494980acba02aa09b8621b1423977433"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a494980acba02aa09b8621b1423977433">tisci_irq_TIMER2</a></td></tr>
<tr class="separator:a494980acba02aa09b8621b1423977433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f7d95667b82f8b3cdee68bd4c7ddf75"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a1f7d95667b82f8b3cdee68bd4c7ddf75">TIMER3_timer_pwm_0_0_to_TIMESYNC_EVENT_ROUTER0_in_3_3</a></td></tr>
<tr class="separator:a1f7d95667b82f8b3cdee68bd4c7ddf75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81dc2a2da443a073433f5fd9e514e7ea"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a81dc2a2da443a073433f5fd9e514e7ea">tisci_if_TIMER3</a> []</td></tr>
<tr class="separator:a81dc2a2da443a073433f5fd9e514e7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0c14d9458aa7b23e00764f45d0e04ad"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#af0c14d9458aa7b23e00764f45d0e04ad">tisci_irq_TIMER3</a></td></tr>
<tr class="separator:af0c14d9458aa7b23e00764f45d0e04ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89907e4ba7833026c9e4e9fff17554e0"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a89907e4ba7833026c9e4e9fff17554e0">WKUP_GTC0_gtc_push_event_0_0_to_TIMESYNC_EVENT_ROUTER0_in_11_11</a></td></tr>
<tr class="separator:a89907e4ba7833026c9e4e9fff17554e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4b61e95c033f274fd4214f0bd88a6ef"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#af4b61e95c033f274fd4214f0bd88a6ef">tisci_if_WKUP_GTC0</a> []</td></tr>
<tr class="separator:af4b61e95c033f274fd4214f0bd88a6ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a396b6dc002bb31c348084021e90b9217"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a396b6dc002bb31c348084021e90b9217">tisci_irq_WKUP_GTC0</a></td></tr>
<tr class="separator:a396b6dc002bb31c348084021e90b9217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0999acbffb34873d8789519cd740b7af"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a0999acbffb34873d8789519cd740b7af">GPIO0_gpio_0_89_to_MAIN_GPIOMUX_INTROUTER0_in_0_89</a></td></tr>
<tr class="separator:a0999acbffb34873d8789519cd740b7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a325c0002d9ffad4b69be81ecc522f41f"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a325c0002d9ffad4b69be81ecc522f41f">GPIO0_gpio_90_91_to_MAIN_GPIOMUX_INTROUTER0_in_176_177</a></td></tr>
<tr class="separator:a325c0002d9ffad4b69be81ecc522f41f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cc7fca71ea7c7959e0b765668cee3cf"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a1cc7fca71ea7c7959e0b765668cee3cf">GPIO0_gpio_bank_92_97_to_MAIN_GPIOMUX_INTROUTER0_in_190_195</a></td></tr>
<tr class="separator:a1cc7fca71ea7c7959e0b765668cee3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2afc2da39f68f6ee64eee00500453e4d"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a2afc2da39f68f6ee64eee00500453e4d">tisci_if_GPIO0</a> []</td></tr>
<tr class="separator:a2afc2da39f68f6ee64eee00500453e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f2b4944f8a41cb62446cd7304608d8b"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a6f2b4944f8a41cb62446cd7304608d8b">tisci_irq_GPIO0</a></td></tr>
<tr class="separator:a6f2b4944f8a41cb62446cd7304608d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04e28ecf724aed636a511433179ca924"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a04e28ecf724aed636a511433179ca924">GPIO1_gpio_0_71_to_MAIN_GPIOMUX_INTROUTER0_in_90_161</a></td></tr>
<tr class="separator:a04e28ecf724aed636a511433179ca924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a119cc5d2ef3a657ac072fdd8f7c05d9e"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a119cc5d2ef3a657ac072fdd8f7c05d9e">GPIO1_gpio_bank_72_76_to_MAIN_GPIOMUX_INTROUTER0_in_180_184</a></td></tr>
<tr class="separator:a119cc5d2ef3a657ac072fdd8f7c05d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1dd7bee508ac4db9347c502e0e2af0e4"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a1dd7bee508ac4db9347c502e0e2af0e4">tisci_if_GPIO1</a> []</td></tr>
<tr class="separator:a1dd7bee508ac4db9347c502e0e2af0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fd7ab5ed75b89ba434a7ba57a4aa169"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a8fd7ab5ed75b89ba434a7ba57a4aa169">tisci_irq_GPIO1</a></td></tr>
<tr class="separator:a8fd7ab5ed75b89ba434a7ba57a4aa169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b9771a7bc8f987feb4113bca64d79ce"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a1b9771a7bc8f987feb4113bca64d79ce">MCU_GPIO0_gpio_0_23_to_WKUP_MCU_GPIOMUX_INTROUTER0_in_0_23</a></td></tr>
<tr class="separator:a1b9771a7bc8f987feb4113bca64d79ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfa9acf264eb00b20ba92f6994b158da"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#adfa9acf264eb00b20ba92f6994b158da">MCU_GPIO0_gpio_bank_24_25_to_WKUP_MCU_GPIOMUX_INTROUTER0_in_30_31</a></td></tr>
<tr class="separator:adfa9acf264eb00b20ba92f6994b158da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a070a59580f6d22b224d22b19c6ed62d3"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a070a59580f6d22b224d22b19c6ed62d3">tisci_if_MCU_GPIO0</a> []</td></tr>
<tr class="separator:a070a59580f6d22b224d22b19c6ed62d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7065e41bb4ecadfa6aa517718742ed4"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ae7065e41bb4ecadfa6aa517718742ed4">tisci_irq_MCU_GPIO0</a></td></tr>
<tr class="separator:ae7065e41bb4ecadfa6aa517718742ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9149ff69f6d539e21a4965b84248d93b"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a9149ff69f6d539e21a4965b84248d93b">GPMC0_gpmc_sdmareq_0_0_to_DMASS0_INTAGGR_0_intaggr_levi_pend_26_26</a></td></tr>
<tr class="separator:a9149ff69f6d539e21a4965b84248d93b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34e13cf5f2426f0ce9b420ea477c6039"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a34e13cf5f2426f0ce9b420ea477c6039">tisci_if_GPMC0</a> []</td></tr>
<tr class="separator:a34e13cf5f2426f0ce9b420ea477c6039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3208e00cf86e945cf8ed55a3e47581d2"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a3208e00cf86e945cf8ed55a3e47581d2">tisci_irq_GPMC0</a></td></tr>
<tr class="separator:a3208e00cf86e945cf8ed55a3e47581d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77c4be91eb7067e3d773a2e4c948bd50"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a77c4be91eb7067e3d773a2e4c948bd50">EPWM0_epwm_synco_o_0_0_to_TIMESYNC_EVENT_ROUTER0_in_8_8</a></td></tr>
<tr class="separator:a77c4be91eb7067e3d773a2e4c948bd50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97df5a388751377f1e9ed56aa686a99d"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a97df5a388751377f1e9ed56aa686a99d">tisci_if_EPWM0</a> []</td></tr>
<tr class="separator:a97df5a388751377f1e9ed56aa686a99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4548bb5d58d9480e668900f1d1333d74"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a4548bb5d58d9480e668900f1d1333d74">tisci_irq_EPWM0</a></td></tr>
<tr class="separator:a4548bb5d58d9480e668900f1d1333d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bc6ffdc50660d97e29819a100630418"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a1bc6ffdc50660d97e29819a100630418">MCRC64_0_dma_event_0_3_to_DMASS0_INTAGGR_0_intaggr_levi_pend_28_31</a></td></tr>
<tr class="separator:a1bc6ffdc50660d97e29819a100630418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adabb3e3a36e59028d47dba15168bc079"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#adabb3e3a36e59028d47dba15168bc079">tisci_if_MCRC64_0</a> []</td></tr>
<tr class="separator:adabb3e3a36e59028d47dba15168bc079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03065e1fc204c3c5c5382be1808604d8"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a03065e1fc204c3c5c5382be1808604d8">tisci_irq_MCRC64_0</a></td></tr>
<tr class="separator:a03065e1fc204c3c5c5382be1808604d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b1a5452404a47774deb7f2500ebd343"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a2b1a5452404a47774deb7f2500ebd343">DEBUGSS0_davdma_level_0_0_to_DMASS0_INTAGGR_0_intaggr_levi_pend_27_27</a></td></tr>
<tr class="separator:a2b1a5452404a47774deb7f2500ebd343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23680f0d06578fdb1083228bc90fd262"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a23680f0d06578fdb1083228bc90fd262">tisci_if_DEBUGSS0</a> []</td></tr>
<tr class="separator:a23680f0d06578fdb1083228bc90fd262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b9da48bc245e777b3e882aaa277b883"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a6b9da48bc245e777b3e882aaa277b883">tisci_irq_DEBUGSS0</a></td></tr>
<tr class="separator:a6b9da48bc245e777b3e882aaa277b883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb30ceecf03a8a4d3634dd0cb5b2d047"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#abb30ceecf03a8a4d3634dd0cb5b2d047">DMASS1_INTAGGR_0_intaggr_vintr_pend_0_7_to_GICSS0_spi_237_244</a></td></tr>
<tr class="separator:abb30ceecf03a8a4d3634dd0cb5b2d047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae48689f6b5958ba19f33d663a1cfa6d7"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ae48689f6b5958ba19f33d663a1cfa6d7">DMASS1_INTAGGR_0_intaggr_vintr_pend_0_3_to_R5FSS0_CORE0_intr_129_132</a></td></tr>
<tr class="separator:ae48689f6b5958ba19f33d663a1cfa6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8472a5feca6f5645fd1eebf7da37d5f"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ac8472a5feca6f5645fd1eebf7da37d5f">DMASS1_INTAGGR_0_intaggr_vintr_pend_4_4_to_R5FSS0_CORE0_intr_150_150</a></td></tr>
<tr class="separator:ac8472a5feca6f5645fd1eebf7da37d5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2063041052da8cfa95c8ee4dec95e397"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a2063041052da8cfa95c8ee4dec95e397">DMASS1_INTAGGR_0_intaggr_vintr_pend_5_7_to_R5FSS0_CORE0_intr_158_160</a></td></tr>
<tr class="separator:a2063041052da8cfa95c8ee4dec95e397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3573e7bd279a5583d3b2ef5010db3afc"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a3573e7bd279a5583d3b2ef5010db3afc">DMASS1_INTAGGR_0_intaggr_vintr_pend_0_3_to_MCU_R5FSS0_CORE0_cpu0_intr_129_132</a></td></tr>
<tr class="separator:a3573e7bd279a5583d3b2ef5010db3afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fd8fab392b70330570faeecfa218e0e"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a2fd8fab392b70330570faeecfa218e0e">DMASS1_INTAGGR_0_intaggr_vintr_pend_4_4_to_MCU_R5FSS0_CORE0_cpu0_intr_150_150</a></td></tr>
<tr class="separator:a2fd8fab392b70330570faeecfa218e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8003b41af1800d2fe2a1940af67b84c"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ac8003b41af1800d2fe2a1940af67b84c">DMASS1_INTAGGR_0_intaggr_vintr_pend_5_7_to_MCU_R5FSS0_CORE0_cpu0_intr_158_160</a></td></tr>
<tr class="separator:ac8003b41af1800d2fe2a1940af67b84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3ce2b8139274eb51b007cacd9b925e0"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#af3ce2b8139274eb51b007cacd9b925e0">DMASS1_INTAGGR_0_intaggr_vintr_pend_0_3_to_C7X256V0_CLEC_gic_spi_205_208</a></td></tr>
<tr class="separator:af3ce2b8139274eb51b007cacd9b925e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03d2866bd790651677ff73a301e70717"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqIf *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a03d2866bd790651677ff73a301e70717">tisci_if_DMASS1_INTAGGR_0</a> []</td></tr>
<tr class="separator:a03d2866bd790651677ff73a301e70717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a766f88442d9d673e506600d5559d0a90"><td class="memItemLeft" align="right" valign="top">static const struct Sciclient_rmIrqNode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a766f88442d9d673e506600d5559d0a90">tisci_irq_DMASS1_INTAGGR_0</a></td></tr>
<tr class="separator:a766f88442d9d673e506600d5559d0a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a099af1d82c0ad9875ecc10e0b4062bf8"><td class="memItemLeft" align="right" valign="top">const struct Sciclient_rmIrqNode *const&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#a099af1d82c0ad9875ecc10e0b4062bf8">gRmIrqTree</a> [<a class="el" href="sciclient__irq__rm_8h.html#ac231b52a21740814a0859598c89b6581a8dacdf570f902ee4aee6db9a9b70e2e3">RM_IRQ_TREE_MAX</a>]</td></tr>
<tr class="separator:a099af1d82c0ad9875ecc10e0b4062bf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae78f83212a85f4336cae2462768a0d0b"><td class="memItemLeft" align="right" valign="top">const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="sciclient__irq__rm_8c.html#ae78f83212a85f4336cae2462768a0d0b">gRmIrqTreeCount</a> = sizeof(<a class="el" href="sciclient__irq__rm_8c.html#a099af1d82c0ad9875ecc10e0b4062bf8">gRmIrqTree</a>)/sizeof(<a class="el" href="sciclient__irq__rm_8c.html#a099af1d82c0ad9875ecc10e0b4062bf8">gRmIrqTree</a>[0])</td></tr>
<tr class="separator:ae78f83212a85f4336cae2462768a0d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a22b925f2a4deef82e8015dd8cf0bd045"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22b925f2a4deef82e8015dd8cf0bd045">&#9670;&nbsp;</a></span>rom_usage_DMASS0_INTAGGR_0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">struct Sciclient_rmIaUsedMapping rom_usage_DMASS0_INTAGGR_0[1U]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    {</div>
<div class="line">        .event = 30U,</div>
<div class="line">        .cleared = <span class="keyword">false</span>,</div>
<div class="line">    },</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a75519a90962a33544751e9de6e4e5336"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75519a90962a33544751e9de6e4e5336">&#9670;&nbsp;</a></span>vint_usage_count_DMSS_AM62_0_INTAGGR_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t vint_usage_count_DMSS_AM62_0_INTAGGR_0[184U] = {0}</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7ecf278eccdb5bc676c8ace09d25ad70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ecf278eccdb5bc676c8ace09d25ad70">&#9670;&nbsp;</a></span>rom_usage_DMASS1_INTAGGR_0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">struct Sciclient_rmIaUsedMapping rom_usage_DMASS1_INTAGGR_0[1U]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">{</div>
<div class="line">    .event = 5651U,</div>
<div class="line">    .cleared = <span class="keyword">false</span>,</div>
<div class="line">},</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a70a6968c0740dcfd15558e73375dd0b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70a6968c0740dcfd15558e73375dd0b1">&#9670;&nbsp;</a></span>vint_usage_count_DMSS_AM62_1_INTAGGR_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t vint_usage_count_DMSS_AM62_1_INTAGGR_0[8] = {0}</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a609b55afb402f0df423f3ba8d47484e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a609b55afb402f0df423f3ba8d47484e5">&#9670;&nbsp;</a></span>gRmIaInstances</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct Sciclient_rmIaInst gRmIaInstances[<a class="el" href="sciclient__irq__rm_8h.html#ab2476a300db61118cb86b7b71e5a4ab8">SCICLIENT_RM_IA_NUM_INST</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div>
<div class="line">{</div>
<div class="line">    {</div>
<div class="line">        .dev_id             = <a class="code" href="group__tisci__devices.html#ga0e3512a68cbd8b25382f64aa782f828b">TISCI_DEV_DMASS0_INTAGGR_0</a>,</div>
<div class="line">        .imap               = 0x48100000,</div>
<div class="line">        .sevt_offset        = 0u,</div>
<div class="line">        .n_sevt             = 1536u,</div>
<div class="line">        .n_vint             = 184,</div>
<div class="line">        .vint_usage_count   = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a75519a90962a33544751e9de6e4e5336">vint_usage_count_DMSS_AM62_0_INTAGGR_0</a>[0],</div>
<div class="line">        .v0_b0_evt          = 0,</div>
<div class="line">        .rom_usage = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a22b925f2a4deef82e8015dd8cf0bd045">rom_usage_DMASS0_INTAGGR_0</a>[0U],</div>
<div class="line">        .n_rom_usage = 1,</div>
<div class="line">    },</div>
<div class="line">    {</div>
<div class="line">        .dev_id             = <a class="code" href="group__tisci__devices.html#ga873d084b7611166066b5d4bc837ab2fc">TISCI_DEV_DMASS1_INTAGGR_0</a>,</div>
<div class="line">        .imap               = 0x4e0b0000,</div>
<div class="line">        .sevt_offset        = 0u,</div>
<div class="line">        .n_sevt             = 128u,</div>
<div class="line">        .n_vint             = 8,</div>
<div class="line">        .vint_usage_count   = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a70a6968c0740dcfd15558e73375dd0b1">vint_usage_count_DMSS_AM62_1_INTAGGR_0</a>[0],</div>
<div class="line">        .v0_b0_evt          = 0,</div>
<div class="line">        .rom_usage = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a7ecf278eccdb5bc676c8ace09d25ad70">rom_usage_DMASS1_INTAGGR_0</a>[0U],</div>
<div class="line">        .n_rom_usage = 1,</div>
<div class="line">    }</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a4799f61f931d841a182ef8da4840a290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4799f61f931d841a182ef8da4840a290">&#9670;&nbsp;</a></span>gRmIrInstances</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct Sciclient_rmIrInst gRmIrInstances[<a class="el" href="sciclient__irq__rm_8h.html#a8496b27cdf1b44373dad5c3fa7c33207">SCICLIENT_RM_IR_NUM_INST</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd101eb1a0cf2e8903d61669ef874f6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd101eb1a0cf2e8903d61669ef874f6c">&#9670;&nbsp;</a></span>CMP_EVENT_INTROUTER0_outp_0_15_to_GICSS0_spi_48_63</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf CMP_EVENT_INTROUTER0_outp_0_15_to_GICSS0_spi_48_63</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 16,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga3ac0d08d25c87bdafe859df81cabc3e5">TISCI_DEV_GICSS0</a>,</div>
<div class="line">    .rbase = 48,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a2d9b60b571a78e1f9080d581498c02de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d9b60b571a78e1f9080d581498c02de">&#9670;&nbsp;</a></span>CMP_EVENT_INTROUTER0_outp_0_15_to_C7X256V0_CLEC_gic_spi_16_31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf CMP_EVENT_INTROUTER0_outp_0_15_to_C7X256V0_CLEC_gic_spi_16_31</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 16,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga71368df2980207cded70a090155481bc">TISCI_DEV_C7X256V0_CLEC</a>,</div>
<div class="line">    .rbase = 16,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a54054e1a53a098cbff0de652f0142b2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54054e1a53a098cbff0de652f0142b2e">&#9670;&nbsp;</a></span>CMP_EVENT_INTROUTER0_outp_16_23_to_R5FSS0_CORE0_intr_48_55</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf CMP_EVENT_INTROUTER0_outp_16_23_to_R5FSS0_CORE0_intr_48_55</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 16,</div>
<div class="line">    .len = 8,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gaa12e72d7e3e3a12edf345eca62af6024">TISCI_DEV_WKUP_R5FSS0_CORE0</a>,</div>
<div class="line">    .rbase = 48,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a35451fbc7f90ea86e0cfd0476a16e273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35451fbc7f90ea86e0cfd0476a16e273">&#9670;&nbsp;</a></span>CMP_EVENT_INTROUTER0_outp_24_31_to_DMASS0_INTAGGR_0_intaggr_levi_pend_0_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf CMP_EVENT_INTROUTER0_outp_24_31_to_DMASS0_INTAGGR_0_intaggr_levi_pend_0_7</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 24,</div>
<div class="line">    .len = 8,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga0e3512a68cbd8b25382f64aa782f828b">TISCI_DEV_DMASS0_INTAGGR_0</a>,</div>
<div class="line">    .rbase = 0,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a787c313af9a2310c7c2d66909c895dda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a787c313af9a2310c7c2d66909c895dda">&#9670;&nbsp;</a></span>CMP_EVENT_INTROUTER0_outp_34_37_to_MCU_R5FSS0_CORE0_cpu0_intr_58_61</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf CMP_EVENT_INTROUTER0_outp_34_37_to_MCU_R5FSS0_CORE0_cpu0_intr_58_61</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 34,</div>
<div class="line">    .len = 4,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga30a63895cc0280308097076a47f89f1c">TISCI_DEV_MCU_R5FSS0_CORE0</a>,</div>
<div class="line">    .rbase = 58,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="adc0131699aa571fb9635e763270cbdf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc0131699aa571fb9635e763270cbdf9">&#9670;&nbsp;</a></span>CMP_EVENT_INTROUTER0_outp_38_41_to_HSM0_nvic_51_54</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf CMP_EVENT_INTROUTER0_outp_38_41_to_HSM0_nvic_51_54</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 38,</div>
<div class="line">    .len = 4,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga0cfd4206a8b31d8e7411ceb8eb5ace4e">TISCI_DEV_HSM0</a>,</div>
<div class="line">    .rbase = 51,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="aa8ddf022e98a24c920939c26a14dc734"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8ddf022e98a24c920939c26a14dc734">&#9670;&nbsp;</a></span>tisci_if_CMP_EVENT_INTROUTER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_CMP_EVENT_INTROUTER0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#afd101eb1a0cf2e8903d61669ef874f6c">CMP_EVENT_INTROUTER0_outp_0_15_to_GICSS0_spi_48_63</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a2d9b60b571a78e1f9080d581498c02de">CMP_EVENT_INTROUTER0_outp_0_15_to_C7X256V0_CLEC_gic_spi_16_31</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a54054e1a53a098cbff0de652f0142b2e">CMP_EVENT_INTROUTER0_outp_16_23_to_R5FSS0_CORE0_intr_48_55</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a35451fbc7f90ea86e0cfd0476a16e273">CMP_EVENT_INTROUTER0_outp_24_31_to_DMASS0_INTAGGR_0_intaggr_levi_pend_0_7</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a787c313af9a2310c7c2d66909c895dda">CMP_EVENT_INTROUTER0_outp_34_37_to_MCU_R5FSS0_CORE0_cpu0_intr_58_61</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#adc0131699aa571fb9635e763270cbdf9">CMP_EVENT_INTROUTER0_outp_38_41_to_HSM0_nvic_51_54</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a9fc1a91c052cadef6433d45af49addd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fc1a91c052cadef6433d45af49addd7">&#9670;&nbsp;</a></span>tisci_irq_CMP_EVENT_INTROUTER0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_CMP_EVENT_INTROUTER0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#gaf976616dd8cf3fe0ed7e42cb053279b3">TISCI_DEV_CMP_EVENT_INTROUTER0</a>,</div>
<div class="line">    .n_if = 6,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#aa8ddf022e98a24c920939c26a14dc734">tisci_if_CMP_EVENT_INTROUTER0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ae5713014fd2890081727838f3fdf5681"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5713014fd2890081727838f3fdf5681">&#9670;&nbsp;</a></span>MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_GICSS0_spi_32_47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_GICSS0_spi_32_47</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 16,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga3ac0d08d25c87bdafe859df81cabc3e5">TISCI_DEV_GICSS0</a>,</div>
<div class="line">    .rbase = 32,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ad5533897a3172e9732979bfc82f6da14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5533897a3172e9732979bfc82f6da14">&#9670;&nbsp;</a></span>MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS0_CORE0_intr_32_47</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS0_CORE0_intr_32_47</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 16,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gaa12e72d7e3e3a12edf345eca62af6024">TISCI_DEV_WKUP_R5FSS0_CORE0</a>,</div>
<div class="line">    .rbase = 32,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a0087ec08ca2248f62b1f0be23b9f62e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0087ec08ca2248f62b1f0be23b9f62e5">&#9670;&nbsp;</a></span>MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_C7X256V0_CLEC_gic_spi_0_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_C7X256V0_CLEC_gic_spi_0_15</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 16,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga71368df2980207cded70a090155481bc">TISCI_DEV_C7X256V0_CLEC</a>,</div>
<div class="line">    .rbase = 0,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a6db983f08ab8cd7c755eb6f51f7e6971"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6db983f08ab8cd7c755eb6f51f7e6971">&#9670;&nbsp;</a></span>MAIN_GPIOMUX_INTROUTER0_outp_0_7_to_HSM0_nvic_208_215</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_0_7_to_HSM0_nvic_208_215</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 8,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga0cfd4206a8b31d8e7411ceb8eb5ace4e">TISCI_DEV_HSM0</a>,</div>
<div class="line">    .rbase = 208,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a4734276a11824abcea7db1861c0bd7b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4734276a11824abcea7db1861c0bd7b1">&#9670;&nbsp;</a></span>MAIN_GPIOMUX_INTROUTER0_outp_24_31_to_DMASS0_INTAGGR_0_intaggr_levi_pend_16_23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_24_31_to_DMASS0_INTAGGR_0_intaggr_levi_pend_16_23</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 24,</div>
<div class="line">    .len = 8,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga0e3512a68cbd8b25382f64aa782f828b">TISCI_DEV_DMASS0_INTAGGR_0</a>,</div>
<div class="line">    .rbase = 16,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a630e180e8d487b6d6d0d3e26a75c75d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a630e180e8d487b6d6d0d3e26a75c75d1">&#9670;&nbsp;</a></span>MAIN_GPIOMUX_INTROUTER0_outp_22_23_to_DMASS0_INTAGGR_0_intaggr_levi_pend_24_25</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_22_23_to_DMASS0_INTAGGR_0_intaggr_levi_pend_24_25</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 22,</div>
<div class="line">    .len = 2,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga0e3512a68cbd8b25382f64aa782f828b">TISCI_DEV_DMASS0_INTAGGR_0</a>,</div>
<div class="line">    .rbase = 24,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a86c468690259d408d4a4ba043314557a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86c468690259d408d4a4ba043314557a">&#9670;&nbsp;</a></span>MAIN_GPIOMUX_INTROUTER0_outp_34_35_to_MCU_R5FSS0_CORE0_cpu0_intr_32_33</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_34_35_to_MCU_R5FSS0_CORE0_cpu0_intr_32_33</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 34,</div>
<div class="line">    .len = 2,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga30a63895cc0280308097076a47f89f1c">TISCI_DEV_MCU_R5FSS0_CORE0</a>,</div>
<div class="line">    .rbase = 32,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a3af0586080595927407f668ac20db655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3af0586080595927407f668ac20db655">&#9670;&nbsp;</a></span>tisci_if_MAIN_GPIOMUX_INTROUTER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_MAIN_GPIOMUX_INTROUTER0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ae5713014fd2890081727838f3fdf5681">MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_GICSS0_spi_32_47</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ad5533897a3172e9732979bfc82f6da14">MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS0_CORE0_intr_32_47</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a0087ec08ca2248f62b1f0be23b9f62e5">MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_C7X256V0_CLEC_gic_spi_0_15</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a6db983f08ab8cd7c755eb6f51f7e6971">MAIN_GPIOMUX_INTROUTER0_outp_0_7_to_HSM0_nvic_208_215</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a4734276a11824abcea7db1861c0bd7b1">MAIN_GPIOMUX_INTROUTER0_outp_24_31_to_DMASS0_INTAGGR_0_intaggr_levi_pend_16_23</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a630e180e8d487b6d6d0d3e26a75c75d1">MAIN_GPIOMUX_INTROUTER0_outp_22_23_to_DMASS0_INTAGGR_0_intaggr_levi_pend_24_25</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a86c468690259d408d4a4ba043314557a">MAIN_GPIOMUX_INTROUTER0_outp_34_35_to_MCU_R5FSS0_CORE0_cpu0_intr_32_33</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a5ffb5e9adc691fa42ef4434ffb84a9f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ffb5e9adc691fa42ef4434ffb84a9f0">&#9670;&nbsp;</a></span>tisci_irq_MAIN_GPIOMUX_INTROUTER0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_MAIN_GPIOMUX_INTROUTER0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#ga45537edc88a2d4adcd6813105bee42cd">TISCI_DEV_MAIN_GPIOMUX_INTROUTER0</a>,</div>
<div class="line">    .n_if = 7,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a3af0586080595927407f668ac20db655">tisci_if_MAIN_GPIOMUX_INTROUTER0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="af25629099f46e8e1fdc2fc8dd13c9c4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af25629099f46e8e1fdc2fc8dd13c9c4d">&#9670;&nbsp;</a></span>WKUP_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_GICSS0_spi_104_107</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf WKUP_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_GICSS0_spi_104_107</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 4,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga3ac0d08d25c87bdafe859df81cabc3e5">TISCI_DEV_GICSS0</a>,</div>
<div class="line">    .rbase = 104,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a9701ad3095e2103b66c6a991ad5a795d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9701ad3095e2103b66c6a991ad5a795d">&#9670;&nbsp;</a></span>WKUP_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS0_CORE0_intr_104_107</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf WKUP_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS0_CORE0_intr_104_107</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 4,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gaa12e72d7e3e3a12edf345eca62af6024">TISCI_DEV_WKUP_R5FSS0_CORE0</a>,</div>
<div class="line">    .rbase = 104,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="aac9e9887b1822c95b5c58aada913ee61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac9e9887b1822c95b5c58aada913ee61">&#9670;&nbsp;</a></span>WKUP_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_C7X256V0_CLEC_gic_spi_72_75</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf WKUP_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_C7X256V0_CLEC_gic_spi_72_75</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 4,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga71368df2980207cded70a090155481bc">TISCI_DEV_C7X256V0_CLEC</a>,</div>
<div class="line">    .rbase = 72,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a18f88920064544ed87fe4b9ee87e3fe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18f88920064544ed87fe4b9ee87e3fe8">&#9670;&nbsp;</a></span>WKUP_MCU_GPIOMUX_INTROUTER0_outp_4_7_to_MCU_R5FSS0_CORE0_cpu0_intr_104_107</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf WKUP_MCU_GPIOMUX_INTROUTER0_outp_4_7_to_MCU_R5FSS0_CORE0_cpu0_intr_104_107</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 4,</div>
<div class="line">    .len = 4,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga30a63895cc0280308097076a47f89f1c">TISCI_DEV_MCU_R5FSS0_CORE0</a>,</div>
<div class="line">    .rbase = 104,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a22ce57853e64d36398e78e88afc6d4ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22ce57853e64d36398e78e88afc6d4ee">&#9670;&nbsp;</a></span>WKUP_MCU_GPIOMUX_INTROUTER0_outp_4_7_to_HSM0_nvic_78_81</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf WKUP_MCU_GPIOMUX_INTROUTER0_outp_4_7_to_HSM0_nvic_78_81</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 4,</div>
<div class="line">    .len = 4,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga0cfd4206a8b31d8e7411ceb8eb5ace4e">TISCI_DEV_HSM0</a>,</div>
<div class="line">    .rbase = 78,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="af2d04534019c6bac85458e5152048b0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2d04534019c6bac85458e5152048b0b">&#9670;&nbsp;</a></span>WKUP_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_WKUP_ESM0_esm_pls_event0_88_91</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf WKUP_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_WKUP_ESM0_esm_pls_event0_88_91</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 8,</div>
<div class="line">    .len = 4,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga2fee8db0c31dd3dd02e61684fe8cf7b9">TISCI_DEV_WKUP_ESM0</a>,</div>
<div class="line">    .rbase = 88,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a29311913517c7558a50e0ade7e020288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29311913517c7558a50e0ade7e020288">&#9670;&nbsp;</a></span>WKUP_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_WKUP_ESM0_esm_pls_event1_92_95</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf WKUP_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_WKUP_ESM0_esm_pls_event1_92_95</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 8,</div>
<div class="line">    .len = 4,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga2fee8db0c31dd3dd02e61684fe8cf7b9">TISCI_DEV_WKUP_ESM0</a>,</div>
<div class="line">    .rbase = 92,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ad0dfda4c03dcca540f8546b6ddca9bdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0dfda4c03dcca540f8546b6ddca9bdc">&#9670;&nbsp;</a></span>WKUP_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_WKUP_ESM0_esm_pls_event2_96_99</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf WKUP_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_WKUP_ESM0_esm_pls_event2_96_99</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 8,</div>
<div class="line">    .len = 4,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga2fee8db0c31dd3dd02e61684fe8cf7b9">TISCI_DEV_WKUP_ESM0</a>,</div>
<div class="line">    .rbase = 96,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a8fcf926f8b7a771a0e3e347075625997"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fcf926f8b7a771a0e3e347075625997">&#9670;&nbsp;</a></span>tisci_if_WKUP_MCU_GPIOMUX_INTROUTER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_WKUP_MCU_GPIOMUX_INTROUTER0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#af25629099f46e8e1fdc2fc8dd13c9c4d">WKUP_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_GICSS0_spi_104_107</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a9701ad3095e2103b66c6a991ad5a795d">WKUP_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS0_CORE0_intr_104_107</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#aac9e9887b1822c95b5c58aada913ee61">WKUP_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_C7X256V0_CLEC_gic_spi_72_75</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a18f88920064544ed87fe4b9ee87e3fe8">WKUP_MCU_GPIOMUX_INTROUTER0_outp_4_7_to_MCU_R5FSS0_CORE0_cpu0_intr_104_107</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a22ce57853e64d36398e78e88afc6d4ee">WKUP_MCU_GPIOMUX_INTROUTER0_outp_4_7_to_HSM0_nvic_78_81</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#af2d04534019c6bac85458e5152048b0b">WKUP_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_WKUP_ESM0_esm_pls_event0_88_91</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a29311913517c7558a50e0ade7e020288">WKUP_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_WKUP_ESM0_esm_pls_event1_92_95</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ad0dfda4c03dcca540f8546b6ddca9bdc">WKUP_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_WKUP_ESM0_esm_pls_event2_96_99</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="adda45d86a389030b062c591b0226a010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adda45d86a389030b062c591b0226a010">&#9670;&nbsp;</a></span>tisci_irq_WKUP_MCU_GPIOMUX_INTROUTER0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_WKUP_MCU_GPIOMUX_INTROUTER0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#gaabc33775e5c91b09153f0fe63f378eb8">TISCI_DEV_WKUP_MCU_GPIOMUX_INTROUTER0</a>,</div>
<div class="line">    .n_if = 8,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a8fcf926f8b7a771a0e3e347075625997">tisci_if_WKUP_MCU_GPIOMUX_INTROUTER0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="acc12f74ee5da1b86ce78756fb73b8887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc12f74ee5da1b86ce78756fb73b8887">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_ROUTER0_outl_0_7_to_DMASS0_INTAGGR_0_intaggr_levi_pend_8_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_ROUTER0_outl_0_7_to_DMASS0_INTAGGR_0_intaggr_levi_pend_8_15</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 8,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga0e3512a68cbd8b25382f64aa782f828b">TISCI_DEV_DMASS0_INTAGGR_0</a>,</div>
<div class="line">    .rbase = 8,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a74e88c5148f0510ead029f7c86237975"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74e88c5148f0510ead029f7c86237975">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_ROUTER0_outl_10_10_to_CPSW0_cpts_hw1_push_0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_ROUTER0_outl_10_10_to_CPSW0_cpts_hw1_push_0_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 10,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gac53f9d1cf5cec6fe90aef923067de75c">TISCI_DEV_CPSW0</a>,</div>
<div class="line">    .rbase = 0,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="af521eb8076fa9a4c191bbb5f759b61e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af521eb8076fa9a4c191bbb5f759b61e2">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_ROUTER0_outl_11_11_to_CPSW0_cpts_hw2_push_1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_ROUTER0_outl_11_11_to_CPSW0_cpts_hw2_push_1_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 11,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gac53f9d1cf5cec6fe90aef923067de75c">TISCI_DEV_CPSW0</a>,</div>
<div class="line">    .rbase = 1,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="acbbe0f37b1a03069bbff343af3b552f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbbe0f37b1a03069bbff343af3b552f0">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_ROUTER0_outl_12_12_to_CPSW0_cpts_hw3_push_2_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_ROUTER0_outl_12_12_to_CPSW0_cpts_hw3_push_2_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 12,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gac53f9d1cf5cec6fe90aef923067de75c">TISCI_DEV_CPSW0</a>,</div>
<div class="line">    .rbase = 2,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a7dbef78a7806f9e7508fb4096a56a14f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7dbef78a7806f9e7508fb4096a56a14f">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_ROUTER0_outl_13_13_to_CPSW0_cpts_hw4_push_3_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_ROUTER0_outl_13_13_to_CPSW0_cpts_hw4_push_3_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 13,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gac53f9d1cf5cec6fe90aef923067de75c">TISCI_DEV_CPSW0</a>,</div>
<div class="line">    .rbase = 3,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="aac3f56b4da45eb3c2f68b48327d18465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac3f56b4da45eb3c2f68b48327d18465">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_ROUTER0_outl_14_14_to_CPSW0_cpts_hw5_push_4_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_ROUTER0_outl_14_14_to_CPSW0_cpts_hw5_push_4_4</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 14,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gac53f9d1cf5cec6fe90aef923067de75c">TISCI_DEV_CPSW0</a>,</div>
<div class="line">    .rbase = 4,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ad19156097e172843b8cccd5f5e78eeb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad19156097e172843b8cccd5f5e78eeb7">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_ROUTER0_outl_15_15_to_CPSW0_cpts_hw6_push_5_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_ROUTER0_outl_15_15_to_CPSW0_cpts_hw6_push_5_5</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 15,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gac53f9d1cf5cec6fe90aef923067de75c">TISCI_DEV_CPSW0</a>,</div>
<div class="line">    .rbase = 5,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a88900bbad28343aec8cf1b62138de24e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88900bbad28343aec8cf1b62138de24e">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_ROUTER0_outl_16_16_to_CPSW0_cpts_hw7_push_6_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_ROUTER0_outl_16_16_to_CPSW0_cpts_hw7_push_6_6</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 16,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gac53f9d1cf5cec6fe90aef923067de75c">TISCI_DEV_CPSW0</a>,</div>
<div class="line">    .rbase = 6,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ac2ae0da6fd04513c7a45e6cceb1427aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2ae0da6fd04513c7a45e6cceb1427aa">&#9670;&nbsp;</a></span>TIMESYNC_EVENT_ROUTER0_outl_17_17_to_CPSW0_cpts_hw8_push_7_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_ROUTER0_outl_17_17_to_CPSW0_cpts_hw8_push_7_7</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 17,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gac53f9d1cf5cec6fe90aef923067de75c">TISCI_DEV_CPSW0</a>,</div>
<div class="line">    .rbase = 7,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a400d837b01db09961b6da2496a36b4af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a400d837b01db09961b6da2496a36b4af">&#9670;&nbsp;</a></span>tisci_if_TIMESYNC_EVENT_ROUTER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_TIMESYNC_EVENT_ROUTER0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#acc12f74ee5da1b86ce78756fb73b8887">TIMESYNC_EVENT_ROUTER0_outl_0_7_to_DMASS0_INTAGGR_0_intaggr_levi_pend_8_15</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a74e88c5148f0510ead029f7c86237975">TIMESYNC_EVENT_ROUTER0_outl_10_10_to_CPSW0_cpts_hw1_push_0_0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#af521eb8076fa9a4c191bbb5f759b61e2">TIMESYNC_EVENT_ROUTER0_outl_11_11_to_CPSW0_cpts_hw2_push_1_1</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#acbbe0f37b1a03069bbff343af3b552f0">TIMESYNC_EVENT_ROUTER0_outl_12_12_to_CPSW0_cpts_hw3_push_2_2</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a7dbef78a7806f9e7508fb4096a56a14f">TIMESYNC_EVENT_ROUTER0_outl_13_13_to_CPSW0_cpts_hw4_push_3_3</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#aac3f56b4da45eb3c2f68b48327d18465">TIMESYNC_EVENT_ROUTER0_outl_14_14_to_CPSW0_cpts_hw5_push_4_4</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ad19156097e172843b8cccd5f5e78eeb7">TIMESYNC_EVENT_ROUTER0_outl_15_15_to_CPSW0_cpts_hw6_push_5_5</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a88900bbad28343aec8cf1b62138de24e">TIMESYNC_EVENT_ROUTER0_outl_16_16_to_CPSW0_cpts_hw7_push_6_6</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ac2ae0da6fd04513c7a45e6cceb1427aa">TIMESYNC_EVENT_ROUTER0_outl_17_17_to_CPSW0_cpts_hw8_push_7_7</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a2b385b7ab3c771e116d340837f461fa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b385b7ab3c771e116d340837f461fa4">&#9670;&nbsp;</a></span>tisci_irq_TIMESYNC_EVENT_ROUTER0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_TIMESYNC_EVENT_ROUTER0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#gace483263b37247ecfb62f8098cc9941a">TISCI_DEV_TIMESYNC_EVENT_ROUTER0</a>,</div>
<div class="line">    .n_if = 9,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a400d837b01db09961b6da2496a36b4af">tisci_if_TIMESYNC_EVENT_ROUTER0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a819a7519c3226e1d01c4aed86b2e5420"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a819a7519c3226e1d01c4aed86b2e5420">&#9670;&nbsp;</a></span>CPSW0_cpts_comp_0_0_to_CMP_EVENT_INTROUTER0_in_24_24</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf CPSW0_cpts_comp_0_0_to_CMP_EVENT_INTROUTER0_in_24_24</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gaf976616dd8cf3fe0ed7e42cb053279b3">TISCI_DEV_CMP_EVENT_INTROUTER0</a>,</div>
<div class="line">    .rbase = 24,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a58a791d9cc53044cf320a08f39add994"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58a791d9cc53044cf320a08f39add994">&#9670;&nbsp;</a></span>CPSW0_cpts_genf0_1_1_to_TIMESYNC_EVENT_ROUTER0_in_16_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf CPSW0_cpts_genf0_1_1_to_TIMESYNC_EVENT_ROUTER0_in_16_16</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 1,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gace483263b37247ecfb62f8098cc9941a">TISCI_DEV_TIMESYNC_EVENT_ROUTER0</a>,</div>
<div class="line">    .rbase = 16,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a193007b87be6935bb57ea82961e06c96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a193007b87be6935bb57ea82961e06c96">&#9670;&nbsp;</a></span>CPSW0_cpts_genf1_2_2_to_TIMESYNC_EVENT_ROUTER0_in_17_17</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf CPSW0_cpts_genf1_2_2_to_TIMESYNC_EVENT_ROUTER0_in_17_17</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 2,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gace483263b37247ecfb62f8098cc9941a">TISCI_DEV_TIMESYNC_EVENT_ROUTER0</a>,</div>
<div class="line">    .rbase = 17,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a11401dfdd2f824d66772d21e5e637052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11401dfdd2f824d66772d21e5e637052">&#9670;&nbsp;</a></span>CPSW0_cpts_sync_3_3_to_TIMESYNC_EVENT_ROUTER0_in_18_18</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf CPSW0_cpts_sync_3_3_to_TIMESYNC_EVENT_ROUTER0_in_18_18</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 3,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gace483263b37247ecfb62f8098cc9941a">TISCI_DEV_TIMESYNC_EVENT_ROUTER0</a>,</div>
<div class="line">    .rbase = 18,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a4cd6634f77f535aeeaa79dd33110870e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cd6634f77f535aeeaa79dd33110870e">&#9670;&nbsp;</a></span>tisci_if_CPSW0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_CPSW0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a819a7519c3226e1d01c4aed86b2e5420">CPSW0_cpts_comp_0_0_to_CMP_EVENT_INTROUTER0_in_24_24</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a58a791d9cc53044cf320a08f39add994">CPSW0_cpts_genf0_1_1_to_TIMESYNC_EVENT_ROUTER0_in_16_16</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a193007b87be6935bb57ea82961e06c96">CPSW0_cpts_genf1_2_2_to_TIMESYNC_EVENT_ROUTER0_in_17_17</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a11401dfdd2f824d66772d21e5e637052">CPSW0_cpts_sync_3_3_to_TIMESYNC_EVENT_ROUTER0_in_18_18</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ae0c2dbc2bd9900fea048e1b6d4ff66fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0c2dbc2bd9900fea048e1b6d4ff66fb">&#9670;&nbsp;</a></span>tisci_irq_CPSW0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_CPSW0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#gac53f9d1cf5cec6fe90aef923067de75c">TISCI_DEV_CPSW0</a>,</div>
<div class="line">    .n_if = 4,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a4cd6634f77f535aeeaa79dd33110870e">tisci_if_CPSW0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a1745ed6c703be6f5879e0646121ec84a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1745ed6c703be6f5879e0646121ec84a">&#9670;&nbsp;</a></span>DMASS0_INTAGGR_0_intaggr_vintr_pend_0_39_to_GICSS0_spi_64_103</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_0_39_to_GICSS0_spi_64_103</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 40,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga3ac0d08d25c87bdafe859df81cabc3e5">TISCI_DEV_GICSS0</a>,</div>
<div class="line">    .rbase = 64,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="af2fe759b38d23a809aa05d92d84b5962"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2fe759b38d23a809aa05d92d84b5962">&#9670;&nbsp;</a></span>DMASS0_INTAGGR_0_intaggr_vintr_pend_0_39_to_C7X256V0_CLEC_gic_spi_32_71</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_0_39_to_C7X256V0_CLEC_gic_spi_32_71</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 40,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga71368df2980207cded70a090155481bc">TISCI_DEV_C7X256V0_CLEC</a>,</div>
<div class="line">    .rbase = 32,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a7519d5e7d65e7364249ea9898da60ee3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7519d5e7d65e7364249ea9898da60ee3">&#9670;&nbsp;</a></span>DMASS0_INTAGGR_0_intaggr_vintr_pend_84_99_to_C7X256V0_CLEC_soc_events_in_209_224</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_84_99_to_C7X256V0_CLEC_soc_events_in_209_224</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 84,</div>
<div class="line">    .len = 16,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga71368df2980207cded70a090155481bc">TISCI_DEV_C7X256V0_CLEC</a>,</div>
<div class="line">    .rbase = 209,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="af8c67926433905955f266ccef3a0e61d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8c67926433905955f266ccef3a0e61d">&#9670;&nbsp;</a></span>DMASS0_INTAGGR_0_intaggr_vintr_pend_72_79_to_R5FSS0_CORE0_intr_8_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_72_79_to_R5FSS0_CORE0_intr_8_15</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 72,</div>
<div class="line">    .len = 8,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gaa12e72d7e3e3a12edf345eca62af6024">TISCI_DEV_WKUP_R5FSS0_CORE0</a>,</div>
<div class="line">    .rbase = 8,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ad1ae4ae5a6bd507d1bcea493fae0e950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1ae4ae5a6bd507d1bcea493fae0e950">&#9670;&nbsp;</a></span>DMASS0_INTAGGR_0_intaggr_vintr_pend_40_71_to_R5FSS0_CORE0_intr_64_95</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_40_71_to_R5FSS0_CORE0_intr_64_95</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 40,</div>
<div class="line">    .len = 32,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gaa12e72d7e3e3a12edf345eca62af6024">TISCI_DEV_WKUP_R5FSS0_CORE0</a>,</div>
<div class="line">    .rbase = 64,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ad66691f09d07c83f6b2371c09e7da0c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad66691f09d07c83f6b2371c09e7da0c9">&#9670;&nbsp;</a></span>DMASS0_INTAGGR_0_intaggr_vintr_pend_136_151_to_HSM0_nvic_176_191</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_136_151_to_HSM0_nvic_176_191</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 136,</div>
<div class="line">    .len = 16,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga0cfd4206a8b31d8e7411ceb8eb5ace4e">TISCI_DEV_HSM0</a>,</div>
<div class="line">    .rbase = 176,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a5d07e0e51d2c282fb336d15f7a9ae213"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d07e0e51d2c282fb336d15f7a9ae213">&#9670;&nbsp;</a></span>DMASS0_INTAGGR_0_intaggr_vintr_pend_168_183_to_MCU_R5FSS0_CORE0_cpu0_intr_64_79</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_168_183_to_MCU_R5FSS0_CORE0_cpu0_intr_64_79</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 168,</div>
<div class="line">    .len = 16,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga30a63895cc0280308097076a47f89f1c">TISCI_DEV_MCU_R5FSS0_CORE0</a>,</div>
<div class="line">    .rbase = 64,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ad11172a9ea912d7472cb3d7f09a8f872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad11172a9ea912d7472cb3d7f09a8f872">&#9670;&nbsp;</a></span>tisci_if_DMASS0_INTAGGR_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_DMASS0_INTAGGR_0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a1745ed6c703be6f5879e0646121ec84a">DMASS0_INTAGGR_0_intaggr_vintr_pend_0_39_to_GICSS0_spi_64_103</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#af2fe759b38d23a809aa05d92d84b5962">DMASS0_INTAGGR_0_intaggr_vintr_pend_0_39_to_C7X256V0_CLEC_gic_spi_32_71</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a7519d5e7d65e7364249ea9898da60ee3">DMASS0_INTAGGR_0_intaggr_vintr_pend_84_99_to_C7X256V0_CLEC_soc_events_in_209_224</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#af8c67926433905955f266ccef3a0e61d">DMASS0_INTAGGR_0_intaggr_vintr_pend_72_79_to_R5FSS0_CORE0_intr_8_15</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ad1ae4ae5a6bd507d1bcea493fae0e950">DMASS0_INTAGGR_0_intaggr_vintr_pend_40_71_to_R5FSS0_CORE0_intr_64_95</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ad66691f09d07c83f6b2371c09e7da0c9">DMASS0_INTAGGR_0_intaggr_vintr_pend_136_151_to_HSM0_nvic_176_191</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a5d07e0e51d2c282fb336d15f7a9ae213">DMASS0_INTAGGR_0_intaggr_vintr_pend_168_183_to_MCU_R5FSS0_CORE0_cpu0_intr_64_79</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a4a42c27e6ec72ac42e9d07ebd297ea26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a42c27e6ec72ac42e9d07ebd297ea26">&#9670;&nbsp;</a></span>tisci_irq_DMASS0_INTAGGR_0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_DMASS0_INTAGGR_0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#ga0e3512a68cbd8b25382f64aa782f828b">TISCI_DEV_DMASS0_INTAGGR_0</a>,</div>
<div class="line">    .n_if = 7,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#ad11172a9ea912d7472cb3d7f09a8f872">tisci_if_DMASS0_INTAGGR_0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="af3cd3271760db23c9cf6929b9ebc5743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3cd3271760db23c9cf6929b9ebc5743">&#9670;&nbsp;</a></span>TIMER0_timer_pwm_0_0_to_TIMESYNC_EVENT_ROUTER0_in_0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMER0_timer_pwm_0_0_to_TIMESYNC_EVENT_ROUTER0_in_0_0</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gace483263b37247ecfb62f8098cc9941a">TISCI_DEV_TIMESYNC_EVENT_ROUTER0</a>,</div>
<div class="line">    .rbase = 0,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a2dfe1693bbd5bf35ebe38734614faacb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dfe1693bbd5bf35ebe38734614faacb">&#9670;&nbsp;</a></span>tisci_if_TIMER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_TIMER0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#af3cd3271760db23c9cf6929b9ebc5743">TIMER0_timer_pwm_0_0_to_TIMESYNC_EVENT_ROUTER0_in_0_0</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a52c3080ec0c2a2f26ce2f3e9abdac38b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52c3080ec0c2a2f26ce2f3e9abdac38b">&#9670;&nbsp;</a></span>tisci_irq_TIMER0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_TIMER0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#gadfab6d622729d597a2930e1cfe548b96">TISCI_DEV_TIMER0</a>,</div>
<div class="line">    .n_if = 1,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a2dfe1693bbd5bf35ebe38734614faacb">tisci_if_TIMER0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a462dd74dfc7a9161fcc54f4fcaba7902"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a462dd74dfc7a9161fcc54f4fcaba7902">&#9670;&nbsp;</a></span>TIMER1_timer_pwm_0_0_to_TIMESYNC_EVENT_ROUTER0_in_1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMER1_timer_pwm_0_0_to_TIMESYNC_EVENT_ROUTER0_in_1_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gace483263b37247ecfb62f8098cc9941a">TISCI_DEV_TIMESYNC_EVENT_ROUTER0</a>,</div>
<div class="line">    .rbase = 1,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a97c6d3df3dbe590c7ee14e1092327ec5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97c6d3df3dbe590c7ee14e1092327ec5">&#9670;&nbsp;</a></span>tisci_if_TIMER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_TIMER1[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a462dd74dfc7a9161fcc54f4fcaba7902">TIMER1_timer_pwm_0_0_to_TIMESYNC_EVENT_ROUTER0_in_1_1</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ab5135b3bbaf1ada5446594c0dbe25d8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5135b3bbaf1ada5446594c0dbe25d8d">&#9670;&nbsp;</a></span>tisci_irq_TIMER1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_TIMER1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#ga322b7f8587b8fe515b2bfc75f3d9b733">TISCI_DEV_TIMER1</a>,</div>
<div class="line">    .n_if = 1,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a97c6d3df3dbe590c7ee14e1092327ec5">tisci_if_TIMER1</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a77e9a00186baa39f07bacfa6ef0460a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77e9a00186baa39f07bacfa6ef0460a6">&#9670;&nbsp;</a></span>TIMER2_timer_pwm_0_0_to_TIMESYNC_EVENT_ROUTER0_in_2_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMER2_timer_pwm_0_0_to_TIMESYNC_EVENT_ROUTER0_in_2_2</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gace483263b37247ecfb62f8098cc9941a">TISCI_DEV_TIMESYNC_EVENT_ROUTER0</a>,</div>
<div class="line">    .rbase = 2,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a369553186010c39606bc30247788977b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a369553186010c39606bc30247788977b">&#9670;&nbsp;</a></span>tisci_if_TIMER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_TIMER2[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a77e9a00186baa39f07bacfa6ef0460a6">TIMER2_timer_pwm_0_0_to_TIMESYNC_EVENT_ROUTER0_in_2_2</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a494980acba02aa09b8621b1423977433"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a494980acba02aa09b8621b1423977433">&#9670;&nbsp;</a></span>tisci_irq_TIMER2</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_TIMER2</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#ga357cb1ac10407a2d3c5dfcba010f5dde">TISCI_DEV_TIMER2</a>,</div>
<div class="line">    .n_if = 1,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a369553186010c39606bc30247788977b">tisci_if_TIMER2</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a1f7d95667b82f8b3cdee68bd4c7ddf75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f7d95667b82f8b3cdee68bd4c7ddf75">&#9670;&nbsp;</a></span>TIMER3_timer_pwm_0_0_to_TIMESYNC_EVENT_ROUTER0_in_3_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf TIMER3_timer_pwm_0_0_to_TIMESYNC_EVENT_ROUTER0_in_3_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gace483263b37247ecfb62f8098cc9941a">TISCI_DEV_TIMESYNC_EVENT_ROUTER0</a>,</div>
<div class="line">    .rbase = 3,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a81dc2a2da443a073433f5fd9e514e7ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81dc2a2da443a073433f5fd9e514e7ea">&#9670;&nbsp;</a></span>tisci_if_TIMER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_TIMER3[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a1f7d95667b82f8b3cdee68bd4c7ddf75">TIMER3_timer_pwm_0_0_to_TIMESYNC_EVENT_ROUTER0_in_3_3</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="af0c14d9458aa7b23e00764f45d0e04ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0c14d9458aa7b23e00764f45d0e04ad">&#9670;&nbsp;</a></span>tisci_irq_TIMER3</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_TIMER3</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#gae6203d9404a454f541f43ce07de547e8">TISCI_DEV_TIMER3</a>,</div>
<div class="line">    .n_if = 1,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a81dc2a2da443a073433f5fd9e514e7ea">tisci_if_TIMER3</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a89907e4ba7833026c9e4e9fff17554e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89907e4ba7833026c9e4e9fff17554e0">&#9670;&nbsp;</a></span>WKUP_GTC0_gtc_push_event_0_0_to_TIMESYNC_EVENT_ROUTER0_in_11_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf WKUP_GTC0_gtc_push_event_0_0_to_TIMESYNC_EVENT_ROUTER0_in_11_11</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gace483263b37247ecfb62f8098cc9941a">TISCI_DEV_TIMESYNC_EVENT_ROUTER0</a>,</div>
<div class="line">    .rbase = 11,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="af4b61e95c033f274fd4214f0bd88a6ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4b61e95c033f274fd4214f0bd88a6ef">&#9670;&nbsp;</a></span>tisci_if_WKUP_GTC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_WKUP_GTC0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a89907e4ba7833026c9e4e9fff17554e0">WKUP_GTC0_gtc_push_event_0_0_to_TIMESYNC_EVENT_ROUTER0_in_11_11</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a396b6dc002bb31c348084021e90b9217"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a396b6dc002bb31c348084021e90b9217">&#9670;&nbsp;</a></span>tisci_irq_WKUP_GTC0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_WKUP_GTC0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#ga82028809619bfefa1b9c349bde982963">TISCI_DEV_WKUP_GTC0</a>,</div>
<div class="line">    .n_if = 1,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#af4b61e95c033f274fd4214f0bd88a6ef">tisci_if_WKUP_GTC0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a0999acbffb34873d8789519cd740b7af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0999acbffb34873d8789519cd740b7af">&#9670;&nbsp;</a></span>GPIO0_gpio_0_89_to_MAIN_GPIOMUX_INTROUTER0_in_0_89</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf GPIO0_gpio_0_89_to_MAIN_GPIOMUX_INTROUTER0_in_0_89</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 90,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga45537edc88a2d4adcd6813105bee42cd">TISCI_DEV_MAIN_GPIOMUX_INTROUTER0</a>,</div>
<div class="line">    .rbase = 0,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a325c0002d9ffad4b69be81ecc522f41f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a325c0002d9ffad4b69be81ecc522f41f">&#9670;&nbsp;</a></span>GPIO0_gpio_90_91_to_MAIN_GPIOMUX_INTROUTER0_in_176_177</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf GPIO0_gpio_90_91_to_MAIN_GPIOMUX_INTROUTER0_in_176_177</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 90,</div>
<div class="line">    .len = 2,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga45537edc88a2d4adcd6813105bee42cd">TISCI_DEV_MAIN_GPIOMUX_INTROUTER0</a>,</div>
<div class="line">    .rbase = 176,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a1cc7fca71ea7c7959e0b765668cee3cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cc7fca71ea7c7959e0b765668cee3cf">&#9670;&nbsp;</a></span>GPIO0_gpio_bank_92_97_to_MAIN_GPIOMUX_INTROUTER0_in_190_195</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf GPIO0_gpio_bank_92_97_to_MAIN_GPIOMUX_INTROUTER0_in_190_195</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 92,</div>
<div class="line">    .len = 6,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga45537edc88a2d4adcd6813105bee42cd">TISCI_DEV_MAIN_GPIOMUX_INTROUTER0</a>,</div>
<div class="line">    .rbase = 190,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a2afc2da39f68f6ee64eee00500453e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2afc2da39f68f6ee64eee00500453e4d">&#9670;&nbsp;</a></span>tisci_if_GPIO0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_GPIO0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a0999acbffb34873d8789519cd740b7af">GPIO0_gpio_0_89_to_MAIN_GPIOMUX_INTROUTER0_in_0_89</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a325c0002d9ffad4b69be81ecc522f41f">GPIO0_gpio_90_91_to_MAIN_GPIOMUX_INTROUTER0_in_176_177</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a1cc7fca71ea7c7959e0b765668cee3cf">GPIO0_gpio_bank_92_97_to_MAIN_GPIOMUX_INTROUTER0_in_190_195</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a6f2b4944f8a41cb62446cd7304608d8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f2b4944f8a41cb62446cd7304608d8b">&#9670;&nbsp;</a></span>tisci_irq_GPIO0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_GPIO0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#gac319b112c6abece76d973d0f2dbfbb48">TISCI_DEV_GPIO0</a>,</div>
<div class="line">    .n_if = 3,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a2afc2da39f68f6ee64eee00500453e4d">tisci_if_GPIO0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a04e28ecf724aed636a511433179ca924"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04e28ecf724aed636a511433179ca924">&#9670;&nbsp;</a></span>GPIO1_gpio_0_71_to_MAIN_GPIOMUX_INTROUTER0_in_90_161</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf GPIO1_gpio_0_71_to_MAIN_GPIOMUX_INTROUTER0_in_90_161</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 72,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga45537edc88a2d4adcd6813105bee42cd">TISCI_DEV_MAIN_GPIOMUX_INTROUTER0</a>,</div>
<div class="line">    .rbase = 90,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a119cc5d2ef3a657ac072fdd8f7c05d9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a119cc5d2ef3a657ac072fdd8f7c05d9e">&#9670;&nbsp;</a></span>GPIO1_gpio_bank_72_76_to_MAIN_GPIOMUX_INTROUTER0_in_180_184</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf GPIO1_gpio_bank_72_76_to_MAIN_GPIOMUX_INTROUTER0_in_180_184</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 72,</div>
<div class="line">    .len = 5,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga45537edc88a2d4adcd6813105bee42cd">TISCI_DEV_MAIN_GPIOMUX_INTROUTER0</a>,</div>
<div class="line">    .rbase = 180,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a1dd7bee508ac4db9347c502e0e2af0e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1dd7bee508ac4db9347c502e0e2af0e4">&#9670;&nbsp;</a></span>tisci_if_GPIO1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_GPIO1[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a04e28ecf724aed636a511433179ca924">GPIO1_gpio_0_71_to_MAIN_GPIOMUX_INTROUTER0_in_90_161</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a119cc5d2ef3a657ac072fdd8f7c05d9e">GPIO1_gpio_bank_72_76_to_MAIN_GPIOMUX_INTROUTER0_in_180_184</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a8fd7ab5ed75b89ba434a7ba57a4aa169"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fd7ab5ed75b89ba434a7ba57a4aa169">&#9670;&nbsp;</a></span>tisci_irq_GPIO1</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_GPIO1</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#gaaaf75da2aa60d929411f0b42e8458897">TISCI_DEV_GPIO1</a>,</div>
<div class="line">    .n_if = 2,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a1dd7bee508ac4db9347c502e0e2af0e4">tisci_if_GPIO1</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a1b9771a7bc8f987feb4113bca64d79ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b9771a7bc8f987feb4113bca64d79ce">&#9670;&nbsp;</a></span>MCU_GPIO0_gpio_0_23_to_WKUP_MCU_GPIOMUX_INTROUTER0_in_0_23</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MCU_GPIO0_gpio_0_23_to_WKUP_MCU_GPIOMUX_INTROUTER0_in_0_23</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 24,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gaabc33775e5c91b09153f0fe63f378eb8">TISCI_DEV_WKUP_MCU_GPIOMUX_INTROUTER0</a>,</div>
<div class="line">    .rbase = 0,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="adfa9acf264eb00b20ba92f6994b158da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfa9acf264eb00b20ba92f6994b158da">&#9670;&nbsp;</a></span>MCU_GPIO0_gpio_bank_24_25_to_WKUP_MCU_GPIOMUX_INTROUTER0_in_30_31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MCU_GPIO0_gpio_bank_24_25_to_WKUP_MCU_GPIOMUX_INTROUTER0_in_30_31</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 24,</div>
<div class="line">    .len = 2,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gaabc33775e5c91b09153f0fe63f378eb8">TISCI_DEV_WKUP_MCU_GPIOMUX_INTROUTER0</a>,</div>
<div class="line">    .rbase = 30,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a070a59580f6d22b224d22b19c6ed62d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a070a59580f6d22b224d22b19c6ed62d3">&#9670;&nbsp;</a></span>tisci_if_MCU_GPIO0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_MCU_GPIO0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a1b9771a7bc8f987feb4113bca64d79ce">MCU_GPIO0_gpio_0_23_to_WKUP_MCU_GPIOMUX_INTROUTER0_in_0_23</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#adfa9acf264eb00b20ba92f6994b158da">MCU_GPIO0_gpio_bank_24_25_to_WKUP_MCU_GPIOMUX_INTROUTER0_in_30_31</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ae7065e41bb4ecadfa6aa517718742ed4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7065e41bb4ecadfa6aa517718742ed4">&#9670;&nbsp;</a></span>tisci_irq_MCU_GPIO0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_MCU_GPIO0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#gaddbd7ea0580471ed8fb4c571fa255625">TISCI_DEV_MCU_GPIO0</a>,</div>
<div class="line">    .n_if = 2,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a070a59580f6d22b224d22b19c6ed62d3">tisci_if_MCU_GPIO0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a9149ff69f6d539e21a4965b84248d93b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9149ff69f6d539e21a4965b84248d93b">&#9670;&nbsp;</a></span>GPMC0_gpmc_sdmareq_0_0_to_DMASS0_INTAGGR_0_intaggr_levi_pend_26_26</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf GPMC0_gpmc_sdmareq_0_0_to_DMASS0_INTAGGR_0_intaggr_levi_pend_26_26</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga0e3512a68cbd8b25382f64aa782f828b">TISCI_DEV_DMASS0_INTAGGR_0</a>,</div>
<div class="line">    .rbase = 26,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a34e13cf5f2426f0ce9b420ea477c6039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34e13cf5f2426f0ce9b420ea477c6039">&#9670;&nbsp;</a></span>tisci_if_GPMC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_GPMC0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a9149ff69f6d539e21a4965b84248d93b">GPMC0_gpmc_sdmareq_0_0_to_DMASS0_INTAGGR_0_intaggr_levi_pend_26_26</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a3208e00cf86e945cf8ed55a3e47581d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3208e00cf86e945cf8ed55a3e47581d2">&#9670;&nbsp;</a></span>tisci_irq_GPMC0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_GPMC0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#ga2d11a099411565111b07cbf9b48799cb">TISCI_DEV_GPMC0</a>,</div>
<div class="line">    .n_if = 1,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a34e13cf5f2426f0ce9b420ea477c6039">tisci_if_GPMC0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a77c4be91eb7067e3d773a2e4c948bd50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77c4be91eb7067e3d773a2e4c948bd50">&#9670;&nbsp;</a></span>EPWM0_epwm_synco_o_0_0_to_TIMESYNC_EVENT_ROUTER0_in_8_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf EPWM0_epwm_synco_o_0_0_to_TIMESYNC_EVENT_ROUTER0_in_8_8</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gace483263b37247ecfb62f8098cc9941a">TISCI_DEV_TIMESYNC_EVENT_ROUTER0</a>,</div>
<div class="line">    .rbase = 8,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a97df5a388751377f1e9ed56aa686a99d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97df5a388751377f1e9ed56aa686a99d">&#9670;&nbsp;</a></span>tisci_if_EPWM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_EPWM0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a77c4be91eb7067e3d773a2e4c948bd50">EPWM0_epwm_synco_o_0_0_to_TIMESYNC_EVENT_ROUTER0_in_8_8</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a4548bb5d58d9480e668900f1d1333d74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4548bb5d58d9480e668900f1d1333d74">&#9670;&nbsp;</a></span>tisci_irq_EPWM0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_EPWM0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#ga9ae235aa5174bccb979bf7144f8898d1">TISCI_DEV_EPWM0</a>,</div>
<div class="line">    .n_if = 1,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a97df5a388751377f1e9ed56aa686a99d">tisci_if_EPWM0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a1bc6ffdc50660d97e29819a100630418"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bc6ffdc50660d97e29819a100630418">&#9670;&nbsp;</a></span>MCRC64_0_dma_event_0_3_to_DMASS0_INTAGGR_0_intaggr_levi_pend_28_31</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf MCRC64_0_dma_event_0_3_to_DMASS0_INTAGGR_0_intaggr_levi_pend_28_31</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 4,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga0e3512a68cbd8b25382f64aa782f828b">TISCI_DEV_DMASS0_INTAGGR_0</a>,</div>
<div class="line">    .rbase = 28,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="adabb3e3a36e59028d47dba15168bc079"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adabb3e3a36e59028d47dba15168bc079">&#9670;&nbsp;</a></span>tisci_if_MCRC64_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_MCRC64_0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a1bc6ffdc50660d97e29819a100630418">MCRC64_0_dma_event_0_3_to_DMASS0_INTAGGR_0_intaggr_levi_pend_28_31</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a03065e1fc204c3c5c5382be1808604d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03065e1fc204c3c5c5382be1808604d8">&#9670;&nbsp;</a></span>tisci_irq_MCRC64_0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_MCRC64_0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#ga897916691cf042a974790722734471d7">TISCI_DEV_MCRC64_0</a>,</div>
<div class="line">    .n_if = 1,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#adabb3e3a36e59028d47dba15168bc079">tisci_if_MCRC64_0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a2b1a5452404a47774deb7f2500ebd343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b1a5452404a47774deb7f2500ebd343">&#9670;&nbsp;</a></span>DEBUGSS0_davdma_level_0_0_to_DMASS0_INTAGGR_0_intaggr_levi_pend_27_27</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf DEBUGSS0_davdma_level_0_0_to_DMASS0_INTAGGR_0_intaggr_levi_pend_27_27</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga0e3512a68cbd8b25382f64aa782f828b">TISCI_DEV_DMASS0_INTAGGR_0</a>,</div>
<div class="line">    .rbase = 27,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a23680f0d06578fdb1083228bc90fd262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23680f0d06578fdb1083228bc90fd262">&#9670;&nbsp;</a></span>tisci_if_DEBUGSS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_DEBUGSS0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a2b1a5452404a47774deb7f2500ebd343">DEBUGSS0_davdma_level_0_0_to_DMASS0_INTAGGR_0_intaggr_levi_pend_27_27</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a6b9da48bc245e777b3e882aaa277b883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b9da48bc245e777b3e882aaa277b883">&#9670;&nbsp;</a></span>tisci_irq_DEBUGSS0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_DEBUGSS0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#ga90da692df3f3a7310466da82038703ba">TISCI_DEV_DEBUGSS0</a>,</div>
<div class="line">    .n_if = 1,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a23680f0d06578fdb1083228bc90fd262">tisci_if_DEBUGSS0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="abb30ceecf03a8a4d3634dd0cb5b2d047"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb30ceecf03a8a4d3634dd0cb5b2d047">&#9670;&nbsp;</a></span>DMASS1_INTAGGR_0_intaggr_vintr_pend_0_7_to_GICSS0_spi_237_244</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf DMASS1_INTAGGR_0_intaggr_vintr_pend_0_7_to_GICSS0_spi_237_244</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 8,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga3ac0d08d25c87bdafe859df81cabc3e5">TISCI_DEV_GICSS0</a>,</div>
<div class="line">    .rbase = 237,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ae48689f6b5958ba19f33d663a1cfa6d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae48689f6b5958ba19f33d663a1cfa6d7">&#9670;&nbsp;</a></span>DMASS1_INTAGGR_0_intaggr_vintr_pend_0_3_to_R5FSS0_CORE0_intr_129_132</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf DMASS1_INTAGGR_0_intaggr_vintr_pend_0_3_to_R5FSS0_CORE0_intr_129_132</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 4,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gaa12e72d7e3e3a12edf345eca62af6024">TISCI_DEV_WKUP_R5FSS0_CORE0</a>,</div>
<div class="line">    .rbase = 129,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ac8472a5feca6f5645fd1eebf7da37d5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8472a5feca6f5645fd1eebf7da37d5f">&#9670;&nbsp;</a></span>DMASS1_INTAGGR_0_intaggr_vintr_pend_4_4_to_R5FSS0_CORE0_intr_150_150</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf DMASS1_INTAGGR_0_intaggr_vintr_pend_4_4_to_R5FSS0_CORE0_intr_150_150</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 4,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gaa12e72d7e3e3a12edf345eca62af6024">TISCI_DEV_WKUP_R5FSS0_CORE0</a>,</div>
<div class="line">    .rbase = 150,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a2063041052da8cfa95c8ee4dec95e397"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2063041052da8cfa95c8ee4dec95e397">&#9670;&nbsp;</a></span>DMASS1_INTAGGR_0_intaggr_vintr_pend_5_7_to_R5FSS0_CORE0_intr_158_160</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf DMASS1_INTAGGR_0_intaggr_vintr_pend_5_7_to_R5FSS0_CORE0_intr_158_160</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 5,</div>
<div class="line">    .len = 3,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#gaa12e72d7e3e3a12edf345eca62af6024">TISCI_DEV_WKUP_R5FSS0_CORE0</a>,</div>
<div class="line">    .rbase = 158,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a3573e7bd279a5583d3b2ef5010db3afc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3573e7bd279a5583d3b2ef5010db3afc">&#9670;&nbsp;</a></span>DMASS1_INTAGGR_0_intaggr_vintr_pend_0_3_to_MCU_R5FSS0_CORE0_cpu0_intr_129_132</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf DMASS1_INTAGGR_0_intaggr_vintr_pend_0_3_to_MCU_R5FSS0_CORE0_cpu0_intr_129_132</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 4,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga30a63895cc0280308097076a47f89f1c">TISCI_DEV_MCU_R5FSS0_CORE0</a>,</div>
<div class="line">    .rbase = 129,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a2fd8fab392b70330570faeecfa218e0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fd8fab392b70330570faeecfa218e0e">&#9670;&nbsp;</a></span>DMASS1_INTAGGR_0_intaggr_vintr_pend_4_4_to_MCU_R5FSS0_CORE0_cpu0_intr_150_150</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf DMASS1_INTAGGR_0_intaggr_vintr_pend_4_4_to_MCU_R5FSS0_CORE0_cpu0_intr_150_150</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 4,</div>
<div class="line">    .len = 1,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga30a63895cc0280308097076a47f89f1c">TISCI_DEV_MCU_R5FSS0_CORE0</a>,</div>
<div class="line">    .rbase = 150,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ac8003b41af1800d2fe2a1940af67b84c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8003b41af1800d2fe2a1940af67b84c">&#9670;&nbsp;</a></span>DMASS1_INTAGGR_0_intaggr_vintr_pend_5_7_to_MCU_R5FSS0_CORE0_cpu0_intr_158_160</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf DMASS1_INTAGGR_0_intaggr_vintr_pend_5_7_to_MCU_R5FSS0_CORE0_cpu0_intr_158_160</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 5,</div>
<div class="line">    .len = 3,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga30a63895cc0280308097076a47f89f1c">TISCI_DEV_MCU_R5FSS0_CORE0</a>,</div>
<div class="line">    .rbase = 158,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="af3ce2b8139274eb51b007cacd9b925e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3ce2b8139274eb51b007cacd9b925e0">&#9670;&nbsp;</a></span>DMASS1_INTAGGR_0_intaggr_vintr_pend_0_3_to_C7X256V0_CLEC_gic_spi_205_208</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf DMASS1_INTAGGR_0_intaggr_vintr_pend_0_3_to_C7X256V0_CLEC_gic_spi_205_208</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .lbase = 0,</div>
<div class="line">    .len = 4,</div>
<div class="line">    .rid = <a class="code" href="group__tisci__devices.html#ga71368df2980207cded70a090155481bc">TISCI_DEV_C7X256V0_CLEC</a>,</div>
<div class="line">    .rbase = 205,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a03d2866bd790651677ff73a301e70717"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03d2866bd790651677ff73a301e70717">&#9670;&nbsp;</a></span>tisci_if_DMASS1_INTAGGR_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqIf* const tisci_if_DMASS1_INTAGGR_0[]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#abb30ceecf03a8a4d3634dd0cb5b2d047">DMASS1_INTAGGR_0_intaggr_vintr_pend_0_7_to_GICSS0_spi_237_244</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ae48689f6b5958ba19f33d663a1cfa6d7">DMASS1_INTAGGR_0_intaggr_vintr_pend_0_3_to_R5FSS0_CORE0_intr_129_132</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ac8472a5feca6f5645fd1eebf7da37d5f">DMASS1_INTAGGR_0_intaggr_vintr_pend_4_4_to_R5FSS0_CORE0_intr_150_150</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a2063041052da8cfa95c8ee4dec95e397">DMASS1_INTAGGR_0_intaggr_vintr_pend_5_7_to_R5FSS0_CORE0_intr_158_160</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a3573e7bd279a5583d3b2ef5010db3afc">DMASS1_INTAGGR_0_intaggr_vintr_pend_0_3_to_MCU_R5FSS0_CORE0_cpu0_intr_129_132</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a2fd8fab392b70330570faeecfa218e0e">DMASS1_INTAGGR_0_intaggr_vintr_pend_4_4_to_MCU_R5FSS0_CORE0_cpu0_intr_150_150</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ac8003b41af1800d2fe2a1940af67b84c">DMASS1_INTAGGR_0_intaggr_vintr_pend_5_7_to_MCU_R5FSS0_CORE0_cpu0_intr_158_160</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#af3ce2b8139274eb51b007cacd9b925e0">DMASS1_INTAGGR_0_intaggr_vintr_pend_0_3_to_C7X256V0_CLEC_gic_spi_205_208</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a766f88442d9d673e506600d5559d0a90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a766f88442d9d673e506600d5559d0a90">&#9670;&nbsp;</a></span>tisci_irq_DMASS1_INTAGGR_0</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode tisci_irq_DMASS1_INTAGGR_0</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    .id = <a class="code" href="group__tisci__devices.html#ga873d084b7611166066b5d4bc837ab2fc">TISCI_DEV_DMASS1_INTAGGR_0</a>,</div>
<div class="line">    .n_if = 8,</div>
<div class="line">    .p_if = &amp;<a class="code" href="sciclient__irq__rm_8c.html#a03d2866bd790651677ff73a301e70717">tisci_if_DMASS1_INTAGGR_0</a>[0],</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="a099af1d82c0ad9875ecc10e0b4062bf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a099af1d82c0ad9875ecc10e0b4062bf8">&#9670;&nbsp;</a></span>gRmIrqTree</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const struct Sciclient_rmIrqNode* const gRmIrqTree[<a class="el" href="sciclient__irq__rm_8h.html#ac231b52a21740814a0859598c89b6581a8dacdf570f902ee4aee6db9a9b70e2e3">RM_IRQ_TREE_MAX</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= {</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a9fc1a91c052cadef6433d45af49addd7">tisci_irq_CMP_EVENT_INTROUTER0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a5ffb5e9adc691fa42ef4434ffb84a9f0">tisci_irq_MAIN_GPIOMUX_INTROUTER0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#adda45d86a389030b062c591b0226a010">tisci_irq_WKUP_MCU_GPIOMUX_INTROUTER0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a2b385b7ab3c771e116d340837f461fa4">tisci_irq_TIMESYNC_EVENT_ROUTER0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ae0c2dbc2bd9900fea048e1b6d4ff66fb">tisci_irq_CPSW0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a4a42c27e6ec72ac42e9d07ebd297ea26">tisci_irq_DMASS0_INTAGGR_0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a52c3080ec0c2a2f26ce2f3e9abdac38b">tisci_irq_TIMER0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ab5135b3bbaf1ada5446594c0dbe25d8d">tisci_irq_TIMER1</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a494980acba02aa09b8621b1423977433">tisci_irq_TIMER2</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#af0c14d9458aa7b23e00764f45d0e04ad">tisci_irq_TIMER3</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a396b6dc002bb31c348084021e90b9217">tisci_irq_WKUP_GTC0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a6f2b4944f8a41cb62446cd7304608d8b">tisci_irq_GPIO0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a8fd7ab5ed75b89ba434a7ba57a4aa169">tisci_irq_GPIO1</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#ae7065e41bb4ecadfa6aa517718742ed4">tisci_irq_MCU_GPIO0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a3208e00cf86e945cf8ed55a3e47581d2">tisci_irq_GPMC0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a4548bb5d58d9480e668900f1d1333d74">tisci_irq_EPWM0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a03065e1fc204c3c5c5382be1808604d8">tisci_irq_MCRC64_0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a6b9da48bc245e777b3e882aaa277b883">tisci_irq_DEBUGSS0</a>,</div>
<div class="line">    &amp;<a class="code" href="sciclient__irq__rm_8c.html#a766f88442d9d673e506600d5559d0a90">tisci_irq_DMASS1_INTAGGR_0</a>,</div>
<div class="line">}</div>
</div><!-- fragment -->
</div>
</div>
<a id="ae78f83212a85f4336cae2462768a0d0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae78f83212a85f4336cae2462768a0d0b">&#9670;&nbsp;</a></span>gRmIrqTreeCount</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t gRmIrqTreeCount = sizeof(<a class="el" href="sciclient__irq__rm_8c.html#a099af1d82c0ad9875ecc10e0b4062bf8">gRmIrqTree</a>)/sizeof(<a class="el" href="sciclient__irq__rm_8c.html#a099af1d82c0ad9875ecc10e0b4062bf8">gRmIrqTree</a>[0])</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="asciclient__irq__rm_8c_html_a630e180e8d487b6d6d0d3e26a75c75d1"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a630e180e8d487b6d6d0d3e26a75c75d1">MAIN_GPIOMUX_INTROUTER0_outp_22_23_to_DMASS0_INTAGGR_0_intaggr_levi_pend_24_25</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_22_23_to_DMASS0_INTAGGR_0_intaggr_levi_pend_24_25</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:214</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga9ae235aa5174bccb979bf7144f8898d1"><div class="ttname"><a href="group__tisci__devices.html#ga9ae235aa5174bccb979bf7144f8898d1">TISCI_DEV_EPWM0</a></div><div class="ttdeci">#define TISCI_DEV_EPWM0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:120</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a787c313af9a2310c7c2d66909c895dda"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a787c313af9a2310c7c2d66909c895dda">CMP_EVENT_INTROUTER0_outp_34_37_to_MCU_R5FSS0_CORE0_cpu0_intr_58_61</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf CMP_EVENT_INTROUTER0_outp_34_37_to_MCU_R5FSS0_CORE0_cpu0_intr_58_61</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:157</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a77e9a00186baa39f07bacfa6ef0460a6"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a77e9a00186baa39f07bacfa6ef0460a6">TIMER2_timer_pwm_0_0_to_TIMESYNC_EVENT_ROUTER0_in_2_2</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMER2_timer_pwm_0_0_to_TIMESYNC_EVENT_ROUTER0_in_2_2</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:506</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a22b925f2a4deef82e8015dd8cf0bd045"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a22b925f2a4deef82e8015dd8cf0bd045">rom_usage_DMASS0_INTAGGR_0</a></div><div class="ttdeci">static struct Sciclient_rmIaUsedMapping rom_usage_DMASS0_INTAGGR_0[1U]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:49</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_af8c67926433905955f266ccef3a0e61d"><div class="ttname"><a href="sciclient__irq__rm_8c.html#af8c67926433905955f266ccef3a0e61d">DMASS0_INTAGGR_0_intaggr_vintr_pend_72_79_to_R5FSS0_CORE0_intr_8_15</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_72_79_to_R5FSS0_CORE0_intr_8_15</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:434</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a766f88442d9d673e506600d5559d0a90"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a766f88442d9d673e506600d5559d0a90">tisci_irq_DMASS1_INTAGGR_0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_DMASS1_INTAGGR_0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:752</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a97df5a388751377f1e9ed56aa686a99d"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a97df5a388751377f1e9ed56aa686a99d">tisci_if_EPWM0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_EPWM0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:652</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a119cc5d2ef3a657ac072fdd8f7c05d9e"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a119cc5d2ef3a657ac072fdd8f7c05d9e">GPIO1_gpio_bank_72_76_to_MAIN_GPIOMUX_INTROUTER0_in_180_184</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf GPIO1_gpio_bank_72_76_to_MAIN_GPIOMUX_INTROUTER0_in_180_184</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:590</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a29311913517c7558a50e0ade7e020288"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a29311913517c7558a50e0ade7e020288">WKUP_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_WKUP_ESM0_esm_pls_event1_92_95</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf WKUP_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_WKUP_ESM0_esm_pls_event1_92_95</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:278</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_adc0131699aa571fb9635e763270cbdf9"><div class="ttname"><a href="sciclient__irq__rm_8c.html#adc0131699aa571fb9635e763270cbdf9">CMP_EVENT_INTROUTER0_outp_38_41_to_HSM0_nvic_51_54</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf CMP_EVENT_INTROUTER0_outp_38_41_to_HSM0_nvic_51_54</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:163</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a11401dfdd2f824d66772d21e5e637052"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a11401dfdd2f824d66772d21e5e637052">CPSW0_cpts_sync_3_3_to_TIMESYNC_EVENT_ROUTER0_in_18_18</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf CPSW0_cpts_sync_3_3_to_TIMESYNC_EVENT_ROUTER0_in_18_18</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:397</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga322b7f8587b8fe515b2bfc75f3d9b733"><div class="ttname"><a href="group__tisci__devices.html#ga322b7f8587b8fe515b2bfc75f3d9b733">TISCI_DEV_TIMER1</a></div><div class="ttdeci">#define TISCI_DEV_TIMER1</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:87</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_af2d04534019c6bac85458e5152048b0b"><div class="ttname"><a href="sciclient__irq__rm_8c.html#af2d04534019c6bac85458e5152048b0b">WKUP_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_WKUP_ESM0_esm_pls_event0_88_91</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf WKUP_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_WKUP_ESM0_esm_pls_event0_88_91</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:272</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a34e13cf5f2426f0ce9b420ea477c6039"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a34e13cf5f2426f0ce9b420ea477c6039">tisci_if_GPMC0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_GPMC0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:636</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a5ffb5e9adc691fa42ef4434ffb84a9f0"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a5ffb5e9adc691fa42ef4434ffb84a9f0">tisci_irq_MAIN_GPIOMUX_INTROUTER0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_MAIN_GPIOMUX_INTROUTER0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:235</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a52c3080ec0c2a2f26ce2f3e9abdac38b"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a52c3080ec0c2a2f26ce2f3e9abdac38b">tisci_irq_TIMER0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_TIMER0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:483</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ac2ae0da6fd04513c7a45e6cceb1427aa"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ac2ae0da6fd04513c7a45e6cceb1427aa">TIMESYNC_EVENT_ROUTER0_outl_17_17_to_CPSW0_cpts_hw8_push_7_7</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_ROUTER0_outl_17_17_to_CPSW0_cpts_hw8_push_7_7</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:355</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a97c6d3df3dbe590c7ee14e1092327ec5"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a97c6d3df3dbe590c7ee14e1092327ec5">tisci_if_TIMER1</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_TIMER1[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:496</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_af3cd3271760db23c9cf6929b9ebc5743"><div class="ttname"><a href="sciclient__irq__rm_8c.html#af3cd3271760db23c9cf6929b9ebc5743">TIMER0_timer_pwm_0_0_to_TIMESYNC_EVENT_ROUTER0_in_0_0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMER0_timer_pwm_0_0_to_TIMESYNC_EVENT_ROUTER0_in_0_0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:474</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a74e88c5148f0510ead029f7c86237975"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a74e88c5148f0510ead029f7c86237975">TIMESYNC_EVENT_ROUTER0_outl_10_10_to_CPSW0_cpts_hw1_push_0_0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_ROUTER0_outl_10_10_to_CPSW0_cpts_hw1_push_0_0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:313</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a9149ff69f6d539e21a4965b84248d93b"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a9149ff69f6d539e21a4965b84248d93b">GPMC0_gpmc_sdmareq_0_0_to_DMASS0_INTAGGR_0_intaggr_levi_pend_26_26</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf GPMC0_gpmc_sdmareq_0_0_to_DMASS0_INTAGGR_0_intaggr_levi_pend_26_26</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:630</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ad66691f09d07c83f6b2371c09e7da0c9"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ad66691f09d07c83f6b2371c09e7da0c9">DMASS0_INTAGGR_0_intaggr_vintr_pend_136_151_to_HSM0_nvic_176_191</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_136_151_to_HSM0_nvic_176_191</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:446</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a2d9b60b571a78e1f9080d581498c02de"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a2d9b60b571a78e1f9080d581498c02de">CMP_EVENT_INTROUTER0_outp_0_15_to_C7X256V0_CLEC_gic_spi_16_31</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf CMP_EVENT_INTROUTER0_outp_0_15_to_C7X256V0_CLEC_gic_spi_16_31</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:139</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a193007b87be6935bb57ea82961e06c96"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a193007b87be6935bb57ea82961e06c96">CPSW0_cpts_genf1_2_2_to_TIMESYNC_EVENT_ROUTER0_in_17_17</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf CPSW0_cpts_genf1_2_2_to_TIMESYNC_EVENT_ROUTER0_in_17_17</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:391</div></div>
<div class="ttc" id="agroup__tisci__devices_html_gac53f9d1cf5cec6fe90aef923067de75c"><div class="ttname"><a href="group__tisci__devices.html#gac53f9d1cf5cec6fe90aef923067de75c">TISCI_DEV_CPSW0</a></div><div class="ttdeci">#define TISCI_DEV_CPSW0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:67</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a2afc2da39f68f6ee64eee00500453e4d"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a2afc2da39f68f6ee64eee00500453e4d">tisci_if_GPIO0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_GPIO0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:572</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_adfa9acf264eb00b20ba92f6994b158da"><div class="ttname"><a href="sciclient__irq__rm_8c.html#adfa9acf264eb00b20ba92f6994b158da">MCU_GPIO0_gpio_bank_24_25_to_WKUP_MCU_GPIOMUX_INTROUTER0_in_30_31</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MCU_GPIO0_gpio_bank_24_25_to_WKUP_MCU_GPIOMUX_INTROUTER0_in_30_31</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:613</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a070a59580f6d22b224d22b19c6ed62d3"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a070a59580f6d22b224d22b19c6ed62d3">tisci_if_MCU_GPIO0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_MCU_GPIO0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:619</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga0e3512a68cbd8b25382f64aa782f828b"><div class="ttname"><a href="group__tisci__devices.html#ga0e3512a68cbd8b25382f64aa782f828b">TISCI_DEV_DMASS0_INTAGGR_0</a></div><div class="ttdeci">#define TISCI_DEV_DMASS0_INTAGGR_0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:81</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a1dd7bee508ac4db9347c502e0e2af0e4"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a1dd7bee508ac4db9347c502e0e2af0e4">tisci_if_GPIO1</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_GPIO1[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:596</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a6b9da48bc245e777b3e882aaa277b883"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a6b9da48bc245e777b3e882aaa277b883">tisci_irq_DEBUGSS0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_DEBUGSS0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:687</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a9fc1a91c052cadef6433d45af49addd7"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a9fc1a91c052cadef6433d45af49addd7">tisci_irq_CMP_EVENT_INTROUTER0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_CMP_EVENT_INTROUTER0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:177</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a03d2866bd790651677ff73a301e70717"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a03d2866bd790651677ff73a301e70717">tisci_if_DMASS1_INTAGGR_0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_DMASS1_INTAGGR_0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:742</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a369553186010c39606bc30247788977b"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a369553186010c39606bc30247788977b">tisci_if_TIMER2</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_TIMER2[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:512</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga2fee8db0c31dd3dd02e61684fe8cf7b9"><div class="ttname"><a href="group__tisci__devices.html#ga2fee8db0c31dd3dd02e61684fe8cf7b9">TISCI_DEV_WKUP_ESM0</a></div><div class="ttdeci">#define TISCI_DEV_WKUP_ESM0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:109</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_adabb3e3a36e59028d47dba15168bc079"><div class="ttname"><a href="sciclient__irq__rm_8c.html#adabb3e3a36e59028d47dba15168bc079">tisci_if_MCRC64_0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_MCRC64_0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:668</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a77c4be91eb7067e3d773a2e4c948bd50"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a77c4be91eb7067e3d773a2e4c948bd50">EPWM0_epwm_synco_o_0_0_to_TIMESYNC_EVENT_ROUTER0_in_8_8</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf EPWM0_epwm_synco_o_0_0_to_TIMESYNC_EVENT_ROUTER0_in_8_8</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:646</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga357cb1ac10407a2d3c5dfcba010f5dde"><div class="ttname"><a href="group__tisci__devices.html#ga357cb1ac10407a2d3c5dfcba010f5dde">TISCI_DEV_TIMER2</a></div><div class="ttdeci">#define TISCI_DEV_TIMER2</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:88</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a819a7519c3226e1d01c4aed86b2e5420"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a819a7519c3226e1d01c4aed86b2e5420">CPSW0_cpts_comp_0_0_to_CMP_EVENT_INTROUTER0_in_24_24</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf CPSW0_cpts_comp_0_0_to_CMP_EVENT_INTROUTER0_in_24_24</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:379</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga30a63895cc0280308097076a47f89f1c"><div class="ttname"><a href="group__tisci__devices.html#ga30a63895cc0280308097076a47f89f1c">TISCI_DEV_MCU_R5FSS0_CORE0</a></div><div class="ttdeci">#define TISCI_DEV_MCU_R5FSS0_CORE0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:66</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a400d837b01db09961b6da2496a36b4af"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a400d837b01db09961b6da2496a36b4af">tisci_if_TIMESYNC_EVENT_ROUTER0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_TIMESYNC_EVENT_ROUTER0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:361</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a9701ad3095e2103b66c6a991ad5a795d"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a9701ad3095e2103b66c6a991ad5a795d">WKUP_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS0_CORE0_intr_104_107</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf WKUP_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_R5FSS0_CORE0_intr_104_107</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:248</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga90da692df3f3a7310466da82038703ba"><div class="ttname"><a href="group__tisci__devices.html#ga90da692df3f3a7310466da82038703ba">TISCI_DEV_DEBUGSS0</a></div><div class="ttdeci">#define TISCI_DEV_DEBUGSS0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:179</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_af25629099f46e8e1fdc2fc8dd13c9c4d"><div class="ttname"><a href="sciclient__irq__rm_8c.html#af25629099f46e8e1fdc2fc8dd13c9c4d">WKUP_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_GICSS0_spi_104_107</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf WKUP_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_GICSS0_spi_104_107</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:242</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a8fd7ab5ed75b89ba434a7ba57a4aa169"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a8fd7ab5ed75b89ba434a7ba57a4aa169">tisci_irq_GPIO1</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_GPIO1</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:600</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a2063041052da8cfa95c8ee4dec95e397"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a2063041052da8cfa95c8ee4dec95e397">DMASS1_INTAGGR_0_intaggr_vintr_pend_5_7_to_R5FSS0_CORE0_intr_158_160</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf DMASS1_INTAGGR_0_intaggr_vintr_pend_5_7_to_R5FSS0_CORE0_intr_158_160</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:712</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ad1ae4ae5a6bd507d1bcea493fae0e950"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ad1ae4ae5a6bd507d1bcea493fae0e950">DMASS0_INTAGGR_0_intaggr_vintr_pend_40_71_to_R5FSS0_CORE0_intr_64_95</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_40_71_to_R5FSS0_CORE0_intr_64_95</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:440</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a2b1a5452404a47774deb7f2500ebd343"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a2b1a5452404a47774deb7f2500ebd343">DEBUGSS0_davdma_level_0_0_to_DMASS0_INTAGGR_0_intaggr_levi_pend_27_27</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf DEBUGSS0_davdma_level_0_0_to_DMASS0_INTAGGR_0_intaggr_levi_pend_27_27</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:678</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a2dfe1693bbd5bf35ebe38734614faacb"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a2dfe1693bbd5bf35ebe38734614faacb">tisci_if_TIMER0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_TIMER0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:480</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a325c0002d9ffad4b69be81ecc522f41f"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a325c0002d9ffad4b69be81ecc522f41f">GPIO0_gpio_90_91_to_MAIN_GPIOMUX_INTROUTER0_in_176_177</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf GPIO0_gpio_90_91_to_MAIN_GPIOMUX_INTROUTER0_in_176_177</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:560</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ae48689f6b5958ba19f33d663a1cfa6d7"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ae48689f6b5958ba19f33d663a1cfa6d7">DMASS1_INTAGGR_0_intaggr_vintr_pend_0_3_to_R5FSS0_CORE0_intr_129_132</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf DMASS1_INTAGGR_0_intaggr_vintr_pend_0_3_to_R5FSS0_CORE0_intr_129_132</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:700</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_aac3f56b4da45eb3c2f68b48327d18465"><div class="ttname"><a href="sciclient__irq__rm_8c.html#aac3f56b4da45eb3c2f68b48327d18465">TIMESYNC_EVENT_ROUTER0_outl_14_14_to_CPSW0_cpts_hw5_push_4_4</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_ROUTER0_outl_14_14_to_CPSW0_cpts_hw5_push_4_4</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:337</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a8fcf926f8b7a771a0e3e347075625997"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a8fcf926f8b7a771a0e3e347075625997">tisci_if_WKUP_MCU_GPIOMUX_INTROUTER0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_WKUP_MCU_GPIOMUX_INTROUTER0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:290</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a3af0586080595927407f668ac20db655"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a3af0586080595927407f668ac20db655">tisci_if_MAIN_GPIOMUX_INTROUTER0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_MAIN_GPIOMUX_INTROUTER0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:226</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_af521eb8076fa9a4c191bbb5f759b61e2"><div class="ttname"><a href="sciclient__irq__rm_8c.html#af521eb8076fa9a4c191bbb5f759b61e2">TIMESYNC_EVENT_ROUTER0_outl_11_11_to_CPSW0_cpts_hw2_push_1_1</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_ROUTER0_outl_11_11_to_CPSW0_cpts_hw2_push_1_1</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:319</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_adda45d86a389030b062c591b0226a010"><div class="ttname"><a href="sciclient__irq__rm_8c.html#adda45d86a389030b062c591b0226a010">tisci_irq_WKUP_MCU_GPIOMUX_INTROUTER0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_WKUP_MCU_GPIOMUX_INTROUTER0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:300</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a0999acbffb34873d8789519cd740b7af"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a0999acbffb34873d8789519cd740b7af">GPIO0_gpio_0_89_to_MAIN_GPIOMUX_INTROUTER0_in_0_89</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf GPIO0_gpio_0_89_to_MAIN_GPIOMUX_INTROUTER0_in_0_89</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:554</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ae0c2dbc2bd9900fea048e1b6d4ff66fb"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ae0c2dbc2bd9900fea048e1b6d4ff66fb">tisci_irq_CPSW0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_CPSW0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:409</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga82028809619bfefa1b9c349bde982963"><div class="ttname"><a href="group__tisci__devices.html#ga82028809619bfefa1b9c349bde982963">TISCI_DEV_WKUP_GTC0</a></div><div class="ttdeci">#define TISCI_DEV_WKUP_GTC0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:106</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ad5533897a3172e9732979bfc82f6da14"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ad5533897a3172e9732979bfc82f6da14">MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS0_CORE0_intr_32_47</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_R5FSS0_CORE0_intr_32_47</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:190</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_aa8ddf022e98a24c920939c26a14dc734"><div class="ttname"><a href="sciclient__irq__rm_8c.html#aa8ddf022e98a24c920939c26a14dc734">tisci_if_CMP_EVENT_INTROUTER0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_CMP_EVENT_INTROUTER0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:169</div></div>
<div class="ttc" id="agroup__tisci__devices_html_gadfab6d622729d597a2930e1cfe548b96"><div class="ttname"><a href="group__tisci__devices.html#gadfab6d622729d597a2930e1cfe548b96">TISCI_DEV_TIMER0</a></div><div class="ttdeci">#define TISCI_DEV_TIMER0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:86</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a7dbef78a7806f9e7508fb4096a56a14f"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a7dbef78a7806f9e7508fb4096a56a14f">TIMESYNC_EVENT_ROUTER0_outl_13_13_to_CPSW0_cpts_hw4_push_3_3</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_ROUTER0_outl_13_13_to_CPSW0_cpts_hw4_push_3_3</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:331</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a04e28ecf724aed636a511433179ca924"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a04e28ecf724aed636a511433179ca924">GPIO1_gpio_0_71_to_MAIN_GPIOMUX_INTROUTER0_in_90_161</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf GPIO1_gpio_0_71_to_MAIN_GPIOMUX_INTROUTER0_in_90_161</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:584</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_af3ce2b8139274eb51b007cacd9b925e0"><div class="ttname"><a href="sciclient__irq__rm_8c.html#af3ce2b8139274eb51b007cacd9b925e0">DMASS1_INTAGGR_0_intaggr_vintr_pend_0_3_to_C7X256V0_CLEC_gic_spi_205_208</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf DMASS1_INTAGGR_0_intaggr_vintr_pend_0_3_to_C7X256V0_CLEC_gic_spi_205_208</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:736</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga45537edc88a2d4adcd6813105bee42cd"><div class="ttname"><a href="group__tisci__devices.html#ga45537edc88a2d4adcd6813105bee42cd">TISCI_DEV_MAIN_GPIOMUX_INTROUTER0</a></div><div class="ttdeci">#define TISCI_DEV_MAIN_GPIOMUX_INTROUTER0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:62</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a1b9771a7bc8f987feb4113bca64d79ce"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a1b9771a7bc8f987feb4113bca64d79ce">MCU_GPIO0_gpio_0_23_to_WKUP_MCU_GPIOMUX_INTROUTER0_in_0_23</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MCU_GPIO0_gpio_0_23_to_WKUP_MCU_GPIOMUX_INTROUTER0_in_0_23</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:607</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a58a791d9cc53044cf320a08f39add994"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a58a791d9cc53044cf320a08f39add994">CPSW0_cpts_genf0_1_1_to_TIMESYNC_EVENT_ROUTER0_in_16_16</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf CPSW0_cpts_genf0_1_1_to_TIMESYNC_EVENT_ROUTER0_in_16_16</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:385</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a0087ec08ca2248f62b1f0be23b9f62e5"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a0087ec08ca2248f62b1f0be23b9f62e5">MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_C7X256V0_CLEC_gic_spi_0_15</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_C7X256V0_CLEC_gic_spi_0_15</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:196</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga897916691cf042a974790722734471d7"><div class="ttname"><a href="group__tisci__devices.html#ga897916691cf042a974790722734471d7">TISCI_DEV_MCRC64_0</a></div><div class="ttdeci">#define TISCI_DEV_MCRC64_0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:137</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_acbbe0f37b1a03069bbff343af3b552f0"><div class="ttname"><a href="sciclient__irq__rm_8c.html#acbbe0f37b1a03069bbff343af3b552f0">TIMESYNC_EVENT_ROUTER0_outl_12_12_to_CPSW0_cpts_hw3_push_2_2</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_ROUTER0_outl_12_12_to_CPSW0_cpts_hw3_push_2_2</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:325</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ad0dfda4c03dcca540f8546b6ddca9bdc"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ad0dfda4c03dcca540f8546b6ddca9bdc">WKUP_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_WKUP_ESM0_esm_pls_event2_96_99</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf WKUP_MCU_GPIOMUX_INTROUTER0_outp_8_11_to_WKUP_ESM0_esm_pls_event2_96_99</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:284</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a4734276a11824abcea7db1861c0bd7b1"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a4734276a11824abcea7db1861c0bd7b1">MAIN_GPIOMUX_INTROUTER0_outp_24_31_to_DMASS0_INTAGGR_0_intaggr_levi_pend_16_23</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_24_31_to_DMASS0_INTAGGR_0_intaggr_levi_pend_16_23</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:208</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_aac9e9887b1822c95b5c58aada913ee61"><div class="ttname"><a href="sciclient__irq__rm_8c.html#aac9e9887b1822c95b5c58aada913ee61">WKUP_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_C7X256V0_CLEC_gic_spi_72_75</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf WKUP_MCU_GPIOMUX_INTROUTER0_outp_0_3_to_C7X256V0_CLEC_gic_spi_72_75</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:254</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ad11172a9ea912d7472cb3d7f09a8f872"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ad11172a9ea912d7472cb3d7f09a8f872">tisci_if_DMASS0_INTAGGR_0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_DMASS0_INTAGGR_0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:458</div></div>
<div class="ttc" id="agroup__tisci__devices_html_gae6203d9404a454f541f43ce07de547e8"><div class="ttname"><a href="group__tisci__devices.html#gae6203d9404a454f541f43ce07de547e8">TISCI_DEV_TIMER3</a></div><div class="ttdeci">#define TISCI_DEV_TIMER3</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:89</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a75519a90962a33544751e9de6e4e5336"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a75519a90962a33544751e9de6e4e5336">vint_usage_count_DMSS_AM62_0_INTAGGR_0</a></div><div class="ttdeci">uint8_t vint_usage_count_DMSS_AM62_0_INTAGGR_0[184U]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:55</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_acc12f74ee5da1b86ce78756fb73b8887"><div class="ttname"><a href="sciclient__irq__rm_8c.html#acc12f74ee5da1b86ce78756fb73b8887">TIMESYNC_EVENT_ROUTER0_outl_0_7_to_DMASS0_INTAGGR_0_intaggr_levi_pend_8_15</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_ROUTER0_outl_0_7_to_DMASS0_INTAGGR_0_intaggr_levi_pend_8_15</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:307</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a2b385b7ab3c771e116d340837f461fa4"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a2b385b7ab3c771e116d340837f461fa4">tisci_irq_TIMESYNC_EVENT_ROUTER0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_TIMESYNC_EVENT_ROUTER0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:372</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a5d07e0e51d2c282fb336d15f7a9ae213"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a5d07e0e51d2c282fb336d15f7a9ae213">DMASS0_INTAGGR_0_intaggr_vintr_pend_168_183_to_MCU_R5FSS0_CORE0_cpu0_intr_64_79</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_168_183_to_MCU_R5FSS0_CORE0_cpu0_intr_64_79</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:452</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_abb30ceecf03a8a4d3634dd0cb5b2d047"><div class="ttname"><a href="sciclient__irq__rm_8c.html#abb30ceecf03a8a4d3634dd0cb5b2d047">DMASS1_INTAGGR_0_intaggr_vintr_pend_0_7_to_GICSS0_spi_237_244</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf DMASS1_INTAGGR_0_intaggr_vintr_pend_0_7_to_GICSS0_spi_237_244</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:694</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ac8472a5feca6f5645fd1eebf7da37d5f"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ac8472a5feca6f5645fd1eebf7da37d5f">DMASS1_INTAGGR_0_intaggr_vintr_pend_4_4_to_R5FSS0_CORE0_intr_150_150</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf DMASS1_INTAGGR_0_intaggr_vintr_pend_4_4_to_R5FSS0_CORE0_intr_150_150</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:706</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a4548bb5d58d9480e668900f1d1333d74"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a4548bb5d58d9480e668900f1d1333d74">tisci_irq_EPWM0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_EPWM0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:655</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a1745ed6c703be6f5879e0646121ec84a"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a1745ed6c703be6f5879e0646121ec84a">DMASS0_INTAGGR_0_intaggr_vintr_pend_0_39_to_GICSS0_spi_64_103</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_0_39_to_GICSS0_spi_64_103</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:416</div></div>
<div class="ttc" id="agroup__tisci__devices_html_gaf976616dd8cf3fe0ed7e42cb053279b3"><div class="ttname"><a href="group__tisci__devices.html#gaf976616dd8cf3fe0ed7e42cb053279b3">TISCI_DEV_CMP_EVENT_INTROUTER0</a></div><div class="ttdeci">#define TISCI_DEV_CMP_EVENT_INTROUTER0</div><div class="ttdoc">This file contains:</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:60</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a7519d5e7d65e7364249ea9898da60ee3"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a7519d5e7d65e7364249ea9898da60ee3">DMASS0_INTAGGR_0_intaggr_vintr_pend_84_99_to_C7X256V0_CLEC_soc_events_in_209_224</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_84_99_to_C7X256V0_CLEC_soc_events_in_209_224</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:428</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_af0c14d9458aa7b23e00764f45d0e04ad"><div class="ttname"><a href="sciclient__irq__rm_8c.html#af0c14d9458aa7b23e00764f45d0e04ad">tisci_irq_TIMER3</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_TIMER3</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:531</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a89907e4ba7833026c9e4e9fff17554e0"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a89907e4ba7833026c9e4e9fff17554e0">WKUP_GTC0_gtc_push_event_0_0_to_TIMESYNC_EVENT_ROUTER0_in_11_11</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf WKUP_GTC0_gtc_push_event_0_0_to_TIMESYNC_EVENT_ROUTER0_in_11_11</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:538</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a4cd6634f77f535aeeaa79dd33110870e"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a4cd6634f77f535aeeaa79dd33110870e">tisci_if_CPSW0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_CPSW0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:403</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a6db983f08ab8cd7c755eb6f51f7e6971"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a6db983f08ab8cd7c755eb6f51f7e6971">MAIN_GPIOMUX_INTROUTER0_outp_0_7_to_HSM0_nvic_208_215</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_0_7_to_HSM0_nvic_208_215</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:202</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ae7065e41bb4ecadfa6aa517718742ed4"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ae7065e41bb4ecadfa6aa517718742ed4">tisci_irq_MCU_GPIO0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_MCU_GPIO0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:623</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a6f2b4944f8a41cb62446cd7304608d8b"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a6f2b4944f8a41cb62446cd7304608d8b">tisci_irq_GPIO0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_GPIO0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:577</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a1bc6ffdc50660d97e29819a100630418"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a1bc6ffdc50660d97e29819a100630418">MCRC64_0_dma_event_0_3_to_DMASS0_INTAGGR_0_intaggr_levi_pend_28_31</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MCRC64_0_dma_event_0_3_to_DMASS0_INTAGGR_0_intaggr_levi_pend_28_31</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:662</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a3208e00cf86e945cf8ed55a3e47581d2"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a3208e00cf86e945cf8ed55a3e47581d2">tisci_irq_GPMC0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_GPMC0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:639</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ad19156097e172843b8cccd5f5e78eeb7"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ad19156097e172843b8cccd5f5e78eeb7">TIMESYNC_EVENT_ROUTER0_outl_15_15_to_CPSW0_cpts_hw6_push_5_5</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_ROUTER0_outl_15_15_to_CPSW0_cpts_hw6_push_5_5</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:343</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a7ecf278eccdb5bc676c8ace09d25ad70"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a7ecf278eccdb5bc676c8ace09d25ad70">rom_usage_DMASS1_INTAGGR_0</a></div><div class="ttdeci">static struct Sciclient_rmIaUsedMapping rom_usage_DMASS1_INTAGGR_0[1U]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:57</div></div>
<div class="ttc" id="agroup__tisci__devices_html_gaddbd7ea0580471ed8fb4c571fa255625"><div class="ttname"><a href="group__tisci__devices.html#gaddbd7ea0580471ed8fb4c571fa255625">TISCI_DEV_MCU_GPIO0</a></div><div class="ttdeci">#define TISCI_DEV_MCU_GPIO0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:116</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a1f7d95667b82f8b3cdee68bd4c7ddf75"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a1f7d95667b82f8b3cdee68bd4c7ddf75">TIMER3_timer_pwm_0_0_to_TIMESYNC_EVENT_ROUTER0_in_3_3</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMER3_timer_pwm_0_0_to_TIMESYNC_EVENT_ROUTER0_in_3_3</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:522</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ae5713014fd2890081727838f3fdf5681"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ae5713014fd2890081727838f3fdf5681">MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_GICSS0_spi_32_47</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_0_15_to_GICSS0_spi_32_47</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:184</div></div>
<div class="ttc" id="agroup__tisci__devices_html_gaa12e72d7e3e3a12edf345eca62af6024"><div class="ttname"><a href="group__tisci__devices.html#gaa12e72d7e3e3a12edf345eca62af6024">TISCI_DEV_WKUP_R5FSS0_CORE0</a></div><div class="ttdeci">#define TISCI_DEV_WKUP_R5FSS0_CORE0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:141</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a18f88920064544ed87fe4b9ee87e3fe8"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a18f88920064544ed87fe4b9ee87e3fe8">WKUP_MCU_GPIOMUX_INTROUTER0_outp_4_7_to_MCU_R5FSS0_CORE0_cpu0_intr_104_107</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf WKUP_MCU_GPIOMUX_INTROUTER0_outp_4_7_to_MCU_R5FSS0_CORE0_cpu0_intr_104_107</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:260</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a88900bbad28343aec8cf1b62138de24e"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a88900bbad28343aec8cf1b62138de24e">TIMESYNC_EVENT_ROUTER0_outl_16_16_to_CPSW0_cpts_hw7_push_6_6</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMESYNC_EVENT_ROUTER0_outl_16_16_to_CPSW0_cpts_hw7_push_6_6</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:349</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a86c468690259d408d4a4ba043314557a"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a86c468690259d408d4a4ba043314557a">MAIN_GPIOMUX_INTROUTER0_outp_34_35_to_MCU_R5FSS0_CORE0_cpu0_intr_32_33</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf MAIN_GPIOMUX_INTROUTER0_outp_34_35_to_MCU_R5FSS0_CORE0_cpu0_intr_32_33</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:220</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga3ac0d08d25c87bdafe859df81cabc3e5"><div class="ttname"><a href="group__tisci__devices.html#ga3ac0d08d25c87bdafe859df81cabc3e5">TISCI_DEV_GICSS0</a></div><div class="ttdeci">#define TISCI_DEV_GICSS0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:113</div></div>
<div class="ttc" id="agroup__tisci__devices_html_gac319b112c6abece76d973d0f2dbfbb48"><div class="ttname"><a href="group__tisci__devices.html#gac319b112c6abece76d973d0f2dbfbb48">TISCI_DEV_GPIO0</a></div><div class="ttdeci">#define TISCI_DEV_GPIO0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:114</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a2fd8fab392b70330570faeecfa218e0e"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a2fd8fab392b70330570faeecfa218e0e">DMASS1_INTAGGR_0_intaggr_vintr_pend_4_4_to_MCU_R5FSS0_CORE0_cpu0_intr_150_150</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf DMASS1_INTAGGR_0_intaggr_vintr_pend_4_4_to_MCU_R5FSS0_CORE0_cpu0_intr_150_150</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:724</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga71368df2980207cded70a090155481bc"><div class="ttname"><a href="group__tisci__devices.html#ga71368df2980207cded70a090155481bc">TISCI_DEV_C7X256V0_CLEC</a></div><div class="ttdeci">#define TISCI_DEV_C7X256V0_CLEC</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:214</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a4a42c27e6ec72ac42e9d07ebd297ea26"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a4a42c27e6ec72ac42e9d07ebd297ea26">tisci_irq_DMASS0_INTAGGR_0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_DMASS0_INTAGGR_0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:467</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a396b6dc002bb31c348084021e90b9217"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a396b6dc002bb31c348084021e90b9217">tisci_irq_WKUP_GTC0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_WKUP_GTC0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:547</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a494980acba02aa09b8621b1423977433"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a494980acba02aa09b8621b1423977433">tisci_irq_TIMER2</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_TIMER2</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:515</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga0cfd4206a8b31d8e7411ceb8eb5ace4e"><div class="ttname"><a href="group__tisci__devices.html#ga0cfd4206a8b31d8e7411ceb8eb5ace4e">TISCI_DEV_HSM0</a></div><div class="ttdeci">#define TISCI_DEV_HSM0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:227</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga873d084b7611166066b5d4bc837ab2fc"><div class="ttname"><a href="group__tisci__devices.html#ga873d084b7611166066b5d4bc837ab2fc">TISCI_DEV_DMASS1_INTAGGR_0</a></div><div class="ttdeci">#define TISCI_DEV_DMASS1_INTAGGR_0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:204</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ac8003b41af1800d2fe2a1940af67b84c"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ac8003b41af1800d2fe2a1940af67b84c">DMASS1_INTAGGR_0_intaggr_vintr_pend_5_7_to_MCU_R5FSS0_CORE0_cpu0_intr_158_160</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf DMASS1_INTAGGR_0_intaggr_vintr_pend_5_7_to_MCU_R5FSS0_CORE0_cpu0_intr_158_160</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:730</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_afd101eb1a0cf2e8903d61669ef874f6c"><div class="ttname"><a href="sciclient__irq__rm_8c.html#afd101eb1a0cf2e8903d61669ef874f6c">CMP_EVENT_INTROUTER0_outp_0_15_to_GICSS0_spi_48_63</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf CMP_EVENT_INTROUTER0_outp_0_15_to_GICSS0_spi_48_63</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:133</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a462dd74dfc7a9161fcc54f4fcaba7902"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a462dd74dfc7a9161fcc54f4fcaba7902">TIMER1_timer_pwm_0_0_to_TIMESYNC_EVENT_ROUTER0_in_1_1</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf TIMER1_timer_pwm_0_0_to_TIMESYNC_EVENT_ROUTER0_in_1_1</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:490</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_ab5135b3bbaf1ada5446594c0dbe25d8d"><div class="ttname"><a href="sciclient__irq__rm_8c.html#ab5135b3bbaf1ada5446594c0dbe25d8d">tisci_irq_TIMER1</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_TIMER1</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:499</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a54054e1a53a098cbff0de652f0142b2e"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a54054e1a53a098cbff0de652f0142b2e">CMP_EVENT_INTROUTER0_outp_16_23_to_R5FSS0_CORE0_intr_48_55</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf CMP_EVENT_INTROUTER0_outp_16_23_to_R5FSS0_CORE0_intr_48_55</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:145</div></div>
<div class="ttc" id="agroup__tisci__devices_html_gaabc33775e5c91b09153f0fe63f378eb8"><div class="ttname"><a href="group__tisci__devices.html#gaabc33775e5c91b09153f0fe63f378eb8">TISCI_DEV_WKUP_MCU_GPIOMUX_INTROUTER0</a></div><div class="ttdeci">#define TISCI_DEV_WKUP_MCU_GPIOMUX_INTROUTER0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:63</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_af4b61e95c033f274fd4214f0bd88a6ef"><div class="ttname"><a href="sciclient__irq__rm_8c.html#af4b61e95c033f274fd4214f0bd88a6ef">tisci_if_WKUP_GTC0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_WKUP_GTC0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:544</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a3573e7bd279a5583d3b2ef5010db3afc"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a3573e7bd279a5583d3b2ef5010db3afc">DMASS1_INTAGGR_0_intaggr_vintr_pend_0_3_to_MCU_R5FSS0_CORE0_cpu0_intr_129_132</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf DMASS1_INTAGGR_0_intaggr_vintr_pend_0_3_to_MCU_R5FSS0_CORE0_cpu0_intr_129_132</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:718</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a22ce57853e64d36398e78e88afc6d4ee"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a22ce57853e64d36398e78e88afc6d4ee">WKUP_MCU_GPIOMUX_INTROUTER0_outp_4_7_to_HSM0_nvic_78_81</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf WKUP_MCU_GPIOMUX_INTROUTER0_outp_4_7_to_HSM0_nvic_78_81</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:266</div></div>
<div class="ttc" id="agroup__tisci__devices_html_ga2d11a099411565111b07cbf9b48799cb"><div class="ttname"><a href="group__tisci__devices.html#ga2d11a099411565111b07cbf9b48799cb">TISCI_DEV_GPMC0</a></div><div class="ttdeci">#define TISCI_DEV_GPMC0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:117</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a23680f0d06578fdb1083228bc90fd262"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a23680f0d06578fdb1083228bc90fd262">tisci_if_DEBUGSS0</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_DEBUGSS0[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:684</div></div>
<div class="ttc" id="agroup__tisci__devices_html_gace483263b37247ecfb62f8098cc9941a"><div class="ttname"><a href="group__tisci__devices.html#gace483263b37247ecfb62f8098cc9941a">TISCI_DEV_TIMESYNC_EVENT_ROUTER0</a></div><div class="ttdeci">#define TISCI_DEV_TIMESYNC_EVENT_ROUTER0</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:64</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_af2fe759b38d23a809aa05d92d84b5962"><div class="ttname"><a href="sciclient__irq__rm_8c.html#af2fe759b38d23a809aa05d92d84b5962">DMASS0_INTAGGR_0_intaggr_vintr_pend_0_39_to_C7X256V0_CLEC_gic_spi_32_71</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf DMASS0_INTAGGR_0_intaggr_vintr_pend_0_39_to_C7X256V0_CLEC_gic_spi_32_71</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:422</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a81dc2a2da443a073433f5fd9e514e7ea"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a81dc2a2da443a073433f5fd9e514e7ea">tisci_if_TIMER3</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf *const tisci_if_TIMER3[]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:528</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a70a6968c0740dcfd15558e73375dd0b1"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a70a6968c0740dcfd15558e73375dd0b1">vint_usage_count_DMSS_AM62_1_INTAGGR_0</a></div><div class="ttdeci">uint8_t vint_usage_count_DMSS_AM62_1_INTAGGR_0[8]</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:63</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a1cc7fca71ea7c7959e0b765668cee3cf"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a1cc7fca71ea7c7959e0b765668cee3cf">GPIO0_gpio_bank_92_97_to_MAIN_GPIOMUX_INTROUTER0_in_190_195</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf GPIO0_gpio_bank_92_97_to_MAIN_GPIOMUX_INTROUTER0_in_190_195</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:566</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a35451fbc7f90ea86e0cfd0476a16e273"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a35451fbc7f90ea86e0cfd0476a16e273">CMP_EVENT_INTROUTER0_outp_24_31_to_DMASS0_INTAGGR_0_intaggr_levi_pend_0_7</a></div><div class="ttdeci">const struct Sciclient_rmIrqIf CMP_EVENT_INTROUTER0_outp_24_31_to_DMASS0_INTAGGR_0_intaggr_levi_pend_0_7</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:151</div></div>
<div class="ttc" id="asciclient__irq__rm_8c_html_a03065e1fc204c3c5c5382be1808604d8"><div class="ttname"><a href="sciclient__irq__rm_8c.html#a03065e1fc204c3c5c5382be1808604d8">tisci_irq_MCRC64_0</a></div><div class="ttdeci">static const struct Sciclient_rmIrqNode tisci_irq_MCRC64_0</div><div class="ttdef"><b>Definition:</b> sciclient_irq_rm.c:671</div></div>
<div class="ttc" id="agroup__tisci__devices_html_gaaaf75da2aa60d929411f0b42e8458897"><div class="ttname"><a href="group__tisci__devices.html#gaaaf75da2aa60d929411f0b42e8458897">TISCI_DEV_GPIO1</a></div><div class="ttdeci">#define TISCI_DEV_GPIO1</div><div class="ttdef"><b>Definition:</b> tisci_devices.h:115</div></div>
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_b2f33c71d4aa5e7af42a1ca61ff5af1b.html">source</a></li><li class="navelem"><a class="el" href="dir_abc9ad036f51ba48b607241e5ebbccbe.html">drivers</a></li><li class="navelem"><a class="el" href="dir_7d921ee4388de0385733bf7c1b49a908.html">sciclient</a></li><li class="navelem"><a class="el" href="dir_339f88859dd416ea23c665bea56a87e5.html">soc</a></li><li class="navelem"><a class="el" href="dir_bd2bcf47029d4a11a5a2f71e8351c708.html">am62dx</a></li><li class="navelem"><a class="el" href="sciclient__irq__rm_8c.html">sciclient_irq_rm.c</a></li>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
