Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Jun 22 13:15:03 2018
| Host         : shlab_32-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/mst_exec_state_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/mst_exec_state_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.526        0.000                      0                 9635        0.021        0.000                      0                 9635        3.750        0.000                       0                  3574  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.526        0.000                      0                 9635        0.021        0.000                      0                 9635        3.750        0.000                       0                  3574  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 2.466ns (34.807%)  route 4.619ns (65.193%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        1.646     2.940    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y86         FDRE                                         r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort_reg[0]/Q
                         net (fo=84, routed)          1.407     4.865    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort_reg_n_1_[0]
    SLICE_X50Y93         LUT6 (Prop_lut6_I4_O)        0.124     4.989 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[2]_i_12/O
                         net (fo=1, routed)           0.000     4.989    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[2]_i_12_n_1
    SLICE_X50Y93         MUXF7 (Prop_muxf7_I0_O)      0.209     5.198 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest_reg[2]_i_5/O
                         net (fo=1, routed)           1.009     6.207    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest_reg[2]_i_5_n_1
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.297     6.504 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[2]_i_1/O
                         net (fo=12, routed)          1.034     7.537    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[2]_i_1_n_1
    SLICE_X40Y81         LUT4 (Prop_lut4_I2_O)        0.124     7.661 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.661    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry_i_7_n_1
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.211 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.211    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry_n_1
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.482 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry__0/CO[0]
                         net (fo=1, routed)           0.598     9.081    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest12_in
    SLICE_X42Y86         LUT5 (Prop_lut5_I1_O)        0.373     9.454 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[8]_i_1/O
                         net (fo=9, routed)           0.571    10.025    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[8]_i_1_n_1
    SLICE_X40Y81         FDSE                                         r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        1.469    12.648    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y81         FDSE                                         r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest_reg[5]/C
                         clock pessimism              0.262    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X40Y81         FDSE (Setup_fdse_C_CE)      -0.205    12.551    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest_reg[5]
  -------------------------------------------------------------------
                         required time                         12.551    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  2.526    

Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 2.466ns (34.807%)  route 4.619ns (65.193%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        1.646     2.940    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y86         FDRE                                         r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort_reg[0]/Q
                         net (fo=84, routed)          1.407     4.865    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort_reg_n_1_[0]
    SLICE_X50Y93         LUT6 (Prop_lut6_I4_O)        0.124     4.989 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[2]_i_12/O
                         net (fo=1, routed)           0.000     4.989    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[2]_i_12_n_1
    SLICE_X50Y93         MUXF7 (Prop_muxf7_I0_O)      0.209     5.198 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest_reg[2]_i_5/O
                         net (fo=1, routed)           1.009     6.207    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest_reg[2]_i_5_n_1
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.297     6.504 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[2]_i_1/O
                         net (fo=12, routed)          1.034     7.537    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[2]_i_1_n_1
    SLICE_X40Y81         LUT4 (Prop_lut4_I2_O)        0.124     7.661 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.661    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry_i_7_n_1
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.211 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.211    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry_n_1
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.482 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry__0/CO[0]
                         net (fo=1, routed)           0.598     9.081    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest12_in
    SLICE_X42Y86         LUT5 (Prop_lut5_I1_O)        0.373     9.454 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[8]_i_1/O
                         net (fo=9, routed)           0.571    10.025    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[8]_i_1_n_1
    SLICE_X40Y81         FDSE                                         r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        1.469    12.648    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y81         FDSE                                         r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest_reg[6]/C
                         clock pessimism              0.262    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X40Y81         FDSE (Setup_fdse_C_CE)      -0.205    12.551    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest_reg[6]
  -------------------------------------------------------------------
                         required time                         12.551    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  2.526    

Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 2.466ns (34.807%)  route 4.619ns (65.193%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 12.648 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        1.646     2.940    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y86         FDRE                                         r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort_reg[0]/Q
                         net (fo=84, routed)          1.407     4.865    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort_reg_n_1_[0]
    SLICE_X50Y93         LUT6 (Prop_lut6_I4_O)        0.124     4.989 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[2]_i_12/O
                         net (fo=1, routed)           0.000     4.989    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[2]_i_12_n_1
    SLICE_X50Y93         MUXF7 (Prop_muxf7_I0_O)      0.209     5.198 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest_reg[2]_i_5/O
                         net (fo=1, routed)           1.009     6.207    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest_reg[2]_i_5_n_1
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.297     6.504 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[2]_i_1/O
                         net (fo=12, routed)          1.034     7.537    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[2]_i_1_n_1
    SLICE_X40Y81         LUT4 (Prop_lut4_I2_O)        0.124     7.661 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.661    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry_i_7_n_1
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.211 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.211    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry_n_1
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.482 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry__0/CO[0]
                         net (fo=1, routed)           0.598     9.081    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest12_in
    SLICE_X42Y86         LUT5 (Prop_lut5_I1_O)        0.373     9.454 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[8]_i_1/O
                         net (fo=9, routed)           0.571    10.025    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[8]_i_1_n_1
    SLICE_X40Y81         FDSE                                         r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        1.469    12.648    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y81         FDSE                                         r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest_reg[7]/C
                         clock pessimism              0.262    12.910    
                         clock uncertainty           -0.154    12.756    
    SLICE_X40Y81         FDSE (Setup_fdse_C_CE)      -0.205    12.551    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest_reg[7]
  -------------------------------------------------------------------
                         required time                         12.551    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  2.526    

Slack (MET) :             2.602ns  (required time - arrival time)
  Source:                 design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest_index_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.013ns  (logic 2.279ns (32.495%)  route 4.734ns (67.505%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        1.646     2.940    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y86         FDRE                                         r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort_reg[1]/Q
                         net (fo=83, routed)          1.420     4.878    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort_reg_n_1_[1]
    SLICE_X39Y93         LUT6 (Prop_lut6_I2_O)        0.124     5.002 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[7]_i_9/O
                         net (fo=1, routed)           0.000     5.002    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[7]_i_9_n_1
    SLICE_X39Y93         MUXF7 (Prop_muxf7_I1_O)      0.217     5.219 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest_reg[7]_i_3/O
                         net (fo=1, routed)           0.966     6.185    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest_reg[7]_i_3_n_1
    SLICE_X45Y92         LUT6 (Prop_lut6_I1_O)        0.299     6.484 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[7]_i_1/O
                         net (fo=12, routed)          1.229     7.713    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[7]_i_1_n_1
    SLICE_X46Y82         LUT4 (Prop_lut4_I0_O)        0.124     7.837 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.837    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest0_carry_i_5_n_1
    SLICE_X46Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.213 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.213    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest0_carry_n_1
    SLICE_X46Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.467 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest0_carry__0/CO[0]
                         net (fo=1, routed)           0.454     8.921    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest0_carry__0_n_4
    SLICE_X43Y84         LUT3 (Prop_lut3_I2_O)        0.367     9.288 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[8]_i_1/O
                         net (fo=16, routed)          0.666     9.953    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[8]_i_1_n_1
    SLICE_X43Y84         FDRE                                         r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest_index_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        1.473    12.652    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y84         FDRE                                         r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest_index_reg[2]/C
                         clock pessimism              0.262    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X43Y84         FDRE (Setup_fdre_C_CE)      -0.205    12.555    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest_index_reg[2]
  -------------------------------------------------------------------
                         required time                         12.555    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  2.602    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 2.466ns (35.213%)  route 4.537ns (64.787%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        1.646     2.940    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y86         FDRE                                         r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort_reg[0]/Q
                         net (fo=84, routed)          1.407     4.865    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort_reg_n_1_[0]
    SLICE_X50Y93         LUT6 (Prop_lut6_I4_O)        0.124     4.989 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[2]_i_12/O
                         net (fo=1, routed)           0.000     4.989    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[2]_i_12_n_1
    SLICE_X50Y93         MUXF7 (Prop_muxf7_I0_O)      0.209     5.198 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest_reg[2]_i_5/O
                         net (fo=1, routed)           1.009     6.207    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest_reg[2]_i_5_n_1
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.297     6.504 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[2]_i_1/O
                         net (fo=12, routed)          1.034     7.537    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[2]_i_1_n_1
    SLICE_X40Y81         LUT4 (Prop_lut4_I2_O)        0.124     7.661 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.661    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry_i_7_n_1
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.211 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.211    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry_n_1
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.482 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry__0/CO[0]
                         net (fo=1, routed)           0.598     9.081    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest12_in
    SLICE_X42Y86         LUT5 (Prop_lut5_I1_O)        0.373     9.454 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[8]_i_1/O
                         net (fo=9, routed)           0.490     9.943    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[8]_i_1_n_1
    SLICE_X41Y85         FDSE                                         r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        1.474    12.653    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y85         FDSE                                         r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest_reg[0]/C
                         clock pessimism              0.262    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X41Y85         FDSE (Setup_fdse_C_CE)      -0.205    12.556    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest_reg[0]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 2.466ns (35.213%)  route 4.537ns (64.787%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        1.646     2.940    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y86         FDRE                                         r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort_reg[0]/Q
                         net (fo=84, routed)          1.407     4.865    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort_reg_n_1_[0]
    SLICE_X50Y93         LUT6 (Prop_lut6_I4_O)        0.124     4.989 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[2]_i_12/O
                         net (fo=1, routed)           0.000     4.989    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[2]_i_12_n_1
    SLICE_X50Y93         MUXF7 (Prop_muxf7_I0_O)      0.209     5.198 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest_reg[2]_i_5/O
                         net (fo=1, routed)           1.009     6.207    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest_reg[2]_i_5_n_1
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.297     6.504 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[2]_i_1/O
                         net (fo=12, routed)          1.034     7.537    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[2]_i_1_n_1
    SLICE_X40Y81         LUT4 (Prop_lut4_I2_O)        0.124     7.661 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.661    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry_i_7_n_1
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.211 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.211    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry_n_1
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.482 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry__0/CO[0]
                         net (fo=1, routed)           0.598     9.081    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest12_in
    SLICE_X42Y86         LUT5 (Prop_lut5_I1_O)        0.373     9.454 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[8]_i_1/O
                         net (fo=9, routed)           0.490     9.943    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[8]_i_1_n_1
    SLICE_X41Y85         FDSE                                         r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        1.474    12.653    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y85         FDSE                                         r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest_reg[3]/C
                         clock pessimism              0.262    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X41Y85         FDSE (Setup_fdse_C_CE)      -0.205    12.556    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest_reg[3]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.003ns  (logic 2.466ns (35.213%)  route 4.537ns (64.787%))
  Logic Levels:           7  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        1.646     2.940    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y86         FDRE                                         r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.518     3.458 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort_reg[0]/Q
                         net (fo=84, routed)          1.407     4.865    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/sort_reg_n_1_[0]
    SLICE_X50Y93         LUT6 (Prop_lut6_I4_O)        0.124     4.989 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[2]_i_12/O
                         net (fo=1, routed)           0.000     4.989    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[2]_i_12_n_1
    SLICE_X50Y93         MUXF7 (Prop_muxf7_I0_O)      0.209     5.198 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest_reg[2]_i_5/O
                         net (fo=1, routed)           1.009     6.207    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest_reg[2]_i_5_n_1
    SLICE_X47Y89         LUT6 (Prop_lut6_I5_O)        0.297     6.504 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[2]_i_1/O
                         net (fo=12, routed)          1.034     7.537    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/largest[2]_i_1_n_1
    SLICE_X40Y81         LUT4 (Prop_lut4_I2_O)        0.124     7.661 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry_i_7/O
                         net (fo=1, routed)           0.000     7.661    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry_i_7_n_1
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.211 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.211    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry_n_1
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.482 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest1_carry__0/CO[0]
                         net (fo=1, routed)           0.598     9.081    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest12_in
    SLICE_X42Y86         LUT5 (Prop_lut5_I1_O)        0.373     9.454 r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[8]_i_1/O
                         net (fo=9, routed)           0.490     9.943    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest[8]_i_1_n_1
    SLICE_X41Y85         FDSE                                         r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        1.474    12.653    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y85         FDSE                                         r  design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest_reg[4]/C
                         clock pessimism              0.262    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X41Y85         FDSE (Setup_fdse_C_CE)      -0.205    12.556    design_1_i/final_ip_0/inst/final_ip_v1_0_S00_AXI_inst/second_smallest_reg[4]
  -------------------------------------------------------------------
                         required time                         12.556    
                         arrival time                          -9.943    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 0.580ns (8.593%)  route 6.169ns (91.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=47, routed)          2.753     6.184    design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/m00_axi_aresetn
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.124     6.308 r  design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_awvalid_i_1/O
                         net (fo=67, routed)          3.416     9.724    design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_awvalid_i_1_n_1
    SLICE_X5Y28          FDRE                                         r  design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        1.646    12.825    design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X5Y28          FDRE                                         r  design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[6]/C
                         clock pessimism              0.115    12.940    
                         clock uncertainty           -0.154    12.786    
    SLICE_X5Y28          FDRE (Setup_fdre_C_R)       -0.429    12.357    design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 0.580ns (8.593%)  route 6.169ns (91.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=47, routed)          2.753     6.184    design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/m00_axi_aresetn
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.124     6.308 r  design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_awvalid_i_1/O
                         net (fo=67, routed)          3.416     9.724    design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_awvalid_i_1_n_1
    SLICE_X5Y28          FDRE                                         r  design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        1.646    12.825    design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X5Y28          FDRE                                         r  design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[7]/C
                         clock pessimism              0.115    12.940    
                         clock uncertainty           -0.154    12.786    
    SLICE_X5Y28          FDRE (Setup_fdre_C_R)       -0.429    12.357    design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.749ns  (logic 0.580ns (8.593%)  route 6.169ns (91.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 12.825 - 10.000 ) 
    Source Clock Delay      (SCD):    2.975ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        1.681     2.975    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X29Y76         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.456     3.431 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=47, routed)          2.753     6.184    design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/m00_axi_aresetn
    SLICE_X35Y48         LUT3 (Prop_lut3_I2_O)        0.124     6.308 r  design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_awvalid_i_1/O
                         net (fo=67, routed)          3.416     9.724    design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_awvalid_i_1_n_1
    SLICE_X5Y28          FDRE                                         r  design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        1.646    12.825    design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/m00_axi_aclk
    SLICE_X5Y28          FDRE                                         r  design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[8]/C
                         clock pessimism              0.115    12.940    
                         clock uncertainty           -0.154    12.786    
    SLICE_X5Y28          FDRE (Setup_fdre_C_R)       -0.429    12.357    design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/axi_araddr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.357    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                  2.633    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1071]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1071]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.247ns (62.286%)  route 0.150ns (37.714%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        0.591     0.927    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X30Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1071]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.148     1.075 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1071]/Q
                         net (fo=1, routed)           0.150     1.224    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg_n_1_[1071]
    SLICE_X30Y50         LUT4 (Prop_lut4_I0_O)        0.099     1.323 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1071]_i_1__0/O
                         net (fo=1, routed)           0.000     1.323    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1071]_i_1__0_n_1
    SLICE_X30Y50         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1071]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        0.845     1.211    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X30Y50         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1071]/C
                         clock pessimism             -0.030     1.181    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.121     1.302    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1071]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1067]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1067]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.669%)  route 0.220ns (57.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        0.577     0.913    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X30Y50         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1067]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1067]/Q
                         net (fo=3, routed)           0.220     1.297    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/s_axi_awaddr[6]
    SLICE_X24Y48         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1067]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        0.860     1.226    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X24Y48         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1067]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X24Y48         FDRE (Hold_fdre_C_D)         0.070     1.266    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1067]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1091]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1091]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.760%)  route 0.229ns (58.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        0.576     0.912    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X30Y53         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1091]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y53         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1091]/Q
                         net (fo=2, routed)           0.229     1.304    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/D[26]
    SLICE_X27Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1091]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        0.860     1.226    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X27Y49         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1091]/C
                         clock pessimism             -0.030     1.196    
    SLICE_X27Y49         FDRE (Hold_fdre_C_D)         0.076     1.272    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer_reg[1091]
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        0.596     0.932    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X17Y47         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.128    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIA0
    SLICE_X16Y47         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        0.866     1.232    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X16Y47         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.287     0.945    
    SLICE_X16Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.092    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        0.596     0.932    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X23Y47         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y47         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.128    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/DIA0
    SLICE_X22Y47         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        0.864     1.230    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/WCLK
    SLICE_X22Y47         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
                         clock pessimism             -0.285     0.945    
    SLICE_X22Y47         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.092    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        0.595     0.931    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X23Y45         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][1][userdata][4]/Q
                         net (fo=1, routed)           0.056     1.127    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/DIA0
    SLICE_X22Y45         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        0.863     1.229    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/WCLK
    SLICE_X22Y45         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA/CLK
                         clock pessimism             -0.285     0.944    
    SLICE_X22Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        0.595     0.931    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X17Y45         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][4][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.127    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/DIA0
    SLICE_X16Y45         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        0.865     1.231    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/WCLK
    SLICE_X16Y45         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA/CLK
                         clock pessimism             -0.287     0.944    
    SLICE_X16Y45         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][6][userdata][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.931ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        0.595     0.931    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X23Y46         FDRE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][6][userdata][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y46         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][6][userdata][1]/Q
                         net (fo=1, routed)           0.056     1.127    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/DIA0
    SLICE_X22Y46         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        0.863     1.229    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/WCLK
    SLICE_X22Y46         RAMD32                                       r  design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
                         clock pessimism             -0.285     0.944    
    SLICE_X22Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.090    design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[98].srl_nx1/shift_reg_reg[0]_srl1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.875%)  route 0.131ns (48.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.225ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        0.590     0.926    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X28Y45         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDRE (Prop_fdre_C_Q)         0.141     1.067 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][26]/Q
                         net (fo=2, routed)           0.131     1.197    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[98].srl_nx1/w_accum_mesg[0]
    SLICE_X26Y45         SRLC32E                                      r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[98].srl_nx1/shift_reg_reg[0]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        0.859     1.225    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[98].srl_nx1/aclk
    SLICE_X26Y45         SRLC32E                                      r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[98].srl_nx1/shift_reg_reg[0]_srl1/CLK
                         clock pessimism             -0.263     0.962    
    SLICE_X26Y45         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.145    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[98].srl_nx1/shift_reg_reg[0]_srl1
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.729%)  route 0.143ns (50.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.143     1.276    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/m_payload_i_reg[61][26]
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3575, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.047     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X38Y37    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y38    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y38    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y38    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X36Y38    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y38    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X37Y37    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDSE/C      n/a            1.000         10.000      9.000      SLICE_X39Y37    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/Core_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y43     design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/num_transactions_q_reg[3]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y46    design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/buffer_reg_r2_0_15_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y46    design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/buffer_reg_r2_0_15_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y46    design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/buffer_reg_r2_0_15_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y46    design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/buffer_reg_r2_0_15_24_29/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y46    design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/buffer_reg_r2_0_15_24_29/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y46    design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/buffer_reg_r2_0_15_24_29/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y46    design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/buffer_reg_r2_0_15_24_29/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y46    design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/buffer_reg_r2_0_15_24_29/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y50    design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/buffer_reg_r2_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y50    design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/buffer_reg_r2_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y45    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y45    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y50    design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/buffer_reg_r2_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y50    design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/buffer_reg_r2_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y50    design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/buffer_reg_r2_0_15_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y50    design_1_i/final_ip_0/inst/final_ip_v1_0_M00_AXI_inst/buffer_reg_r2_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y45    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y45    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y45    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y45    design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK



