{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 07 09:41:44 2018 " "Info: Processing started: Fri Dec 07 09:41:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off f_adder_4 -c f_adder_4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off f_adder_4 -c f_adder_4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "f_4_a\[0\] f_4_s\[3\] 13.458 ns Longest " "Info: Longest tpd from source pin \"f_4_a\[0\]\" to destination pin \"f_4_s\[3\]\" is 13.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns f_4_a\[0\] 1 PIN PIN_B11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 2; PIN Node = 'f_4_a\[0\]'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "" { f_4_a[0] } "NODE_NAME" } } { "f_adder_4.vhd" "" { Text "F:/study/数字电路/实验/lab2/f_adder_4/f_adder_4.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.766 ns) + CELL(0.420 ns) 7.036 ns f_adder:u0\|f_co 2 COMB LCCOMB_X30_Y15_N0 3 " "Info: 2: + IC(5.766 ns) + CELL(0.420 ns) = 7.036 ns; Loc. = LCCOMB_X30_Y15_N0; Fanout = 3; COMB Node = 'f_adder:u0\|f_co'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "6.186 ns" { f_4_a[0] f_adder:u0|f_co } "NODE_NAME" } } { "../full_adder/f_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/full_adder/f_adder.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 7.442 ns f_adder:u2\|f_co~4 3 COMB LCCOMB_X30_Y15_N26 1 " "Info: 3: + IC(0.256 ns) + CELL(0.150 ns) = 7.442 ns; Loc. = LCCOMB_X30_Y15_N26; Fanout = 1; COMB Node = 'f_adder:u2\|f_co~4'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { f_adder:u0|f_co f_adder:u2|f_co~4 } "NODE_NAME" } } { "../full_adder/f_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/full_adder/f_adder.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.420 ns) 8.111 ns f_adder:u2\|f_co~5 4 COMB LCCOMB_X30_Y15_N12 2 " "Info: 4: + IC(0.249 ns) + CELL(0.420 ns) = 8.111 ns; Loc. = LCCOMB_X30_Y15_N12; Fanout = 2; COMB Node = 'f_adder:u2\|f_co~5'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { f_adder:u2|f_co~4 f_adder:u2|f_co~5 } "NODE_NAME" } } { "../full_adder/f_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/full_adder/f_adder.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 8.509 ns f_adder:u3\|f_co~4 5 COMB LCCOMB_X30_Y15_N16 1 " "Info: 5: + IC(0.248 ns) + CELL(0.150 ns) = 8.509 ns; Loc. = LCCOMB_X30_Y15_N16; Fanout = 1; COMB Node = 'f_adder:u3\|f_co~4'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { f_adder:u2|f_co~5 f_adder:u3|f_co~4 } "NODE_NAME" } } { "../full_adder/f_adder.vhd" "" { Text "F:/study/数字电路/实验/lab2/full_adder/f_adder.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.307 ns) + CELL(2.642 ns) 13.458 ns f_4_s\[3\] 6 PIN PIN_T2 0 " "Info: 6: + IC(2.307 ns) + CELL(2.642 ns) = 13.458 ns; Loc. = PIN_T2; Fanout = 0; PIN Node = 'f_4_s\[3\]'" {  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "4.949 ns" { f_adder:u3|f_co~4 f_4_s[3] } "NODE_NAME" } } { "f_adder_4.vhd" "" { Text "F:/study/数字电路/实验/lab2/f_adder_4/f_adder_4.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.632 ns ( 34.42 % ) " "Info: Total cell delay = 4.632 ns ( 34.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.826 ns ( 65.58 % ) " "Info: Total interconnect delay = 8.826 ns ( 65.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quatus/quartus/bin/TimingClosureFloorplan.fld" "" "13.458 ns" { f_4_a[0] f_adder:u0|f_co f_adder:u2|f_co~4 f_adder:u2|f_co~5 f_adder:u3|f_co~4 f_4_s[3] } "NODE_NAME" } } { "e:/quatus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quatus/quartus/bin/Technology_Viewer.qrui" "13.458 ns" { f_4_a[0] {} f_4_a[0]~combout {} f_adder:u0|f_co {} f_adder:u2|f_co~4 {} f_adder:u2|f_co~5 {} f_adder:u3|f_co~4 {} f_4_s[3] {} } { 0.000ns 0.000ns 5.766ns 0.256ns 0.249ns 0.248ns 2.307ns } { 0.000ns 0.850ns 0.420ns 0.150ns 0.420ns 0.150ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 07 09:41:45 2018 " "Info: Processing ended: Fri Dec 07 09:41:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
