* Z:\mnt\design.r\spice\examples\ADG918.asc
V1 +V 0 {Vdd}
V2 N001 0 PULSE({Vdd} 0 0 2n 2n 5u 10u)
V3 IN 0 SINE({Vdd/2} 1 10Meg)
? Missing component
.tran 30u
.param Vdd=2.75
.lib ADG.lib
.backanno
.end
