;redcode
;assert 1
	SPL 0, <405
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SLT -1, <-20
	ADD #270, <1
	ADD #270, <1
	ADD 240, 60
	SUB 700, 600
	ADD #270, <1
	SLT 20, @12
	JMP 30, 9
	SPL 0, <405
	SUB -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	SUB 0, -1
	CMP @-7, <-7
	JMP 0, -1
	SUB -207, <-120
	SUB 1, <-1
	SUB @121, 103
	ADD 270, <1
	SUB @-127, 100
	SLT 121, 400
	SUB @-127, 100
	SLT 20, @12
	JMP 30, 9
	SLT 20, @12
	ADD #270, <1
	SUB #102, -100
	ADD #270, <1
	MOV 30, 809
	SLT 20, @12
	MOV 30, 809
	SUB 1, <-1
	SUB @121, 103
	SUB @121, 103
	ADD #270, <1
	SUB 1, <-1
	SLT 121, 400
	SLT 121, 400
	JMP -7, @-20
	ADD 3, 51
	MOV -1, <-20
	SPL -702, -10
	ADD 240, 60
	ADD 240, 60
	ADD 240, 60
	MOV -1, <-20
