$date
	Mon Oct 15 13:55:26 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! s [3:0] $end
$var wire 1 " c $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % z $end
$scope module fb $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var reg 1 " cout $end
$var reg 4 ( sum [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 (
b10 '
b1 &
0%
b10 $
b1 #
0"
b11 !
$end
#8
b100 !
b100 (
b10 #
b10 &
#16
b101 !
b101 (
b11 #
b11 &
#24
b110 !
b110 (
b100 #
b100 &
#32
b111 !
b111 (
b101 #
b101 &
#40
b1000 !
b1000 (
b110 #
b110 &
#48
b1001 !
b1001 (
b111 #
b111 &
#56
b1010 !
b1010 (
b1000 #
b1000 &
#64
b1011 !
b1011 (
b1001 #
b1001 &
#72
b1111 !
b1111 (
b110 $
b110 '
