24080000, 24090001, 240a0000, 240b0000, 164602a, 100c0000, 252a0000, 1094821, 25480000, 256b0001, 8000004, 25420000, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 

=================== Initialize ====================
[pAddr: 0x000], [pc: 0x00400000]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    0    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24080000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 8] 0x 0(0), [im: 0x   0] 
=> 	rt:R[ 8] 0x 0(0)

===================== next ========================
[pAddr: 0x001], [pc: 0x00400004]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    0    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24090001]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 9] 0x 0(0), [im: 0x   1] 
=> 	rt:R[ 9] 0x 1(1)

===================== next ========================
[pAddr: 0x002], [pc: 0x00400008]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240a0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[10] 0x 0(0), [im: 0x   0] 
=> 	rt:R[10] 0x 0(0)

===================== next ========================
[pAddr: 0x003], [pc: 0x0040000c]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240b0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[11] 0x 0(0), [im: 0x   0] 
=> 	rt:R[11] 0x 0(0)

===================== next ========================
[pAddr: 0x004], [pc: 0x00400010]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x164602a]
	[opcode: 0]
	[function:2a]
	<Function: SLT> < rs < rt? > :rs:R[11] 0x 0(0), rt:R[4] 0x 0(0)
	=> rd:R[12] 0x   0(0), <FALSE>

===================== next ========================
[pAddr: 0x005], [pc: 0x00400014]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x100c0000]
	[opcode: 4]
	[opcode] BEQ < rs=rt? > 
	[instruction] 0x100c0000(269221888)
	rs:R[ 0] 0x 0(0), rt:R[12] 0x 0(0)
	<TRUE & JUMP> -> <jump_to> 0x   0(0)

===================== next ========================
[pAddr: 0x000], [pc: 0x00400000]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24080000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 8] 0x 0(0), [im: 0x   0] 
=> 	rt:R[ 8] 0x 0(0)

===================== next ========================
[pAddr: 0x001], [pc: 0x00400004]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24090001]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 9] 0x 1(1), [im: 0x   1] 
=> 	rt:R[ 9] 0x 1(1)

===================== next ========================
[pAddr: 0x002], [pc: 0x00400008]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240a0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[10] 0x 0(0), [im: 0x   0] 
=> 	rt:R[10] 0x 0(0)

===================== next ========================
[pAddr: 0x003], [pc: 0x0040000c]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240b0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[11] 0x 0(0), [im: 0x   0] 
=> 	rt:R[11] 0x 0(0)

===================== next ========================
[pAddr: 0x004], [pc: 0x00400010]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x164602a]
	[opcode: 0]
	[function:2a]
	<Function: SLT> < rs < rt? > :rs:R[11] 0x 0(0), rt:R[4] 0x 0(0)
	=> rd:R[12] 0x   0(0), <FALSE>

===================== next ========================
[pAddr: 0x005], [pc: 0x00400014]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x100c0000]
	[opcode: 4]
	[opcode] BEQ < rs=rt? > 
	[instruction] 0x100c0000(269221888)
	rs:R[ 0] 0x 0(0), rt:R[12] 0x 0(0)
	<TRUE & JUMP> -> <jump_to> 0x   0(0)

===================== next ========================
[pAddr: 0x000], [pc: 0x00400000]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24080000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 8] 0x 0(0), [im: 0x   0] 
=> 	rt:R[ 8] 0x 0(0)

===================== next ========================
[pAddr: 0x001], [pc: 0x00400004]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24090001]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 9] 0x 1(1), [im: 0x   1] 
=> 	rt:R[ 9] 0x 1(1)

===================== next ========================
[pAddr: 0x002], [pc: 0x00400008]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240a0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[10] 0x 0(0), [im: 0x   0] 
=> 	rt:R[10] 0x 0(0)

===================== next ========================
[pAddr: 0x003], [pc: 0x0040000c]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240b0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[11] 0x 0(0), [im: 0x   0] 
=> 	rt:R[11] 0x 0(0)

===================== next ========================
[pAddr: 0x004], [pc: 0x00400010]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x164602a]
	[opcode: 0]
	[function:2a]
	<Function: SLT> < rs < rt? > :rs:R[11] 0x 0(0), rt:R[4] 0x 0(0)
	=> rd:R[12] 0x   0(0), <FALSE>

===================== next ========================
[pAddr: 0x005], [pc: 0x00400014]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x100c0000]
	[opcode: 4]
	[opcode] BEQ < rs=rt? > 
	[instruction] 0x100c0000(269221888)
	rs:R[ 0] 0x 0(0), rt:R[12] 0x 0(0)
	<TRUE & JUMP> -> <jump_to> 0x   0(0)

===================== next ========================
[pAddr: 0x000], [pc: 0x00400000]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24080000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 8] 0x 0(0), [im: 0x   0] 
=> 	rt:R[ 8] 0x 0(0)

===================== next ========================
[pAddr: 0x001], [pc: 0x00400004]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24090001]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 9] 0x 1(1), [im: 0x   1] 
=> 	rt:R[ 9] 0x 1(1)

===================== next ========================
[pAddr: 0x002], [pc: 0x00400008]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240a0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[10] 0x 0(0), [im: 0x   0] 
=> 	rt:R[10] 0x 0(0)

===================== next ========================
[pAddr: 0x003], [pc: 0x0040000c]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240b0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[11] 0x 0(0), [im: 0x   0] 
=> 	rt:R[11] 0x 0(0)

===================== next ========================
[pAddr: 0x004], [pc: 0x00400010]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x164602a]
	[opcode: 0]
	[function:2a]
	<Function: SLT> < rs < rt? > :rs:R[11] 0x 0(0), rt:R[4] 0x 0(0)
	=> rd:R[12] 0x   0(0), <FALSE>

===================== next ========================
[pAddr: 0x005], [pc: 0x00400014]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x100c0000]
	[opcode: 4]
	[opcode] BEQ < rs=rt? > 
	[instruction] 0x100c0000(269221888)
	rs:R[ 0] 0x 0(0), rt:R[12] 0x 0(0)
	<TRUE & JUMP> -> <jump_to> 0x   0(0)

===================== next ========================
[pAddr: 0x000], [pc: 0x00400000]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24080000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 8] 0x 0(0), [im: 0x   0] 
=> 	rt:R[ 8] 0x 0(0)

===================== next ========================
[pAddr: 0x001], [pc: 0x00400004]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24090001]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 9] 0x 1(1), [im: 0x   1] 
=> 	rt:R[ 9] 0x 1(1)

===================== next ========================
[pAddr: 0x002], [pc: 0x00400008]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240a0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[10] 0x 0(0), [im: 0x   0] 
=> 	rt:R[10] 0x 0(0)

===================== next ========================
[pAddr: 0x003], [pc: 0x0040000c]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240b0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[11] 0x 0(0), [im: 0x   0] 
=> 	rt:R[11] 0x 0(0)

===================== next ========================
[pAddr: 0x004], [pc: 0x00400010]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x164602a]
	[opcode: 0]
	[function:2a]
	<Function: SLT> < rs < rt? > :rs:R[11] 0x 0(0), rt:R[4] 0x 0(0)
	=> rd:R[12] 0x   0(0), <FALSE>

===================== next ========================
[pAddr: 0x005], [pc: 0x00400014]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x100c0000]
	[opcode: 4]
	[opcode] BEQ < rs=rt? > 
	[instruction] 0x100c0000(269221888)
	rs:R[ 0] 0x 0(0), rt:R[12] 0x 0(0)
	<TRUE & JUMP> -> <jump_to> 0x   0(0)

===================== next ========================
[pAddr: 0x000], [pc: 0x00400000]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24080000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 8] 0x 0(0), [im: 0x   0] 
=> 	rt:R[ 8] 0x 0(0)

===================== next ========================
[pAddr: 0x001], [pc: 0x00400004]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24090001]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 9] 0x 1(1), [im: 0x   1] 
=> 	rt:R[ 9] 0x 1(1)

===================== next ========================
[pAddr: 0x002], [pc: 0x00400008]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240a0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[10] 0x 0(0), [im: 0x   0] 
=> 	rt:R[10] 0x 0(0)

===================== next ========================
[pAddr: 0x003], [pc: 0x0040000c]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240b0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[11] 0x 0(0), [im: 0x   0] 
=> 	rt:R[11] 0x 0(0)

===================== next ========================
[pAddr: 0x004], [pc: 0x00400010]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x164602a]
	[opcode: 0]
	[function:2a]
	<Function: SLT> < rs < rt? > :rs:R[11] 0x 0(0), rt:R[4] 0x 0(0)
	=> rd:R[12] 0x   0(0), <FALSE>

===================== next ========================
[pAddr: 0x005], [pc: 0x00400014]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x100c0000]
	[opcode: 4]
	[opcode] BEQ < rs=rt? > 
	[instruction] 0x100c0000(269221888)
	rs:R[ 0] 0x 0(0), rt:R[12] 0x 0(0)
	<TRUE & JUMP> -> <jump_to> 0x   0(0)

===================== next ========================
[pAddr: 0x000], [pc: 0x00400000]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24080000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 8] 0x 0(0), [im: 0x   0] 
=> 	rt:R[ 8] 0x 0(0)

===================== next ========================
[pAddr: 0x001], [pc: 0x00400004]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24090001]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 9] 0x 1(1), [im: 0x   1] 
=> 	rt:R[ 9] 0x 1(1)

===================== next ========================
[pAddr: 0x002], [pc: 0x00400008]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240a0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[10] 0x 0(0), [im: 0x   0] 
=> 	rt:R[10] 0x 0(0)

===================== next ========================
[pAddr: 0x003], [pc: 0x0040000c]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240b0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[11] 0x 0(0), [im: 0x   0] 
=> 	rt:R[11] 0x 0(0)

===================== next ========================
[pAddr: 0x004], [pc: 0x00400010]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x164602a]
	[opcode: 0]
	[function:2a]
	<Function: SLT> < rs < rt? > :rs:R[11] 0x 0(0), rt:R[4] 0x 0(0)
	=> rd:R[12] 0x   0(0), <FALSE>

===================== next ========================
[pAddr: 0x005], [pc: 0x00400014]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x100c0000]
	[opcode: 4]
	[opcode] BEQ < rs=rt? > 
	[instruction] 0x100c0000(269221888)
	rs:R[ 0] 0x 0(0), rt:R[12] 0x 0(0)
	<TRUE & JUMP> -> <jump_to> 0x   0(0)

===================== next ========================
[pAddr: 0x000], [pc: 0x00400000]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24080000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 8] 0x 0(0), [im: 0x   0] 
=> 	rt:R[ 8] 0x 0(0)

===================== next ========================
[pAddr: 0x001], [pc: 0x00400004]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24090001]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 9] 0x 1(1), [im: 0x   1] 
=> 	rt:R[ 9] 0x 1(1)

===================== next ========================
[pAddr: 0x002], [pc: 0x00400008]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240a0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[10] 0x 0(0), [im: 0x   0] 
=> 	rt:R[10] 0x 0(0)

===================== next ========================
[pAddr: 0x003], [pc: 0x0040000c]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240b0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[11] 0x 0(0), [im: 0x   0] 
=> 	rt:R[11] 0x 0(0)

===================== next ========================
[pAddr: 0x004], [pc: 0x00400010]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x164602a]
	[opcode: 0]
	[function:2a]
	<Function: SLT> < rs < rt? > :rs:R[11] 0x 0(0), rt:R[4] 0x 0(0)
	=> rd:R[12] 0x   0(0), <FALSE>

===================== next ========================
[pAddr: 0x005], [pc: 0x00400014]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x100c0000]
	[opcode: 4]
	[opcode] BEQ < rs=rt? > 
	[instruction] 0x100c0000(269221888)
	rs:R[ 0] 0x 0(0), rt:R[12] 0x 0(0)
	<TRUE & JUMP> -> <jump_to> 0x   0(0)

===================== next ========================
[pAddr: 0x000], [pc: 0x00400000]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24080000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 8] 0x 0(0), [im: 0x   0] 
=> 	rt:R[ 8] 0x 0(0)

===================== next ========================
[pAddr: 0x001], [pc: 0x00400004]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24090001]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 9] 0x 1(1), [im: 0x   1] 
=> 	rt:R[ 9] 0x 1(1)

===================== next ========================
[pAddr: 0x002], [pc: 0x00400008]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240a0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[10] 0x 0(0), [im: 0x   0] 
=> 	rt:R[10] 0x 0(0)

===================== next ========================
[pAddr: 0x003], [pc: 0x0040000c]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240b0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[11] 0x 0(0), [im: 0x   0] 
=> 	rt:R[11] 0x 0(0)

===================== next ========================
[pAddr: 0x004], [pc: 0x00400010]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x164602a]
	[opcode: 0]
	[function:2a]
	<Function: SLT> < rs < rt? > :rs:R[11] 0x 0(0), rt:R[4] 0x 0(0)
	=> rd:R[12] 0x   0(0), <FALSE>

===================== next ========================
[pAddr: 0x005], [pc: 0x00400014]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x100c0000]
	[opcode: 4]
	[opcode] BEQ < rs=rt? > 
	[instruction] 0x100c0000(269221888)
	rs:R[ 0] 0x 0(0), rt:R[12] 0x 0(0)
	<TRUE & JUMP> -> <jump_to> 0x   0(0)

===================== next ========================
[pAddr: 0x000], [pc: 0x00400000]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24080000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 8] 0x 0(0), [im: 0x   0] 
=> 	rt:R[ 8] 0x 0(0)

===================== next ========================
[pAddr: 0x001], [pc: 0x00400004]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24090001]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 9] 0x 1(1), [im: 0x   1] 
=> 	rt:R[ 9] 0x 1(1)

===================== next ========================
[pAddr: 0x002], [pc: 0x00400008]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240a0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[10] 0x 0(0), [im: 0x   0] 
=> 	rt:R[10] 0x 0(0)

===================== next ========================
[pAddr: 0x003], [pc: 0x0040000c]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240b0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[11] 0x 0(0), [im: 0x   0] 
=> 	rt:R[11] 0x 0(0)

===================== next ========================
[pAddr: 0x004], [pc: 0x00400010]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x164602a]
	[opcode: 0]
	[function:2a]
	<Function: SLT> < rs < rt? > :rs:R[11] 0x 0(0), rt:R[4] 0x 0(0)
	=> rd:R[12] 0x   0(0), <FALSE>

===================== next ========================
[pAddr: 0x005], [pc: 0x00400014]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x100c0000]
	[opcode: 4]
	[opcode] BEQ < rs=rt? > 
	[instruction] 0x100c0000(269221888)
	rs:R[ 0] 0x 0(0), rt:R[12] 0x 0(0)
	<TRUE & JUMP> -> <jump_to> 0x   0(0)

===================== next ========================
[pAddr: 0x000], [pc: 0x00400000]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24080000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 8] 0x 0(0), [im: 0x   0] 
=> 	rt:R[ 8] 0x 0(0)

===================== next ========================
[pAddr: 0x001], [pc: 0x00400004]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24090001]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 9] 0x 1(1), [im: 0x   1] 
=> 	rt:R[ 9] 0x 1(1)

===================== next ========================
[pAddr: 0x002], [pc: 0x00400008]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240a0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[10] 0x 0(0), [im: 0x   0] 
=> 	rt:R[10] 0x 0(0)

===================== next ========================
[pAddr: 0x003], [pc: 0x0040000c]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240b0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[11] 0x 0(0), [im: 0x   0] 
=> 	rt:R[11] 0x 0(0)

===================== next ========================
[pAddr: 0x004], [pc: 0x00400010]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x164602a]
	[opcode: 0]
	[function:2a]
	<Function: SLT> < rs < rt? > :rs:R[11] 0x 0(0), rt:R[4] 0x 0(0)
	=> rd:R[12] 0x   0(0), <FALSE>

===================== next ========================
[pAddr: 0x005], [pc: 0x00400014]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x100c0000]
	[opcode: 4]
	[opcode] BEQ < rs=rt? > 
	[instruction] 0x100c0000(269221888)
	rs:R[ 0] 0x 0(0), rt:R[12] 0x 0(0)
	<TRUE & JUMP> -> <jump_to> 0x   0(0)

===================== next ========================
[pAddr: 0x000], [pc: 0x00400000]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24080000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 8] 0x 0(0), [im: 0x   0] 
=> 	rt:R[ 8] 0x 0(0)

===================== next ========================
[pAddr: 0x001], [pc: 0x00400004]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24090001]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 9] 0x 1(1), [im: 0x   1] 
=> 	rt:R[ 9] 0x 1(1)

===================== next ========================
[pAddr: 0x002], [pc: 0x00400008]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240a0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[10] 0x 0(0), [im: 0x   0] 
=> 	rt:R[10] 0x 0(0)

===================== next ========================
[pAddr: 0x003], [pc: 0x0040000c]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240b0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[11] 0x 0(0), [im: 0x   0] 
=> 	rt:R[11] 0x 0(0)

===================== next ========================
[pAddr: 0x004], [pc: 0x00400010]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x164602a]
	[opcode: 0]
	[function:2a]
	<Function: SLT> < rs < rt? > :rs:R[11] 0x 0(0), rt:R[4] 0x 0(0)
	=> rd:R[12] 0x   0(0), <FALSE>

===================== next ========================
[pAddr: 0x005], [pc: 0x00400014]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x100c0000]
	[opcode: 4]
	[opcode] BEQ < rs=rt? > 
	[instruction] 0x100c0000(269221888)
	rs:R[ 0] 0x 0(0), rt:R[12] 0x 0(0)
	<TRUE & JUMP> -> <jump_to> 0x   0(0)

===================== next ========================
[pAddr: 0x000], [pc: 0x00400000]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24080000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 8] 0x 0(0), [im: 0x   0] 
=> 	rt:R[ 8] 0x 0(0)

===================== next ========================
[pAddr: 0x001], [pc: 0x00400004]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24090001]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 9] 0x 1(1), [im: 0x   1] 
=> 	rt:R[ 9] 0x 1(1)

===================== next ========================
[pAddr: 0x002], [pc: 0x00400008]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240a0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[10] 0x 0(0), [im: 0x   0] 
=> 	rt:R[10] 0x 0(0)

===================== next ========================
[pAddr: 0x003], [pc: 0x0040000c]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240b0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[11] 0x 0(0), [im: 0x   0] 
=> 	rt:R[11] 0x 0(0)

===================== next ========================
[pAddr: 0x004], [pc: 0x00400010]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x164602a]
	[opcode: 0]
	[function:2a]
	<Function: SLT> < rs < rt? > :rs:R[11] 0x 0(0), rt:R[4] 0x 0(0)
	=> rd:R[12] 0x   0(0), <FALSE>

===================== next ========================
[pAddr: 0x005], [pc: 0x00400014]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x100c0000]
	[opcode: 4]
	[opcode] BEQ < rs=rt? > 
	[instruction] 0x100c0000(269221888)
	rs:R[ 0] 0x 0(0), rt:R[12] 0x 0(0)
	<TRUE & JUMP> -> <jump_to> 0x   0(0)

===================== next ========================
[pAddr: 0x000], [pc: 0x00400000]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24080000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 8] 0x 0(0), [im: 0x   0] 
=> 	rt:R[ 8] 0x 0(0)

===================== next ========================
[pAddr: 0x001], [pc: 0x00400004]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24090001]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 9] 0x 1(1), [im: 0x   1] 
=> 	rt:R[ 9] 0x 1(1)

===================== next ========================
[pAddr: 0x002], [pc: 0x00400008]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240a0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[10] 0x 0(0), [im: 0x   0] 
=> 	rt:R[10] 0x 0(0)

===================== next ========================
[pAddr: 0x003], [pc: 0x0040000c]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240b0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[11] 0x 0(0), [im: 0x   0] 
=> 	rt:R[11] 0x 0(0)

===================== next ========================
[pAddr: 0x004], [pc: 0x00400010]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x164602a]
	[opcode: 0]
	[function:2a]
	<Function: SLT> < rs < rt? > :rs:R[11] 0x 0(0), rt:R[4] 0x 0(0)
	=> rd:R[12] 0x   0(0), <FALSE>

===================== next ========================
[pAddr: 0x005], [pc: 0x00400014]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x100c0000]
	[opcode: 4]
	[opcode] BEQ < rs=rt? > 
	[instruction] 0x100c0000(269221888)
	rs:R[ 0] 0x 0(0), rt:R[12] 0x 0(0)
	<TRUE & JUMP> -> <jump_to> 0x   0(0)

===================== next ========================
[pAddr: 0x000], [pc: 0x00400000]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24080000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 8] 0x 0(0), [im: 0x   0] 
=> 	rt:R[ 8] 0x 0(0)

===================== next ========================
[pAddr: 0x001], [pc: 0x00400004]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24090001]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 9] 0x 1(1), [im: 0x   1] 
=> 	rt:R[ 9] 0x 1(1)

===================== next ========================
[pAddr: 0x002], [pc: 0x00400008]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240a0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[10] 0x 0(0), [im: 0x   0] 
=> 	rt:R[10] 0x 0(0)

===================== next ========================
[pAddr: 0x003], [pc: 0x0040000c]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240b0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[11] 0x 0(0), [im: 0x   0] 
=> 	rt:R[11] 0x 0(0)

===================== next ========================
[pAddr: 0x004], [pc: 0x00400010]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x164602a]
	[opcode: 0]
	[function:2a]
	<Function: SLT> < rs < rt? > :rs:R[11] 0x 0(0), rt:R[4] 0x 0(0)
	=> rd:R[12] 0x   0(0), <FALSE>

===================== next ========================
[pAddr: 0x005], [pc: 0x00400014]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x100c0000]
	[opcode: 4]
	[opcode] BEQ < rs=rt? > 
	[instruction] 0x100c0000(269221888)
	rs:R[ 0] 0x 0(0), rt:R[12] 0x 0(0)
	<TRUE & JUMP> -> <jump_to> 0x   0(0)

===================== next ========================
[pAddr: 0x000], [pc: 0x00400000]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24080000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 8] 0x 0(0), [im: 0x   0] 
=> 	rt:R[ 8] 0x 0(0)

===================== next ========================
[pAddr: 0x001], [pc: 0x00400004]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24090001]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 9] 0x 1(1), [im: 0x   1] 
=> 	rt:R[ 9] 0x 1(1)

===================== next ========================
[pAddr: 0x002], [pc: 0x00400008]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240a0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[10] 0x 0(0), [im: 0x   0] 
=> 	rt:R[10] 0x 0(0)

===================== next ========================
[pAddr: 0x003], [pc: 0x0040000c]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240b0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[11] 0x 0(0), [im: 0x   0] 
=> 	rt:R[11] 0x 0(0)

===================== next ========================
[pAddr: 0x004], [pc: 0x00400010]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x164602a]
	[opcode: 0]
	[function:2a]
	<Function: SLT> < rs < rt? > :rs:R[11] 0x 0(0), rt:R[4] 0x 0(0)
	=> rd:R[12] 0x   0(0), <FALSE>

===================== next ========================
[pAddr: 0x005], [pc: 0x00400014]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x100c0000]
	[opcode: 4]
	[opcode] BEQ < rs=rt? > 
	[instruction] 0x100c0000(269221888)
	rs:R[ 0] 0x 0(0), rt:R[12] 0x 0(0)
	<TRUE & JUMP> -> <jump_to> 0x   0(0)

===================== next ========================
[pAddr: 0x000], [pc: 0x00400000]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24080000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 8] 0x 0(0), [im: 0x   0] 
=> 	rt:R[ 8] 0x 0(0)

===================== next ========================
[pAddr: 0x001], [pc: 0x00400004]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x24090001]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[ 9] 0x 1(1), [im: 0x   1] 
=> 	rt:R[ 9] 0x 1(1)

===================== next ========================
[pAddr: 0x002], [pc: 0x00400008]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240a0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[10] 0x 0(0), [im: 0x   0] 
=> 	rt:R[10] 0x 0(0)

===================== next ========================
[pAddr: 0x003], [pc: 0x0040000c]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x240b0000]
	[opcode: 9]
	[opcode] ADDIU 	rs:R[ 0] 0x 0(0), rt:R[11] 0x 0(0), [im: 0x   0] 
=> 	rt:R[11] 0x 0(0)

===================== next ========================
[pAddr: 0x004], [pc: 0x00400010]
R[Condition] ZVNC = 0/0/0/0 
R[ 0-> 8] :    0    0    0    0    0    0    0
R[ 8->16] :    1    0    0    0    0    0    0
R[16->24] :    0    0    0    0    0    0    0
R[24->32] :    0    0    0    0    0    0    0
	[instruction: 0x164602a]
	[opcode: 0]
	[function:2a]
	<Function: SLT> < rs < rt? > :rs:R[11] 0x 0(0), rt:R[4] 0x 0(0)
	=> rd:R[12] 0x   0(0), <FALSE>

===================== next ========================
