// Seed: 1946393553
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout tri0 id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input  tri0 id_1,
    input  wor  id_2,
    output wor  id_3,
    input  wire id_4,
    output tri0 id_5
);
  wire id_7;
  ;
  assign id_0 = id_2;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8
  );
  logic id_9 = 1;
  wire  id_10;
  wire  id_11;
  or primCall (id_0, id_1, id_2, id_8, id_7, id_4);
endmodule
