<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p391" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_391{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_391{left:827px;bottom:68px;letter-spacing:0.1px;}
#t3_391{left:628px;bottom:1141px;letter-spacing:-0.14px;}
#t4_391{left:70px;bottom:1083px;letter-spacing:0.13px;}
#t5_391{left:152px;bottom:1083px;letter-spacing:0.15px;}
#t6_391{left:70px;bottom:1060px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t7_391{left:70px;bottom:1043px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t8_391{left:70px;bottom:1027px;letter-spacing:-0.15px;word-spacing:-1.33px;}
#t9_391{left:70px;bottom:1010px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ta_391{left:70px;bottom:993px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tb_391{left:70px;bottom:976px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_391{left:70px;bottom:953px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#td_391{left:70px;bottom:936px;letter-spacing:-0.16px;word-spacing:-0.78px;}
#te_391{left:70px;bottom:920px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tf_391{left:70px;bottom:903px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_391{left:70px;bottom:886px;letter-spacing:-0.16px;word-spacing:-1.16px;}
#th_391{left:70px;bottom:869px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ti_391{left:70px;bottom:852px;letter-spacing:-0.15px;word-spacing:-0.54px;}
#tj_391{left:70px;bottom:836px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_391{left:70px;bottom:819px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#tl_391{left:70px;bottom:796px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tm_391{left:70px;bottom:779px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_391{left:70px;bottom:762px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#to_391{left:70px;bottom:739px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tp_391{left:70px;bottom:713px;}
#tq_391{left:96px;bottom:716px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_391{left:96px;bottom:700px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ts_391{left:96px;bottom:683px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_391{left:70px;bottom:656px;}
#tu_391{left:96px;bottom:660px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tv_391{left:96px;bottom:643px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tw_391{left:96px;bottom:626px;letter-spacing:-0.14px;}
#tx_391{left:70px;bottom:600px;}
#ty_391{left:96px;bottom:603px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tz_391{left:96px;bottom:587px;letter-spacing:-0.16px;}
#t10_391{left:70px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t11_391{left:70px;bottom:547px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t12_391{left:70px;bottom:530px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t13_391{left:70px;bottom:513px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t14_391{left:70px;bottom:490px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t15_391{left:70px;bottom:474px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t16_391{left:70px;bottom:451px;letter-spacing:-0.14px;word-spacing:-0.55px;}
#t17_391{left:70px;bottom:434px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_391{left:70px;bottom:417px;letter-spacing:-0.17px;}
#t19_391{left:70px;bottom:394px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1a_391{left:70px;bottom:368px;}
#t1b_391{left:96px;bottom:371px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#t1c_391{left:70px;bottom:345px;}
#t1d_391{left:96px;bottom:348px;letter-spacing:-0.24px;word-spacing:-0.34px;}
#t1e_391{left:70px;bottom:322px;}
#t1f_391{left:96px;bottom:325px;letter-spacing:-0.23px;word-spacing:-0.38px;}
#t1g_391{left:70px;bottom:299px;}
#t1h_391{left:96px;bottom:302px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t1i_391{left:70px;bottom:279px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1j_391{left:70px;bottom:263px;letter-spacing:-0.16px;word-spacing:-1.13px;}
#t1k_391{left:70px;bottom:246px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1l_391{left:70px;bottom:196px;letter-spacing:-0.09px;}
#t1m_391{left:156px;bottom:196px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1n_391{left:70px;bottom:173px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#t1o_391{left:70px;bottom:157px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#t1p_391{left:70px;bottom:140px;letter-spacing:-0.16px;word-spacing:-0.47px;}

.s1_391{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_391{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_391{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_391{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_391{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_391{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts391" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg391Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg391" style="-webkit-user-select: none;"><object width="935" height="1210" data="391/391.svg" type="image/svg+xml" id="pdf391" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_391" class="t s1_391">Vol. 1 </span><span id="t2_391" class="t s1_391">15-9 </span>
<span id="t3_391" class="t s2_391">PROGRAMMING WITH INTEL® AVX-512 </span>
<span id="t4_391" class="t s3_391">15.6.1 </span><span id="t5_391" class="t s3_391">OPMASK Register to Predicate Vector Data Processing </span>
<span id="t6_391" class="t s4_391">AVX-512 instructions using EVEX encode a predicate operand to conditionally control per-element computational </span>
<span id="t7_391" class="t s4_391">operation and updating of the result to the destination operand. The predicate operand is known as the opmask </span>
<span id="t8_391" class="t s4_391">register. The opmask is a set of eight architectural registers of size MAX_KL (64-bit). Note that from this set of eight </span>
<span id="t9_391" class="t s4_391">architectural registers, only k1 through k7 can be addressed as a predicate operand. k0 can be used as a regular </span>
<span id="ta_391" class="t s4_391">source or destination but cannot be encoded as a predicate operand. Note also that a predicate operand can be </span>
<span id="tb_391" class="t s4_391">used to enable memory fault-suppression for some instructions with a memory operand (source or destination). </span>
<span id="tc_391" class="t s4_391">As a predicate operand, the opmask registers contain one bit to govern the operation/update to each data element </span>
<span id="td_391" class="t s4_391">of a vector register. In general, opmask registers can support instructions with all element sizes: byte (int8), word </span>
<span id="te_391" class="t s4_391">(int16), single precision floating-point (float32), integer doubleword(int32), double precision floating-point </span>
<span id="tf_391" class="t s4_391">(float64), integer quadword (int64). Therefore, a ZMM vector register can hold 8, 16, 32, or 64 elements in prin- </span>
<span id="tg_391" class="t s4_391">ciple. The length of an opmask register, MAX_KL, is sufficient to handle up to 64 elements with one bit per element, </span>
<span id="th_391" class="t s4_391">i.e., 64 bits. Masking is supported in most of the AVX-512 instructions. For a given vector length, each instruction </span>
<span id="ti_391" class="t s4_391">accesses only the number of least significant mask bits that are needed based on its data type. For example, AVX- </span>
<span id="tj_391" class="t s4_391">512 Foundation instructions operating on 64-bit data elements with a 512-bit vector length, only use the 8 least </span>
<span id="tk_391" class="t s4_391">significant bits of the opmask register. </span>
<span id="tl_391" class="t s4_391">An opmask register affects an AVX-512 instruction at per-element granularity. Any numeric or non-numeric oper- </span>
<span id="tm_391" class="t s4_391">ation of each data element and per-element updates of intermediate results to the destination operand are predi- </span>
<span id="tn_391" class="t s4_391">cated on the corresponding bit of the opmask register. </span>
<span id="to_391" class="t s4_391">An opmask serving as a predicate operand in AVX-512 obeys the following properties: </span>
<span id="tp_391" class="t s5_391">• </span><span id="tq_391" class="t s4_391">The instruction’s operation is not performed for an element if the corresponding opmask bit is not set. This </span>
<span id="tr_391" class="t s4_391">implies that no exception or violation can be caused by an operation on a masked-off element. Consequently, </span>
<span id="ts_391" class="t s4_391">no MXCSR exception flag is updated as a result of a masked-off operation. </span>
<span id="tt_391" class="t s5_391">• </span><span id="tu_391" class="t s4_391">A destination element is not updated with the result of the operation if the corresponding writemask bit is not </span>
<span id="tv_391" class="t s4_391">set. Instead, the destination element value must be preserved (merging-masking) or it must be zeroed out </span>
<span id="tw_391" class="t s4_391">(zeroing-masking). </span>
<span id="tx_391" class="t s5_391">• </span><span id="ty_391" class="t s4_391">For some instructions with a memory operand, memory faults are suppressed for elements with a mask bit of </span>
<span id="tz_391" class="t s4_391">0. </span>
<span id="t10_391" class="t s4_391">Note that this feature provides a versatile construct to implement control-flow predication as the mask in effect </span>
<span id="t11_391" class="t s4_391">provides a merging behavior for AVX-512 vector register destinations. As an alternative the masking can be used </span>
<span id="t12_391" class="t s4_391">for zeroing instead of merging, so that the masked out elements are updated with 0 instead of preserving the old </span>
<span id="t13_391" class="t s4_391">value. The zeroing behavior is provided to remove the implicit dependency on the old value when it is not needed. </span>
<span id="t14_391" class="t s4_391">Most instructions with masking enabled accept both forms of masking. Instructions that must have EVEX.aaa bits </span>
<span id="t15_391" class="t s4_391">different than 0 (gather and scatter) and instructions that write to memory only accept merging-masking. </span>
<span id="t16_391" class="t s4_391">It’s important to note that the per-element destination update rule also applies when the destination operand is a </span>
<span id="t17_391" class="t s4_391">memory location. Vectors are written on a per element basis, based on the opmask register used as a predicate </span>
<span id="t18_391" class="t s4_391">operand. </span>
<span id="t19_391" class="t s4_391">The value of an opmask register can be: </span>
<span id="t1a_391" class="t s5_391">• </span><span id="t1b_391" class="t s4_391">Generated as a result of a vector instruction (e.g., CMP, FPCLASS, etc.). </span>
<span id="t1c_391" class="t s5_391">• </span><span id="t1d_391" class="t s4_391">Loaded from memory. </span>
<span id="t1e_391" class="t s5_391">• </span><span id="t1f_391" class="t s4_391">Loaded from a GPR register. </span>
<span id="t1g_391" class="t s5_391">• </span><span id="t1h_391" class="t s4_391">Modified by mask-to-mask operations. </span>
<span id="t1i_391" class="t s4_391">Opmask registers can be used for purposes outside of predication. For example, they can be used to manipulate </span>
<span id="t1j_391" class="t s4_391">sparse sets of elements from a vector, or used to set the EFLAGS based on the 0/0xFFFFFFFFFFFFFFFF/other status </span>
<span id="t1k_391" class="t s4_391">of the OR of two opmask registers. </span>
<span id="t1l_391" class="t s6_391">15.6.1.1 </span><span id="t1m_391" class="t s6_391">Opmask Register K0 </span>
<span id="t1n_391" class="t s4_391">The only exception to the opmask rules described above is that opmask k0 can not be used as a predicate operand. </span>
<span id="t1o_391" class="t s4_391">Opmask k0 cannot be encoded as a predicate operand for a vector operation; the encoding value that would select </span>
<span id="t1p_391" class="t s4_391">opmask k0 will instead select an implicit opmask value of 0xFFFFFFFFFFFFFFFF, thereby effectively disabling </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
