<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - landlock.info - arch/x86/include/asm/barrier.h</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">arch/x86/include/asm</a> - barrier.h<span style="font-size: 80%;"> (source / <a href="barrier.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">landlock.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">6</td>
            <td class="headerCovTableEntry">6</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2021-04-07 12:34:12</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntryHi">-</td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* SPDX-License-Identifier: GPL-2.0 */</a>
<a name="2"><span class="lineNum">       2 </span>            : #ifndef _ASM_X86_BARRIER_H</a>
<a name="3"><span class="lineNum">       3 </span>            : #define _ASM_X86_BARRIER_H</a>
<a name="4"><span class="lineNum">       4 </span>            : </a>
<a name="5"><span class="lineNum">       5 </span>            : #include &lt;asm/alternative.h&gt;</a>
<a name="6"><span class="lineNum">       6 </span>            : #include &lt;asm/nops.h&gt;</a>
<a name="7"><span class="lineNum">       7 </span>            : </a>
<a name="8"><span class="lineNum">       8 </span>            : /*</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Force strict CPU ordering.</a>
<a name="10"><span class="lineNum">      10 </span>            :  * And yes, this might be required on UP too when we're talking</a>
<a name="11"><span class="lineNum">      11 </span>            :  * to devices.</a>
<a name="12"><span class="lineNum">      12 </span>            :  */</a>
<a name="13"><span class="lineNum">      13 </span>            : </a>
<a name="14"><span class="lineNum">      14 </span>            : #ifdef CONFIG_X86_32</a>
<a name="15"><span class="lineNum">      15 </span>            : #define mb() asm volatile(ALTERNATIVE(&quot;lock; addl $0,-4(%%esp)&quot;, &quot;mfence&quot;, \</a>
<a name="16"><span class="lineNum">      16 </span>            :                                       X86_FEATURE_XMM2) ::: &quot;memory&quot;, &quot;cc&quot;)</a>
<a name="17"><span class="lineNum">      17 </span>            : #define rmb() asm volatile(ALTERNATIVE(&quot;lock; addl $0,-4(%%esp)&quot;, &quot;lfence&quot;, \</a>
<a name="18"><span class="lineNum">      18 </span>            :                                        X86_FEATURE_XMM2) ::: &quot;memory&quot;, &quot;cc&quot;)</a>
<a name="19"><span class="lineNum">      19 </span>            : #define wmb() asm volatile(ALTERNATIVE(&quot;lock; addl $0,-4(%%esp)&quot;, &quot;sfence&quot;, \</a>
<a name="20"><span class="lineNum">      20 </span>            :                                        X86_FEATURE_XMM2) ::: &quot;memory&quot;, &quot;cc&quot;)</a>
<a name="21"><span class="lineNum">      21 </span>            : #else</a>
<a name="22"><span class="lineNum">      22 </span>            : #define mb()    asm volatile(&quot;mfence&quot;:::&quot;memory&quot;)</a>
<a name="23"><span class="lineNum">      23 </span>            : #define rmb()   asm volatile(&quot;lfence&quot;:::&quot;memory&quot;)</a>
<a name="24"><span class="lineNum">      24 </span>            : #define wmb()   asm volatile(&quot;sfence&quot; ::: &quot;memory&quot;)</a>
<a name="25"><span class="lineNum">      25 </span>            : #endif</a>
<a name="26"><span class="lineNum">      26 </span>            : </a>
<a name="27"><span class="lineNum">      27 </span>            : /**</a>
<a name="28"><span class="lineNum">      28 </span>            :  * array_index_mask_nospec() - generate a mask that is ~0UL when the</a>
<a name="29"><span class="lineNum">      29 </span>            :  *      bounds check succeeds and 0 otherwise</a>
<a name="30"><span class="lineNum">      30 </span>            :  * @index: array element index</a>
<a name="31"><span class="lineNum">      31 </span>            :  * @size: number of elements in array</a>
<a name="32"><span class="lineNum">      32 </span>            :  *</a>
<a name="33"><span class="lineNum">      33 </span>            :  * Returns:</a>
<a name="34"><span class="lineNum">      34 </span>            :  *     0 - (index &lt; size)</a>
<a name="35"><span class="lineNum">      35 </span>            :  */</a>
<a name="36"><span class="lineNum">      36 </span><span class="lineCov">     573860 : static inline unsigned long array_index_mask_nospec(unsigned long index,</span></a>
<a name="37"><span class="lineNum">      37 </span>            :                 unsigned long size)</a>
<a name="38"><span class="lineNum">      38 </span>            : {</a>
<a name="39"><span class="lineNum">      39 </span><span class="lineCov">     573860 :         unsigned long mask;</span></a>
<a name="40"><span class="lineNum">      40 </span>            : </a>
<a name="41"><span class="lineNum">      41 </span><span class="lineCov">     573860 :         asm volatile (&quot;cmp %1,%2; sbb %0,%0;&quot;</span></a>
<a name="42"><span class="lineNum">      42 </span>            :                         :&quot;=r&quot; (mask)</a>
<a name="43"><span class="lineNum">      43 </span>            :                         :&quot;g&quot;(size),&quot;r&quot; (index)</a>
<a name="44"><span class="lineNum">      44 </span>            :                         :&quot;cc&quot;);</a>
<a name="45"><span class="lineNum">      45 </span><span class="lineCov">     573864 :         return mask;</span></a>
<a name="46"><span class="lineNum">      46 </span>            : }</a>
<a name="47"><span class="lineNum">      47 </span>            : </a>
<a name="48"><span class="lineNum">      48 </span>            : /* Override the default implementation from linux/nospec.h. */</a>
<a name="49"><span class="lineNum">      49 </span>            : #define array_index_mask_nospec array_index_mask_nospec</a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span>            : /* Prevent speculative execution past this barrier. */</a>
<a name="52"><span class="lineNum">      52 </span>            : #define barrier_nospec() alternative(&quot;&quot;, &quot;lfence&quot;, X86_FEATURE_LFENCE_RDTSC)</a>
<a name="53"><span class="lineNum">      53 </span>            : </a>
<a name="54"><span class="lineNum">      54 </span>            : #define dma_rmb()       barrier()</a>
<a name="55"><span class="lineNum">      55 </span>            : #define dma_wmb()       barrier()</a>
<a name="56"><span class="lineNum">      56 </span>            : </a>
<a name="57"><span class="lineNum">      57 </span>            : #ifdef CONFIG_X86_32</a>
<a name="58"><span class="lineNum">      58 </span>            : #define __smp_mb()      asm volatile(&quot;lock; addl $0,-4(%%esp)&quot; ::: &quot;memory&quot;, &quot;cc&quot;)</a>
<a name="59"><span class="lineNum">      59 </span>            : #else</a>
<a name="60"><span class="lineNum">      60 </span>            : #define __smp_mb()      asm volatile(&quot;lock; addl $0,-4(%%rsp)&quot; ::: &quot;memory&quot;, &quot;cc&quot;)</a>
<a name="61"><span class="lineNum">      61 </span>            : #endif</a>
<a name="62"><span class="lineNum">      62 </span>            : #define __smp_rmb()     dma_rmb()</a>
<a name="63"><span class="lineNum">      63 </span>            : #define __smp_wmb()     barrier()</a>
<a name="64"><span class="lineNum">      64 </span>            : #define __smp_store_mb(var, value) do { (void)xchg(&amp;var, value); } while (0)</a>
<a name="65"><span class="lineNum">      65 </span>            : </a>
<a name="66"><span class="lineNum">      66 </span>            : #define __smp_store_release(p, v)                                       \</a>
<a name="67"><span class="lineNum">      67 </span>            : do {                                                                    \</a>
<a name="68"><span class="lineNum">      68 </span>            :         compiletime_assert_atomic_type(*p);                             \</a>
<a name="69"><span class="lineNum">      69 </span>            :         barrier();                                                      \</a>
<a name="70"><span class="lineNum">      70 </span>            :         WRITE_ONCE(*p, v);                                              \</a>
<a name="71"><span class="lineNum">      71 </span>            : } while (0)</a>
<a name="72"><span class="lineNum">      72 </span>            : </a>
<a name="73"><span class="lineNum">      73 </span>            : #define __smp_load_acquire(p)                                           \</a>
<a name="74"><span class="lineNum">      74 </span>            : ({                                                                      \</a>
<a name="75"><span class="lineNum">      75 </span>            :         typeof(*p) ___p1 = READ_ONCE(*p);                               \</a>
<a name="76"><span class="lineNum">      76 </span>            :         compiletime_assert_atomic_type(*p);                             \</a>
<a name="77"><span class="lineNum">      77 </span>            :         barrier();                                                      \</a>
<a name="78"><span class="lineNum">      78 </span>            :         ___p1;                                                          \</a>
<a name="79"><span class="lineNum">      79 </span>            : })</a>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<a name="81"><span class="lineNum">      81 </span>            : /* Atomic operations are already serializing on x86 */</a>
<a name="82"><span class="lineNum">      82 </span>            : #define __smp_mb__before_atomic()       do { } while (0)</a>
<a name="83"><span class="lineNum">      83 </span>            : #define __smp_mb__after_atomic()        do { } while (0)</a>
<a name="84"><span class="lineNum">      84 </span>            : </a>
<a name="85"><span class="lineNum">      85 </span>            : #include &lt;asm-generic/barrier.h&gt;</a>
<a name="86"><span class="lineNum">      86 </span>            : </a>
<a name="87"><span class="lineNum">      87 </span>            : /*</a>
<a name="88"><span class="lineNum">      88 </span>            :  * Make previous memory operations globally visible before</a>
<a name="89"><span class="lineNum">      89 </span>            :  * a WRMSR.</a>
<a name="90"><span class="lineNum">      90 </span>            :  *</a>
<a name="91"><span class="lineNum">      91 </span>            :  * MFENCE makes writes visible, but only affects load/store</a>
<a name="92"><span class="lineNum">      92 </span>            :  * instructions.  WRMSR is unfortunately not a load/store</a>
<a name="93"><span class="lineNum">      93 </span>            :  * instruction and is unaffected by MFENCE.  The LFENCE ensures</a>
<a name="94"><span class="lineNum">      94 </span>            :  * that the WRMSR is not reordered.</a>
<a name="95"><span class="lineNum">      95 </span>            :  *</a>
<a name="96"><span class="lineNum">      96 </span>            :  * Most WRMSRs are full serializing instructions themselves and</a>
<a name="97"><span class="lineNum">      97 </span>            :  * do not require this barrier.  This is only required for the</a>
<a name="98"><span class="lineNum">      98 </span>            :  * IA32_TSC_DEADLINE and X2APIC MSRs.</a>
<a name="99"><span class="lineNum">      99 </span>            :  */</a>
<a name="100"><span class="lineNum">     100 </span><span class="lineCov">      63071 : static inline void weak_wrmsr_fence(void)</span></a>
<a name="101"><span class="lineNum">     101 </span>            : {</a>
<a name="102"><span class="lineNum">     102 </span><span class="lineCov">      63071 :         asm volatile(&quot;mfence; lfence&quot; : : : &quot;memory&quot;);</span></a>
<a name="103"><span class="lineNum">     103 </span>            : }</a>
<a name="104"><span class="lineNum">     104 </span>            : </a>
<a name="105"><span class="lineNum">     105 </span>            : #endif /* _ASM_X86_BARRIER_H */</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
