<stg><name>kernel_cholesky_0_Pipeline_write_matrix_rows_write_matrix_cols</name>


<trans_list>

<trans id="60" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %c = alloca i32 1

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %matrixLStrm, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i4 0, i4 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:5 %store_ln713 = store i2 0, i2 %r

]]></Node>
<StgValue><ssdm name="store_ln713"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:6 %store_ln715 = store i2 0, i2 %c

]]></Node>
<StgValue><ssdm name="store_ln715"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc25.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc25.i:0 %indvar_flatten6_load = load i4 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="indvar_flatten6_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.i:1 %icmp_ln713 = icmp_eq  i4 %indvar_flatten6_load, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln713"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc25.i:2 %add_ln713_1 = add i4 %indvar_flatten6_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln713_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc25.i:3 %br_ln713 = br i1 %icmp_ln713, void %for.inc28.i, void %_ZN2xf6solver8choleskyILb0ELi3EN3hls9x_complexI8ap_fixedILi16ELi1EL9ap_q_mode4EL9ap_o_mode3ELi0EEEES8_NS0_14choleskyTraitsILb0ELi3ES8_S8_EEEEiRNS2_6streamIT1_Li0EEERNSB_IT2_Li0EEE.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln713"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln713" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc28.i:22 %store_ln713 = store i4 %add_ln713_1, i4 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln713"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc28.i:0 %c_load = load i2 %c

]]></Node>
<StgValue><ssdm name="c_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc28.i:1 %r_load = load i2 %r

]]></Node>
<StgValue><ssdm name="r_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc28.i:2 %add_ln713 = add i2 %r_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln713"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc28.i:5 %icmp_ln715 = icmp_eq  i2 %c_load, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln715"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc28.i:6 %select_ln713 = select i1 %icmp_ln715, i2 0, i2 %c_load

]]></Node>
<StgValue><ssdm name="select_ln713"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc28.i:7 %select_ln713_1 = select i1 %icmp_ln715, i2 %add_ln713, i2 %r_load

]]></Node>
<StgValue><ssdm name="select_ln713_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc28.i:21 %add_ln715 = add i2 %select_ln713, i2 1

]]></Node>
<StgValue><ssdm name="add_ln715"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc28.i:23 %store_ln713 = store i2 %select_ln713_1, i2 %r

]]></Node>
<StgValue><ssdm name="store_ln713"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc28.i:24 %store_ln715 = store i2 %add_ln715, i2 %c

]]></Node>
<StgValue><ssdm name="store_ln715"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="2">
<![CDATA[
for.inc28.i:8 %zext_ln717 = zext i2 %select_ln713_1

]]></Node>
<StgValue><ssdm name="zext_ln717"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc28.i:9 %p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln713_1, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc28.i:10 %sub_ln717 = sub i4 %p_shl, i4 %zext_ln717

]]></Node>
<StgValue><ssdm name="sub_ln717"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="2">
<![CDATA[
for.inc28.i:11 %zext_ln717_1 = zext i2 %select_ln713

]]></Node>
<StgValue><ssdm name="zext_ln717_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc28.i:12 %add_ln717 = add i4 %sub_ln717, i4 %zext_ln717_1

]]></Node>
<StgValue><ssdm name="add_ln717"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="4">
<![CDATA[
for.inc28.i:13 %zext_ln717_2 = zext i4 %add_ln717

]]></Node>
<StgValue><ssdm name="zext_ln717_2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc28.i:14 %L_re_addr = getelementptr i16 %L_re, i64 0, i64 %zext_ln717_2

]]></Node>
<StgValue><ssdm name="L_re_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc28.i:15 %L_im_addr = getelementptr i16 %L_im, i64 0, i64 %zext_ln717_2

]]></Node>
<StgValue><ssdm name="L_im_addr"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="4">
<![CDATA[
for.inc28.i:17 %L_re_load = load i4 %L_re_addr

]]></Node>
<StgValue><ssdm name="L_re_load"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="4">
<![CDATA[
for.inc28.i:18 %L_im_load = load i4 %L_im_addr

]]></Node>
<StgValue><ssdm name="L_im_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln713" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0">
<![CDATA[
_ZN2xf6solver8choleskyILb0ELi3EN3hls9x_complexI8ap_fixedILi16ELi1EL9ap_q_mode4EL9ap_o_mode3ELi0EEEES8_NS0_14choleskyTraitsILb0ELi3ES8_S8_EEEEiRNS2_6streamIT1_Li0EEERNSB_IT2_Li0EEE.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc28.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @write_matrix_rows_write_matrix_cols_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc28.i:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc28.i:16 %specpipeline_ln716 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln716"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="4">
<![CDATA[
for.inc28.i:17 %L_re_load = load i4 %L_re_addr

]]></Node>
<StgValue><ssdm name="L_re_load"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="4">
<![CDATA[
for.inc28.i:18 %L_im_load = load i4 %L_im_addr

]]></Node>
<StgValue><ssdm name="L_im_load"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc28.i:19 %p_0 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %L_im_load, i16 %L_re_load

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc28.i:20 %write_ln717 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %matrixLStrm, i32 %p_0

]]></Node>
<StgValue><ssdm name="write_ln717"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
for.inc28.i:25 %br_ln715 = br void %for.inc25.i

]]></Node>
<StgValue><ssdm name="br_ln715"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="61" name="L_re" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="L_re"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="62" name="L_im" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="L_im"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="63" name="matrixLStrm" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="matrixLStrm"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="65" from="StgValue_64" to="c" fromId="64" toId="7">
</dataflow>
<dataflow id="66" from="StgValue_64" to="r" fromId="64" toId="8">
</dataflow>
<dataflow id="67" from="StgValue_64" to="indvar_flatten6" fromId="64" toId="9">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="68" toId="10">
</dataflow>
<dataflow id="70" from="matrixLStrm" to="specinterface_ln0" fromId="63" toId="10">
</dataflow>
<dataflow id="72" from="empty_0" to="specinterface_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="74" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="75" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="77" from="empty" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="78" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="80" from="empty" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="81" from="empty" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="82" from="empty" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="83" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="84" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="85" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="86" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="87" from="empty" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="88" from="empty" to="specinterface_ln0" fromId="76" toId="10">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="10">
</dataflow>
<dataflow id="91" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="92" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="10">
</dataflow>
<dataflow id="94" from="StgValue_93" to="store_ln0" fromId="93" toId="11">
</dataflow>
<dataflow id="95" from="indvar_flatten6" to="store_ln0" fromId="9" toId="11">
</dataflow>
<dataflow id="97" from="StgValue_96" to="store_ln713" fromId="96" toId="12">
</dataflow>
<dataflow id="98" from="r" to="store_ln713" fromId="8" toId="12">
</dataflow>
<dataflow id="99" from="StgValue_96" to="store_ln715" fromId="96" toId="13">
</dataflow>
<dataflow id="100" from="c" to="store_ln715" fromId="7" toId="13">
</dataflow>
<dataflow id="101" from="indvar_flatten6" to="indvar_flatten6_load" fromId="9" toId="15">
</dataflow>
<dataflow id="102" from="indvar_flatten6_load" to="icmp_ln713" fromId="15" toId="16">
</dataflow>
<dataflow id="104" from="StgValue_103" to="icmp_ln713" fromId="103" toId="16">
</dataflow>
<dataflow id="105" from="indvar_flatten6_load" to="add_ln713_1" fromId="15" toId="17">
</dataflow>
<dataflow id="107" from="StgValue_106" to="add_ln713_1" fromId="106" toId="17">
</dataflow>
<dataflow id="108" from="icmp_ln713" to="br_ln713" fromId="16" toId="18">
</dataflow>
<dataflow id="109" from="add_ln713_1" to="store_ln713" fromId="17" toId="19">
</dataflow>
<dataflow id="110" from="indvar_flatten6" to="store_ln713" fromId="9" toId="19">
</dataflow>
<dataflow id="111" from="c" to="c_load" fromId="7" toId="20">
</dataflow>
<dataflow id="112" from="r" to="r_load" fromId="8" toId="21">
</dataflow>
<dataflow id="113" from="r_load" to="add_ln713" fromId="21" toId="22">
</dataflow>
<dataflow id="115" from="StgValue_114" to="add_ln713" fromId="114" toId="22">
</dataflow>
<dataflow id="116" from="c_load" to="icmp_ln715" fromId="20" toId="23">
</dataflow>
<dataflow id="118" from="StgValue_117" to="icmp_ln715" fromId="117" toId="23">
</dataflow>
<dataflow id="119" from="icmp_ln715" to="select_ln713" fromId="23" toId="24">
</dataflow>
<dataflow id="120" from="StgValue_96" to="select_ln713" fromId="96" toId="24">
</dataflow>
<dataflow id="121" from="c_load" to="select_ln713" fromId="20" toId="24">
</dataflow>
<dataflow id="122" from="icmp_ln715" to="select_ln713_1" fromId="23" toId="25">
</dataflow>
<dataflow id="123" from="add_ln713" to="select_ln713_1" fromId="22" toId="25">
</dataflow>
<dataflow id="124" from="r_load" to="select_ln713_1" fromId="21" toId="25">
</dataflow>
<dataflow id="125" from="select_ln713" to="add_ln715" fromId="24" toId="26">
</dataflow>
<dataflow id="126" from="StgValue_114" to="add_ln715" fromId="114" toId="26">
</dataflow>
<dataflow id="127" from="select_ln713_1" to="store_ln713" fromId="25" toId="27">
</dataflow>
<dataflow id="128" from="r" to="store_ln713" fromId="8" toId="27">
</dataflow>
<dataflow id="129" from="add_ln715" to="store_ln715" fromId="26" toId="28">
</dataflow>
<dataflow id="130" from="c" to="store_ln715" fromId="7" toId="28">
</dataflow>
<dataflow id="131" from="select_ln713_1" to="zext_ln717" fromId="25" toId="29">
</dataflow>
<dataflow id="133" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="p_shl" fromId="132" toId="30">
</dataflow>
<dataflow id="134" from="select_ln713_1" to="p_shl" fromId="25" toId="30">
</dataflow>
<dataflow id="135" from="StgValue_96" to="p_shl" fromId="96" toId="30">
</dataflow>
<dataflow id="136" from="p_shl" to="sub_ln717" fromId="30" toId="31">
</dataflow>
<dataflow id="137" from="zext_ln717" to="sub_ln717" fromId="29" toId="31">
</dataflow>
<dataflow id="138" from="select_ln713" to="zext_ln717_1" fromId="24" toId="32">
</dataflow>
<dataflow id="139" from="sub_ln717" to="add_ln717" fromId="31" toId="33">
</dataflow>
<dataflow id="140" from="zext_ln717_1" to="add_ln717" fromId="32" toId="33">
</dataflow>
<dataflow id="141" from="add_ln717" to="zext_ln717_2" fromId="33" toId="34">
</dataflow>
<dataflow id="142" from="L_re" to="L_re_addr" fromId="61" toId="35">
</dataflow>
<dataflow id="144" from="StgValue_143" to="L_re_addr" fromId="143" toId="35">
</dataflow>
<dataflow id="145" from="zext_ln717_2" to="L_re_addr" fromId="34" toId="35">
</dataflow>
<dataflow id="146" from="L_im" to="L_im_addr" fromId="62" toId="36">
</dataflow>
<dataflow id="147" from="StgValue_143" to="L_im_addr" fromId="143" toId="36">
</dataflow>
<dataflow id="148" from="zext_ln717_2" to="L_im_addr" fromId="34" toId="36">
</dataflow>
<dataflow id="149" from="L_re_addr" to="L_re_load" fromId="35" toId="37">
</dataflow>
<dataflow id="150" from="L_im_addr" to="L_im_load" fromId="36" toId="38">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="151" toId="39">
</dataflow>
<dataflow id="154" from="write_matrix_rows_write_matrix_cols_str" to="specloopname_ln0" fromId="153" toId="39">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="155" toId="40">
</dataflow>
<dataflow id="158" from="StgValue_157" to="speclooptripcount_ln0" fromId="157" toId="40">
</dataflow>
<dataflow id="159" from="StgValue_157" to="speclooptripcount_ln0" fromId="157" toId="40">
</dataflow>
<dataflow id="160" from="StgValue_157" to="speclooptripcount_ln0" fromId="157" toId="40">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecPipeline" to="specpipeline_ln716" fromId="161" toId="41">
</dataflow>
<dataflow id="163" from="StgValue_64" to="specpipeline_ln716" fromId="64" toId="41">
</dataflow>
<dataflow id="164" from="StgValue_73" to="specpipeline_ln716" fromId="73" toId="41">
</dataflow>
<dataflow id="165" from="StgValue_73" to="specpipeline_ln716" fromId="73" toId="41">
</dataflow>
<dataflow id="166" from="StgValue_73" to="specpipeline_ln716" fromId="73" toId="41">
</dataflow>
<dataflow id="167" from="empty" to="specpipeline_ln716" fromId="76" toId="41">
</dataflow>
<dataflow id="168" from="L_re_addr" to="L_re_load" fromId="35" toId="42">
</dataflow>
<dataflow id="169" from="L_im_addr" to="L_im_load" fromId="36" toId="43">
</dataflow>
<dataflow id="171" from="_ssdm_op_BitConcatenate.i32.i16.i16" to="p_0" fromId="170" toId="44">
</dataflow>
<dataflow id="172" from="L_im_load" to="p_0" fromId="43" toId="44">
</dataflow>
<dataflow id="173" from="L_re_load" to="p_0" fromId="42" toId="44">
</dataflow>
<dataflow id="175" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln717" fromId="174" toId="45">
</dataflow>
<dataflow id="176" from="matrixLStrm" to="write_ln717" fromId="63" toId="45">
</dataflow>
<dataflow id="177" from="p_0" to="write_ln717" fromId="44" toId="45">
</dataflow>
<dataflow id="178" from="icmp_ln713" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="179" from="icmp_ln713" to="StgValue_4" fromId="16" toId="4">
</dataflow>
</dataflows>


</stg>
