\hypertarget{struct__hw__mpu}{}\section{\+\_\+hw\+\_\+mpu Struct Reference}
\label{struct__hw__mpu}\index{\+\_\+hw\+\_\+mpu@{\+\_\+hw\+\_\+mpu}}


All M\+PU module registers.  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+mpu.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__mpu__cesr}{hw\+\_\+mpu\+\_\+cesr\+\_\+t} \hyperlink{struct__hw__mpu_a83c6bacc5ab8f9f538ece7a9c91e53a2}{C\+E\+SR}
\item 
uint8\+\_\+t {\bfseries \+\_\+reserved0} \mbox{[}12\mbox{]}\hypertarget{struct__hw__mpu_a043fd3c77101ad7b6f88355e964edb34}{}\label{struct__hw__mpu_a043fd3c77101ad7b6f88355e964edb34}

\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I} \hyperlink{union__hw__mpu__earn}{hw\_mpu\_earn\_t} \hyperlink{struct__hw__mpu_a6b4b39a1b2df6b57373e48d48da53568}{EARn}\\
\>\hyperlink{core__sc300_8h_af63697ed9952cc71e1225efe205f6cd3}{\_\_I} \hyperlink{union__hw__mpu__edrn}{hw\_mpu\_edrn\_t} \hyperlink{struct__hw__mpu_a31c5e39c6a3c3dad8878f46826be4781}{EDRn}\\
\} {\bfseries SP} \mbox{[}5\mbox{]}\hypertarget{struct__hw__mpu_af3e9a70ab820e4cd449e5b46381f72e3}{}\label{struct__hw__mpu_af3e9a70ab820e4cd449e5b46381f72e3}
\\

\end{tabbing}\item 
uint8\+\_\+t {\bfseries \+\_\+reserved1} \mbox{[}968\mbox{]}\hypertarget{struct__hw__mpu_aae83c1283398fb82a73ceb9cd86a9c83}{}\label{struct__hw__mpu_aae83c1283398fb82a73ceb9cd86a9c83}

\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} \hyperlink{union__hw__mpu__rgdn__word0}{hw\_mpu\_rgdn\_word0\_t} \hyperlink{struct__hw__mpu_a96f0637c49cc1d527b20c5df9e7e5ddc}{RGDn\_WORD0}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} \hyperlink{union__hw__mpu__rgdn__word1}{hw\_mpu\_rgdn\_word1\_t} \hyperlink{struct__hw__mpu_ac8a281f61add48f8d9a2fd1f4ecd9b30}{RGDn\_WORD1}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} \hyperlink{union__hw__mpu__rgdn__word2}{hw\_mpu\_rgdn\_word2\_t} \hyperlink{struct__hw__mpu_aaa2c4a17d80d517dec17fc3170859384}{RGDn\_WORD2}\\
\>\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO} \hyperlink{union__hw__mpu__rgdn__word3}{hw\_mpu\_rgdn\_word3\_t} \hyperlink{struct__hw__mpu_a49a820a8d0997b275056ced0bfc1843e}{RGDn\_WORD3}\\
\} {\bfseries RGD} \mbox{[}12\mbox{]}\hypertarget{struct__hw__mpu_aacb575dda4ef4b40948830a69a836fb5}{}\label{struct__hw__mpu_aacb575dda4ef4b40948830a69a836fb5}
\\

\end{tabbing}\item 
uint8\+\_\+t {\bfseries \+\_\+reserved2} \mbox{[}832\mbox{]}\hypertarget{struct__hw__mpu_aa8aeb63a82dc8569c33ff1c448ce94de}{}\label{struct__hw__mpu_aa8aeb63a82dc8569c33ff1c448ce94de}

\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} \hyperlink{union__hw__mpu__rgdaacn}{hw\+\_\+mpu\+\_\+rgdaacn\+\_\+t} \hyperlink{struct__hw__mpu_a249eb31334ca0ca19e0abd3fe04215e2}{R\+G\+D\+A\+A\+Cn} \mbox{[}12\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
All M\+PU module registers. 

\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+mpu@{\+\_\+hw\+\_\+mpu}!C\+E\+SR@{C\+E\+SR}}
\index{C\+E\+SR@{C\+E\+SR}!\+\_\+hw\+\_\+mpu@{\+\_\+hw\+\_\+mpu}}
\subsubsection[{\texorpdfstring{C\+E\+SR}{CESR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+mpu\+\_\+cesr\+\_\+t} \+\_\+hw\+\_\+mpu\+::\+C\+E\+SR}\hypertarget{struct__hw__mpu_a83c6bacc5ab8f9f538ece7a9c91e53a2}{}\label{struct__hw__mpu_a83c6bacc5ab8f9f538ece7a9c91e53a2}
\mbox{[}0x0\mbox{]} Control/\+Error Status Register \index{\+\_\+hw\+\_\+mpu@{\+\_\+hw\+\_\+mpu}!E\+A\+Rn@{E\+A\+Rn}}
\index{E\+A\+Rn@{E\+A\+Rn}!\+\_\+hw\+\_\+mpu@{\+\_\+hw\+\_\+mpu}}
\subsubsection[{\texorpdfstring{E\+A\+Rn}{EARn}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} {\bf hw\+\_\+mpu\+\_\+earn\+\_\+t} \+\_\+hw\+\_\+mpu\+::\+E\+A\+Rn}\hypertarget{struct__hw__mpu_a6b4b39a1b2df6b57373e48d48da53568}{}\label{struct__hw__mpu_a6b4b39a1b2df6b57373e48d48da53568}
\mbox{[}0x10\mbox{]} Error Address Register, slave port n \index{\+\_\+hw\+\_\+mpu@{\+\_\+hw\+\_\+mpu}!E\+D\+Rn@{E\+D\+Rn}}
\index{E\+D\+Rn@{E\+D\+Rn}!\+\_\+hw\+\_\+mpu@{\+\_\+hw\+\_\+mpu}}
\subsubsection[{\texorpdfstring{E\+D\+Rn}{EDRn}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+I} {\bf hw\+\_\+mpu\+\_\+edrn\+\_\+t} \+\_\+hw\+\_\+mpu\+::\+E\+D\+Rn}\hypertarget{struct__hw__mpu_a31c5e39c6a3c3dad8878f46826be4781}{}\label{struct__hw__mpu_a31c5e39c6a3c3dad8878f46826be4781}
\mbox{[}0x14\mbox{]} Error Detail Register, slave port n \index{\+\_\+hw\+\_\+mpu@{\+\_\+hw\+\_\+mpu}!R\+G\+D\+A\+A\+Cn@{R\+G\+D\+A\+A\+Cn}}
\index{R\+G\+D\+A\+A\+Cn@{R\+G\+D\+A\+A\+Cn}!\+\_\+hw\+\_\+mpu@{\+\_\+hw\+\_\+mpu}}
\subsubsection[{\texorpdfstring{R\+G\+D\+A\+A\+Cn}{RGDAACn}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+mpu\+\_\+rgdaacn\+\_\+t} \+\_\+hw\+\_\+mpu\+::\+R\+G\+D\+A\+A\+Cn\mbox{[}12\mbox{]}}\hypertarget{struct__hw__mpu_a249eb31334ca0ca19e0abd3fe04215e2}{}\label{struct__hw__mpu_a249eb31334ca0ca19e0abd3fe04215e2}
\mbox{[}0x800\mbox{]} Region Descriptor Alternate Access Control n \index{\+\_\+hw\+\_\+mpu@{\+\_\+hw\+\_\+mpu}!R\+G\+Dn\+\_\+\+W\+O\+R\+D0@{R\+G\+Dn\+\_\+\+W\+O\+R\+D0}}
\index{R\+G\+Dn\+\_\+\+W\+O\+R\+D0@{R\+G\+Dn\+\_\+\+W\+O\+R\+D0}!\+\_\+hw\+\_\+mpu@{\+\_\+hw\+\_\+mpu}}
\subsubsection[{\texorpdfstring{R\+G\+Dn\+\_\+\+W\+O\+R\+D0}{RGDn_WORD0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+mpu\+\_\+rgdn\+\_\+word0\+\_\+t} \+\_\+hw\+\_\+mpu\+::\+R\+G\+Dn\+\_\+\+W\+O\+R\+D0}\hypertarget{struct__hw__mpu_a96f0637c49cc1d527b20c5df9e7e5ddc}{}\label{struct__hw__mpu_a96f0637c49cc1d527b20c5df9e7e5ddc}
\mbox{[}0x400\mbox{]} Region Descriptor n, Word 0 \index{\+\_\+hw\+\_\+mpu@{\+\_\+hw\+\_\+mpu}!R\+G\+Dn\+\_\+\+W\+O\+R\+D1@{R\+G\+Dn\+\_\+\+W\+O\+R\+D1}}
\index{R\+G\+Dn\+\_\+\+W\+O\+R\+D1@{R\+G\+Dn\+\_\+\+W\+O\+R\+D1}!\+\_\+hw\+\_\+mpu@{\+\_\+hw\+\_\+mpu}}
\subsubsection[{\texorpdfstring{R\+G\+Dn\+\_\+\+W\+O\+R\+D1}{RGDn_WORD1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+mpu\+\_\+rgdn\+\_\+word1\+\_\+t} \+\_\+hw\+\_\+mpu\+::\+R\+G\+Dn\+\_\+\+W\+O\+R\+D1}\hypertarget{struct__hw__mpu_ac8a281f61add48f8d9a2fd1f4ecd9b30}{}\label{struct__hw__mpu_ac8a281f61add48f8d9a2fd1f4ecd9b30}
\mbox{[}0x404\mbox{]} Region Descriptor n, Word 1 \index{\+\_\+hw\+\_\+mpu@{\+\_\+hw\+\_\+mpu}!R\+G\+Dn\+\_\+\+W\+O\+R\+D2@{R\+G\+Dn\+\_\+\+W\+O\+R\+D2}}
\index{R\+G\+Dn\+\_\+\+W\+O\+R\+D2@{R\+G\+Dn\+\_\+\+W\+O\+R\+D2}!\+\_\+hw\+\_\+mpu@{\+\_\+hw\+\_\+mpu}}
\subsubsection[{\texorpdfstring{R\+G\+Dn\+\_\+\+W\+O\+R\+D2}{RGDn_WORD2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+mpu\+\_\+rgdn\+\_\+word2\+\_\+t} \+\_\+hw\+\_\+mpu\+::\+R\+G\+Dn\+\_\+\+W\+O\+R\+D2}\hypertarget{struct__hw__mpu_aaa2c4a17d80d517dec17fc3170859384}{}\label{struct__hw__mpu_aaa2c4a17d80d517dec17fc3170859384}
\mbox{[}0x408\mbox{]} Region Descriptor n, Word 2 \index{\+\_\+hw\+\_\+mpu@{\+\_\+hw\+\_\+mpu}!R\+G\+Dn\+\_\+\+W\+O\+R\+D3@{R\+G\+Dn\+\_\+\+W\+O\+R\+D3}}
\index{R\+G\+Dn\+\_\+\+W\+O\+R\+D3@{R\+G\+Dn\+\_\+\+W\+O\+R\+D3}!\+\_\+hw\+\_\+mpu@{\+\_\+hw\+\_\+mpu}}
\subsubsection[{\texorpdfstring{R\+G\+Dn\+\_\+\+W\+O\+R\+D3}{RGDn_WORD3}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} {\bf hw\+\_\+mpu\+\_\+rgdn\+\_\+word3\+\_\+t} \+\_\+hw\+\_\+mpu\+::\+R\+G\+Dn\+\_\+\+W\+O\+R\+D3}\hypertarget{struct__hw__mpu_a49a820a8d0997b275056ced0bfc1843e}{}\label{struct__hw__mpu_a49a820a8d0997b275056ced0bfc1843e}
\mbox{[}0x40C\mbox{]} Region Descriptor n, Word 3 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mpu.\+h\end{DoxyCompactItemize}
