

================================================================
== Vitis HLS Report for 'l_bias_scale_j_proc52_Pipeline_l_bias_scale_j'
================================================================
* Date:           Thu Sep 14 02:51:59 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test3.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.322 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       44|       44|  0.147 us|  0.147 us|   44|   44|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_bias_scale_j  |       42|       42|        13|          2|          2|    16|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1032|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    48|     2288|     1248|    -|
|Memory               |        1|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      607|    -|
|Register             |        -|     -|     2782|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|    48|     5070|     2919|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |               Instance               |             Module            | BRAM_18K| DSP|  FF | LUT| URAM|
    +--------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U14353  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U14354  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U14355  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U14356  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U14357  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U14358  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U14359  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U14360  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U14361  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U14362  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U14363  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U14364  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U14365  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U14366  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U14367  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U14368  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    |sitofp_32s_32_5_no_dsp_1_U14369       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U14370       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U14371       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U14372       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U14373       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U14374       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U14375       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U14376       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U14377       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U14378       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U14379       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U14380       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U14381       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U14382       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U14383       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    |sitofp_32s_32_5_no_dsp_1_U14384       |sitofp_32s_32_5_no_dsp_1       |        0|   0|    0|   0|    0|
    +--------------------------------------+-------------------------------+---------+----+-----+----+-----+
    |Total                                 |                               |        0|  48| 2288|1248|    0|
    +--------------------------------------+-------------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |                              Module                              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf8_V_U  |l_bias_scale_j_proc52_Pipeline_l_bias_scale_j_buf8_V_ROM_AUTO_1R  |        1|  0|   0|    0|   768|   12|     1|         9216|
    +----------+------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                                                                  |        1|  0|   0|    0|   768|   12|     1|         9216|
    +----------+------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln170_fu_462_p2               |         +|   0|  0|  12|           5|           1|
    |outp0_dp_V_31_fu_536_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_32_fu_562_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_33_fu_588_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_34_fu_614_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_35_fu_640_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_36_fu_666_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_37_fu_692_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_38_fu_718_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_39_fu_744_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_40_fu_770_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_41_fu_796_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_42_fu_822_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_43_fu_848_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_44_fu_874_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_45_fu_900_p2           |         +|   0|  0|  31|          24|          24|
    |outp0_dp_V_fu_516_p2              |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_31_fu_933_p2           |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_32_fu_942_p2           |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_33_fu_951_p2           |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_34_fu_960_p2           |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_35_fu_969_p2           |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_36_fu_978_p2           |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_37_fu_987_p2           |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_38_fu_996_p2           |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_39_fu_1005_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_40_fu_1014_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_41_fu_1023_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_42_fu_1032_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_43_fu_1041_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_44_fu_1050_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_45_fu_1059_p2          |         +|   0|  0|  31|          24|          24|
    |outp1_dp_V_fu_924_p2              |         +|   0|  0|  31|          24|          24|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln170_fu_456_p2              |      icmp|   0|  0|  10|           5|           6|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |empty_3520_fu_492_p2              |        or|   0|  0|  10|          10|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1032|         792|         781|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  14|          3|    1|          3|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_4              |   9|          2|    5|         10|
    |block_C_drainer3_blk_n            |   9|          2|    1|          2|
    |buf8_V_address0                   |  14|          3|   10|         30|
    |grp_fu_256_p0                     |  14|          3|   32|         96|
    |grp_fu_261_p0                     |  14|          3|   32|         96|
    |grp_fu_266_p0                     |  14|          3|   32|         96|
    |grp_fu_271_p0                     |  14|          3|   32|         96|
    |grp_fu_276_p0                     |  14|          3|   32|         96|
    |grp_fu_281_p0                     |  14|          3|   32|         96|
    |grp_fu_286_p0                     |  14|          3|   32|         96|
    |grp_fu_291_p0                     |  14|          3|   32|         96|
    |grp_fu_296_p0                     |  14|          3|   32|         96|
    |grp_fu_301_p0                     |  14|          3|   32|         96|
    |grp_fu_306_p0                     |  14|          3|   32|         96|
    |grp_fu_311_p0                     |  14|          3|   32|         96|
    |grp_fu_316_p0                     |  14|          3|   32|         96|
    |grp_fu_321_p0                     |  14|          3|   32|         96|
    |grp_fu_326_p0                     |  14|          3|   32|         96|
    |grp_fu_331_p0                     |  14|          3|   32|         96|
    |grp_fu_336_p0                     |  14|          3|   32|         96|
    |grp_fu_339_p0                     |  14|          3|   32|         96|
    |grp_fu_342_p0                     |  14|          3|   32|         96|
    |grp_fu_345_p0                     |  14|          3|   32|         96|
    |grp_fu_348_p0                     |  14|          3|   32|         96|
    |grp_fu_351_p0                     |  14|          3|   32|         96|
    |grp_fu_354_p0                     |  14|          3|   32|         96|
    |grp_fu_357_p0                     |  14|          3|   32|         96|
    |grp_fu_360_p0                     |  14|          3|   32|         96|
    |grp_fu_363_p0                     |  14|          3|   32|         96|
    |grp_fu_366_p0                     |  14|          3|   32|         96|
    |grp_fu_369_p0                     |  14|          3|   32|         96|
    |grp_fu_372_p0                     |  14|          3|   32|         96|
    |grp_fu_375_p0                     |  14|          3|   32|         96|
    |grp_fu_378_p0                     |  14|          3|   32|         96|
    |grp_fu_381_p0                     |  14|          3|   32|         96|
    |j_fu_212                          |   9|          2|    5|         10|
    |outp_ds0_blk_n                    |   9|          2|    1|          2|
    |outp_ds0_din                      |  14|          3|  512|       1536|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 607|        131| 1568|       4683|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |conv_i10_10_i_i_i_reg_1806        |  32|   0|   32|          0|
    |conv_i10_11_i_i_i_reg_1811        |  32|   0|   32|          0|
    |conv_i10_12_i_i_i_reg_1816        |  32|   0|   32|          0|
    |conv_i10_13_i_i_i_reg_1821        |  32|   0|   32|          0|
    |conv_i10_14_i_i_i_reg_1826        |  32|   0|   32|          0|
    |conv_i10_15_i_i_i_reg_1831        |  32|   0|   32|          0|
    |conv_i10_1_i_i_i_reg_1761         |  32|   0|   32|          0|
    |conv_i10_2_i_i_i_reg_1766         |  32|   0|   32|          0|
    |conv_i10_3_i_i_i_reg_1771         |  32|   0|   32|          0|
    |conv_i10_4_i_i_i_reg_1776         |  32|   0|   32|          0|
    |conv_i10_5_i_i_i_reg_1781         |  32|   0|   32|          0|
    |conv_i10_6_i_i_i_reg_1786         |  32|   0|   32|          0|
    |conv_i10_7_i_i_i_reg_1791         |  32|   0|   32|          0|
    |conv_i10_8_i_i_i_reg_1796         |  32|   0|   32|          0|
    |conv_i10_9_i_i_i_reg_1801         |  32|   0|   32|          0|
    |conv_i10_i_i_i_reg_1756           |  32|   0|   32|          0|
    |conv_i_10_i_i_i_reg_1886          |  32|   0|   32|          0|
    |conv_i_11_i_i_i_reg_1891          |  32|   0|   32|          0|
    |conv_i_12_i_i_i_reg_1896          |  32|   0|   32|          0|
    |conv_i_13_i_i_i_reg_1901          |  32|   0|   32|          0|
    |conv_i_14_i_i_i_reg_1906          |  32|   0|   32|          0|
    |conv_i_15_i_i_i_reg_1911          |  32|   0|   32|          0|
    |conv_i_1_i_i_i_reg_1841           |  32|   0|   32|          0|
    |conv_i_2_i_i_i_reg_1846           |  32|   0|   32|          0|
    |conv_i_3_i_i_i_reg_1851           |  32|   0|   32|          0|
    |conv_i_4_i_i_i_reg_1856           |  32|   0|   32|          0|
    |conv_i_5_i_i_i_reg_1861           |  32|   0|   32|          0|
    |conv_i_6_i_i_i_reg_1866           |  32|   0|   32|          0|
    |conv_i_7_i_i_i_reg_1871           |  32|   0|   32|          0|
    |conv_i_8_i_i_i_reg_1876           |  32|   0|   32|          0|
    |conv_i_9_i_i_i_reg_1881           |  32|   0|   32|          0|
    |conv_i_i_i_i_reg_1836             |  32|   0|   32|          0|
    |icmp_ln170_reg_1337               |   1|   0|    1|          0|
    |j_fu_212                          |   5|   0|    5|          0|
    |outp0_dp_V_31_reg_1366            |  24|   0|   24|          0|
    |outp0_dp_V_32_reg_1376            |  24|   0|   24|          0|
    |outp0_dp_V_33_reg_1386            |  24|   0|   24|          0|
    |outp0_dp_V_34_reg_1396            |  24|   0|   24|          0|
    |outp0_dp_V_35_reg_1406            |  24|   0|   24|          0|
    |outp0_dp_V_36_reg_1416            |  24|   0|   24|          0|
    |outp0_dp_V_37_reg_1426            |  24|   0|   24|          0|
    |outp0_dp_V_38_reg_1436            |  24|   0|   24|          0|
    |outp0_dp_V_39_reg_1446            |  24|   0|   24|          0|
    |outp0_dp_V_40_reg_1456            |  24|   0|   24|          0|
    |outp0_dp_V_41_reg_1466            |  24|   0|   24|          0|
    |outp0_dp_V_42_reg_1476            |  24|   0|   24|          0|
    |outp0_dp_V_43_reg_1486            |  24|   0|   24|          0|
    |outp0_dp_V_44_reg_1496            |  24|   0|   24|          0|
    |outp0_dp_V_45_reg_1506            |  24|   0|   24|          0|
    |outp0_dp_V_reg_1351               |  24|   0|   24|          0|
    |outp1_dp_V_31_reg_1531            |  24|   0|   24|          0|
    |outp1_dp_V_32_reg_1541            |  24|   0|   24|          0|
    |outp1_dp_V_33_reg_1551            |  24|   0|   24|          0|
    |outp1_dp_V_34_reg_1561            |  24|   0|   24|          0|
    |outp1_dp_V_35_reg_1571            |  24|   0|   24|          0|
    |outp1_dp_V_36_reg_1581            |  24|   0|   24|          0|
    |outp1_dp_V_37_reg_1591            |  24|   0|   24|          0|
    |outp1_dp_V_38_reg_1601            |  24|   0|   24|          0|
    |outp1_dp_V_39_reg_1611            |  24|   0|   24|          0|
    |outp1_dp_V_40_reg_1621            |  24|   0|   24|          0|
    |outp1_dp_V_41_reg_1631            |  24|   0|   24|          0|
    |outp1_dp_V_42_reg_1641            |  24|   0|   24|          0|
    |outp1_dp_V_43_reg_1651            |  24|   0|   24|          0|
    |outp1_dp_V_44_reg_1661            |  24|   0|   24|          0|
    |outp1_dp_V_45_reg_1671            |  24|   0|   24|          0|
    |outp1_dp_V_reg_1521               |  24|   0|   24|          0|
    |reg_384                           |  32|   0|   32|          0|
    |reg_388                           |  32|   0|   32|          0|
    |reg_392                           |  32|   0|   32|          0|
    |reg_396                           |  32|   0|   32|          0|
    |reg_400                           |  32|   0|   32|          0|
    |reg_404                           |  32|   0|   32|          0|
    |reg_408                           |  32|   0|   32|          0|
    |reg_412                           |  32|   0|   32|          0|
    |reg_416                           |  32|   0|   32|          0|
    |reg_420                           |  32|   0|   32|          0|
    |reg_424                           |  32|   0|   32|          0|
    |reg_428                           |  32|   0|   32|          0|
    |reg_432                           |  32|   0|   32|          0|
    |reg_436                           |  32|   0|   32|          0|
    |reg_440                           |  32|   0|   32|          0|
    |reg_444                           |  32|   0|   32|          0|
    |tmp_558_i_i_reg_1371              |  24|   0|   24|          0|
    |tmp_560_i_i_reg_1381              |  24|   0|   24|          0|
    |tmp_562_i_i_reg_1391              |  24|   0|   24|          0|
    |tmp_564_i_i_reg_1401              |  24|   0|   24|          0|
    |tmp_566_i_i_reg_1411              |  24|   0|   24|          0|
    |tmp_568_i_i_reg_1421              |  24|   0|   24|          0|
    |tmp_570_i_i_reg_1431              |  24|   0|   24|          0|
    |tmp_572_i_i_reg_1441              |  24|   0|   24|          0|
    |tmp_574_i_i_reg_1451              |  24|   0|   24|          0|
    |tmp_576_i_i_reg_1461              |  24|   0|   24|          0|
    |tmp_578_i_i_reg_1471              |  24|   0|   24|          0|
    |tmp_580_i_i_reg_1481              |  24|   0|   24|          0|
    |tmp_582_i_i_reg_1491              |  24|   0|   24|          0|
    |tmp_584_i_i_reg_1501              |  24|   0|   24|          0|
    |tmp_586_i_i_reg_1511              |  24|   0|   24|          0|
    |tmp_reg_1341                      |   9|   0|   10|          1|
    |trunc_ln674_reg_1361              |  24|   0|   24|          0|
    |icmp_ln170_reg_1337               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |2782|  32| 2720|          1|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc52_Pipeline_l_bias_scale_j|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc52_Pipeline_l_bias_scale_j|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  l_bias_scale_j_proc52_Pipeline_l_bias_scale_j|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc52_Pipeline_l_bias_scale_j|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc52_Pipeline_l_bias_scale_j|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  l_bias_scale_j_proc52_Pipeline_l_bias_scale_j|  return value|
|block_C_drainer3_dout            |   in|  768|     ap_fifo|                               block_C_drainer3|       pointer|
|block_C_drainer3_num_data_valid  |   in|    3|     ap_fifo|                               block_C_drainer3|       pointer|
|block_C_drainer3_fifo_cap        |   in|    3|     ap_fifo|                               block_C_drainer3|       pointer|
|block_C_drainer3_empty_n         |   in|    1|     ap_fifo|                               block_C_drainer3|       pointer|
|block_C_drainer3_read            |  out|    1|     ap_fifo|                               block_C_drainer3|       pointer|
|outp_ds0_din                     |  out|  512|     ap_fifo|                                       outp_ds0|       pointer|
|outp_ds0_num_data_valid          |   in|    3|     ap_fifo|                                       outp_ds0|       pointer|
|outp_ds0_fifo_cap                |   in|    3|     ap_fifo|                                       outp_ds0|       pointer|
|outp_ds0_full_n                  |   in|    1|     ap_fifo|                                       outp_ds0|       pointer|
|outp_ds0_write                   |  out|    1|     ap_fifo|                                       outp_ds0|       pointer|
|jj_load                          |   in|    5|     ap_none|                                        jj_load|        scalar|
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+

