Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Oct 29 06:44:48 2024
| Host         : hacc-gpu0 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -slr -file slr_util_placed.rpt -pb slr_util_placed.pb
| Design       : pfm_top_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Fully Placed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. SLR Connectivity
2. SLR Connectivity Matrix
3. SLR CLB Logic and Dedicated Block Utilization
4. SLR IO Utilization

1. SLR Connectivity
-------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  4532 |       |     23040 | 19.67 |
|   SLR1 -> SLR2                   |  2350 |       |           | 10.20 |
|     Using TX_REG only            |     1 |     1 |           |       |
|     Using RX_REG only            |    18 |    18 |           |       |
|     Using Both TX_REG and RX_REG |   529 |     1 |           |       |
|   SLR2 -> SLR1                   |  2182 |       |           |  9.47 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     4 |     4 |           |       |
|     Using Both TX_REG and RX_REG |   681 |     0 |           |       |
| SLR1 <-> SLR0                    | 12487 |       |     23040 | 54.20 |
|   SLR0 -> SLR1                   |  5686 |       |           | 24.68 |
|     Using TX_REG only            |    71 |    71 |           |       |
|     Using RX_REG only            |    61 |    61 |           |       |
|     Using Both TX_REG and RX_REG |   583 |    55 |           |       |
|   SLR1 -> SLR0                   |  6801 |       |           | 29.52 |
|     Using TX_REG only            |    62 |    62 |           |       |
|     Using RX_REG only            |    72 |    71 |           |       |
|     Using Both TX_REG and RX_REG |   741 |    60 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 17019 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


2. SLR Connectivity Matrix
--------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 2047 |  135 |
| SLR1      | 2246 |    0 | 6666 |
| SLR0      |  104 | 5582 |    0 |
+-----------+------+------+------+


3. SLR CLB Logic and Dedicated Block Utilization
------------------------------------------------

+----------------------------+--------+--------+-------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2 | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+-------+--------+--------+--------+
| CLB                        |  53317 |  19325 |  7844 |  97.01 |  35.79 |  14.53 |
|   CLBL                     |  28275 |  10210 |  4014 |  96.57 |  34.87 |  13.71 |
|   CLBM                     |  25042 |   9115 |  3830 |  97.52 |  36.87 |  15.49 |
| CLB LUTs                   | 270885 | 105320 | 33964 |  61.61 |  24.38 |   7.86 |
|   LUT as Logic             | 218999 |  97392 | 31112 |  49.81 |  22.54 |   7.20 |
|     using O5 output only   |   3028 |    460 |   931 |   0.69 |   0.11 |   0.22 |
|     using O6 output only   | 154837 |  74119 | 18999 |  35.22 |  17.16 |   4.40 |
|     using O5 and O6        |  61134 |  22813 | 11182 |  13.90 |   5.28 |   2.59 |
|   LUT as Memory            |  51886 |   7928 |  2852 |  25.26 |   4.01 |   1.44 |
|     LUT as Distributed RAM |  37086 |   3837 |   936 |  18.05 |   1.94 |   0.47 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |     84 |    215 |    80 |   0.04 |   0.11 |   0.04 |
|       using O5 and O6      |  37002 |   3622 |   856 |  18.01 |   1.83 |   0.43 |
|     LUT as Shift Register  |  14800 |   4091 |  1916 |   7.20 |   2.07 |   0.97 |
|       using O5 output only |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |   6830 |   1723 |  1786 |   3.32 |   0.87 |   0.90 |
|       using O5 and O6      |   7970 |   2368 |   130 |   3.88 |   1.20 |   0.07 |
| CLB Registers              | 391325 | 117286 | 60614 |  44.50 |  13.57 |   7.02 |
| CARRY8                     |   2683 |   1126 |   299 |   4.88 |   2.09 |   0.55 |
| F7 Muxes                   |   2186 |   1139 |  1316 |   0.99 |   0.53 |   0.61 |
| F8 Muxes                   |     16 |    141 |    47 |   0.01 |   0.13 |   0.04 |
| F9 Muxes                   |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  391.5 |  206.5 |    94 |  58.26 |  30.73 |  13.99 |
|   RAMB36/FIFO              |    384 |    204 |    92 |  57.14 |  30.36 |  13.69 |
|     RAMB36E2 only          |    384 |    204 |    92 |  57.14 |  30.36 |  13.69 |
|   RAMB18                   |     15 |      5 |     4 |   1.12 |   0.37 |   0.30 |
|     RAMB18E2 only          |     15 |      5 |     4 |   1.12 |   0.37 |   0.30 |
| URAM                       |      0 |      0 |     0 |   0.00 |   0.00 |   0.00 |
| DSPs                       |     24 |      8 |     4 |   0.83 |   0.26 |   0.13 |
| Unique Control Sets        |   7071 |   2097 |  2617 |   6.43 |   1.94 |   2.42 |
+----------------------------+--------+--------+-------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


4. SLR IO Utilization
---------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        18 |    8.65 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        19 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


