#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jun 14 22:54:05 2021
# Process ID: 8768
# Current directory: D:/Projects/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6040 D:\Projects\ip_repo\edit_fixed_fisr_rtl_v1_0.xpr
# Log file: D:/Projects/ip_repo/vivado.log
# Journal file: D:/Projects/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Projects/ip_repo/edit_fixed_fisr_rtl_v1_0.xpr
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [D:/Projects/ip_repo/fixed_fisr_rtl_1.0/hdl/fixed_fisr_rtl_v1_0.v:]
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Projects/ip_repo/fixed_fisr_rtl_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 661.902 ; gain = 75.996
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/ip_repo/edit_fixed_fisr_rtl_v1_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fixed_fisr_rtl_v1_0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/ip_repo/edit_fixed_fisr_rtl_v1_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fixed_fisr_rtl_v1_0_vlog.prj"
ERROR: [XSIM 43-3255] File name is missing.
ERROR: [XSIM 43-3217] fixed_fisr_rtl_v1_0_vlog.prj (line 4): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Projects/ip_repo/edit_fixed_fisr_rtl_v1_0.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Projects/ip_repo/edit_fixed_fisr_rtl_v1_0.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property library xil_defaultlib [get_files  D:/Projects/ip_repo/fixed_fisr_rtl_1.0/hdl/fixed_fisr_rtl_v1_0.v]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Projects/ip_repo/edit_fixed_fisr_rtl_v1_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'fixed_fisr_rtl_v1_0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Projects/ip_repo/edit_fixed_fisr_rtl_v1_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fixed_fisr_rtl_v1_0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/ip_repo/fixed_fisr_rtl_1.0/hdl/fixed_fisr_rtl_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_fisr_rtl_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Projects/ip_repo/fixed_fisr_rtl_1.0/hdl/fixed_fisr_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_fisr_rtl
INFO: [VRFC 10-311] analyzing module float_to_fixed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/ip_repo/fixed_fisr_rtl_1.0/hdl/fixed_fisr_rtl_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_fisr_rtl_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/ip_repo/edit_fixed_fisr_rtl_v1_0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Projects/ip_repo/edit_fixed_fisr_rtl_v1_0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto b87a776470f64591802207fee86a742d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fixed_fisr_rtl_v1_0_behav xil_defaultlib.fixed_fisr_rtl_v1_0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.float_to_fixed
Compiling module xil_defaultlib.fixed_fisr_rtl
Compiling module xil_defaultlib.fixed_fisr_rtl_v1_0_S00_AXI_defa...
Compiling module xil_defaultlib.fixed_fisr_rtl_v1_0
Compiling module xil_defaultlib.glbl
Built simulation snapshot fixed_fisr_rtl_v1_0_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/Projects/ip_repo/edit_fixed_fisr_rtl_v1_0.sim/sim_1/behav/xsim/xsim.dir/fixed_fisr_rtl_v1_0_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 14 22:55:12 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 736.004 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Projects/ip_repo/edit_fixed_fisr_rtl_v1_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fixed_fisr_rtl_v1_0_behav -key {Behavioral:sim_1:Functional:fixed_fisr_rtl_v1_0} -tclbatch {fixed_fisr_rtl_v1_0.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source fixed_fisr_rtl_v1_0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fixed_fisr_rtl_v1_0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 753.020 ; gain = 17.016
close_sim
INFO: [Simtcl 6-16] Simulation closed
ipx::open_ipxact_file D:/Projects/ip_repo/fixed_fisr_rtl_1.0/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'd:/Projects/ip_repo/fixed_fisr_rtl_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/Projects/ip_repo/fixed_fisr_rtl_1.0/hdl/fixed_fisr_rtl_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'd:/Projects/ip_repo/fixed_fisr_rtl_1.0/hdl/fixed_fisr_rtl_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'd:/Projects/ip_repo/fixed_fisr_rtl_1.0/hdl/fixed_fisr_rtl.sv' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/Projects/ip_repo/fixed_fisr_rtl_1.0/hdl/fixed_fisr_rtl_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'd:/Projects/ip_repo/fixed_fisr_rtl_1.0/hdl/fixed_fisr_rtl_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-4308] Project file 'd:/Projects/ip_repo/fixed_fisr_rtl_1.0/hdl/fixed_fisr_rtl.sv' is not found in the component files. It will be added automatically when merging sources and repackaging. Please remove the file from the source project if this is not desired.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/Projects/ip_repo/fixed_fisr_rtl_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Projects/ip_repo/fixed_fisr_rtl_1.0'
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/Projects/ip_repo/fixed_fisr_rtl_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Projects/ip_repo/fixed_fisr_rtl_1.0'
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 14 22:57:11 2021...
