module feedback ( input [15:0] din,
						output [15:0] dout, 
						input	rst, 
						input	clk);

reg register;
reg sum;

always @(posedge clk)
if (rst)
sum <= 0;
else 
sum <= register;
register <= dout;


endmodule
