INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado_projects/floating_point_adder/floating_point_adder.srcs/sources_1/new/de_to_13bits.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module de_to_13bits
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado_projects/floating_point_adder/floating_point_adder.srcs/sources_1/new/fp_adder_logic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_adder_logic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado_projects/floating_point_adder/floating_point_adder.srcs/sources_1/new/tb_fp_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fp_adder
