TimeQuest Timing Analyzer report for readout_card_stratix_iii
Fri Jan 23 13:22:47 2009
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Clocks
  4. Slow 1100mV 85C Model Fmax Summary
  5. Slow 1100mV 85C Model Setup Summary
  6. Slow 1100mV 85C Model Hold Summary
  7. Slow 1100mV 85C Model Recovery Summary
  8. Slow 1100mV 85C Model Removal Summary
  9. Slow 1100mV 85C Model Minimum Pulse Width
 10. Setup Times
 11. Hold Times
 12. Clock to Output Times
 13. Minimum Clock to Output Times
 14. Slow 1100mV 0C Model Fmax Summary
 15. Slow 1100mV 0C Model Setup Summary
 16. Slow 1100mV 0C Model Hold Summary
 17. Slow 1100mV 0C Model Recovery Summary
 18. Slow 1100mV 0C Model Removal Summary
 19. Slow 1100mV 0C Model Minimum Pulse Width
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Fast 1100mV 0C Model Setup Summary
 25. Fast 1100mV 0C Model Hold Summary
 26. Fast 1100mV 0C Model Recovery Summary
 27. Fast 1100mV 0C Model Removal Summary
 28. Fast 1100mV 0C Model Minimum Pulse Width
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Multicorner Timing Analysis Summary
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Board Trace Model Assignments
 39. Input Transition Times
 40. Slow Corner Signal Integrity Metrics
 41. Fast Corner Signal Integrity Metrics
 42. Setup Transfers
 43. Hold Transfers
 44. Recovery Transfers
 45. Removal Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths
 49. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 8.1 Build 163 10/28/2008 SJ Full Version ;
; Revision Name      ; readout_card_stratix_iii                         ;
; Device Family      ; Stratix III                                      ;
; Device Name        ; EP3SE50F780C4                                    ;
; Timing Models      ; Preliminary                                      ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                                                                                                                               ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                                                                                                                             ; Targets                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ; Generated ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; inclk     ; i_rc_pll|altpll_component|auto_generated|pll1|inclk[0]                                                                                                             ; { i_rc_pll|altpll_component|auto_generated|pll1|clk[0] }                                                                                                                                                                                     ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                                     ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; inclk     ; i_rc_pll|altpll_component|auto_generated|pll1|inclk[0]                                                                                                             ; { i_rc_pll|altpll_component|auto_generated|pll1|clk[2] }                                                                                                                                                                                     ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                                                     ; Generated ; 80.000 ; 12.5 MHz   ; 0.000  ; 40.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; inclk     ; i_rc_pll|altpll_component|auto_generated|pll1|inclk[0]                                                                                                             ; { i_rc_pll|altpll_component|auto_generated|pll1|clk[3] }                                                                                                                                                                                     ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                                                                     ; Generated ; 20.000 ; 50.0 MHz   ; 10.000 ; 20.000 ; 50.00      ; 1         ; 2           ; 180.0 ;        ;           ;            ; false    ; inclk     ; i_rc_pll|altpll_component|auto_generated|pll1|inclk[0]                                                                                                             ; { i_rc_pll|altpll_component|auto_generated|pll1|clk[4] }                                                                                                                                                                                     ;
; inclk                                                                                                                                                                                                                                    ; Base      ; 40.000 ; 25.0 MHz   ; 0.000  ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                                                                                                                                    ; { inclk }                                                                                                                                                                                                                                    ;
; inclk_ddr                                                                                                                                                                                                                                ; Base      ; 40.000 ; 25.0 MHz   ; 0.000  ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                                                                                                                                    ; { inclk_ddr }                                                                                                                                                                                                                                ;
; mem_dqs[0]                                                                                                                                                                                                                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                                                                                                                                    ; { mem_dqs[0] }                                                                                                                                                                                                                               ;
; mem_dqs[1]                                                                                                                                                                                                                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                                                                                                                                    ; { mem_dqs[1] }                                                                                                                                                                                                                               ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                                                                                                                                    ; { micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk } ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; Generated ; 10.000 ; 100.0 MHz  ; 0.833  ; 5.833  ; 50.00      ; 1         ; 4           ; 30.0  ;        ;           ;            ; false    ; inclk_ddr ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0] ; { micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] }                                                                         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]                                                                         ; Generated ; 5.000  ; 200.0 MHz  ; 0.000  ; 2.500  ; 50.00      ; 1         ; 8           ;       ;        ;           ;            ; false    ; inclk_ddr ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0] ; { micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] }                                                                         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]                                                                         ; Generated ; 5.000  ; 200.0 MHz  ; -1.250 ; 1.250  ; 50.00      ; 1         ; 8           ; -90.0 ;        ;           ;            ; false    ; inclk_ddr ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0] ; { micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] }                                                                         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; Generated ; 5.000  ; 200.0 MHz  ; 0.000  ; 2.500  ; 50.00      ; 1         ; 8           ;       ;        ;           ;            ; false    ; inclk_ddr ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0] ; { micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] }                                                                         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; inclk_ddr ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0] ; { micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] }                                                                         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; Generated ; 10.000 ; 100.0 MHz  ; 6.666  ; 11.666 ; 50.00      ; 1         ; 4           ; 240.0 ;        ;           ;            ; false    ; inclk_ddr ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0] ; { micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] }                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                                                                                                                                                                                                                                                                                        ;
+-------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                                                                                                                                                               ; Note                                           ;
+-------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 69.41 MHz   ; 69.41 MHz       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ;                                                ;
; 146.97 MHz  ; 146.97 MHz      ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                                                ;
; 179.37 MHz  ; 179.37 MHz      ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                                                     ;                                                ;
; 308.26 MHz  ; 308.26 MHz      ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ;                                                ;
; 309.69 MHz  ; 309.69 MHz      ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ;                                                ;
; 311.33 MHz  ; 311.33 MHz      ; i_rc_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                                     ;                                                ;
; 518.13 MHz  ; 100.0 MHz       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; limit due to minimum period restriction (tmin) ;
; 986.19 MHz  ; 450.05 MHz      ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; limit due to minimum period restriction (tmin) ;
; 1173.71 MHz ; 450.05 MHz      ; mem_dqs[0]                                                                                                                                                                                                                               ; limit due to minimum period restriction (tmin) ;
; 1173.71 MHz ; 450.05 MHz      ; mem_dqs[1]                                                                                                                                                                                                                               ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Setup Summary                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; -3.094 ; -19.553       ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; -0.118 ; -0.118        ;
; mem_dqs[0]                                                                                                                                                                                                                               ; 0.074  ; 0.000         ;
; mem_dqs[1]                                                                                                                                                                                                                               ; 0.074  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; 0.878  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]                                                                         ; 2.364  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; 2.846  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]                                                                         ; 3.323  ; 0.000         ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ; 5.592  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; 6.661  ; 0.000         ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                                     ; 6.788  ; 0.000         ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                                                     ; 17.507 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Hold Summary                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; -0.724 ; -22.784       ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; -0.196 ; -0.259        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; 0.063  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; 0.383  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; 0.415  ; 0.000         ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ; 0.464  ; 0.000         ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                                                     ; 0.524  ; 0.000         ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                                     ; 0.535  ; 0.000         ;
; mem_dqs[0]                                                                                                                                                                                                                               ; 0.597  ; 0.000         ;
; mem_dqs[1]                                                                                                                                                                                                                               ; 0.597  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]                                                                         ; 0.994  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]                                                                         ; 2.234  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Recovery Summary                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; mem_dqs[0]                                                                                                                                                                                                                               ; -2.050 ; -2.050        ;
; mem_dqs[1]                                                                                                                                                                                                                               ; -2.030 ; -2.030        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; -0.489 ; -5.379        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; 0.649  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; 1.717  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; 3.272  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; 5.719  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Removal Summary                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                                                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; 0.819 ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; 0.837 ; 0.000         ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; 0.892 ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; 1.129 ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; 1.663 ; 0.000         ;
; mem_dqs[1]                                                                                                                                                                                                                               ; 2.420 ; 0.000         ;
; mem_dqs[0]                                                                                                                                                                                                                               ; 2.440 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+-------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; CCPP  ; Type             ; Clock                                                                                                                                                                                                                                    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+-------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -9.000 ; 1.000        ; 10.000         ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|pll1~OBSERVABLEPHASECOUNTERSELECTDFF ;
; -9.000 ; 1.000        ; 10.000         ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|pll1~OBSERVABLEPHASEUPDOWNDFF        ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|phs_shft_busy_siii                                                                                                                    ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_dir                                                                                                                           ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[0]                                                                                                                      ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[1]                                                                                                                      ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[2]                                                                                                                      ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[3]                                                                                                                      ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n                                                                                                              ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n_r                                                                                                            ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request                                                                                                                 ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse                                                                                                           ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse_2r                                                                                                        ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse_r                                                                                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_2r                                                                                                             ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_3r                                                                                                             ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_ams                                                                                                            ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_r                                                                                                              ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|dqi_captured_l                                                               ;
; -0.818 ; 1.000        ; 1.818          ; 0.000 ; Port Rate        ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                            ;
; -0.818 ; 1.000        ; 1.818          ; 0.000 ; Port Rate        ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                            ;
; -0.631 ; 0.153        ; 1.002          ; 0.218 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|pll1~OBSERVABLEPHASECOUNTERSELECTDFF ;
; -0.631 ; 0.153        ; 1.002          ; 0.218 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|pll1~OBSERVABLEPHASEUPDOWNDFF        ;
; -0.421 ; 0.137        ; 0.800          ; 0.242 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_dir                                                                                                                           ;
; -0.421 ; 0.137        ; 0.800          ; 0.242 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[0]                                                                                                                      ;
; -0.421 ; 0.137        ; 0.800          ; 0.242 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[1]                                                                                                                      ;
; -0.421 ; 0.137        ; 0.800          ; 0.242 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[2]                                                                                                                      ;
; -0.421 ; 0.137        ; 0.800          ; 0.242 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[3]                                                                                                                      ;
; -0.420 ; 0.138        ; 0.800          ; 0.242 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n                                                                                                              ;
; -0.420 ; 0.138        ; 0.800          ; 0.242 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n_r                                                                                                            ;
; -0.419 ; 0.138        ; 0.800          ; 0.243 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|phs_shft_busy_siii                                                                                                                    ;
; -0.419 ; 0.138        ; 0.800          ; 0.243 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request                                                                                                                 ;
; -0.419 ; 0.138        ; 0.800          ; 0.243 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse                                                                                                           ;
; -0.419 ; 0.138        ; 0.800          ; 0.243 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse_2r                                                                                                        ;
; -0.419 ; 0.138        ; 0.800          ; 0.243 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse_r                                                                                                         ;
; -0.419 ; 0.138        ; 0.800          ; 0.243 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_2r                                                                                                             ;
; -0.419 ; 0.138        ; 0.800          ; 0.243 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_3r                                                                                                             ;
; -0.419 ; 0.138        ; 0.800          ; 0.243 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_ams                                                                                                            ;
; -0.419 ; 0.138        ; 0.800          ; 0.243 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_r                                                                                                              ;
; -0.393 ; 0.391        ; 1.002          ; 0.218 ; Low Pulse Width  ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|pll1~OBSERVABLEPHASECOUNTERSELECTDFF ;
; -0.393 ; 0.391        ; 1.002          ; 0.218 ; Low Pulse Width  ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|pll1~OBSERVABLEPHASEUPDOWNDFF        ;
; -0.315 ; 0.077        ; 0.710          ; 0.318 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|dqi_captured_h                                                               ;
; -0.315 ; 0.077        ; 0.710          ; 0.318 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|dqi_captured_l                                                               ;
; -0.315 ; 0.077        ; 0.710          ; 0.318 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|dqi_captured_h                                                               ;
; -0.315 ; 0.077        ; 0.710          ; 0.318 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|dqi_captured_l                                                               ;
; -0.315 ; 0.077        ; 0.710          ; 0.318 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|dqi_captured_h                                                               ;
; -0.315 ; 0.077        ; 0.710          ; 0.318 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|dqi_captured_l                                                               ;
; -0.315 ; 0.077        ; 0.710          ; 0.318 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|dqi_captured_h                                                               ;
; -0.315 ; 0.077        ; 0.710          ; 0.318 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|dqi_captured_l                                                               ;
; -0.315 ; 0.077        ; 0.710          ; 0.318 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|dqi_captured_h                                                               ;
; -0.315 ; 0.077        ; 0.710          ; 0.318 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|dqi_captured_l                                                               ;
; -0.315 ; 0.077        ; 0.710          ; 0.318 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|dqi_captured_h                                                               ;
; -0.315 ; 0.077        ; 0.710          ; 0.318 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|dqi_captured_l                                                               ;
+--------+--------------+----------------+-------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                  ;
+---------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                                                  ;
+---------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc1_dat[*]   ; inclk      ; 15.127 ; 14.448 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[0]  ; inclk      ; 14.458 ; 13.758 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[1]  ; inclk      ; 15.127 ; 14.448 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[2]  ; inclk      ; 14.743 ; 14.093 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[3]  ; inclk      ; 13.325 ; 12.890 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[4]  ; inclk      ; 13.341 ; 12.816 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[5]  ; inclk      ; 14.647 ; 13.994 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[6]  ; inclk      ; 14.375 ; 13.783 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[7]  ; inclk      ; 14.230 ; 13.707 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[8]  ; inclk      ; 14.685 ; 13.995 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[9]  ; inclk      ; 14.394 ; 13.795 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[10] ; inclk      ; 14.182 ; 13.551 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[11] ; inclk      ; 13.722 ; 13.207 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[12] ; inclk      ; 14.270 ; 13.605 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[13] ; inclk      ; 14.169 ; 13.528 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc2_dat[*]   ; inclk      ; 14.151 ; 13.514 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[0]  ; inclk      ; 13.127 ; 12.543 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[1]  ; inclk      ; 13.216 ; 12.692 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[2]  ; inclk      ; 13.038 ; 12.518 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[3]  ; inclk      ; 12.916 ; 12.368 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[4]  ; inclk      ; 12.595 ; 12.114 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[5]  ; inclk      ; 14.151 ; 13.514 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[6]  ; inclk      ; 13.401 ; 12.866 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[7]  ; inclk      ; 12.655 ; 12.262 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[8]  ; inclk      ; 13.013 ; 12.481 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[9]  ; inclk      ; 13.119 ; 12.580 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[10] ; inclk      ; 12.417 ; 11.994 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[11] ; inclk      ; 12.858 ; 12.286 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[12] ; inclk      ; 12.646 ; 12.115 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[13] ; inclk      ; 12.463 ; 11.983 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc3_dat[*]   ; inclk      ; 14.573 ; 13.903 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[0]  ; inclk      ; 14.490 ; 13.764 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[1]  ; inclk      ; 14.453 ; 13.831 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[2]  ; inclk      ; 14.573 ; 13.903 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[3]  ; inclk      ; 14.499 ; 13.823 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[4]  ; inclk      ; 13.891 ; 13.264 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[5]  ; inclk      ; 13.490 ; 12.953 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[6]  ; inclk      ; 14.006 ; 13.404 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[7]  ; inclk      ; 13.422 ; 12.888 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[8]  ; inclk      ; 13.544 ; 12.969 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[9]  ; inclk      ; 13.717 ; 13.137 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[10] ; inclk      ; 13.363 ; 12.902 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[11] ; inclk      ; 13.633 ; 13.077 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[12] ; inclk      ; 13.050 ; 12.571 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[13] ; inclk      ; 13.063 ; 12.494 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc4_dat[*]   ; inclk      ; 14.193 ; 13.527 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[0]  ; inclk      ; 13.082 ; 12.477 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[1]  ; inclk      ; 12.711 ; 12.202 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[2]  ; inclk      ; 13.408 ; 12.865 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[3]  ; inclk      ; 12.720 ; 12.263 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[4]  ; inclk      ; 12.664 ; 12.176 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[5]  ; inclk      ; 14.193 ; 13.527 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[6]  ; inclk      ; 13.272 ; 12.782 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[7]  ; inclk      ; 14.053 ; 13.452 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[8]  ; inclk      ; 12.952 ; 12.462 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[9]  ; inclk      ; 13.214 ; 12.703 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[10] ; inclk      ; 12.643 ; 12.152 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[11] ; inclk      ; 12.755 ; 12.209 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[12] ; inclk      ; 12.839 ; 12.295 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[13] ; inclk      ; 12.304 ; 11.775 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc5_dat[*]   ; inclk      ; 14.044 ; 13.346 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[0]  ; inclk      ; 12.423 ; 11.817 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[1]  ; inclk      ; 12.739 ; 12.216 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[2]  ; inclk      ; 12.967 ; 12.364 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[3]  ; inclk      ; 12.625 ; 12.054 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[4]  ; inclk      ; 12.663 ; 12.115 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[5]  ; inclk      ; 14.044 ; 13.346 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[6]  ; inclk      ; 13.039 ; 12.458 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[7]  ; inclk      ; 13.007 ; 12.435 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[8]  ; inclk      ; 13.387 ; 12.766 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[9]  ; inclk      ; 13.247 ; 12.657 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[10] ; inclk      ; 13.273 ; 12.658 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[11] ; inclk      ; 12.675 ; 12.164 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[12] ; inclk      ; 12.847 ; 12.256 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[13] ; inclk      ; 12.636 ; 12.115 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc6_dat[*]   ; inclk      ; 14.090 ; 13.327 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[0]  ; inclk      ; 11.979 ; 11.501 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[1]  ; inclk      ; 12.500 ; 11.914 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[2]  ; inclk      ; 12.106 ; 11.569 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[3]  ; inclk      ; 12.105 ; 11.608 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[4]  ; inclk      ; 12.457 ; 11.896 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[5]  ; inclk      ; 14.090 ; 13.327 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[6]  ; inclk      ; 12.165 ; 11.746 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[7]  ; inclk      ; 13.380 ; 12.753 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[8]  ; inclk      ; 12.070 ; 11.583 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[9]  ; inclk      ; 12.039 ; 11.591 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[10] ; inclk      ; 12.058 ; 11.510 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[11] ; inclk      ; 11.862 ; 11.355 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[12] ; inclk      ; 11.574 ; 11.070 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[13] ; inclk      ; 11.591 ; 11.072 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc7_dat[*]   ; inclk      ; 15.171 ; 14.492 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[0]  ; inclk      ; 14.446 ; 13.786 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[1]  ; inclk      ; 15.171 ; 14.492 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[2]  ; inclk      ; 14.895 ; 14.192 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[3]  ; inclk      ; 14.548 ; 13.994 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[4]  ; inclk      ; 14.488 ; 13.878 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[5]  ; inclk      ; 14.021 ; 13.475 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[6]  ; inclk      ; 14.231 ; 13.727 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[7]  ; inclk      ; 14.067 ; 13.538 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[8]  ; inclk      ; 13.856 ; 13.287 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[9]  ; inclk      ; 14.006 ; 13.441 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[10] ; inclk      ; 13.295 ; 12.819 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[11] ; inclk      ; 13.801 ; 13.277 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[12] ; inclk      ; 13.744 ; 13.195 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[13] ; inclk      ; 13.283 ; 12.724 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc8_dat[*]   ; inclk      ; 13.839 ; 13.098 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[0]  ; inclk      ; 12.933 ; 12.266 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[1]  ; inclk      ; 12.357 ; 11.834 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[2]  ; inclk      ; 12.674 ; 12.057 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[3]  ; inclk      ; 12.746 ; 12.146 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[4]  ; inclk      ; 12.297 ; 11.754 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[5]  ; inclk      ; 13.839 ; 13.098 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[6]  ; inclk      ; 11.919 ; 11.557 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[7]  ; inclk      ; 12.911 ; 12.285 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[8]  ; inclk      ; 12.862 ; 12.235 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[9]  ; inclk      ; 12.865 ; 12.290 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[10] ; inclk      ; 12.199 ; 11.646 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[11] ; inclk      ; 12.405 ; 11.795 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[12] ; inclk      ; 12.890 ; 12.233 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[13] ; inclk      ; 12.211 ; 11.606 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; card_id       ; inclk      ; 8.170  ; 7.656  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; rst_n         ; inclk      ; 12.878 ; 11.896 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; slot_id[*]    ; inclk      ; 12.662 ; 12.058 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[0]   ; inclk      ; 12.342 ; 11.799 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[1]   ; inclk      ; 12.254 ; 11.654 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[2]   ; inclk      ; 12.662 ; 12.058 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[3]   ; inclk      ; 12.338 ; 11.723 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; smb_data      ; inclk      ; 8.137  ; 7.537  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; ttl_in1       ; inclk      ; 11.777 ; 11.550 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; lvds_cmd      ; inclk      ; 8.267  ; 7.699  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                             ;
; lvds_sync     ; inclk      ; -2.417 ; -3.038 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[4]                                                                                                             ;
; mem_dq[*]     ; mem_dqs[0] ; -0.270 ; -0.233 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[0]    ; mem_dqs[0] ; -0.397 ; -0.363 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[1]    ; mem_dqs[0] ; -0.270 ; -0.233 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[2]    ; mem_dqs[0] ; -0.410 ; -0.378 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[3]    ; mem_dqs[0] ; -0.397 ; -0.363 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[4]    ; mem_dqs[0] ; -0.387 ; -0.353 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[5]    ; mem_dqs[0] ; -0.437 ; -0.403 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[6]    ; mem_dqs[0] ; -0.437 ; -0.403 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[7]    ; mem_dqs[0] ; -0.310 ; -0.273 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
; mem_dq[*]     ; mem_dqs[0] ; -0.253 ; -0.218 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[0]    ; mem_dqs[0] ; -0.380 ; -0.348 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[1]    ; mem_dqs[0] ; -0.253 ; -0.218 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[2]    ; mem_dqs[0] ; -0.393 ; -0.363 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[3]    ; mem_dqs[0] ; -0.380 ; -0.348 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[4]    ; mem_dqs[0] ; -0.370 ; -0.338 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[5]    ; mem_dqs[0] ; -0.420 ; -0.388 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[6]    ; mem_dqs[0] ; -0.420 ; -0.388 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[7]    ; mem_dqs[0] ; -0.293 ; -0.258 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
; mem_dq[*]     ; mem_dqs[1] ; -0.300 ; -0.263 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[8]    ; mem_dqs[1] ; -0.437 ; -0.403 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[9]    ; mem_dqs[1] ; -0.300 ; -0.263 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[10]   ; mem_dqs[1] ; -0.440 ; -0.408 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[11]   ; mem_dqs[1] ; -0.427 ; -0.393 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[12]   ; mem_dqs[1] ; -0.427 ; -0.393 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[13]   ; mem_dqs[1] ; -0.417 ; -0.383 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[14]   ; mem_dqs[1] ; -0.427 ; -0.393 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[15]   ; mem_dqs[1] ; -0.300 ; -0.263 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
; mem_dq[*]     ; mem_dqs[1] ; -0.283 ; -0.248 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[8]    ; mem_dqs[1] ; -0.420 ; -0.388 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[9]    ; mem_dqs[1] ; -0.283 ; -0.248 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[10]   ; mem_dqs[1] ; -0.423 ; -0.393 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[11]   ; mem_dqs[1] ; -0.410 ; -0.378 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[12]   ; mem_dqs[1] ; -0.410 ; -0.378 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[13]   ; mem_dqs[1] ; -0.400 ; -0.368 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[14]   ; mem_dqs[1] ; -0.410 ; -0.378 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[15]   ; mem_dqs[1] ; -0.283 ; -0.248 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
; mem_dq[*]     ; inclk_ddr  ; -2.771 ; -2.736 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[0]    ; inclk_ddr  ; -3.064 ; -3.029 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[1]    ; inclk_ddr  ; -2.877 ; -2.839 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[2]    ; inclk_ddr  ; -2.924 ; -2.886 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[3]    ; inclk_ddr  ; -3.117 ; -3.082 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[4]    ; inclk_ddr  ; -3.004 ; -2.969 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[5]    ; inclk_ddr  ; -3.151 ; -3.116 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[6]    ; inclk_ddr  ; -3.098 ; -3.063 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[7]    ; inclk_ddr  ; -2.826 ; -2.788 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[8]    ; inclk_ddr  ; -3.043 ; -3.008 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[9]    ; inclk_ddr  ; -2.858 ; -2.820 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[10]   ; inclk_ddr  ; -2.924 ; -2.886 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[11]   ; inclk_ddr  ; -2.853 ; -2.818 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[12]   ; inclk_ddr  ; -2.771 ; -2.736 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[13]   ; inclk_ddr  ; -3.091 ; -3.056 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[14]   ; inclk_ddr  ; -3.107 ; -3.072 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[15]   ; inclk_ddr  ; -3.004 ; -2.966 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
; mem_clk[*]    ; inclk_ddr  ; -2.881 ; -2.847 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
;  mem_clk[0]   ; inclk_ddr  ; -2.881 ; -2.847 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
+---------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                    ;
+---------------+------------+---------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall   ; Clock Edge ; Clock Reference                                                                                                                                                  ;
+---------------+------------+---------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc1_dat[*]   ; inclk      ; -8.564  ; -7.994 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[0]  ; inclk      ; -9.719  ; -9.049 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[1]  ; inclk      ; -10.197 ; -9.540 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[2]  ; inclk      ; -9.896  ; -9.208 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[3]  ; inclk      ; -8.605  ; -8.141 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[4]  ; inclk      ; -8.564  ; -7.994 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[5]  ; inclk      ; -9.749  ; -9.103 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[6]  ; inclk      ; -9.222  ; -8.660 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[7]  ; inclk      ; -9.276  ; -8.700 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[8]  ; inclk      ; -10.529 ; -9.869 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[9]  ; inclk      ; -10.143 ; -9.529 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[10] ; inclk      ; -10.188 ; -9.499 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[11] ; inclk      ; -9.809  ; -9.249 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[12] ; inclk      ; -9.998  ; -9.367 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[13] ; inclk      ; -10.074 ; -9.450 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc2_dat[*]   ; inclk      ; -8.360  ; -7.864 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[0]  ; inclk      ; -8.888  ; -8.417 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[1]  ; inclk      ; -8.909  ; -8.418 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[2]  ; inclk      ; -8.745  ; -8.253 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[3]  ; inclk      ; -8.679  ; -8.146 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[4]  ; inclk      ; -8.361  ; -7.864 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[5]  ; inclk      ; -9.840  ; -9.202 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[6]  ; inclk      ; -8.943  ; -8.377 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[7]  ; inclk      ; -8.360  ; -7.908 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[8]  ; inclk      ; -9.204  ; -8.701 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[9]  ; inclk      ; -9.402  ; -8.875 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[10] ; inclk      ; -9.091  ; -8.609 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[11] ; inclk      ; -9.367  ; -8.824 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[12] ; inclk      ; -9.081  ; -8.578 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[13] ; inclk      ; -9.222  ; -8.700 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc3_dat[*]   ; inclk      ; -8.970  ; -8.443 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[0]  ; inclk      ; -10.104 ; -9.485 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[1]  ; inclk      ; -10.172 ; -9.537 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[2]  ; inclk      ; -10.259 ; -9.584 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[3]  ; inclk      ; -10.138 ; -9.499 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[4]  ; inclk      ; -9.423  ; -8.788 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[5]  ; inclk      ; -8.970  ; -8.443 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[6]  ; inclk      ; -9.711  ; -9.141 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[7]  ; inclk      ; -9.244  ; -8.702 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[8]  ; inclk      ; -9.688  ; -9.133 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[9]  ; inclk      ; -9.581  ; -9.003 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[10] ; inclk      ; -9.645  ; -9.149 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[11] ; inclk      ; -9.802  ; -9.230 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[12] ; inclk      ; -9.284  ; -8.763 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[13] ; inclk      ; -9.485  ; -8.944 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc4_dat[*]   ; inclk      ; -8.194  ; -7.676 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[0]  ; inclk      ; -8.574  ; -8.089 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[1]  ; inclk      ; -8.194  ; -7.676 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[2]  ; inclk      ; -8.868  ; -8.346 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[3]  ; inclk      ; -8.347  ; -7.861 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[4]  ; inclk      ; -8.228  ; -7.701 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[5]  ; inclk      ; -9.625  ; -8.983 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[6]  ; inclk      ; -8.553  ; -8.030 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[7]  ; inclk      ; -9.295  ; -8.671 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[8]  ; inclk      ; -8.763  ; -8.240 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[9]  ; inclk      ; -8.879  ; -8.378 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[10] ; inclk      ; -8.485  ; -8.003 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[11] ; inclk      ; -8.960  ; -8.411 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[12] ; inclk      ; -8.797  ; -8.281 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[13] ; inclk      ; -8.514  ; -8.012 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc5_dat[*]   ; inclk      ; -8.135  ; -7.615 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[0]  ; inclk      ; -8.135  ; -7.615 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[1]  ; inclk      ; -8.409  ; -7.841 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[2]  ; inclk      ; -8.569  ; -7.971 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[3]  ; inclk      ; -8.237  ; -7.683 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[4]  ; inclk      ; -8.337  ; -7.746 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[5]  ; inclk      ; -9.593  ; -8.905 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[6]  ; inclk      ; -8.366  ; -7.816 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[7]  ; inclk      ; -8.424  ; -7.847 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[8]  ; inclk      ; -9.227  ; -8.658 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[9]  ; inclk      ; -9.021  ; -8.464 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[10] ; inclk      ; -9.448  ; -8.867 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[11] ; inclk      ; -9.095  ; -8.549 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[12] ; inclk      ; -9.002  ; -8.460 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[13] ; inclk      ; -9.116  ; -8.574 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc6_dat[*]   ; inclk      ; -7.984  ; -7.466 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[0]  ; inclk      ; -8.189  ; -7.721 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[1]  ; inclk      ; -8.524  ; -7.960 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[2]  ; inclk      ; -8.042  ; -7.552 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[3]  ; inclk      ; -8.052  ; -7.585 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[4]  ; inclk      ; -8.391  ; -7.861 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[5]  ; inclk      ; -9.947  ; -9.242 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[6]  ; inclk      ; -8.020  ; -7.563 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[7]  ; inclk      ; -9.145  ; -8.552 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[8]  ; inclk      ; -8.154  ; -7.658 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[9]  ; inclk      ; -8.310  ; -7.839 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[10] ; inclk      ; -8.417  ; -7.913 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[11] ; inclk      ; -8.445  ; -7.938 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[12] ; inclk      ; -7.984  ; -7.466 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[13] ; inclk      ; -8.111  ; -7.622 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc7_dat[*]   ; inclk      ; -9.288  ; -8.757 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[0]  ; inclk      ; -10.063 ; -9.431 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[1]  ; inclk      ; -10.594 ; -9.936 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[2]  ; inclk      ; -10.332 ; -9.653 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[3]  ; inclk      ; -9.925  ; -9.338 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[4]  ; inclk      ; -9.767  ; -9.154 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[5]  ; inclk      ; -9.288  ; -8.757 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[6]  ; inclk      ; -9.546  ; -9.014 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[7]  ; inclk      ; -9.389  ; -8.883 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[8]  ; inclk      ; -10.081 ; -9.484 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[9]  ; inclk      ; -10.091 ; -9.503 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[10] ; inclk      ; -9.619  ; -9.114 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[11] ; inclk      ; -10.000 ; -9.490 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[12] ; inclk      ; -9.942  ; -9.418 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[13] ; inclk      ; -9.856  ; -9.329 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc8_dat[*]   ; inclk      ; -7.791  ; -7.367 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[0]  ; inclk      ; -8.824  ; -8.253 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[1]  ; inclk      ; -8.241  ; -7.706 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[2]  ; inclk      ; -8.545  ; -7.921 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[3]  ; inclk      ; -8.561  ; -7.998 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[4]  ; inclk      ; -8.132  ; -7.632 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[5]  ; inclk      ; -9.723  ; -8.994 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[6]  ; inclk      ; -7.791  ; -7.367 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[7]  ; inclk      ; -8.598  ; -8.019 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[8]  ; inclk      ; -8.825  ; -8.246 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[9]  ; inclk      ; -9.241  ; -8.698 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[10] ; inclk      ; -8.781  ; -8.216 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[11] ; inclk      ; -8.919  ; -8.355 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[12] ; inclk      ; -9.191  ; -8.586 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[13] ; inclk      ; -8.718  ; -8.146 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; card_id       ; inclk      ; -7.187  ; -6.669 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; rst_n         ; inclk      ; -5.877  ; -5.419 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; slot_id[*]    ; inclk      ; -7.813  ; -7.389 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[0]   ; inclk      ; -8.501  ; -7.822 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[1]   ; inclk      ; -7.857  ; -7.490 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[2]   ; inclk      ; -8.090  ; -7.665 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[3]   ; inclk      ; -7.813  ; -7.389 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; smb_data      ; inclk      ; -7.152  ; -6.555 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; ttl_in1       ; inclk      ; -6.105  ; -5.593 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; lvds_cmd      ; inclk      ; -7.303  ; -6.754 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                             ;
; lvds_sync     ; inclk      ; 3.348   ; 3.949  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[4]                                                                                                             ;
; mem_dq[*]     ; mem_dqs[0] ; 0.956   ; 0.926  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[0]    ; mem_dqs[0] ; 0.916   ; 0.886  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[1]    ; mem_dqs[0] ; 0.794   ; 0.761  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[2]    ; mem_dqs[0] ; 0.929   ; 0.901  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[3]    ; mem_dqs[0] ; 0.916   ; 0.886  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[4]    ; mem_dqs[0] ; 0.906   ; 0.876  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[5]    ; mem_dqs[0] ; 0.956   ; 0.926  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[6]    ; mem_dqs[0] ; 0.956   ; 0.926  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[7]    ; mem_dqs[0] ; 0.834   ; 0.801  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
; mem_dq[*]     ; mem_dqs[0] ; 0.905   ; 0.877  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[0]    ; mem_dqs[0] ; 0.865   ; 0.837  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[1]    ; mem_dqs[0] ; 0.743   ; 0.712  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[2]    ; mem_dqs[0] ; 0.878   ; 0.852  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[3]    ; mem_dqs[0] ; 0.865   ; 0.837  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[4]    ; mem_dqs[0] ; 0.855   ; 0.827  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[5]    ; mem_dqs[0] ; 0.905   ; 0.877  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[6]    ; mem_dqs[0] ; 0.905   ; 0.877  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[7]    ; mem_dqs[0] ; 0.783   ; 0.752  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
; mem_dq[*]     ; mem_dqs[1] ; 0.959   ; 0.931  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[8]    ; mem_dqs[1] ; 0.956   ; 0.926  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[9]    ; mem_dqs[1] ; 0.824   ; 0.791  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[10]   ; mem_dqs[1] ; 0.959   ; 0.931  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[11]   ; mem_dqs[1] ; 0.946   ; 0.916  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[12]   ; mem_dqs[1] ; 0.946   ; 0.916  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[13]   ; mem_dqs[1] ; 0.936   ; 0.906  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[14]   ; mem_dqs[1] ; 0.946   ; 0.916  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[15]   ; mem_dqs[1] ; 0.824   ; 0.791  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
; mem_dq[*]     ; mem_dqs[1] ; 0.908   ; 0.882  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[8]    ; mem_dqs[1] ; 0.905   ; 0.877  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[9]    ; mem_dqs[1] ; 0.773   ; 0.742  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[10]   ; mem_dqs[1] ; 0.908   ; 0.882  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[11]   ; mem_dqs[1] ; 0.895   ; 0.867  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[12]   ; mem_dqs[1] ; 0.895   ; 0.867  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[13]   ; mem_dqs[1] ; 0.885   ; 0.857  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[14]   ; mem_dqs[1] ; 0.895   ; 0.867  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[15]   ; mem_dqs[1] ; 0.773   ; 0.742  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
; mem_dq[*]     ; inclk_ddr  ; 3.904   ; 3.869  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[0]    ; inclk_ddr  ; 3.750   ; 3.715  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[1]    ; inclk_ddr  ; 3.563   ; 3.525  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[2]    ; inclk_ddr  ; 3.548   ; 3.510  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[3]    ; inclk_ddr  ; 3.795   ; 3.760  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[4]    ; inclk_ddr  ; 3.641   ; 3.606  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[5]    ; inclk_ddr  ; 3.904   ; 3.869  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[6]    ; inclk_ddr  ; 3.692   ; 3.657  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[7]    ; inclk_ddr  ; 3.655   ; 3.617  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[8]    ; inclk_ddr  ; 3.651   ; 3.616  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[9]    ; inclk_ddr  ; 3.614   ; 3.576  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[10]   ; inclk_ddr  ; 3.629   ; 3.591  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[11]   ; inclk_ddr  ; 3.600   ; 3.565  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[12]   ; inclk_ddr  ; 3.689   ; 3.654  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[13]   ; inclk_ddr  ; 3.713   ; 3.678  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[14]   ; inclk_ddr  ; 3.735   ; 3.700  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[15]   ; inclk_ddr  ; 3.611   ; 3.573  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
; mem_clk[*]    ; inclk_ddr  ; 3.237   ; 3.206  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
;  mem_clk[0]   ; inclk_ddr  ; 3.237   ; 3.206  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
+---------------+------------+---------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                             ;
+--------------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                                                  ;
+--------------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc1_clk           ; inclk      ; 1.841  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc2_clk           ; inclk      ; 1.841  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc3_clk           ; inclk      ; 1.824  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc4_clk           ; inclk      ; 1.814  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc5_clk           ; inclk      ; 1.837  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc6_clk           ; inclk      ; 1.856  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc7_clk           ; inclk      ; 1.849  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc8_clk           ; inclk      ; 1.819  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; card_id            ; inclk      ; 8.358  ; 8.146  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB1_dat[*]     ; inclk      ; 6.645  ; 6.291  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[0]    ; inclk      ; 6.645  ; 6.291  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[1]    ; inclk      ; 6.286  ; 5.974  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[2]    ; inclk      ; 6.343  ; 5.950  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[3]    ; inclk      ; 5.318  ; 5.025  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[4]    ; inclk      ; 5.855  ; 5.541  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[5]    ; inclk      ; 5.835  ; 5.564  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[6]    ; inclk      ; 5.345  ; 5.145  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[7]    ; inclk      ; 4.344  ; 4.131  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[8]    ; inclk      ; 5.726  ; 5.476  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[9]    ; inclk      ; 5.833  ; 5.503  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[10]   ; inclk      ; 6.195  ; 5.895  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[11]   ; inclk      ; 4.699  ; 4.454  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[12]   ; inclk      ; 6.548  ; 6.196  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[13]   ; inclk      ; 5.590  ; 5.874  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB2_dat[*]     ; inclk      ; 8.286  ; 7.797  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[0]    ; inclk      ; 5.922  ; 5.577  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[1]    ; inclk      ; 8.050  ; 7.519  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[2]    ; inclk      ; 6.850  ; 6.400  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[3]    ; inclk      ; 6.751  ; 6.294  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[4]    ; inclk      ; 7.999  ; 7.470  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[5]    ; inclk      ; 7.901  ; 7.381  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[6]    ; inclk      ; 8.286  ; 7.797  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[7]    ; inclk      ; 5.415  ; 5.141  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[8]    ; inclk      ; 8.062  ; 7.604  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[9]    ; inclk      ; 6.076  ; 5.782  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[10]   ; inclk      ; 5.734  ; 5.396  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[11]   ; inclk      ; 7.438  ; 6.968  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[12]   ; inclk      ; 6.299  ; 6.001  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[13]   ; inclk      ; 5.490  ; 5.778  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB3_dat[*]     ; inclk      ; 7.150  ; 6.701  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[0]    ; inclk      ; 7.150  ; 6.701  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[1]    ; inclk      ; 6.809  ; 6.436  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[2]    ; inclk      ; 6.178  ; 5.826  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[3]    ; inclk      ; 5.187  ; 4.937  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[4]    ; inclk      ; 6.359  ; 5.986  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[5]    ; inclk      ; 4.831  ; 4.555  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[6]    ; inclk      ; 5.749  ; 5.478  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[7]    ; inclk      ; 6.495  ; 6.075  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[8]    ; inclk      ; 6.908  ; 6.513  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[9]    ; inclk      ; 6.947  ; 6.496  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[10]   ; inclk      ; 5.712  ; 5.472  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[11]   ; inclk      ; 7.106  ; 6.627  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[12]   ; inclk      ; 6.794  ; 6.446  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[13]   ; inclk      ; 5.164  ; 5.402  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB4_dat[*]     ; inclk      ; 8.664  ; 8.069  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[0]    ; inclk      ; 5.687  ; 5.358  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[1]    ; inclk      ; 6.070  ; 5.737  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[2]    ; inclk      ; 6.735  ; 6.246  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[3]    ; inclk      ; 7.692  ; 7.183  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[4]    ; inclk      ; 5.879  ; 5.475  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[5]    ; inclk      ; 8.664  ; 8.069  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[6]    ; inclk      ; 6.298  ; 5.933  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[7]    ; inclk      ; 6.628  ; 6.269  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[8]    ; inclk      ; 6.248  ; 5.881  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[9]    ; inclk      ; 6.067  ; 5.725  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[10]   ; inclk      ; 6.409  ; 5.983  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[11]   ; inclk      ; 5.999  ; 5.642  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[12]   ; inclk      ; 6.297  ; 5.883  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[13]   ; inclk      ; 5.571  ; 5.897  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB5_dat[*]     ; inclk      ; 8.936  ; 8.370  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[0]    ; inclk      ; 6.450  ; 6.094  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[1]    ; inclk      ; 6.319  ; 5.980  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[2]    ; inclk      ; 6.064  ; 5.698  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[3]    ; inclk      ; 8.865  ; 8.260  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[4]    ; inclk      ; 6.198  ; 5.850  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[5]    ; inclk      ; 8.833  ; 8.283  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[6]    ; inclk      ; 6.026  ; 5.614  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[7]    ; inclk      ; 6.281  ; 5.846  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[8]    ; inclk      ; 5.884  ; 5.588  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[9]    ; inclk      ; 6.604  ; 6.169  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[10]   ; inclk      ; 5.871  ; 5.584  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[11]   ; inclk      ; 8.936  ; 8.370  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[12]   ; inclk      ; 8.520  ; 7.903  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[13]   ; inclk      ; 5.440  ; 5.794  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB6_dat[*]     ; inclk      ; 5.500  ; 5.500  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[0]    ; inclk      ; 4.771  ; 4.608  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[1]    ; inclk      ; 5.018  ; 4.827  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[2]    ; inclk      ; 4.598  ; 4.440  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[3]    ; inclk      ; 5.342  ; 5.018  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[4]    ; inclk      ; 5.500  ; 5.261  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[5]    ; inclk      ; 5.039  ; 4.877  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[6]    ; inclk      ; 4.368  ; 4.120  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[7]    ; inclk      ; 5.081  ; 4.894  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[8]    ; inclk      ; 5.471  ; 5.242  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[9]    ; inclk      ; 5.286  ; 5.066  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[10]   ; inclk      ; 4.108  ; 3.976  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[11]   ; inclk      ; 4.174  ; 4.068  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[12]   ; inclk      ; 4.663  ; 4.526  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[13]   ; inclk      ; 5.223  ; 5.500  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB7_dat[*]     ; inclk      ; 3.557  ; 3.520  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[0]    ; inclk      ; 3.229  ; 3.234  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[1]    ; inclk      ; 3.070  ; 3.009  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[2]    ; inclk      ; 2.935  ; 2.895  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[3]    ; inclk      ; 3.200  ; 3.215  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[4]    ; inclk      ; 3.284  ; 3.264  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[5]    ; inclk      ; 3.228  ; 3.235  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[6]    ; inclk      ; 3.203  ; 3.209  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[7]    ; inclk      ; 3.257  ; 3.245  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[8]    ; inclk      ; 2.952  ; 2.912  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[9]    ; inclk      ; 2.920  ; 2.880  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[10]   ; inclk      ; 3.279  ; 3.274  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[11]   ; inclk      ; 3.241  ; 3.240  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[12]   ; inclk      ; 3.557  ; 3.520  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[13]   ; inclk      ; 2.920  ; 2.932  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB8_dat[*]     ; inclk      ; 4.005  ; 3.925  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[0]    ; inclk      ; 3.574  ; 3.545  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[1]    ; inclk      ; 3.633  ; 3.576  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[2]    ; inclk      ; 3.943  ; 3.887  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[3]    ; inclk      ; 3.961  ; 3.874  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[4]    ; inclk      ; 3.578  ; 3.527  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[5]    ; inclk      ; 3.943  ; 3.849  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[6]    ; inclk      ; 3.967  ; 3.886  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[7]    ; inclk      ; 3.605  ; 3.563  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[8]    ; inclk      ; 3.926  ; 3.866  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[9]    ; inclk      ; 4.005  ; 3.925  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[10]   ; inclk      ; 3.923  ; 3.861  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[11]   ; inclk      ; 3.989  ; 3.899  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[12]   ; inclk      ; 3.972  ; 3.920  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[13]   ; inclk      ; 3.771  ; 3.846  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB_clk[*]      ; inclk      ; 7.668  ; 7.160  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[0]     ; inclk      ; 5.653  ; 5.290  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[1]     ; inclk      ; 6.913  ; 6.465  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[2]     ; inclk      ; 5.765  ; 5.416  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[3]     ; inclk      ; 7.560  ; 7.009  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[4]     ; inclk      ; 7.668  ; 7.160  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[5]     ; inclk      ; 5.107  ; 4.849  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[6]     ; inclk      ; 5.977  ; 5.620  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[7]     ; inclk      ; 4.382  ; 4.190  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; grn_led            ; inclk      ; 5.036  ; 4.761  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; lvds_txa           ; inclk      ; 6.718  ; 7.119  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; lvds_txb           ; inclk      ; 6.455  ; 6.926  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; red_led            ; inclk      ; 5.059  ; 5.322  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; smb_clk            ; inclk      ; 6.825  ; 6.839  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; smb_data           ; inclk      ; 6.362  ; 6.107  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; wdog               ; inclk      ; 7.707  ; 7.219  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; ylw_led            ; inclk      ; 5.127  ; 5.408  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc1_clk           ; inclk      ;        ; 1.809  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc2_clk           ; inclk      ;        ; 1.809  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc3_clk           ; inclk      ;        ; 1.791  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc4_clk           ; inclk      ;        ; 1.781  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc5_clk           ; inclk      ;        ; 1.807  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc6_clk           ; inclk      ;        ; 1.823  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc7_clk           ; inclk      ;        ; 1.815  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc8_clk           ; inclk      ;        ; 1.788  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; bias_dac_ncs[*]    ; inclk      ; 7.289  ; 7.818  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[0]   ; inclk      ; 4.645  ; 4.812  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[1]   ; inclk      ; 4.650  ; 4.906  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[2]   ; inclk      ; 5.032  ; 5.255  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[3]   ; inclk      ; 7.289  ; 7.818  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[4]   ; inclk      ; 5.210  ; 5.526  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[5]   ; inclk      ; 3.897  ; 3.931  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[6]   ; inclk      ; 3.644  ; 3.676  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[7]   ; inclk      ; 3.244  ; 3.313  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; dac_clk[*]         ; inclk      ; 8.174  ; 8.568  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[0]        ; inclk      ; 5.921  ; 6.041  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[1]        ; inclk      ; 6.222  ; 6.433  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[2]        ; inclk      ; 7.587  ; 7.466  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[3]        ; inclk      ; 7.515  ; 8.093  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[4]        ; inclk      ; 8.174  ; 8.568  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[5]        ; inclk      ; 5.170  ; 5.252  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[6]        ; inclk      ; 5.643  ; 5.589  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[7]        ; inclk      ; 4.849  ; 4.905  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; dac_dat[*]         ; inclk      ; 8.481  ; 7.784  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[0]        ; inclk      ; 5.588  ; 5.398  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[1]        ; inclk      ; 7.246  ; 6.751  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[2]        ; inclk      ; 6.546  ; 6.119  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[3]        ; inclk      ; 8.481  ; 7.784  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[4]        ; inclk      ; 7.369  ; 6.838  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[5]        ; inclk      ; 4.960  ; 4.790  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[6]        ; inclk      ; 4.320  ; 4.094  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[7]        ; inclk      ; 4.615  ; 4.506  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; offset_dac_ncs[*]  ; inclk      ; 7.449  ; 8.035  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[0] ; inclk      ; 5.524  ; 5.763  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[1] ; inclk      ; 7.055  ; 7.541  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[2] ; inclk      ; 3.784  ; 3.922  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[3] ; inclk      ; 7.449  ; 8.035  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[4] ; inclk      ; 6.327  ; 6.749  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[5] ; inclk      ; 3.793  ; 3.964  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[6] ; inclk      ; 2.891  ; 2.903  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[7] ; inclk      ; 2.924  ; 2.959  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; dac_clk[*]         ; inclk      ; 6.291  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[0]        ; inclk      ; 3.965  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[1]        ; inclk      ; 4.052  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[2]        ; inclk      ; 3.747  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[3]        ; inclk      ; 6.291  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[4]        ; inclk      ; 5.982  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[5]        ; inclk      ; 3.493  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[6]        ; inclk      ; 2.232  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[7]        ; inclk      ; 2.727  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; pnf                ; inclk_ddr  ; 9.793  ; 9.907  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; pnf_per_byte[*]    ; inclk_ddr  ; 10.326 ; 10.507 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[0]   ; inclk_ddr  ; 10.147 ; 10.260 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[1]   ; inclk_ddr  ; 9.765  ; 9.850  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[2]   ; inclk_ddr  ; 10.326 ; 10.507 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[3]   ; inclk_ddr  ; 9.824  ; 9.947  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[4]   ; inclk_ddr  ; 9.621  ; 9.707  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[5]   ; inclk_ddr  ; 9.660  ; 9.707  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[6]   ; inclk_ddr  ; 9.629  ; 9.629  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[7]   ; inclk_ddr  ; 9.552  ; 9.590  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; test_complete      ; inclk_ddr  ; 10.677 ; 10.494 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; test_status[*]     ; inclk_ddr  ; 10.483 ; 10.315 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[0]    ; inclk_ddr  ; 9.775  ; 9.696  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[2]    ; inclk_ddr  ; 9.352  ; 9.332  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[3]    ; inclk_ddr  ; 9.421  ; 9.342  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[7]    ; inclk_ddr  ; 10.483 ; 10.315 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; mem_clk[*]         ; inclk_ddr  ; 8.012  ; 8.035  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk[0]        ; inclk_ddr  ; 8.012  ; 8.035  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_clk_n[*]       ; inclk_ddr  ; 8.047  ; 8.016  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk_n[0]      ; inclk_ddr  ; 8.047  ; 8.016  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqs[*]         ; inclk_ddr  ; 7.881  ; 7.931  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[0]        ; inclk_ddr  ; 7.870  ; 7.920  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[1]        ; inclk_ddr  ; 7.881  ; 7.931  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqsn[*]        ; inclk_ddr  ; 7.952  ; 7.896  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[0]       ; inclk_ddr  ; 7.941  ; 7.885  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[1]       ; inclk_ddr  ; 7.952  ; 7.896  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_clk[*]         ; inclk_ddr  ; 8.036  ; 8.086  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk[0]        ; inclk_ddr  ; 8.036  ; 8.086  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_clk_n[*]       ; inclk_ddr  ; 8.098  ; 8.040  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk_n[0]      ; inclk_ddr  ; 8.098  ; 8.040  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqs[*]         ; inclk_ddr  ; 7.903  ; 7.980  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[0]        ; inclk_ddr  ; 7.893  ; 7.970  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[1]        ; inclk_ddr  ; 7.903  ; 7.980  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqsn[*]        ; inclk_ddr  ; 8.001  ; 7.918  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[0]       ; inclk_ddr  ; 7.991  ; 7.908  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[1]       ; inclk_ddr  ; 8.001  ; 7.918  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dm[*]          ; inclk_ddr  ; 6.399  ; 6.401  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[0]         ; inclk_ddr  ; 6.399  ; 6.401  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[1]         ; inclk_ddr  ; 6.371  ; 6.373  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_dq[*]          ; inclk_ddr  ; 6.463  ; 6.454  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[0]         ; inclk_ddr  ; 6.454  ; 6.445  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[1]         ; inclk_ddr  ; 6.394  ; 6.383  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[2]         ; inclk_ddr  ; 6.384  ; 6.373  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[3]         ; inclk_ddr  ; 6.453  ; 6.444  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[4]         ; inclk_ddr  ; 6.463  ; 6.454  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[5]         ; inclk_ddr  ; 6.410  ; 6.401  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[6]         ; inclk_ddr  ; 6.410  ; 6.401  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[7]         ; inclk_ddr  ; 6.350  ; 6.339  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[8]         ; inclk_ddr  ; 6.426  ; 6.417  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[9]         ; inclk_ddr  ; 6.376  ; 6.365  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[10]        ; inclk_ddr  ; 6.366  ; 6.355  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[11]        ; inclk_ddr  ; 6.433  ; 6.424  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[12]        ; inclk_ddr  ; 6.433  ; 6.424  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[13]        ; inclk_ddr  ; 6.435  ; 6.426  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[14]        ; inclk_ddr  ; 6.425  ; 6.416  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[15]        ; inclk_ddr  ; 6.365  ; 6.354  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_dm[*]          ; inclk_ddr  ; 6.423  ; 6.452  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[0]         ; inclk_ddr  ; 6.423  ; 6.452  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[1]         ; inclk_ddr  ; 6.395  ; 6.424  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_dq[*]          ; inclk_ddr  ; 6.441  ; 6.470  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[0]         ; inclk_ddr  ; 6.433  ; 6.462  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[1]         ; inclk_ddr  ; 6.380  ; 6.408  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[2]         ; inclk_ddr  ; 6.370  ; 6.398  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[3]         ; inclk_ddr  ; 6.431  ; 6.460  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[4]         ; inclk_ddr  ; 6.441  ; 6.470  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[5]         ; inclk_ddr  ; 6.389  ; 6.418  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[6]         ; inclk_ddr  ; 6.389  ; 6.418  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[7]         ; inclk_ddr  ; 6.336  ; 6.364  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[8]         ; inclk_ddr  ; 6.405  ; 6.434  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[9]         ; inclk_ddr  ; 6.362  ; 6.390  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[10]        ; inclk_ddr  ; 6.352  ; 6.380  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[11]        ; inclk_ddr  ; 6.410  ; 6.439  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[12]        ; inclk_ddr  ; 6.410  ; 6.439  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[13]        ; inclk_ddr  ; 6.414  ; 6.443  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[14]        ; inclk_ddr  ; 6.404  ; 6.433  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[15]        ; inclk_ddr  ; 6.351  ; 6.379  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_addr[*]        ; inclk_ddr  ; 14.342 ; 14.316 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[0]       ; inclk_ddr  ; 14.182 ; 14.184 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[1]       ; inclk_ddr  ; 14.186 ; 14.188 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[2]       ; inclk_ddr  ; 14.194 ; 14.197 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[3]       ; inclk_ddr  ; 14.179 ; 14.182 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[4]       ; inclk_ddr  ; 14.194 ; 14.197 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[5]       ; inclk_ddr  ; 14.197 ; 14.199 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[6]       ; inclk_ddr  ; 14.179 ; 14.182 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[7]       ; inclk_ddr  ; 14.177 ; 14.179 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[8]       ; inclk_ddr  ; 14.204 ; 14.207 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[9]       ; inclk_ddr  ; 14.187 ; 14.189 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[10]      ; inclk_ddr  ; 14.332 ; 14.310 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[11]      ; inclk_ddr  ; 14.301 ; 14.279 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[12]      ; inclk_ddr  ; 14.342 ; 14.316 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ba[*]          ; inclk_ddr  ; 14.342 ; 14.316 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[0]         ; inclk_ddr  ; 14.332 ; 14.310 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[1]         ; inclk_ddr  ; 14.342 ; 14.316 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cas_n          ; inclk_ddr  ; 14.183 ; 14.186 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cke[*]         ; inclk_ddr  ; 14.192 ; 14.194 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cke[0]        ; inclk_ddr  ; 14.192 ; 14.194 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cs_n[*]        ; inclk_ddr  ; 14.186 ; 14.188 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cs_n[0]       ; inclk_ddr  ; 14.186 ; 14.188 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_odt[*]         ; inclk_ddr  ; 14.183 ; 14.186 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_odt[0]        ; inclk_ddr  ; 14.183 ; 14.186 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ras_n          ; inclk_ddr  ; 14.204 ; 14.207 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_we_n           ; inclk_ddr  ; 14.187 ; 14.189 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_addr[*]        ; inclk_ddr  ; 14.366 ; 14.367 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[0]       ; inclk_ddr  ; 14.205 ; 14.234 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[1]       ; inclk_ddr  ; 14.209 ; 14.238 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[2]       ; inclk_ddr  ; 14.216 ; 14.246 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[3]       ; inclk_ddr  ; 14.202 ; 14.232 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[4]       ; inclk_ddr  ; 14.216 ; 14.246 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[5]       ; inclk_ddr  ; 14.219 ; 14.248 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[6]       ; inclk_ddr  ; 14.202 ; 14.232 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[7]       ; inclk_ddr  ; 14.199 ; 14.228 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[8]       ; inclk_ddr  ; 14.227 ; 14.257 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[9]       ; inclk_ddr  ; 14.210 ; 14.239 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[10]      ; inclk_ddr  ; 14.356 ; 14.361 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[11]      ; inclk_ddr  ; 14.325 ; 14.330 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[12]      ; inclk_ddr  ; 14.366 ; 14.367 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ba[*]          ; inclk_ddr  ; 14.366 ; 14.367 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[0]         ; inclk_ddr  ; 14.356 ; 14.361 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[1]         ; inclk_ddr  ; 14.366 ; 14.367 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cas_n          ; inclk_ddr  ; 14.206 ; 14.236 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cke[*]         ; inclk_ddr  ; 14.215 ; 14.244 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cke[0]        ; inclk_ddr  ; 14.215 ; 14.244 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cs_n[*]        ; inclk_ddr  ; 14.209 ; 14.238 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cs_n[0]       ; inclk_ddr  ; 14.209 ; 14.238 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_odt[*]         ; inclk_ddr  ; 14.206 ; 14.236 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_odt[0]        ; inclk_ddr  ; 14.206 ; 14.236 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ras_n          ; inclk_ddr  ; 14.227 ; 14.257 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_we_n           ; inclk_ddr  ; 14.210 ; 14.239 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
+--------------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                     ;
+--------------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                                                  ;
+--------------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc1_clk           ; inclk      ; 1.329  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc2_clk           ; inclk      ; 1.329  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc3_clk           ; inclk      ; 1.312  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc4_clk           ; inclk      ; 1.302  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc5_clk           ; inclk      ; 1.326  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc6_clk           ; inclk      ; 1.344  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc7_clk           ; inclk      ; 1.337  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc8_clk           ; inclk      ; 1.308  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; card_id            ; inclk      ; 5.669  ; 5.347  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB1_dat[*]     ; inclk      ; 3.682  ; 3.479  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[0]    ; inclk      ; 5.870  ; 5.532  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[1]    ; inclk      ; 5.528  ; 5.230  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[2]    ; inclk      ; 5.582  ; 5.208  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[3]    ; inclk      ; 4.606  ; 4.327  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[4]    ; inclk      ; 5.118  ; 4.819  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[5]    ; inclk      ; 5.099  ; 4.841  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[6]    ; inclk      ; 4.632  ; 4.441  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[7]    ; inclk      ; 3.682  ; 3.479  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[8]    ; inclk      ; 4.995  ; 4.756  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[9]    ; inclk      ; 5.098  ; 4.783  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[10]   ; inclk      ; 5.442  ; 5.156  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[11]   ; inclk      ; 4.020  ; 3.787  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[12]   ; inclk      ; 5.776  ; 5.441  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[13]   ; inclk      ; 4.866  ; 5.137  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB2_dat[*]     ; inclk      ; 4.724  ; 4.463  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[0]    ; inclk      ; 5.205  ; 4.879  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[1]    ; inclk      ; 7.226  ; 6.720  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[2]    ; inclk      ; 6.085  ; 5.656  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[3]    ; inclk      ; 5.995  ; 5.559  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[4]    ; inclk      ; 7.179  ; 6.676  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[5]    ; inclk      ; 7.085  ; 6.590  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[6]    ; inclk      ; 7.453  ; 6.987  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[7]    ; inclk      ; 4.724  ; 4.463  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[8]    ; inclk      ; 7.239  ; 6.803  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[9]    ; inclk      ; 5.351  ; 5.071  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[10]   ; inclk      ; 5.026  ; 4.704  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[11]   ; inclk      ; 6.645  ; 6.196  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[12]   ; inclk      ; 5.562  ; 5.278  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[13]   ; inclk      ; 4.791  ; 5.068  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB3_dat[*]     ; inclk      ; 4.170  ; 3.906  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[0]    ; inclk      ; 6.374  ; 5.947  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[1]    ; inclk      ; 6.050  ; 5.695  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[2]    ; inclk      ; 5.450  ; 5.115  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[3]    ; inclk      ; 4.508  ; 4.270  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[4]    ; inclk      ; 5.622  ; 5.267  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[5]    ; inclk      ; 4.170  ; 3.906  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[6]    ; inclk      ; 5.042  ; 4.784  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[7]    ; inclk      ; 5.752  ; 5.352  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[8]    ; inclk      ; 6.144  ; 5.768  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[9]    ; inclk      ; 6.180  ; 5.751  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[10]   ; inclk      ; 5.007  ; 4.778  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[11]   ; inclk      ; 6.331  ; 5.875  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[12]   ; inclk      ; 6.035  ; 5.704  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[13]   ; inclk      ; 4.485  ; 4.713  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB4_dat[*]     ; inclk      ; 4.870  ; 4.665  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[0]    ; inclk      ; 4.979  ; 4.665  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[1]    ; inclk      ; 5.347  ; 5.029  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[2]    ; inclk      ; 5.979  ; 5.513  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[3]    ; inclk      ; 6.887  ; 6.403  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[4]    ; inclk      ; 5.163  ; 4.778  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[5]    ; inclk      ; 7.812  ; 7.246  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[6]    ; inclk      ; 5.564  ; 5.217  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[7]    ; inclk      ; 5.878  ; 5.535  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[8]    ; inclk      ; 5.515  ; 5.166  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[9]    ; inclk      ; 5.343  ; 5.017  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[10]   ; inclk      ; 5.670  ; 5.264  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[11]   ; inclk      ; 5.280  ; 4.939  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[12]   ; inclk      ; 5.562  ; 5.169  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[13]   ; inclk      ; 4.870  ; 5.182  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB5_dat[*]     ; inclk      ; 4.744  ; 4.881  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[0]    ; inclk      ; 5.707  ; 5.368  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[1]    ; inclk      ; 5.583  ; 5.260  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[2]    ; inclk      ; 5.340  ; 4.992  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[3]    ; inclk      ; 8.002  ; 7.426  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[4]    ; inclk      ; 5.468  ; 5.136  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[5]    ; inclk      ; 7.971  ; 7.448  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[6]    ; inclk      ; 5.303  ; 4.911  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[7]    ; inclk      ; 5.546  ; 5.131  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[8]    ; inclk      ; 5.168  ; 4.886  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[9]    ; inclk      ; 5.852  ; 5.438  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[10]   ; inclk      ; 5.155  ; 4.881  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[11]   ; inclk      ; 8.068  ; 7.529  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[12]   ; inclk      ; 7.673  ; 7.086  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[13]   ; inclk      ; 4.744  ; 5.083  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB6_dat[*]     ; inclk      ; 3.456  ; 3.330  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[0]    ; inclk      ; 4.086  ; 3.930  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[1]    ; inclk      ; 4.348  ; 4.165  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[2]    ; inclk      ; 3.949  ; 3.797  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[3]    ; inclk      ; 4.630  ; 4.321  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[4]    ; inclk      ; 4.779  ; 4.551  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[5]    ; inclk      ; 4.342  ; 4.187  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[6]    ; inclk      ; 3.705  ; 3.467  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[7]    ; inclk      ; 4.381  ; 4.203  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[8]    ; inclk      ; 4.752  ; 4.533  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[9]    ; inclk      ; 4.577  ; 4.367  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[10]   ; inclk      ; 3.456  ; 3.330  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[11]   ; inclk      ; 3.521  ; 3.420  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[12]   ; inclk      ; 3.984  ; 3.852  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[13]   ; inclk      ; 4.516  ; 4.782  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB7_dat[*]     ; inclk      ; 2.330  ; 2.291  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[0]    ; inclk      ; 2.624  ; 2.628  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[1]    ; inclk      ; 2.472  ; 2.413  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[2]    ; inclk      ; 2.344  ; 2.304  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[3]    ; inclk      ; 2.597  ; 2.609  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[4]    ; inclk      ; 2.675  ; 2.655  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[5]    ; inclk      ; 2.623  ; 2.629  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[6]    ; inclk      ; 2.597  ; 2.602  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[7]    ; inclk      ; 2.650  ; 2.639  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[8]    ; inclk      ; 2.361  ; 2.323  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[9]    ; inclk      ; 2.330  ; 2.291  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[10]   ; inclk      ; 2.671  ; 2.665  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[11]   ; inclk      ; 2.634  ; 2.633  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[12]   ; inclk      ; 2.935  ; 2.898  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[13]   ; inclk      ; 2.330  ; 2.343  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB8_dat[*]     ; inclk      ; 2.950  ; 2.904  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[0]    ; inclk      ; 2.950  ; 2.922  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[1]    ; inclk      ; 3.007  ; 2.951  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[2]    ; inclk      ; 3.300  ; 3.246  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[3]    ; inclk      ; 3.318  ; 3.235  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[4]    ; inclk      ; 2.953  ; 2.904  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[5]    ; inclk      ; 3.301  ; 3.210  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[6]    ; inclk      ; 3.324  ; 3.245  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[7]    ; inclk      ; 2.979  ; 2.938  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[8]    ; inclk      ; 3.286  ; 3.228  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[9]    ; inclk      ; 3.359  ; 3.282  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[10]   ; inclk      ; 3.281  ; 3.222  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[11]   ; inclk      ; 3.344  ; 3.257  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[12]   ; inclk      ; 3.329  ; 3.279  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[13]   ; inclk      ; 3.136  ; 3.209  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB_clk[*]      ; inclk      ; 3.436  ; 3.350  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[0]     ; inclk      ; 4.619  ; 4.370  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[1]     ; inclk      ; 5.840  ; 5.511  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[2]     ; inclk      ; 4.750  ; 4.515  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[3]     ; inclk      ; 6.455  ; 6.028  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[4]     ; inclk      ; 6.557  ; 6.171  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[5]     ; inclk      ; 4.100  ; 3.951  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[6]     ; inclk      ; 4.928  ; 4.684  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[7]     ; inclk      ; 3.436  ; 3.350  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; grn_led            ; inclk      ; 4.338  ; 4.076  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; lvds_txa           ; inclk      ; 5.519  ; 5.912  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; lvds_txb           ; inclk      ; 5.334  ; 5.661  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; red_led            ; inclk      ; 4.358  ; 4.610  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; smb_clk            ; inclk      ; 4.248  ; 4.108  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; smb_data           ; inclk      ; 3.348  ; 3.342  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; wdog               ; inclk      ; 5.722  ; 5.309  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; ylw_led            ; inclk      ; 4.425  ; 4.693  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc1_clk           ; inclk      ;        ; 1.299  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc2_clk           ; inclk      ;        ; 1.299  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc3_clk           ; inclk      ;        ; 1.281  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc4_clk           ; inclk      ;        ; 1.271  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc5_clk           ; inclk      ;        ; 1.297  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc6_clk           ; inclk      ;        ; 1.313  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc7_clk           ; inclk      ;        ; 1.305  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc8_clk           ; inclk      ;        ; 1.279  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; bias_dac_ncs[*]    ; inclk      ; 2.635  ; 2.703  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[0]   ; inclk      ; 3.965  ; 4.126  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[1]   ; inclk      ; 3.995  ; 4.239  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[2]   ; inclk      ; 4.358  ; 4.571  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[3]   ; inclk      ; 6.503  ; 7.008  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[4]   ; inclk      ; 4.527  ; 4.828  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[5]   ; inclk      ; 3.256  ; 3.289  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[6]   ; inclk      ; 3.017  ; 3.048  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[7]   ; inclk      ; 2.635  ; 2.703  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; dac_clk[*]         ; inclk      ; 2.791  ; 1.795  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[0]        ; inclk      ; 4.287  ; 3.539  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[1]        ; inclk      ; 4.541  ; 3.724  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[2]        ; inclk      ; 4.234  ; 3.399  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[3]        ; inclk      ; 6.434  ; 6.061  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[4]        ; inclk      ; 6.846  ; 5.695  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[5]        ; inclk      ; 3.995  ; 3.037  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[6]        ; inclk      ; 2.791  ; 1.795  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[7]        ; inclk      ; 2.871  ; 2.264  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; dac_dat[*]         ; inclk      ; 3.144  ; 3.029  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[0]        ; inclk      ; 4.023  ; 3.863  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[1]        ; inclk      ; 6.150  ; 5.616  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[2]        ; inclk      ; 4.654  ; 4.391  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[3]        ; inclk      ; 7.187  ; 6.645  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[4]        ; inclk      ; 5.254  ; 4.895  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[5]        ; inclk      ; 3.786  ; 3.672  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[6]        ; inclk      ; 3.459  ; 3.237  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[7]        ; inclk      ; 3.144  ; 3.029  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; offset_dac_ncs[*]  ; inclk      ; 2.300  ; 2.314  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[0] ; inclk      ; 4.801  ; 5.030  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[1] ; inclk      ; 6.278  ; 6.742  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[2] ; inclk      ; 3.173  ; 3.306  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[3] ; inclk      ; 6.655  ; 7.213  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[4] ; inclk      ; 5.586  ; 5.989  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[5] ; inclk      ; 3.156  ; 3.320  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[6] ; inclk      ; 2.300  ; 2.314  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[7] ; inclk      ; 2.331  ; 2.365  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; dac_clk[*]         ; inclk      ; 1.671  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[0]        ; inclk      ; 3.319  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[1]        ; inclk      ; 3.423  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[2]        ; inclk      ; 3.136  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[3]        ; inclk      ; 5.531  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[4]        ; inclk      ; 5.257  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[5]        ; inclk      ; 2.871  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[6]        ; inclk      ; 1.671  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[7]        ; inclk      ; 2.141  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; pnf                ; inclk_ddr  ; 9.320  ; 9.431  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; pnf_per_byte[*]    ; inclk_ddr  ; 9.090  ; 9.128  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[0]   ; inclk_ddr  ; 9.657  ; 9.767  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[1]   ; inclk_ddr  ; 9.292  ; 9.375  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[2]   ; inclk_ddr  ; 9.826  ; 10.000 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[3]   ; inclk_ddr  ; 9.348  ; 9.467  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[4]   ; inclk_ddr  ; 9.156  ; 9.240  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[5]   ; inclk_ddr  ; 9.194  ; 9.241  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[6]   ; inclk_ddr  ; 9.168  ; 9.168  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[7]   ; inclk_ddr  ; 9.090  ; 9.128  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; test_complete      ; inclk_ddr  ; 10.162 ; 9.987  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; test_status[*]     ; inclk_ddr  ; 8.903  ; 8.883  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[0]    ; inclk_ddr  ; 9.305  ; 9.229  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[2]    ; inclk_ddr  ; 8.903  ; 8.883  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[3]    ; inclk_ddr  ; 8.969  ; 8.892  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[7]    ; inclk_ddr  ; 9.977  ; 9.816  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; mem_clk[*]         ; inclk_ddr  ; 7.771  ; 7.792  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk[0]        ; inclk_ddr  ; 7.771  ; 7.792  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_clk_n[*]       ; inclk_ddr  ; 7.768  ; 7.747  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk_n[0]      ; inclk_ddr  ; 7.768  ; 7.747  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqs[*]         ; inclk_ddr  ; 7.005  ; 6.995  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[0]        ; inclk_ddr  ; 7.005  ; 6.995  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[1]        ; inclk_ddr  ; 7.016  ; 7.006  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqsn[*]        ; inclk_ddr  ; 7.005  ; 6.995  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[0]       ; inclk_ddr  ; 7.005  ; 6.995  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[1]       ; inclk_ddr  ; 7.016  ; 7.006  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_clk[*]         ; inclk_ddr  ; 7.791  ; 7.839  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk[0]        ; inclk_ddr  ; 7.791  ; 7.839  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_clk_n[*]       ; inclk_ddr  ; 7.815  ; 7.767  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk_n[0]      ; inclk_ddr  ; 7.815  ; 7.767  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqs[*]         ; inclk_ddr  ; 7.106  ; 7.096  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[0]        ; inclk_ddr  ; 7.106  ; 7.096  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[1]        ; inclk_ddr  ; 7.115  ; 7.105  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqsn[*]        ; inclk_ddr  ; 7.106  ; 7.096  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[0]       ; inclk_ddr  ; 7.106  ; 7.096  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[1]       ; inclk_ddr  ; 7.115  ; 7.105  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dm[*]          ; inclk_ddr  ; 6.122  ; 6.122  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[0]         ; inclk_ddr  ; 6.150  ; 6.150  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[1]         ; inclk_ddr  ; 6.122  ; 6.122  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_dq[*]          ; inclk_ddr  ; 5.797  ; 5.787  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[0]         ; inclk_ddr  ; 5.900  ; 5.892  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[1]         ; inclk_ddr  ; 5.841  ; 5.831  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[2]         ; inclk_ddr  ; 5.831  ; 5.821  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[3]         ; inclk_ddr  ; 5.898  ; 5.890  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[4]         ; inclk_ddr  ; 5.908  ; 5.900  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[5]         ; inclk_ddr  ; 5.856  ; 5.848  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[6]         ; inclk_ddr  ; 5.856  ; 5.848  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[7]         ; inclk_ddr  ; 5.797  ; 5.787  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[8]         ; inclk_ddr  ; 5.872  ; 5.864  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[9]         ; inclk_ddr  ; 5.823  ; 5.813  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[10]        ; inclk_ddr  ; 5.813  ; 5.803  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[11]        ; inclk_ddr  ; 5.879  ; 5.871  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[12]        ; inclk_ddr  ; 5.879  ; 5.871  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[13]        ; inclk_ddr  ; 5.882  ; 5.874  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[14]        ; inclk_ddr  ; 5.872  ; 5.864  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[15]        ; inclk_ddr  ; 5.813  ; 5.803  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_dm[*]          ; inclk_ddr  ; 6.144  ; 6.171  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[0]         ; inclk_ddr  ; 6.171  ; 6.198  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[1]         ; inclk_ddr  ; 6.144  ; 6.171  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_dq[*]          ; inclk_ddr  ; 6.086  ; 6.112  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[0]         ; inclk_ddr  ; 6.181  ; 6.208  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[1]         ; inclk_ddr  ; 6.129  ; 6.155  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[2]         ; inclk_ddr  ; 6.119  ; 6.145  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[3]         ; inclk_ddr  ; 6.180  ; 6.207  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[4]         ; inclk_ddr  ; 6.190  ; 6.217  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[5]         ; inclk_ddr  ; 6.138  ; 6.165  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[6]         ; inclk_ddr  ; 6.138  ; 6.165  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[7]         ; inclk_ddr  ; 6.086  ; 6.112  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[8]         ; inclk_ddr  ; 6.154  ; 6.181  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[9]         ; inclk_ddr  ; 6.112  ; 6.138  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[10]        ; inclk_ddr  ; 6.102  ; 6.128  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[11]        ; inclk_ddr  ; 6.159  ; 6.186  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[12]        ; inclk_ddr  ; 6.159  ; 6.186  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[13]        ; inclk_ddr  ; 6.163  ; 6.190  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[14]        ; inclk_ddr  ; 6.153  ; 6.180  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[15]        ; inclk_ddr  ; 6.101  ; 6.127  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_addr[*]        ; inclk_ddr  ; 13.929 ; 13.929 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[0]       ; inclk_ddr  ; 13.935 ; 13.935 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[1]       ; inclk_ddr  ; 13.939 ; 13.939 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[2]       ; inclk_ddr  ; 13.946 ; 13.947 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[3]       ; inclk_ddr  ; 13.932 ; 13.933 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[4]       ; inclk_ddr  ; 13.946 ; 13.947 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[5]       ; inclk_ddr  ; 13.949 ; 13.949 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[6]       ; inclk_ddr  ; 13.932 ; 13.933 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[7]       ; inclk_ddr  ; 13.929 ; 13.929 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[8]       ; inclk_ddr  ; 13.957 ; 13.958 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[9]       ; inclk_ddr  ; 13.940 ; 13.940 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[10]      ; inclk_ddr  ; 14.081 ; 14.058 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[11]      ; inclk_ddr  ; 14.050 ; 14.027 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[12]      ; inclk_ddr  ; 14.091 ; 14.064 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ba[*]          ; inclk_ddr  ; 14.081 ; 14.058 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[0]         ; inclk_ddr  ; 14.081 ; 14.058 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[1]         ; inclk_ddr  ; 14.091 ; 14.064 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cas_n          ; inclk_ddr  ; 13.936 ; 13.937 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cke[*]         ; inclk_ddr  ; 13.945 ; 13.945 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cke[0]        ; inclk_ddr  ; 13.945 ; 13.945 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cs_n[*]        ; inclk_ddr  ; 13.939 ; 13.939 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cs_n[0]       ; inclk_ddr  ; 13.939 ; 13.939 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_odt[*]         ; inclk_ddr  ; 13.936 ; 13.937 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_odt[0]        ; inclk_ddr  ; 13.936 ; 13.937 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ras_n          ; inclk_ddr  ; 13.957 ; 13.958 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_we_n           ; inclk_ddr  ; 13.940 ; 13.940 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_addr[*]        ; inclk_ddr  ; 13.949 ; 13.976 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[0]       ; inclk_ddr  ; 13.954 ; 13.981 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[1]       ; inclk_ddr  ; 13.959 ; 13.986 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[2]       ; inclk_ddr  ; 13.966 ; 13.994 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[3]       ; inclk_ddr  ; 13.951 ; 13.979 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[4]       ; inclk_ddr  ; 13.966 ; 13.994 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[5]       ; inclk_ddr  ; 13.969 ; 13.996 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[6]       ; inclk_ddr  ; 13.951 ; 13.979 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[7]       ; inclk_ddr  ; 13.949 ; 13.976 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[8]       ; inclk_ddr  ; 13.977 ; 14.005 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[9]       ; inclk_ddr  ; 13.960 ; 13.987 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[10]      ; inclk_ddr  ; 14.101 ; 14.105 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[11]      ; inclk_ddr  ; 14.070 ; 14.074 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[12]      ; inclk_ddr  ; 14.111 ; 14.111 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ba[*]          ; inclk_ddr  ; 14.101 ; 14.105 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[0]         ; inclk_ddr  ; 14.101 ; 14.105 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[1]         ; inclk_ddr  ; 14.111 ; 14.111 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cas_n          ; inclk_ddr  ; 13.956 ; 13.984 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cke[*]         ; inclk_ddr  ; 13.964 ; 13.991 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cke[0]        ; inclk_ddr  ; 13.964 ; 13.991 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cs_n[*]        ; inclk_ddr  ; 13.959 ; 13.986 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cs_n[0]       ; inclk_ddr  ; 13.959 ; 13.986 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_odt[*]         ; inclk_ddr  ; 13.956 ; 13.984 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_odt[0]        ; inclk_ddr  ; 13.956 ; 13.984 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ras_n          ; inclk_ddr  ; 13.977 ; 14.005 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_we_n           ; inclk_ddr  ; 13.960 ; 13.987 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
+--------------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                                                                                                                                                                                                                                                                                         ;
+-------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                                                                                                                                                                                               ; Note                                           ;
+-------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 72.7 MHz    ; 72.7 MHz        ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ;                                                ;
; 152.74 MHz  ; 152.74 MHz      ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ;                                                ;
; 184.91 MHz  ; 184.91 MHz      ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                                                     ;                                                ;
; 318.98 MHz  ; 318.98 MHz      ; i_rc_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                                     ;                                                ;
; 323.62 MHz  ; 323.62 MHz      ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ;                                                ;
; 329.38 MHz  ; 329.38 MHz      ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ;                                                ;
; 551.57 MHz  ; 100.0 MHz       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; limit due to minimum period restriction (tmin) ;
; 1022.49 MHz ; 450.05 MHz      ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; limit due to minimum period restriction (tmin) ;
; 1285.35 MHz ; 450.05 MHz      ; mem_dqs[0]                                                                                                                                                                                                                               ; limit due to minimum period restriction (tmin) ;
; 1285.35 MHz ; 450.05 MHz      ; mem_dqs[1]                                                                                                                                                                                                                               ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Setup Summary                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; -2.702 ; -16.836       ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; -0.300 ; -0.300        ;
; mem_dqs[0]                                                                                                                                                                                                                               ; 0.111  ; 0.000         ;
; mem_dqs[1]                                                                                                                                                                                                                               ; 0.111  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; 0.730  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]                                                                         ; 2.443  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; 2.965  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]                                                                         ; 3.419  ; 0.000         ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ; 6.245  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; 6.772  ; 0.000         ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                                     ; 6.865  ; 0.000         ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                                                     ; 17.602 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Hold Summary                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; -0.412 ; -12.784       ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; 0.042  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; 0.080  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; 0.359  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; 0.393  ; 0.000         ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ; 0.403  ; 0.000         ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                                     ; 0.509  ; 0.000         ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                                                     ; 0.509  ; 0.000         ;
; mem_dqs[0]                                                                                                                                                                                                                               ; 0.596  ; 0.000         ;
; mem_dqs[1]                                                                                                                                                                                                                               ; 0.596  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]                                                                         ; 0.977  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]                                                                         ; 2.217  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Recovery Summary                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; mem_dqs[0]                                                                                                                                                                                                                               ; -1.614 ; -1.614        ;
; mem_dqs[1]                                                                                                                                                                                                                               ; -1.594 ; -1.594        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; -0.417 ; -4.425        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; 0.702  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; 1.776  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; 3.400  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; 5.880  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Removal Summary                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                                                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; 0.776 ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; 0.799 ; 0.000         ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; 0.845 ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; 1.036 ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; 1.604 ; 0.000         ;
; mem_dqs[1]                                                                                                                                                                                                                               ; 2.050 ; 0.000         ;
; mem_dqs[0]                                                                                                                                                                                                                               ; 2.070 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+-------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; CCPP  ; Type             ; Clock                                                                                                                                                                                                                                    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+-------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -9.000 ; 1.000        ; 10.000         ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|pll1~OBSERVABLEPHASECOUNTERSELECTDFF ;
; -9.000 ; 1.000        ; 10.000         ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|pll1~OBSERVABLEPHASEUPDOWNDFF        ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|phs_shft_busy_siii                                                                                                                    ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_dir                                                                                                                           ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[0]                                                                                                                      ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[1]                                                                                                                      ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[2]                                                                                                                      ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[3]                                                                                                                      ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n                                                                                                              ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n_r                                                                                                            ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request                                                                                                                 ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse                                                                                                           ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse_2r                                                                                                        ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse_r                                                                                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_2r                                                                                                             ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_3r                                                                                                             ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_ams                                                                                                            ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_r                                                                                                              ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|dqi_captured_l                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|dqi_captured_h                                                               ;
; -1.222 ; 1.000        ; 2.222          ; 0.000 ; Min Period       ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|dqi_captured_l                                                               ;
; -0.818 ; 1.000        ; 1.818          ; 0.000 ; Port Rate        ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                            ;
; -0.818 ; 1.000        ; 1.818          ; 0.000 ; Port Rate        ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                            ;
; -0.669 ; 0.132        ; 1.002          ; 0.201 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|pll1~OBSERVABLEPHASECOUNTERSELECTDFF ;
; -0.669 ; 0.132        ; 1.002          ; 0.201 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|pll1~OBSERVABLEPHASEUPDOWNDFF        ;
; -0.441 ; 0.136        ; 0.800          ; 0.223 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_dir                                                                                                                           ;
; -0.441 ; 0.136        ; 0.800          ; 0.223 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[0]                                                                                                                      ;
; -0.441 ; 0.136        ; 0.800          ; 0.223 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[1]                                                                                                                      ;
; -0.441 ; 0.136        ; 0.800          ; 0.223 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[2]                                                                                                                      ;
; -0.441 ; 0.136        ; 0.800          ; 0.223 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[3]                                                                                                                      ;
; -0.440 ; 0.137        ; 0.800          ; 0.223 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n                                                                                                              ;
; -0.440 ; 0.137        ; 0.800          ; 0.223 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n_r                                                                                                            ;
; -0.439 ; 0.137        ; 0.800          ; 0.224 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|phs_shft_busy_siii                                                                                                                    ;
; -0.439 ; 0.137        ; 0.800          ; 0.224 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request                                                                                                                 ;
; -0.439 ; 0.137        ; 0.800          ; 0.224 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse                                                                                                           ;
; -0.439 ; 0.137        ; 0.800          ; 0.224 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse_2r                                                                                                        ;
; -0.439 ; 0.137        ; 0.800          ; 0.224 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse_r                                                                                                         ;
; -0.439 ; 0.137        ; 0.800          ; 0.224 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_2r                                                                                                             ;
; -0.439 ; 0.137        ; 0.800          ; 0.224 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_3r                                                                                                             ;
; -0.439 ; 0.137        ; 0.800          ; 0.224 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_ams                                                                                                            ;
; -0.439 ; 0.137        ; 0.800          ; 0.224 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_r                                                                                                              ;
; -0.362 ; 0.439        ; 1.002          ; 0.201 ; Low Pulse Width  ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|pll1~OBSERVABLEPHASECOUNTERSELECTDFF ;
; -0.362 ; 0.439        ; 1.002          ; 0.201 ; Low Pulse Width  ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|pll1~OBSERVABLEPHASEUPDOWNDFF        ;
; -0.301 ; 0.113        ; 0.703          ; 0.289 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|dqi_captured_h                                                               ;
; -0.301 ; 0.113        ; 0.703          ; 0.289 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|dqi_captured_h                                                               ;
; -0.301 ; 0.113        ; 0.703          ; 0.289 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|dqi_captured_h                                                               ;
; -0.301 ; 0.113        ; 0.703          ; 0.289 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|dqi_captured_h                                                               ;
; -0.301 ; 0.113        ; 0.703          ; 0.289 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|dqi_captured_h                                                               ;
; -0.301 ; 0.113        ; 0.703          ; 0.289 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|dqi_captured_h                                                               ;
; -0.301 ; 0.113        ; 0.703          ; 0.289 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|dqi_captured_h                                                               ;
; -0.301 ; 0.113        ; 0.703          ; 0.289 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|dqi_captured_h                                                               ;
; -0.301 ; 0.113        ; 0.703          ; 0.289 ; Low Pulse Width  ; mem_dqs[1]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|dqi_captured_h                                                               ;
; -0.301 ; 0.113        ; 0.703          ; 0.289 ; Low Pulse Width  ; mem_dqs[1]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|dqi_captured_h                                                               ;
; -0.301 ; 0.113        ; 0.703          ; 0.289 ; Low Pulse Width  ; mem_dqs[1]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|dqi_captured_h                                                               ;
; -0.301 ; 0.113        ; 0.703          ; 0.289 ; Low Pulse Width  ; mem_dqs[1]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|dqi_captured_h                                                               ;
+--------+--------------+----------------+-------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                  ;
+---------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                                                  ;
+---------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc1_dat[*]   ; inclk      ; 14.462 ; 13.750 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[0]  ; inclk      ; 13.807 ; 13.076 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[1]  ; inclk      ; 14.462 ; 13.750 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[2]  ; inclk      ; 14.087 ; 13.418 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[3]  ; inclk      ; 12.710 ; 12.283 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[4]  ; inclk      ; 12.726 ; 12.184 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[5]  ; inclk      ; 13.993 ; 13.310 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[6]  ; inclk      ; 13.711 ; 13.149 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[7]  ; inclk      ; 13.585 ; 13.060 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[8]  ; inclk      ; 14.016 ; 13.334 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[9]  ; inclk      ; 13.744 ; 13.116 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[10] ; inclk      ; 13.536 ; 12.906 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[11] ; inclk      ; 13.097 ; 12.560 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[12] ; inclk      ; 13.617 ; 12.935 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[13] ; inclk      ; 13.510 ; 12.836 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc2_dat[*]   ; inclk      ; 13.507 ; 12.850 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[0]  ; inclk      ; 12.525 ; 11.936 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[1]  ; inclk      ; 12.595 ; 12.061 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[2]  ; inclk      ; 12.419 ; 11.881 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[3]  ; inclk      ; 12.325 ; 11.769 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[4]  ; inclk      ; 12.012 ; 11.505 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[5]  ; inclk      ; 13.507 ; 12.850 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[6]  ; inclk      ; 12.767 ; 12.226 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[7]  ; inclk      ; 12.051 ; 11.691 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[8]  ; inclk      ; 12.405 ; 11.864 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[9]  ; inclk      ; 12.488 ; 11.931 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[10] ; inclk      ; 11.823 ; 11.417 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[11] ; inclk      ; 12.246 ; 11.651 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[12] ; inclk      ; 12.037 ; 11.516 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[13] ; inclk      ; 11.853 ; 11.402 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc3_dat[*]   ; inclk      ; 13.920 ; 13.226 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[0]  ; inclk      ; 13.825 ; 13.070 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[1]  ; inclk      ; 13.786 ; 13.153 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[2]  ; inclk      ; 13.920 ; 13.226 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[3]  ; inclk      ; 13.838 ; 13.145 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[4]  ; inclk      ; 13.251 ; 12.616 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[5]  ; inclk      ; 12.851 ; 12.300 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[6]  ; inclk      ; 13.361 ; 12.769 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[7]  ; inclk      ; 12.792 ; 12.281 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[8]  ; inclk      ; 12.917 ; 12.337 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[9]  ; inclk      ; 13.083 ; 12.518 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[10] ; inclk      ; 12.735 ; 12.273 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[11] ; inclk      ; 13.004 ; 12.419 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[12] ; inclk      ; 12.428 ; 11.977 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[13] ; inclk      ; 12.461 ; 11.863 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc4_dat[*]   ; inclk      ; 13.565 ; 12.881 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[0]  ; inclk      ; 12.487 ; 11.890 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[1]  ; inclk      ; 12.125 ; 11.644 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[2]  ; inclk      ; 12.799 ; 12.283 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[3]  ; inclk      ; 12.141 ; 11.679 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[4]  ; inclk      ; 12.083 ; 11.618 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[5]  ; inclk      ; 13.565 ; 12.881 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[6]  ; inclk      ; 12.661 ; 12.154 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[7]  ; inclk      ; 13.420 ; 12.787 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[8]  ; inclk      ; 12.342 ; 11.889 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[9]  ; inclk      ; 12.608 ; 12.090 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[10] ; inclk      ; 12.047 ; 11.564 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[11] ; inclk      ; 12.159 ; 11.637 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[12] ; inclk      ; 12.236 ; 11.714 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[13] ; inclk      ; 11.714 ; 11.183 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc5_dat[*]   ; inclk      ; 13.416 ; 12.668 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[0]  ; inclk      ; 11.853 ; 11.212 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[1]  ; inclk      ; 12.150 ; 11.634 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[2]  ; inclk      ; 12.372 ; 11.767 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[3]  ; inclk      ; 12.044 ; 11.468 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[4]  ; inclk      ; 12.067 ; 11.528 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[5]  ; inclk      ; 13.416 ; 12.668 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[6]  ; inclk      ; 12.415 ; 11.839 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[7]  ; inclk      ; 12.395 ; 11.817 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[8]  ; inclk      ; 12.763 ; 12.117 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[9]  ; inclk      ; 12.625 ; 12.001 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[10] ; inclk      ; 12.649 ; 12.008 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[11] ; inclk      ; 12.073 ; 11.567 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[12] ; inclk      ; 12.239 ; 11.629 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[13] ; inclk      ; 12.037 ; 11.526 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc6_dat[*]   ; inclk      ; 13.457 ; 12.667 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[0]  ; inclk      ; 11.416 ; 10.934 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[1]  ; inclk      ; 11.909 ; 11.298 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[2]  ; inclk      ; 11.544 ; 10.976 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[3]  ; inclk      ; 11.533 ; 11.008 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[4]  ; inclk      ; 11.874 ; 11.309 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[5]  ; inclk      ; 13.457 ; 12.667 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[6]  ; inclk      ; 11.572 ; 11.151 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[7]  ; inclk      ; 12.764 ; 12.101 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[8]  ; inclk      ; 11.490 ; 10.985 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[9]  ; inclk      ; 11.453 ; 11.007 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[10] ; inclk      ; 11.475 ; 10.910 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[11] ; inclk      ; 11.288 ; 10.758 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[12] ; inclk      ; 11.014 ; 10.485 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[13] ; inclk      ; 11.030 ; 10.495 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc7_dat[*]   ; inclk      ; 14.492 ; 13.774 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[0]  ; inclk      ; 13.796 ; 13.099 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[1]  ; inclk      ; 14.492 ; 13.774 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[2]  ; inclk      ; 14.239 ; 13.516 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[3]  ; inclk      ; 13.895 ; 13.331 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[4]  ; inclk      ; 13.836 ; 13.213 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[5]  ; inclk      ; 13.370 ; 12.822 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[6]  ; inclk      ; 13.579 ; 13.070 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[7]  ; inclk      ; 13.427 ; 12.873 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[8]  ; inclk      ; 13.191 ; 12.630 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[9]  ; inclk      ; 13.339 ; 12.781 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[10] ; inclk      ; 12.650 ; 12.192 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[11] ; inclk      ; 13.142 ; 12.622 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[12] ; inclk      ; 13.090 ; 12.550 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[13] ; inclk      ; 12.647 ; 12.101 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc8_dat[*]   ; inclk      ; 13.216 ; 12.432 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[0]  ; inclk      ; 12.328 ; 11.655 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[1]  ; inclk      ; 11.765 ; 11.242 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[2]  ; inclk      ; 12.073 ; 11.475 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[3]  ; inclk      ; 12.147 ; 11.524 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[4]  ; inclk      ; 11.707 ; 11.152 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[5]  ; inclk      ; 13.216 ; 12.432 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[6]  ; inclk      ; 11.354 ; 10.985 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[7]  ; inclk      ; 12.312 ; 11.654 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[8]  ; inclk      ; 12.256 ; 11.617 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[9]  ; inclk      ; 12.258 ; 11.653 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[10] ; inclk      ; 11.617 ; 11.035 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[11] ; inclk      ; 11.805 ; 11.164 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[12] ; inclk      ; 12.282 ; 11.600 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[13] ; inclk      ; 11.616 ; 10.983 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; card_id       ; inclk      ; 7.751  ; 7.237  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; rst_n         ; inclk      ; 12.301 ; 11.341 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; slot_id[*]    ; inclk      ; 12.093 ; 11.450 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[0]   ; inclk      ; 11.774 ; 11.234 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[1]   ; inclk      ; 11.686 ; 11.092 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[2]   ; inclk      ; 12.093 ; 11.450 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[3]   ; inclk      ; 11.748 ; 11.103 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; smb_data      ; inclk      ; 7.711  ; 7.114  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; ttl_in1       ; inclk      ; 11.344 ; 10.979 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; lvds_cmd      ; inclk      ; 7.826  ; 7.250  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                             ;
; lvds_sync     ; inclk      ; -2.810 ; -3.451 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[4]                                                                                                             ;
; mem_dq[*]     ; mem_dqs[0] ; -0.288 ; -0.251 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[0]    ; mem_dqs[0] ; -0.408 ; -0.374 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[1]    ; mem_dqs[0] ; -0.288 ; -0.251 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[2]    ; mem_dqs[0] ; -0.421 ; -0.388 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[3]    ; mem_dqs[0] ; -0.408 ; -0.374 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[4]    ; mem_dqs[0] ; -0.398 ; -0.364 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[5]    ; mem_dqs[0] ; -0.448 ; -0.414 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[6]    ; mem_dqs[0] ; -0.448 ; -0.414 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[7]    ; mem_dqs[0] ; -0.328 ; -0.291 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
; mem_dq[*]     ; mem_dqs[0] ; -0.272 ; -0.237 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[0]    ; mem_dqs[0] ; -0.392 ; -0.360 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[1]    ; mem_dqs[0] ; -0.272 ; -0.237 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[2]    ; mem_dqs[0] ; -0.405 ; -0.374 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[3]    ; mem_dqs[0] ; -0.392 ; -0.360 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[4]    ; mem_dqs[0] ; -0.382 ; -0.350 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[5]    ; mem_dqs[0] ; -0.432 ; -0.400 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[6]    ; mem_dqs[0] ; -0.432 ; -0.400 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[7]    ; mem_dqs[0] ; -0.312 ; -0.277 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
; mem_dq[*]     ; mem_dqs[1] ; -0.318 ; -0.281 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[8]    ; mem_dqs[1] ; -0.448 ; -0.414 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[9]    ; mem_dqs[1] ; -0.318 ; -0.281 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[10]   ; mem_dqs[1] ; -0.451 ; -0.418 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[11]   ; mem_dqs[1] ; -0.438 ; -0.404 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[12]   ; mem_dqs[1] ; -0.438 ; -0.404 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[13]   ; mem_dqs[1] ; -0.428 ; -0.394 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[14]   ; mem_dqs[1] ; -0.438 ; -0.404 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[15]   ; mem_dqs[1] ; -0.318 ; -0.281 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
; mem_dq[*]     ; mem_dqs[1] ; -0.302 ; -0.267 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[8]    ; mem_dqs[1] ; -0.432 ; -0.400 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[9]    ; mem_dqs[1] ; -0.302 ; -0.267 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[10]   ; mem_dqs[1] ; -0.435 ; -0.404 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[11]   ; mem_dqs[1] ; -0.422 ; -0.390 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[12]   ; mem_dqs[1] ; -0.422 ; -0.390 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[13]   ; mem_dqs[1] ; -0.412 ; -0.380 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[14]   ; mem_dqs[1] ; -0.422 ; -0.390 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[15]   ; mem_dqs[1] ; -0.302 ; -0.267 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
; mem_dq[*]     ; inclk_ddr  ; -2.364 ; -2.329 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[0]    ; inclk_ddr  ; -2.626 ; -2.591 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[1]    ; inclk_ddr  ; -2.448 ; -2.410 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[2]    ; inclk_ddr  ; -2.492 ; -2.454 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[3]    ; inclk_ddr  ; -2.710 ; -2.675 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[4]    ; inclk_ddr  ; -2.572 ; -2.537 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[5]    ; inclk_ddr  ; -2.707 ; -2.672 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[6]    ; inclk_ddr  ; -2.666 ; -2.631 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[7]    ; inclk_ddr  ; -2.438 ; -2.400 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[8]    ; inclk_ddr  ; -2.626 ; -2.591 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[9]    ; inclk_ddr  ; -2.459 ; -2.421 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[10]   ; inclk_ddr  ; -2.520 ; -2.482 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[11]   ; inclk_ddr  ; -2.445 ; -2.410 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[12]   ; inclk_ddr  ; -2.364 ; -2.329 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[13]   ; inclk_ddr  ; -2.679 ; -2.644 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[14]   ; inclk_ddr  ; -2.689 ; -2.654 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[15]   ; inclk_ddr  ; -2.598 ; -2.560 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
; mem_clk[*]    ; inclk_ddr  ; -2.526 ; -2.493 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
;  mem_clk[0]   ; inclk_ddr  ; -2.526 ; -2.493 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
+---------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                    ;
+---------------+------------+---------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise    ; Fall   ; Clock Edge ; Clock Reference                                                                                                                                                  ;
+---------------+------------+---------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc1_dat[*]   ; inclk      ; -8.226  ; -7.632 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[0]  ; inclk      ; -9.342  ; -8.649 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[1]  ; inclk      ; -9.804  ; -9.113 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[2]  ; inclk      ; -9.517  ; -8.803 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[3]  ; inclk      ; -8.254  ; -7.802 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[4]  ; inclk      ; -8.226  ; -7.632 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[5]  ; inclk      ; -9.366  ; -8.689 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[6]  ; inclk      ; -8.836  ; -8.314 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[7]  ; inclk      ; -8.904  ; -8.329 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[8]  ; inclk      ; -10.151 ; -9.464 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[9]  ; inclk      ; -9.746  ; -9.100 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[10] ; inclk      ; -9.798  ; -9.100 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[11] ; inclk      ; -9.426  ; -8.850 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[12] ; inclk      ; -9.601  ; -8.965 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[13] ; inclk      ; -9.676  ; -9.021 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc2_dat[*]   ; inclk      ; -8.025  ; -7.547 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[0]  ; inclk      ; -8.554  ; -8.085 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[1]  ; inclk      ; -8.585  ; -8.083 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[2]  ; inclk      ; -8.426  ; -7.912 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[3]  ; inclk      ; -8.354  ; -7.810 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[4]  ; inclk      ; -8.060  ; -7.547 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[5]  ; inclk      ; -9.483  ; -8.826 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[6]  ; inclk      ; -8.587  ; -8.023 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[7]  ; inclk      ; -8.025  ; -7.606 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[8]  ; inclk      ; -8.885  ; -8.382 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[9]  ; inclk      ; -9.067  ; -8.524 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[10] ; inclk      ; -8.791  ; -8.329 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[11] ; inclk      ; -9.044  ; -8.490 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[12] ; inclk      ; -8.715  ; -8.232 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[13] ; inclk      ; -8.847  ; -8.356 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc3_dat[*]   ; inclk      ; -8.603  ; -8.064 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[0]  ; inclk      ; -9.728  ; -9.088 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[1]  ; inclk      ; -9.782  ; -9.123 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[2]  ; inclk      ; -9.859  ; -9.168 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[3]  ; inclk      ; -9.726  ; -9.072 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[4]  ; inclk      ; -9.054  ; -8.419 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[5]  ; inclk      ; -8.603  ; -8.064 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[6]  ; inclk      ; -9.321  ; -8.756 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[7]  ; inclk      ; -8.883  ; -8.366 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[8]  ; inclk      ; -9.292  ; -8.751 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[9]  ; inclk      ; -9.195  ; -8.629 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[10] ; inclk      ; -9.251  ; -8.756 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[11] ; inclk      ; -9.408  ; -8.804 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[12] ; inclk      ; -8.893  ; -8.411 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[13] ; inclk      ; -9.104  ; -8.534 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc4_dat[*]   ; inclk      ; -7.907  ; -7.411 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[0]  ; inclk      ; -8.270  ; -7.807 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[1]  ; inclk      ; -7.907  ; -7.417 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[2]  ; inclk      ; -8.520  ; -8.035 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[3]  ; inclk      ; -8.034  ; -7.549 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[4]  ; inclk      ; -7.932  ; -7.411 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[5]  ; inclk      ; -9.264  ; -8.611 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[6]  ; inclk      ; -8.226  ; -7.694 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[7]  ; inclk      ; -8.947  ; -8.293 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[8]  ; inclk      ; -8.444  ; -7.961 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[9]  ; inclk      ; -8.566  ; -8.059 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[10] ; inclk      ; -8.181  ; -7.708 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[11] ; inclk      ; -8.637  ; -8.106 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[12] ; inclk      ; -8.470  ; -7.985 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[13] ; inclk      ; -8.206  ; -7.692 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc5_dat[*]   ; inclk      ; -7.818  ; -7.268 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[0]  ; inclk      ; -7.818  ; -7.268 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[1]  ; inclk      ; -8.087  ; -7.518 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[2]  ; inclk      ; -8.223  ; -7.631 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[3]  ; inclk      ; -7.909  ; -7.353 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[4]  ; inclk      ; -8.008  ; -7.417 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[5]  ; inclk      ; -9.227  ; -8.488 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[6]  ; inclk      ; -8.010  ; -7.475 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[7]  ; inclk      ; -8.081  ; -7.499 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[8]  ; inclk      ; -8.880  ; -8.299 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[9]  ; inclk      ; -8.681  ; -8.094 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[10] ; inclk      ; -9.096  ; -8.492 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[11] ; inclk      ; -8.762  ; -8.234 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[12] ; inclk      ; -8.669  ; -8.121 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[13] ; inclk      ; -8.783  ; -8.254 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc6_dat[*]   ; inclk      ; -7.643  ; -7.109 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[0]  ; inclk      ; -7.873  ; -7.399 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[1]  ; inclk      ; -8.183  ; -7.584 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[2]  ; inclk      ; -7.725  ; -7.217 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[3]  ; inclk      ; -7.726  ; -7.239 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[4]  ; inclk      ; -8.058  ; -7.527 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[5]  ; inclk      ; -9.564  ; -8.845 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[6]  ; inclk      ; -7.679  ; -7.228 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[7]  ; inclk      ; -8.777  ; -8.152 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[8]  ; inclk      ; -7.855  ; -7.342 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[9]  ; inclk      ; -8.004  ; -7.539 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[10] ; inclk      ; -8.079  ; -7.560 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[11] ; inclk      ; -8.087  ; -7.556 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[12] ; inclk      ; -7.643  ; -7.109 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[13] ; inclk      ; -7.768  ; -7.265 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc7_dat[*]   ; inclk      ; -8.887  ; -8.365 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[0]  ; inclk      ; -9.666  ; -9.005 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[1]  ; inclk      ; -10.167 ; -9.469 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[2]  ; inclk      ; -9.927  ; -9.225 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[3]  ; inclk      ; -9.525  ; -8.942 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[4]  ; inclk      ; -9.373  ; -8.748 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[5]  ; inclk      ; -8.887  ; -8.365 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[6]  ; inclk      ; -9.150  ; -8.614 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[7]  ; inclk      ; -9.023  ; -8.494 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[8]  ; inclk      ; -9.725  ; -9.151 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[9]  ; inclk      ; -9.736  ; -9.153 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[10] ; inclk      ; -9.270  ; -8.783 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[11] ; inclk      ; -9.610  ; -9.115 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[12] ; inclk      ; -9.559  ; -9.044 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[13] ; inclk      ; -9.498  ; -8.984 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc8_dat[*]   ; inclk      ; -7.471  ; -7.052 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[0]  ; inclk      ; -8.478  ; -7.917 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[1]  ; inclk      ; -7.919  ; -7.386 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[2]  ; inclk      ; -8.212  ; -7.609 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[3]  ; inclk      ; -8.228  ; -7.647 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[4]  ; inclk      ; -7.808  ; -7.298 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[5]  ; inclk      ; -9.343  ; -8.570 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[6]  ; inclk      ; -7.471  ; -7.052 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[7]  ; inclk      ; -8.244  ; -7.636 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[8]  ; inclk      ; -8.484  ; -7.894 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[9]  ; inclk      ; -8.925  ; -8.356 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[10] ; inclk      ; -8.429  ; -7.844 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[11] ; inclk      ; -8.547  ; -7.955 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[12] ; inclk      ; -8.819  ; -8.203 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[13] ; inclk      ; -8.361  ; -7.765 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; card_id       ; inclk      ; -6.875  ; -6.363 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; rst_n         ; inclk      ; -5.598  ; -5.144 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; slot_id[*]    ; inclk      ; -7.528  ; -7.053 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[0]   ; inclk      ; -8.162  ; -7.528 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[1]   ; inclk      ; -7.576  ; -7.176 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[2]   ; inclk      ; -7.808  ; -7.306 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[3]   ; inclk      ; -7.528  ; -7.053 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; smb_data      ; inclk      ; -6.836  ; -6.243 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; ttl_in1       ; inclk      ; -5.845  ; -5.311 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; lvds_cmd      ; inclk      ; -6.968  ; -6.415 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                             ;
; lvds_sync     ; inclk      ; 3.637   ; 4.252  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[4]                                                                                                             ;
; mem_dq[*]     ; mem_dqs[0] ; 0.909   ; 0.880  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[0]    ; mem_dqs[0] ; 0.869   ; 0.840  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[1]    ; mem_dqs[0] ; 0.752   ; 0.720  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[2]    ; mem_dqs[0] ; 0.881   ; 0.853  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[3]    ; mem_dqs[0] ; 0.869   ; 0.840  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[4]    ; mem_dqs[0] ; 0.859   ; 0.830  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[5]    ; mem_dqs[0] ; 0.909   ; 0.880  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[6]    ; mem_dqs[0] ; 0.909   ; 0.880  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[7]    ; mem_dqs[0] ; 0.792   ; 0.760  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
; mem_dq[*]     ; mem_dqs[0] ; 0.861   ; 0.832  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[0]    ; mem_dqs[0] ; 0.821   ; 0.792  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[1]    ; mem_dqs[0] ; 0.704   ; 0.672  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[2]    ; mem_dqs[0] ; 0.833   ; 0.805  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[3]    ; mem_dqs[0] ; 0.821   ; 0.792  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[4]    ; mem_dqs[0] ; 0.811   ; 0.782  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[5]    ; mem_dqs[0] ; 0.861   ; 0.832  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[6]    ; mem_dqs[0] ; 0.861   ; 0.832  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[7]    ; mem_dqs[0] ; 0.744   ; 0.712  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
; mem_dq[*]     ; mem_dqs[1] ; 0.911   ; 0.883  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[8]    ; mem_dqs[1] ; 0.909   ; 0.880  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[9]    ; mem_dqs[1] ; 0.782   ; 0.750  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[10]   ; mem_dqs[1] ; 0.911   ; 0.883  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[11]   ; mem_dqs[1] ; 0.899   ; 0.870  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[12]   ; mem_dqs[1] ; 0.899   ; 0.870  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[13]   ; mem_dqs[1] ; 0.889   ; 0.860  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[14]   ; mem_dqs[1] ; 0.899   ; 0.870  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[15]   ; mem_dqs[1] ; 0.782   ; 0.750  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
; mem_dq[*]     ; mem_dqs[1] ; 0.863   ; 0.835  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[8]    ; mem_dqs[1] ; 0.861   ; 0.832  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[9]    ; mem_dqs[1] ; 0.734   ; 0.702  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[10]   ; mem_dqs[1] ; 0.863   ; 0.835  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[11]   ; mem_dqs[1] ; 0.851   ; 0.822  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[12]   ; mem_dqs[1] ; 0.851   ; 0.822  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[13]   ; mem_dqs[1] ; 0.841   ; 0.812  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[14]   ; mem_dqs[1] ; 0.851   ; 0.822  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[15]   ; mem_dqs[1] ; 0.734   ; 0.702  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
; mem_dq[*]     ; inclk_ddr  ; 3.437   ; 3.402  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[0]    ; inclk_ddr  ; 3.232   ; 3.197  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[1]    ; inclk_ddr  ; 3.083   ; 3.045  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[2]    ; inclk_ddr  ; 3.062   ; 3.024  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[3]    ; inclk_ddr  ; 3.305   ; 3.270  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[4]    ; inclk_ddr  ; 3.172   ; 3.137  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[5]    ; inclk_ddr  ; 3.437   ; 3.402  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[6]    ; inclk_ddr  ; 3.222   ; 3.187  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[7]    ; inclk_ddr  ; 3.160   ; 3.122  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[8]    ; inclk_ddr  ; 3.181   ; 3.146  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[9]    ; inclk_ddr  ; 3.142   ; 3.104  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[10]   ; inclk_ddr  ; 3.159   ; 3.121  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[11]   ; inclk_ddr  ; 3.141   ; 3.106  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[12]   ; inclk_ddr  ; 3.233   ; 3.198  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[13]   ; inclk_ddr  ; 3.231   ; 3.196  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[14]   ; inclk_ddr  ; 3.258   ; 3.223  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[15]   ; inclk_ddr  ; 3.148   ; 3.110  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
; mem_clk[*]    ; inclk_ddr  ; 2.828   ; 2.796  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
;  mem_clk[0]   ; inclk_ddr  ; 2.828   ; 2.796  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
+---------------+------------+---------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                             ;
+--------------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                                                  ;
+--------------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc1_clk           ; inclk      ; 1.753  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc2_clk           ; inclk      ; 1.753  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc3_clk           ; inclk      ; 1.736  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc4_clk           ; inclk      ; 1.726  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc5_clk           ; inclk      ; 1.750  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc6_clk           ; inclk      ; 1.768  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc7_clk           ; inclk      ; 1.761  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc8_clk           ; inclk      ; 1.733  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; card_id            ; inclk      ; 8.114  ; 7.917  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB1_dat[*]     ; inclk      ; 6.414  ; 6.085  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[0]    ; inclk      ; 6.414  ; 6.085  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[1]    ; inclk      ; 6.065  ; 5.786  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[2]    ; inclk      ; 6.122  ; 5.748  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[3]    ; inclk      ; 5.121  ; 4.827  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[4]    ; inclk      ; 5.645  ; 5.370  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[5]    ; inclk      ; 5.631  ; 5.365  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[6]    ; inclk      ; 5.163  ; 4.986  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[7]    ; inclk      ; 4.180  ; 3.937  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[8]    ; inclk      ; 5.523  ; 5.310  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[9]    ; inclk      ; 5.628  ; 5.327  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[10]   ; inclk      ; 5.980  ; 5.706  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[11]   ; inclk      ; 4.523  ; 4.242  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[12]   ; inclk      ; 6.318  ; 5.988  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[13]   ; inclk      ; 5.407  ; 5.666  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB2_dat[*]     ; inclk      ; 7.999  ; 7.589  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[0]    ; inclk      ; 5.712  ; 5.345  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[1]    ; inclk      ; 7.781  ; 7.294  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[2]    ; inclk      ; 6.608  ; 6.191  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[3]    ; inclk      ; 6.521  ; 6.063  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[4]    ; inclk      ; 7.723  ; 7.256  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[5]    ; inclk      ; 7.625  ; 7.166  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[6]    ; inclk      ; 7.999  ; 7.589  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[7]    ; inclk      ; 5.221  ; 4.925  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[8]    ; inclk      ; 7.784  ; 7.360  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[9]    ; inclk      ; 5.851  ; 5.510  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[10]   ; inclk      ; 5.535  ; 5.170  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[11]   ; inclk      ; 7.179  ; 6.737  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[12]   ; inclk      ; 6.071  ; 5.760  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[13]   ; inclk      ; 5.251  ; 5.575  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB3_dat[*]     ; inclk      ; 6.899  ; 6.493  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[0]    ; inclk      ; 6.899  ; 6.493  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[1]    ; inclk      ; 6.575  ; 6.166  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[2]    ; inclk      ; 5.960  ; 5.617  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[3]    ; inclk      ; 4.986  ; 4.720  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[4]    ; inclk      ; 6.131  ; 5.783  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[5]    ; inclk      ; 4.645  ; 4.337  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[6]    ; inclk      ; 5.539  ; 5.280  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[7]    ; inclk      ; 6.265  ; 5.869  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[8]    ; inclk      ; 6.670  ; 6.307  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[9]    ; inclk      ; 6.703  ; 6.287  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[10]   ; inclk      ; 5.509  ; 5.237  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[11]   ; inclk      ; 6.857  ; 6.412  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[12]   ; inclk      ; 6.558  ; 6.212  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[13]   ; inclk      ; 4.945  ; 5.201  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB4_dat[*]     ; inclk      ; 8.372  ; 7.806  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[0]    ; inclk      ; 5.482  ; 5.126  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[1]    ; inclk      ; 5.859  ; 5.510  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[2]    ; inclk      ; 6.512  ; 6.012  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[3]    ; inclk      ; 7.433  ; 6.998  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[4]    ; inclk      ; 5.676  ; 5.225  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[5]    ; inclk      ; 8.372  ; 7.806  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[6]    ; inclk      ; 6.085  ; 5.682  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[7]    ; inclk      ; 6.411  ; 6.034  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[8]    ; inclk      ; 6.031  ; 5.607  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[9]    ; inclk      ; 5.854  ; 5.487  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[10]   ; inclk      ; 6.181  ; 5.711  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[11]   ; inclk      ; 5.786  ; 5.394  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[12]   ; inclk      ; 6.071  ; 5.650  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[13]   ; inclk      ; 5.300  ; 5.674  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB5_dat[*]     ; inclk      ; 8.631  ; 8.124  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[0]    ; inclk      ; 6.229  ; 5.831  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[1]    ; inclk      ; 6.119  ; 5.734  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[2]    ; inclk      ; 5.859  ; 5.437  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[3]    ; inclk      ; 8.568  ; 8.013  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[4]    ; inclk      ; 5.992  ; 5.587  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[5]    ; inclk      ; 8.530  ; 8.010  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[6]    ; inclk      ; 5.806  ; 5.369  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[7]    ; inclk      ; 6.069  ; 5.614  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[8]    ; inclk      ; 5.682  ; 5.361  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[9]    ; inclk      ; 6.368  ; 5.928  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[10]   ; inclk      ; 5.665  ; 5.340  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[11]   ; inclk      ; 8.631  ; 8.124  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[12]   ; inclk      ; 8.236  ; 7.669  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[13]   ; inclk      ; 5.196  ; 5.598  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB6_dat[*]     ; inclk      ; 5.303  ; 5.304  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[0]    ; inclk      ; 4.602  ; 4.434  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[1]    ; inclk      ; 4.834  ; 4.643  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[2]    ; inclk      ; 4.433  ; 4.281  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[3]    ; inclk      ; 5.146  ; 4.827  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[4]    ; inclk      ; 5.303  ; 5.073  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[5]    ; inclk      ; 4.858  ; 4.707  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[6]    ; inclk      ; 4.206  ; 3.933  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[7]    ; inclk      ; 4.896  ; 4.724  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[8]    ; inclk      ; 5.271  ; 5.064  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[9]    ; inclk      ; 5.091  ; 4.890  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[10]   ; inclk      ; 3.949  ; 3.797  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[11]   ; inclk      ; 4.016  ; 3.870  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[12]   ; inclk      ; 4.495  ; 4.374  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[13]   ; inclk      ; 5.049  ; 5.304  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB7_dat[*]     ; inclk      ; 3.423  ; 3.393  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[0]    ; inclk      ; 3.105  ; 3.090  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[1]    ; inclk      ; 2.949  ; 2.891  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[2]    ; inclk      ; 2.818  ; 2.774  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[3]    ; inclk      ; 3.078  ; 3.080  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[4]    ; inclk      ; 3.161  ; 3.129  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[5]    ; inclk      ; 3.107  ; 3.101  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[6]    ; inclk      ; 3.081  ; 3.074  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[7]    ; inclk      ; 3.142  ; 3.115  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[8]    ; inclk      ; 2.835  ; 2.792  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[9]    ; inclk      ; 2.803  ; 2.759  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[10]   ; inclk      ; 3.156  ; 3.138  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[11]   ; inclk      ; 3.119  ; 3.120  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[12]   ; inclk      ; 3.423  ; 3.393  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[13]   ; inclk      ; 2.799  ; 2.817  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB8_dat[*]     ; inclk      ; 3.856  ; 3.780  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[0]    ; inclk      ; 3.450  ; 3.414  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[1]    ; inclk      ; 3.499  ; 3.432  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[2]    ; inclk      ; 3.797  ; 3.749  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[3]    ; inclk      ; 3.814  ; 3.725  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[4]    ; inclk      ; 3.443  ; 3.384  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[5]    ; inclk      ; 3.797  ; 3.703  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[6]    ; inclk      ; 3.818  ; 3.734  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[7]    ; inclk      ; 3.469  ; 3.420  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[8]    ; inclk      ; 3.779  ; 3.734  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[9]    ; inclk      ; 3.856  ; 3.763  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[10]   ; inclk      ; 3.787  ; 3.724  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[11]   ; inclk      ; 3.843  ; 3.748  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[12]   ; inclk      ; 3.825  ; 3.780  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[13]   ; inclk      ; 3.619  ; 3.707  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB_clk[*]      ; inclk      ; 7.411  ; 6.961  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[0]     ; inclk      ; 5.441  ; 5.124  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[1]     ; inclk      ; 6.671  ; 6.279  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[2]     ; inclk      ; 5.557  ; 5.240  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[3]     ; inclk      ; 7.304  ; 6.826  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[4]     ; inclk      ; 7.411  ; 6.961  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[5]     ; inclk      ; 4.918  ; 4.679  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[6]     ; inclk      ; 5.762  ; 5.444  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[7]     ; inclk      ; 4.218  ; 4.045  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; grn_led            ; inclk      ; 4.862  ; 4.608  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; lvds_txa           ; inclk      ; 6.543  ; 6.859  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; lvds_txb           ; inclk      ; 6.214  ; 6.685  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; red_led            ; inclk      ; 4.866  ; 5.129  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; smb_clk            ; inclk      ; 6.621  ; 6.618  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; smb_data           ; inclk      ; 6.121  ; 5.967  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; wdog               ; inclk      ; 7.409  ; 6.954  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; ylw_led            ; inclk      ; 4.959  ; 5.222  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc1_clk           ; inclk      ;        ; 1.685  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc2_clk           ; inclk      ;        ; 1.685  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc3_clk           ; inclk      ;        ; 1.667  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc4_clk           ; inclk      ;        ; 1.657  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc5_clk           ; inclk      ;        ; 1.683  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc6_clk           ; inclk      ;        ; 1.699  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc7_clk           ; inclk      ;        ; 1.691  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc8_clk           ; inclk      ;        ; 1.666  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; bias_dac_ncs[*]    ; inclk      ; 7.041  ; 7.562  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[0]   ; inclk      ; 4.478  ; 4.637  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[1]   ; inclk      ; 4.439  ; 4.742  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[2]   ; inclk      ; 4.866  ; 5.069  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[3]   ; inclk      ; 7.041  ; 7.562  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[4]   ; inclk      ; 4.999  ; 5.340  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[5]   ; inclk      ; 3.764  ; 3.785  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[6]   ; inclk      ; 3.493  ; 3.539  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[7]   ; inclk      ; 3.108  ; 3.185  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; dac_clk[*]         ; inclk      ; 7.937  ; 8.292  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[0]        ; inclk      ; 5.752  ; 5.830  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[1]        ; inclk      ; 6.000  ; 6.221  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[2]        ; inclk      ; 7.386  ; 7.170  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[3]        ; inclk      ; 7.282  ; 7.830  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[4]        ; inclk      ; 7.937  ; 8.292  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[5]        ; inclk      ; 5.019  ; 5.047  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[6]        ; inclk      ; 5.446  ; 5.344  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[7]        ; inclk      ; 4.687  ; 4.709  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; dac_dat[*]         ; inclk      ; 8.204  ; 7.565  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[0]        ; inclk      ; 5.391  ; 5.248  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[1]        ; inclk      ; 6.983  ; 6.557  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[2]        ; inclk      ; 6.310  ; 5.924  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[3]        ; inclk      ; 8.204  ; 7.565  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[4]        ; inclk      ; 7.122  ; 6.623  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[5]        ; inclk      ; 4.783  ; 4.638  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[6]        ; inclk      ; 4.147  ; 3.938  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[7]        ; inclk      ; 4.447  ; 4.365  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; offset_dac_ncs[*]  ; inclk      ; 7.242  ; 7.769  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[0] ; inclk      ; 5.335  ; 5.551  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[1] ; inclk      ; 6.852  ; 7.285  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[2] ; inclk      ; 3.589  ; 3.779  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[3] ; inclk      ; 7.242  ; 7.769  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[4] ; inclk      ; 6.086  ; 6.514  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[5] ; inclk      ; 3.609  ; 3.812  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[6] ; inclk      ; 2.771  ; 2.789  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[7] ; inclk      ; 2.796  ; 2.841  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; dac_clk[*]         ; inclk      ; 6.057  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[0]        ; inclk      ; 3.814  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[1]        ; inclk      ; 3.859  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[2]        ; inclk      ; 3.597  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[3]        ; inclk      ; 6.057  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[4]        ; inclk      ; 5.778  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[5]        ; inclk      ; 3.352  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[6]        ; inclk      ; 2.112  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[7]        ; inclk      ; 2.612  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; pnf                ; inclk_ddr  ; 9.239  ; 9.332  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; pnf_per_byte[*]    ; inclk_ddr  ; 9.748  ; 9.925  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[0]   ; inclk_ddr  ; 9.589  ; 9.670  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[1]   ; inclk_ddr  ; 9.203  ; 9.276  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[2]   ; inclk_ddr  ; 9.748  ; 9.925  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[3]   ; inclk_ddr  ; 9.261  ; 9.373  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[4]   ; inclk_ddr  ; 9.049  ; 9.140  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[5]   ; inclk_ddr  ; 9.054  ; 9.139  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[6]   ; inclk_ddr  ; 9.076  ; 9.065  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[7]   ; inclk_ddr  ; 8.987  ; 9.029  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; test_complete      ; inclk_ddr  ; 10.077 ; 9.949  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; test_status[*]     ; inclk_ddr  ; 9.890  ; 9.766  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[0]    ; inclk_ddr  ; 9.208  ; 9.100  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[2]    ; inclk_ddr  ; 8.798  ; 8.739  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[3]    ; inclk_ddr  ; 8.864  ; 8.779  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[7]    ; inclk_ddr  ; 9.890  ; 9.766  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; mem_clk[*]         ; inclk_ddr  ; 7.424  ; 7.446  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk[0]        ; inclk_ddr  ; 7.424  ; 7.446  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_clk_n[*]       ; inclk_ddr  ; 7.456  ; 7.427  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk_n[0]      ; inclk_ddr  ; 7.456  ; 7.427  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqs[*]         ; inclk_ddr  ; 7.302  ; 7.350  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[0]        ; inclk_ddr  ; 7.290  ; 7.338  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[1]        ; inclk_ddr  ; 7.302  ; 7.350  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqsn[*]        ; inclk_ddr  ; 7.369  ; 7.316  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[0]       ; inclk_ddr  ; 7.357  ; 7.304  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[1]       ; inclk_ddr  ; 7.369  ; 7.316  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_clk[*]         ; inclk_ddr  ; 7.434  ; 7.481  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk[0]        ; inclk_ddr  ; 7.434  ; 7.481  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_clk_n[*]       ; inclk_ddr  ; 7.491  ; 7.437  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk_n[0]      ; inclk_ddr  ; 7.491  ; 7.437  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqs[*]         ; inclk_ddr  ; 7.307  ; 7.380  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[0]        ; inclk_ddr  ; 7.295  ; 7.368  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[1]        ; inclk_ddr  ; 7.307  ; 7.380  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqsn[*]        ; inclk_ddr  ; 7.399  ; 7.321  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[0]       ; inclk_ddr  ; 7.387  ; 7.309  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[1]       ; inclk_ddr  ; 7.399  ; 7.321  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dm[*]          ; inclk_ddr  ; 5.841  ; 5.840  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[0]         ; inclk_ddr  ; 5.841  ; 5.840  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[1]         ; inclk_ddr  ; 5.814  ; 5.813  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_dq[*]          ; inclk_ddr  ; 5.898  ; 5.889  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[0]         ; inclk_ddr  ; 5.889  ; 5.880  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[1]         ; inclk_ddr  ; 5.833  ; 5.823  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[2]         ; inclk_ddr  ; 5.823  ; 5.813  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[3]         ; inclk_ddr  ; 5.888  ; 5.879  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[4]         ; inclk_ddr  ; 5.898  ; 5.889  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[5]         ; inclk_ddr  ; 5.846  ; 5.837  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[6]         ; inclk_ddr  ; 5.846  ; 5.837  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[7]         ; inclk_ddr  ; 5.790  ; 5.780  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[8]         ; inclk_ddr  ; 5.862  ; 5.853  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[9]         ; inclk_ddr  ; 5.816  ; 5.806  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[10]        ; inclk_ddr  ; 5.806  ; 5.796  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[11]        ; inclk_ddr  ; 5.869  ; 5.860  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[12]        ; inclk_ddr  ; 5.869  ; 5.860  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[13]        ; inclk_ddr  ; 5.871  ; 5.862  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[14]        ; inclk_ddr  ; 5.861  ; 5.852  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[15]        ; inclk_ddr  ; 5.805  ; 5.795  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_dm[*]          ; inclk_ddr  ; 5.849  ; 5.873  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[0]         ; inclk_ddr  ; 5.849  ; 5.873  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[1]         ; inclk_ddr  ; 5.819  ; 5.843  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_dq[*]          ; inclk_ddr  ; 5.865  ; 5.889  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[0]         ; inclk_ddr  ; 5.859  ; 5.883  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[1]         ; inclk_ddr  ; 5.810  ; 5.834  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[2]         ; inclk_ddr  ; 5.800  ; 5.824  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[3]         ; inclk_ddr  ; 5.855  ; 5.879  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[4]         ; inclk_ddr  ; 5.865  ; 5.889  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[5]         ; inclk_ddr  ; 5.813  ; 5.837  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[6]         ; inclk_ddr  ; 5.813  ; 5.837  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[7]         ; inclk_ddr  ; 5.764  ; 5.788  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[8]         ; inclk_ddr  ; 5.829  ; 5.853  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[9]         ; inclk_ddr  ; 5.790  ; 5.814  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[10]        ; inclk_ddr  ; 5.780  ; 5.804  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[11]        ; inclk_ddr  ; 5.837  ; 5.861  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[12]        ; inclk_ddr  ; 5.837  ; 5.861  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[13]        ; inclk_ddr  ; 5.839  ; 5.863  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[14]        ; inclk_ddr  ; 5.829  ; 5.853  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[15]        ; inclk_ddr  ; 5.780  ; 5.804  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_addr[*]        ; inclk_ddr  ; 13.781 ; 13.754 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[0]       ; inclk_ddr  ; 13.629 ; 13.629 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[1]       ; inclk_ddr  ; 13.632 ; 13.632 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[2]       ; inclk_ddr  ; 13.640 ; 13.641 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[3]       ; inclk_ddr  ; 13.626 ; 13.627 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[4]       ; inclk_ddr  ; 13.640 ; 13.641 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[5]       ; inclk_ddr  ; 13.643 ; 13.643 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[6]       ; inclk_ddr  ; 13.626 ; 13.627 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[7]       ; inclk_ddr  ; 13.623 ; 13.623 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[8]       ; inclk_ddr  ; 13.652 ; 13.653 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[9]       ; inclk_ddr  ; 13.635 ; 13.635 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[10]      ; inclk_ddr  ; 13.770 ; 13.747 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[11]      ; inclk_ddr  ; 13.740 ; 13.717 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[12]      ; inclk_ddr  ; 13.781 ; 13.754 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ba[*]          ; inclk_ddr  ; 13.781 ; 13.754 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[0]         ; inclk_ddr  ; 13.770 ; 13.747 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[1]         ; inclk_ddr  ; 13.781 ; 13.754 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cas_n          ; inclk_ddr  ; 13.629 ; 13.630 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cke[*]         ; inclk_ddr  ; 13.639 ; 13.639 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cke[0]        ; inclk_ddr  ; 13.639 ; 13.639 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cs_n[*]        ; inclk_ddr  ; 13.632 ; 13.632 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cs_n[0]       ; inclk_ddr  ; 13.632 ; 13.632 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_odt[*]         ; inclk_ddr  ; 13.629 ; 13.630 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_odt[0]        ; inclk_ddr  ; 13.629 ; 13.630 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ras_n          ; inclk_ddr  ; 13.652 ; 13.653 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_we_n           ; inclk_ddr  ; 13.635 ; 13.635 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_addr[*]        ; inclk_ddr  ; 13.790 ; 13.788 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[0]       ; inclk_ddr  ; 13.636 ; 13.661 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[1]       ; inclk_ddr  ; 13.639 ; 13.664 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[2]       ; inclk_ddr  ; 13.647 ; 13.673 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[3]       ; inclk_ddr  ; 13.633 ; 13.659 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[4]       ; inclk_ddr  ; 13.647 ; 13.673 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[5]       ; inclk_ddr  ; 13.650 ; 13.675 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[6]       ; inclk_ddr  ; 13.633 ; 13.659 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[7]       ; inclk_ddr  ; 13.630 ; 13.655 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[8]       ; inclk_ddr  ; 13.656 ; 13.682 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[9]       ; inclk_ddr  ; 13.639 ; 13.664 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[10]      ; inclk_ddr  ; 13.781 ; 13.783 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[11]      ; inclk_ddr  ; 13.749 ; 13.751 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[12]      ; inclk_ddr  ; 13.790 ; 13.788 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ba[*]          ; inclk_ddr  ; 13.790 ; 13.788 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[0]         ; inclk_ddr  ; 13.781 ; 13.783 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[1]         ; inclk_ddr  ; 13.790 ; 13.788 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cas_n          ; inclk_ddr  ; 13.636 ; 13.662 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cke[*]         ; inclk_ddr  ; 13.646 ; 13.671 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cke[0]        ; inclk_ddr  ; 13.646 ; 13.671 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cs_n[*]        ; inclk_ddr  ; 13.639 ; 13.664 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cs_n[0]       ; inclk_ddr  ; 13.639 ; 13.664 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_odt[*]         ; inclk_ddr  ; 13.636 ; 13.662 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_odt[0]        ; inclk_ddr  ; 13.636 ; 13.662 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ras_n          ; inclk_ddr  ; 13.656 ; 13.682 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_we_n           ; inclk_ddr  ; 13.639 ; 13.664 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
+--------------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                     ;
+--------------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                                                  ;
+--------------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc1_clk           ; inclk      ; 1.296  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc2_clk           ; inclk      ; 1.296  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc3_clk           ; inclk      ; 1.279  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc4_clk           ; inclk      ; 1.269  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc5_clk           ; inclk      ; 1.294  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc6_clk           ; inclk      ; 1.312  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc7_clk           ; inclk      ; 1.305  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc8_clk           ; inclk      ; 1.278  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; card_id            ; inclk      ; 5.517  ; 5.258  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB1_dat[*]     ; inclk      ; 3.582  ; 3.347  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[0]    ; inclk      ; 5.705  ; 5.390  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[1]    ; inclk      ; 5.373  ; 5.105  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[2]    ; inclk      ; 5.428  ; 5.069  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[3]    ; inclk      ; 4.475  ; 4.192  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[4]    ; inclk      ; 4.974  ; 4.709  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[5]    ; inclk      ; 4.960  ; 4.704  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[6]    ; inclk      ; 4.515  ; 4.343  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[7]    ; inclk      ; 3.582  ; 3.347  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[8]    ; inclk      ; 4.857  ; 4.652  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[9]    ; inclk      ; 4.958  ; 4.668  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[10]   ; inclk      ; 5.292  ; 5.029  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[11]   ; inclk      ; 3.908  ; 3.639  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[12]   ; inclk      ; 5.612  ; 5.296  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[13]   ; inclk      ; 4.747  ; 4.992  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB2_dat[*]     ; inclk      ; 4.593  ; 4.309  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[0]    ; inclk      ; 5.060  ; 4.711  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[1]    ; inclk      ; 7.024  ; 6.559  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[2]    ; inclk      ; 5.909  ; 5.510  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[3]    ; inclk      ; 5.829  ; 5.391  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[4]    ; inclk      ; 6.970  ; 6.524  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[5]    ; inclk      ; 6.877  ; 6.438  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[6]    ; inclk      ; 7.233  ; 6.840  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[7]    ; inclk      ; 4.593  ; 4.309  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[8]    ; inclk      ; 7.028  ; 6.622  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[9]    ; inclk      ; 5.191  ; 4.864  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[10]   ; inclk      ; 4.892  ; 4.542  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[11]   ; inclk      ; 6.452  ; 6.029  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[12]   ; inclk      ; 5.400  ; 5.102  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[13]   ; inclk      ; 4.619  ; 4.927  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB3_dat[*]     ; inclk      ; 4.047  ; 3.752  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[0]    ; inclk      ; 6.190  ; 5.801  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[1]    ; inclk      ; 5.882  ; 5.490  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[2]    ; inclk      ; 5.297  ; 4.968  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[3]    ; inclk      ; 4.371  ; 4.116  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[4]    ; inclk      ; 5.460  ; 5.126  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[5]    ; inclk      ; 4.047  ; 3.752  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[6]    ; inclk      ; 4.897  ; 4.648  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[7]    ; inclk      ; 5.587  ; 5.207  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[8]    ; inclk      ; 5.971  ; 5.624  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[9]    ; inclk      ; 6.003  ; 5.604  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[10]   ; inclk      ; 4.868  ; 4.607  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[11]   ; inclk      ; 6.149  ; 5.723  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[12]   ; inclk      ; 5.865  ; 5.533  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[13]   ; inclk      ; 4.331  ; 4.575  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB4_dat[*]     ; inclk      ; 4.666  ; 4.498  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[0]    ; inclk      ; 4.839  ; 4.498  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[1]    ; inclk      ; 5.200  ; 4.866  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[2]    ; inclk      ; 5.820  ; 5.343  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[3]    ; inclk      ; 6.696  ; 6.279  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[4]    ; inclk      ; 5.025  ; 4.593  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[5]    ; inclk      ; 7.589  ; 7.048  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[6]    ; inclk      ; 5.417  ; 5.030  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[7]    ; inclk      ; 5.725  ; 5.365  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[8]    ; inclk      ; 5.364  ; 4.958  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[9]    ; inclk      ; 5.195  ; 4.843  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[10]   ; inclk      ; 5.507  ; 5.057  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[11]   ; inclk      ; 5.131  ; 4.756  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[12]   ; inclk      ; 5.403  ; 4.999  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[13]   ; inclk      ; 4.666  ; 5.023  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB5_dat[*]     ; inclk      ; 4.567  ; 4.701  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[0]    ; inclk      ; 5.551  ; 5.170  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[1]    ; inclk      ; 5.447  ; 5.078  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[2]    ; inclk      ; 5.200  ; 4.796  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[3]    ; inclk      ; 7.772  ; 7.243  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[4]    ; inclk      ; 5.325  ; 4.937  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[5]    ; inclk      ; 7.736  ; 7.239  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[6]    ; inclk      ; 5.148  ; 4.730  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[7]    ; inclk      ; 5.397  ; 4.962  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[8]    ; inclk      ; 5.030  ; 4.722  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[9]    ; inclk      ; 5.682  ; 5.260  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[10]   ; inclk      ; 5.013  ; 4.701  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[11]   ; inclk      ; 7.832  ; 7.348  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[12]   ; inclk      ; 7.457  ; 6.915  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[13]   ; inclk      ; 4.567  ; 4.948  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB6_dat[*]     ; inclk      ; 3.360  ; 3.213  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[0]    ; inclk      ; 3.981  ; 3.818  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[1]    ; inclk      ; 4.227  ; 4.042  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[2]    ; inclk      ; 3.846  ; 3.699  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[3]    ; inclk      ; 4.498  ; 4.191  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[4]    ; inclk      ; 4.647  ; 4.425  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[5]    ; inclk      ; 4.225  ; 4.078  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[6]    ; inclk      ; 3.605  ; 3.343  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[7]    ; inclk      ; 4.261  ; 4.094  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[8]    ; inclk      ; 4.617  ; 4.418  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[9]    ; inclk      ; 4.447  ; 4.253  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[10]   ; inclk      ; 3.360  ; 3.213  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[11]   ; inclk      ; 3.426  ; 3.284  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[12]   ; inclk      ; 3.879  ; 3.760  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[13]   ; inclk      ; 4.406  ; 4.649  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB7_dat[*]     ; inclk      ; 2.269  ; 2.228  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[0]    ; inclk      ; 2.561  ; 2.543  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[1]    ; inclk      ; 2.412  ; 2.354  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[2]    ; inclk      ; 2.288  ; 2.243  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[3]    ; inclk      ; 2.535  ; 2.533  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[4]    ; inclk      ; 2.613  ; 2.579  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[5]    ; inclk      ; 2.562  ; 2.553  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[6]    ; inclk      ; 2.536  ; 2.526  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[7]    ; inclk      ; 2.596  ; 2.567  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[8]    ; inclk      ; 2.305  ; 2.261  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[9]    ; inclk      ; 2.273  ; 2.228  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[10]   ; inclk      ; 2.608  ; 2.589  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[11]   ; inclk      ; 2.573  ; 2.571  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[12]   ; inclk      ; 2.862  ; 2.830  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[13]   ; inclk      ; 2.269  ; 2.286  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB8_dat[*]     ; inclk      ; 2.880  ; 2.820  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[0]    ; inclk      ; 2.887  ; 2.849  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[1]    ; inclk      ; 2.933  ; 2.867  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[2]    ; inclk      ; 3.216  ; 3.168  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[3]    ; inclk      ; 3.233  ; 3.144  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[4]    ; inclk      ; 2.880  ; 2.820  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[5]    ; inclk      ; 3.216  ; 3.124  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[6]    ; inclk      ; 3.235  ; 3.153  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[7]    ; inclk      ; 2.904  ; 2.854  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[8]    ; inclk      ; 3.201  ; 3.155  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[9]    ; inclk      ; 3.272  ; 3.180  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[10]   ; inclk      ; 3.206  ; 3.143  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[11]   ; inclk      ; 3.259  ; 3.166  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[12]   ; inclk      ; 3.243  ; 3.198  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[13]   ; inclk      ; 3.046  ; 3.130  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB_clk[*]      ; inclk      ; 3.341  ; 3.297  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[0]     ; inclk      ; 4.479  ; 4.298  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[1]     ; inclk      ; 5.670  ; 5.419  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[2]     ; inclk      ; 4.613  ; 4.433  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[3]     ; inclk      ; 6.272  ; 5.939  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[4]     ; inclk      ; 6.373  ; 6.066  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[5]     ; inclk      ; 3.981  ; 3.875  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[6]     ; inclk      ; 4.784  ; 4.602  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[7]     ; inclk      ; 3.341  ; 3.297  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; grn_led            ; inclk      ; 4.228  ; 3.984  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; lvds_txa           ; inclk      ; 5.422  ; 5.741  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; lvds_txb           ; inclk      ; 5.188  ; 5.488  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; red_led            ; inclk      ; 4.229  ; 4.480  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; smb_clk            ; inclk      ; 4.114  ; 4.025  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; smb_data           ; inclk      ; 3.254  ; 3.247  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; wdog               ; inclk      ; 5.532  ; 5.150  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; ylw_led            ; inclk      ; 4.320  ; 4.570  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc1_clk           ; inclk      ;        ; 1.230  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc2_clk           ; inclk      ;        ; 1.230  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc3_clk           ; inclk      ;        ; 1.212  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc4_clk           ; inclk      ;        ; 1.202  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc5_clk           ; inclk      ;        ; 1.229  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc6_clk           ; inclk      ;        ; 1.244  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc7_clk           ; inclk      ;        ; 1.236  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc8_clk           ; inclk      ;        ; 1.212  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; bias_dac_ncs[*]    ; inclk      ; 2.560  ; 2.634  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[0]   ; inclk      ; 3.861  ; 4.013  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[1]   ; inclk      ; 3.848  ; 4.136  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[2]   ; inclk      ; 4.255  ; 4.449  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[3]   ; inclk      ; 6.320  ; 6.815  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[4]   ; inclk      ; 4.380  ; 4.705  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[5]   ; inclk      ; 3.185  ; 3.204  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[6]   ; inclk      ; 2.927  ; 2.970  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[7]   ; inclk      ; 2.560  ; 2.634  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; dac_clk[*]         ; inclk      ; 2.753  ; 1.752  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[0]        ; inclk      ; 4.222  ; 3.438  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[1]        ; inclk      ; 4.408  ; 3.634  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[2]        ; inclk      ; 4.167  ; 3.304  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[3]        ; inclk      ; 6.279  ; 5.910  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[4]        ; inclk      ; 6.724  ; 5.535  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[5]        ; inclk      ; 3.925  ; 2.958  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[6]        ; inclk      ; 2.753  ; 1.752  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[7]        ; inclk      ; 2.815  ; 2.205  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; dac_dat[*]         ; inclk      ; 3.053  ; 2.975  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[0]        ; inclk      ; 3.908  ; 3.786  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[1]        ; inclk      ; 5.978  ; 5.483  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[2]        ; inclk      ; 4.515  ; 4.303  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[3]        ; inclk      ; 6.979  ; 6.511  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[4]        ; inclk      ; 5.112  ; 4.796  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[5]        ; inclk      ; 3.678  ; 3.610  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[6]        ; inclk      ; 3.357  ; 3.156  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[7]        ; inclk      ; 3.053  ; 2.975  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; offset_dac_ncs[*]  ; inclk      ; 2.242  ; 2.259  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[0] ; inclk      ; 4.678  ; 4.883  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[1] ; inclk      ; 6.139  ; 6.552  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[2] ; inclk      ; 3.041  ; 3.221  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[3] ; inclk      ; 6.511  ; 7.013  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[4] ; inclk      ; 5.411  ; 5.818  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[5] ; inclk      ; 3.036  ; 3.229  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[6] ; inclk      ; 2.242  ; 2.259  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[7] ; inclk      ; 2.263  ; 2.306  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; dac_clk[*]         ; inclk      ; 1.610  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[0]        ; inclk      ; 3.229  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[1]        ; inclk      ; 3.294  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[2]        ; inclk      ; 3.046  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[3]        ; inclk      ; 5.368  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[4]        ; inclk      ; 5.115  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[5]        ; inclk      ; 2.790  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[6]        ; inclk      ; 1.610  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[7]        ; inclk      ; 2.086  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; pnf                ; inclk_ddr  ; 8.815  ; 8.905  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; pnf_per_byte[*]    ; inclk_ddr  ; 8.574  ; 8.614  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[0]   ; inclk_ddr  ; 9.148  ; 9.226  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[1]   ; inclk_ddr  ; 8.780  ; 8.850  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[2]   ; inclk_ddr  ; 9.299  ; 9.466  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[3]   ; inclk_ddr  ; 8.835  ; 8.942  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[4]   ; inclk_ddr  ; 8.635  ; 8.722  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[5]   ; inclk_ddr  ; 8.640  ; 8.721  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[6]   ; inclk_ddr  ; 8.663  ; 8.651  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[7]   ; inclk_ddr  ; 8.574  ; 8.614  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; test_complete      ; inclk_ddr  ; 9.615  ; 9.490  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; test_status[*]     ; inclk_ddr  ; 8.398  ; 8.340  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[0]    ; inclk_ddr  ; 8.788  ; 8.682  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[2]    ; inclk_ddr  ; 8.398  ; 8.340  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[3]    ; inclk_ddr  ; 8.462  ; 8.377  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[7]    ; inclk_ddr  ; 9.436  ; 9.316  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; mem_clk[*]         ; inclk_ddr  ; 7.236  ; 7.255  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk[0]        ; inclk_ddr  ; 7.236  ; 7.255  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_clk_n[*]       ; inclk_ddr  ; 7.234  ; 7.212  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk_n[0]      ; inclk_ddr  ; 7.234  ; 7.212  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqs[*]         ; inclk_ddr  ; 6.499  ; 6.488  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[0]        ; inclk_ddr  ; 6.499  ; 6.488  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[1]        ; inclk_ddr  ; 6.511  ; 6.500  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqsn[*]        ; inclk_ddr  ; 6.499  ; 6.488  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[0]       ; inclk_ddr  ; 6.499  ; 6.488  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[1]       ; inclk_ddr  ; 6.511  ; 6.500  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_clk[*]         ; inclk_ddr  ; 7.244  ; 7.288  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk[0]        ; inclk_ddr  ; 7.244  ; 7.288  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_clk_n[*]       ; inclk_ddr  ; 7.267  ; 7.220  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk_n[0]      ; inclk_ddr  ; 7.267  ; 7.220  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqs[*]         ; inclk_ddr  ; 6.581  ; 6.570  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[0]        ; inclk_ddr  ; 6.581  ; 6.570  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[1]        ; inclk_ddr  ; 6.593  ; 6.582  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqsn[*]        ; inclk_ddr  ; 6.581  ; 6.570  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[0]       ; inclk_ddr  ; 6.581  ; 6.570  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[1]       ; inclk_ddr  ; 6.593  ; 6.582  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dm[*]          ; inclk_ddr  ; 5.615  ; 5.612  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[0]         ; inclk_ddr  ; 5.642  ; 5.639  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[1]         ; inclk_ddr  ; 5.615  ; 5.612  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_dq[*]          ; inclk_ddr  ; 5.292  ; 5.281  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[0]         ; inclk_ddr  ; 5.389  ; 5.381  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[1]         ; inclk_ddr  ; 5.335  ; 5.324  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[2]         ; inclk_ddr  ; 5.325  ; 5.314  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[3]         ; inclk_ddr  ; 5.388  ; 5.380  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[4]         ; inclk_ddr  ; 5.398  ; 5.390  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[5]         ; inclk_ddr  ; 5.346  ; 5.338  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[6]         ; inclk_ddr  ; 5.346  ; 5.338  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[7]         ; inclk_ddr  ; 5.292  ; 5.281  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[8]         ; inclk_ddr  ; 5.362  ; 5.354  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[9]         ; inclk_ddr  ; 5.318  ; 5.307  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[10]        ; inclk_ddr  ; 5.308  ; 5.297  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[11]        ; inclk_ddr  ; 5.370  ; 5.362  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[12]        ; inclk_ddr  ; 5.370  ; 5.362  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[13]        ; inclk_ddr  ; 5.372  ; 5.364  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[14]        ; inclk_ddr  ; 5.362  ; 5.354  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[15]        ; inclk_ddr  ; 5.308  ; 5.297  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_dm[*]          ; inclk_ddr  ; 5.619  ; 5.642  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[0]         ; inclk_ddr  ; 5.648  ; 5.671  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[1]         ; inclk_ddr  ; 5.619  ; 5.642  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_dq[*]          ; inclk_ddr  ; 5.566  ; 5.587  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[0]         ; inclk_ddr  ; 5.658  ; 5.681  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[1]         ; inclk_ddr  ; 5.611  ; 5.632  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[2]         ; inclk_ddr  ; 5.601  ; 5.622  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[3]         ; inclk_ddr  ; 5.654  ; 5.677  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[4]         ; inclk_ddr  ; 5.664  ; 5.687  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[5]         ; inclk_ddr  ; 5.613  ; 5.636  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[6]         ; inclk_ddr  ; 5.613  ; 5.636  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[7]         ; inclk_ddr  ; 5.566  ; 5.587  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[8]         ; inclk_ddr  ; 5.629  ; 5.652  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[9]         ; inclk_ddr  ; 5.592  ; 5.613  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[10]        ; inclk_ddr  ; 5.582  ; 5.603  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[11]        ; inclk_ddr  ; 5.637  ; 5.660  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[12]        ; inclk_ddr  ; 5.637  ; 5.660  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[13]        ; inclk_ddr  ; 5.639  ; 5.662  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[14]        ; inclk_ddr  ; 5.629  ; 5.652  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[15]        ; inclk_ddr  ; 5.582  ; 5.603  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_addr[*]        ; inclk_ddr  ; 13.426 ; 13.422 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[0]       ; inclk_ddr  ; 13.432 ; 13.428 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[1]       ; inclk_ddr  ; 13.436 ; 13.432 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[2]       ; inclk_ddr  ; 13.443 ; 13.440 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[3]       ; inclk_ddr  ; 13.429 ; 13.426 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[4]       ; inclk_ddr  ; 13.443 ; 13.440 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[5]       ; inclk_ddr  ; 13.446 ; 13.442 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[6]       ; inclk_ddr  ; 13.429 ; 13.426 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[7]       ; inclk_ddr  ; 13.426 ; 13.422 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[8]       ; inclk_ddr  ; 13.455 ; 13.452 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[9]       ; inclk_ddr  ; 13.438 ; 13.434 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[10]      ; inclk_ddr  ; 13.571 ; 13.546 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[11]      ; inclk_ddr  ; 13.540 ; 13.515 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[12]      ; inclk_ddr  ; 13.581 ; 13.552 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ba[*]          ; inclk_ddr  ; 13.571 ; 13.546 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[0]         ; inclk_ddr  ; 13.571 ; 13.546 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[1]         ; inclk_ddr  ; 13.581 ; 13.552 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cas_n          ; inclk_ddr  ; 13.433 ; 13.430 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cke[*]         ; inclk_ddr  ; 13.442 ; 13.438 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cke[0]        ; inclk_ddr  ; 13.442 ; 13.438 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cs_n[*]        ; inclk_ddr  ; 13.436 ; 13.432 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cs_n[0]       ; inclk_ddr  ; 13.436 ; 13.432 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_odt[*]         ; inclk_ddr  ; 13.433 ; 13.430 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_odt[0]        ; inclk_ddr  ; 13.433 ; 13.430 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ras_n          ; inclk_ddr  ; 13.455 ; 13.452 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_we_n           ; inclk_ddr  ; 13.438 ; 13.434 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_addr[*]        ; inclk_ddr  ; 13.432 ; 13.454 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[0]       ; inclk_ddr  ; 13.437 ; 13.459 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[1]       ; inclk_ddr  ; 13.441 ; 13.463 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[2]       ; inclk_ddr  ; 13.449 ; 13.472 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[3]       ; inclk_ddr  ; 13.434 ; 13.457 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[4]       ; inclk_ddr  ; 13.449 ; 13.472 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[5]       ; inclk_ddr  ; 13.452 ; 13.474 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[6]       ; inclk_ddr  ; 13.434 ; 13.457 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[7]       ; inclk_ddr  ; 13.432 ; 13.454 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[8]       ; inclk_ddr  ; 13.457 ; 13.480 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[9]       ; inclk_ddr  ; 13.440 ; 13.462 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[10]      ; inclk_ddr  ; 13.579 ; 13.579 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[11]      ; inclk_ddr  ; 13.548 ; 13.548 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[12]      ; inclk_ddr  ; 13.589 ; 13.585 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ba[*]          ; inclk_ddr  ; 13.579 ; 13.579 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[0]         ; inclk_ddr  ; 13.579 ; 13.579 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[1]         ; inclk_ddr  ; 13.589 ; 13.585 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cas_n          ; inclk_ddr  ; 13.438 ; 13.461 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cke[*]         ; inclk_ddr  ; 13.447 ; 13.469 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cke[0]        ; inclk_ddr  ; 13.447 ; 13.469 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cs_n[*]        ; inclk_ddr  ; 13.441 ; 13.463 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cs_n[0]       ; inclk_ddr  ; 13.441 ; 13.463 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_odt[*]         ; inclk_ddr  ; 13.438 ; 13.461 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_odt[0]        ; inclk_ddr  ; 13.438 ; 13.461 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ras_n          ; inclk_ddr  ; 13.457 ; 13.480 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_we_n           ; inclk_ddr  ; 13.440 ; 13.462 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
+--------------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Setup Summary                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; -1.540 ; -8.971        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; 0.014  ; 0.000         ;
; mem_dqs[0]                                                                                                                                                                                                                               ; 0.213  ; 0.000         ;
; mem_dqs[1]                                                                                                                                                                                                                               ; 0.213  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; 0.534  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]                                                                         ; 2.658  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]                                                                         ; 3.738  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; 4.312  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; 7.978  ; 0.000         ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ; 8.204  ; 0.000         ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                                     ; 8.703  ; 0.000         ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                                                     ; 18.832 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Hold Summary                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; -0.025 ; -0.025        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; 0.004  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; 0.093  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; 0.180  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; 0.181  ; 0.000         ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                                                     ; 0.211  ; 0.000         ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ; 0.214  ; 0.000         ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                                     ; 0.215  ; 0.000         ;
; mem_dqs[0]                                                                                                                                                                                                                               ; 0.603  ; 0.000         ;
; mem_dqs[1]                                                                                                                                                                                                                               ; 0.603  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]                                                                         ; 0.896  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]                                                                         ; 2.138  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Recovery Summary                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; mem_dqs[0]                                                                                                                                                                                                                               ; -0.459 ; -0.459        ;
; mem_dqs[1]                                                                                                                                                                                                                               ; -0.439 ; -0.439        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; 0.281  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; 1.199  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; 3.151  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; 4.561  ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; 7.373  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Removal Summary                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                                                                                                                                                                    ; Slack ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; 0.389 ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; 0.392 ; 0.000         ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; 0.417 ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; 0.512 ; 0.000         ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; 0.809 ; 0.000         ;
; mem_dqs[1]                                                                                                                                                                                                                               ; 1.080 ; 0.000         ;
; mem_dqs[0]                                                                                                                                                                                                                               ; 1.100 ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+-------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; CCPP  ; Type             ; Clock                                                                                                                                                                                                                                    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+-------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -9.000 ; 1.000        ; 10.000         ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|pll1~OBSERVABLEPHASECOUNTERSELECTDFF ;
; -9.000 ; 1.000        ; 10.000         ; 0.000 ; Min Period       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|pll1~OBSERVABLEPHASEUPDOWNDFF        ;
; -0.666 ; 1.000        ; 1.666          ; 0.000 ; Port Rate        ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; mem_dqs[0]                                                                                                                                                                                                                                                                                                                                                            ;
; -0.666 ; 1.000        ; 1.666          ; 0.000 ; Port Rate        ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; mem_dqs[1]                                                                                                                                                                                                                                                                                                                                                            ;
; -0.593 ; 0.299        ; 1.022          ; 0.130 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|pll1~OBSERVABLEPHASECOUNTERSELECTDFF ;
; -0.593 ; 0.299        ; 1.022          ; 0.130 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|pll1~OBSERVABLEPHASEUPDOWNDFF        ;
; -0.475 ; 0.417        ; 1.022          ; 0.130 ; Low Pulse Width  ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|pll1~OBSERVABLEPHASECOUNTERSELECTDFF ;
; -0.475 ; 0.417        ; 1.022          ; 0.130 ; Low Pulse Width  ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|micron_ctrl_phy_alt_mem_phy_pll:half_rate.pll|altpll:altpll_component|altpll_8pg3:auto_generated|pll1~OBSERVABLEPHASEUPDOWNDFF        ;
; -0.378 ; 0.281        ; 0.800          ; 0.141 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_dir                                                                                                                           ;
; -0.378 ; 0.281        ; 0.800          ; 0.141 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[0]                                                                                                                      ;
; -0.378 ; 0.281        ; 0.800          ; 0.141 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[1]                                                                                                                      ;
; -0.378 ; 0.281        ; 0.800          ; 0.141 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[2]                                                                                                                      ;
; -0.378 ; 0.281        ; 0.800          ; 0.141 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[3]                                                                                                                      ;
; -0.377 ; 0.282        ; 0.800          ; 0.141 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|phs_shft_busy_siii                                                                                                                    ;
; -0.377 ; 0.282        ; 0.800          ; 0.141 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request                                                                                                                 ;
; -0.377 ; 0.282        ; 0.800          ; 0.141 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse                                                                                                           ;
; -0.377 ; 0.282        ; 0.800          ; 0.141 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse_2r                                                                                                        ;
; -0.377 ; 0.282        ; 0.800          ; 0.141 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse_r                                                                                                         ;
; -0.377 ; 0.282        ; 0.800          ; 0.141 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_2r                                                                                                             ;
; -0.377 ; 0.282        ; 0.800          ; 0.141 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_3r                                                                                                             ;
; -0.377 ; 0.282        ; 0.800          ; 0.141 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_ams                                                                                                            ;
; -0.377 ; 0.282        ; 0.800          ; 0.141 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_r                                                                                                              ;
; -0.376 ; 0.283        ; 0.800          ; 0.141 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n                                                                                                              ;
; -0.376 ; 0.283        ; 0.800          ; 0.141 ; High Pulse Width ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n_r                                                                                                            ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|dqi_captured_h                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|dqi_captured_l                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|dqi_captured_h                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|dqi_captured_l                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|dqi_captured_h                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|dqi_captured_l                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|dqi_captured_h                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|dqi_captured_l                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|dqi_captured_h                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|dqi_captured_l                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|dqi_captured_h                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|dqi_captured_l                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|dqi_captured_h                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|dqi_captured_l                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|dqi_captured_h                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|dqi_captured_l                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[1]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|dqi_captured_h                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[1]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|dqi_captured_l                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[1]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|dqi_captured_h                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[1]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|dqi_captured_l                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[1]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|dqi_captured_h                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[1]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|dqi_captured_l                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[1]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|dqi_captured_h                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[1]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|dqi_captured_l                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[1]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|dqi_captured_h                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[1]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|dqi_captured_l                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[1]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|dqi_captured_h                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[1]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|dqi_captured_l                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[1]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|dqi_captured_h                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[1]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|dqi_captured_l                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[1]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|dqi_captured_h                                                               ;
; -0.318 ; 0.202        ; 0.717          ; 0.197 ; Low Pulse Width  ; mem_dqs[1]                                                                                                                                                                                                                               ; Fall       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|dqi_captured_l                                                               ;
; -0.247 ; 0.412        ; 0.800          ; 0.141 ; Low Pulse Width  ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|phs_shft_busy_siii                                                                                                                    ;
; -0.247 ; 0.412        ; 0.800          ; 0.141 ; Low Pulse Width  ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n                                                                                                              ;
; -0.247 ; 0.412        ; 0.800          ; 0.141 ; Low Pulse Width  ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reconfig_reset_ams_n_r                                                                                                            ;
; -0.247 ; 0.412        ; 0.800          ; 0.141 ; Low Pulse Width  ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request                                                                                                                 ;
; -0.247 ; 0.412        ; 0.800          ; 0.141 ; Low Pulse Width  ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse                                                                                                           ;
; -0.247 ; 0.412        ; 0.800          ; 0.141 ; Low Pulse Width  ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse_2r                                                                                                        ;
; -0.247 ; 0.412        ; 0.800          ; 0.141 ; Low Pulse Width  ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_reprogram_request_pulse_r                                                                                                         ;
; -0.247 ; 0.412        ; 0.800          ; 0.141 ; Low Pulse Width  ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_2r                                                                                                             ;
; -0.247 ; 0.412        ; 0.800          ; 0.141 ; Low Pulse Width  ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_3r                                                                                                             ;
; -0.247 ; 0.412        ; 0.800          ; 0.141 ; Low Pulse Width  ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_ams                                                                                                            ;
; -0.247 ; 0.412        ; 0.800          ; 0.141 ; Low Pulse Width  ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|seq_pll_start_reconfig_r                                                                                                              ;
; -0.246 ; 0.413        ; 0.800          ; 0.141 ; Low Pulse Width  ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_dir                                                                                                                           ;
; -0.246 ; 0.413        ; 0.800          ; 0.141 ; Low Pulse Width  ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[0]                                                                                                                      ;
; -0.246 ; 0.413        ; 0.800          ; 0.141 ; Low Pulse Width  ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[1]                                                                                                                      ;
; -0.246 ; 0.413        ; 0.800          ; 0.141 ; Low Pulse Width  ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[2]                                                                                                                      ;
; -0.246 ; 0.413        ; 0.800          ; 0.141 ; Low Pulse Width  ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|pll_new_phase[3]                                                                                                                      ;
; -0.244 ; 0.274        ; 0.717          ; 0.199 ; High Pulse Width ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -0.244 ; 0.274        ; 0.717          ; 0.199 ; High Pulse Width ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -0.244 ; 0.274        ; 0.717          ; 0.199 ; High Pulse Width ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -0.244 ; 0.274        ; 0.717          ; 0.199 ; High Pulse Width ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -0.244 ; 0.274        ; 0.717          ; 0.199 ; High Pulse Width ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -0.244 ; 0.274        ; 0.717          ; 0.199 ; High Pulse Width ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -0.244 ; 0.274        ; 0.717          ; 0.199 ; High Pulse Width ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -0.244 ; 0.274        ; 0.717          ; 0.199 ; High Pulse Width ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -0.244 ; 0.274        ; 0.717          ; 0.199 ; High Pulse Width ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -0.244 ; 0.274        ; 0.717          ; 0.199 ; High Pulse Width ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -0.244 ; 0.274        ; 0.717          ; 0.199 ; High Pulse Width ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -0.244 ; 0.274        ; 0.717          ; 0.199 ; High Pulse Width ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -0.244 ; 0.274        ; 0.717          ; 0.199 ; High Pulse Width ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -0.244 ; 0.274        ; 0.717          ; 0.199 ; High Pulse Width ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -0.244 ; 0.274        ; 0.717          ; 0.199 ; High Pulse Width ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -0.244 ; 0.274        ; 0.717          ; 0.199 ; High Pulse Width ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -0.208 ; 0.310        ; 0.717          ; 0.199 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -0.208 ; 0.310        ; 0.717          ; 0.199 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -0.208 ; 0.310        ; 0.717          ; 0.199 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -0.208 ; 0.310        ; 0.717          ; 0.199 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -0.208 ; 0.310        ; 0.717          ; 0.199 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -0.208 ; 0.310        ; 0.717          ; 0.199 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -0.208 ; 0.310        ; 0.717          ; 0.199 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -0.208 ; 0.310        ; 0.717          ; 0.199 ; Low Pulse Width  ; mem_dqs[0]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -0.208 ; 0.310        ; 0.717          ; 0.199 ; Low Pulse Width  ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -0.208 ; 0.310        ; 0.717          ; 0.199 ; Low Pulse Width  ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -0.208 ; 0.310        ; 0.717          ; 0.199 ; Low Pulse Width  ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
; -0.208 ; 0.310        ; 0.717          ; 0.199 ; Low Pulse Width  ; mem_dqs[1]                                                                                                                                                                                                                               ; Rise       ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|ddr_dq_ddio_in_gen.dqi_ddio_in~DFFLO                                         ;
+--------+--------------+----------------+-------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                  ;
+---------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                                                  ;
+---------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc1_dat[*]   ; inclk      ; 7.751  ; 7.686  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[0]  ; inclk      ; 7.465  ; 7.400  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[1]  ; inclk      ; 7.751  ; 7.686  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[2]  ; inclk      ; 7.603  ; 7.555  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[3]  ; inclk      ; 6.827  ; 6.808  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[4]  ; inclk      ; 6.786  ; 6.746  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[5]  ; inclk      ; 7.431  ; 7.383  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[6]  ; inclk      ; 7.279  ; 7.279  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[7]  ; inclk      ; 7.229  ; 7.189  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[8]  ; inclk      ; 7.555  ; 7.523  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[9]  ; inclk      ; 7.205  ; 7.181  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[10] ; inclk      ; 7.181  ; 7.137  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[11] ; inclk      ; 6.926  ; 6.878  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[12] ; inclk      ; 7.149  ; 7.093  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[13] ; inclk      ; 7.131  ; 7.106  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc2_dat[*]   ; inclk      ; 7.018  ; 6.949  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[0]  ; inclk      ; 6.415  ; 6.397  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[1]  ; inclk      ; 6.531  ; 6.498  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[2]  ; inclk      ; 6.403  ; 6.369  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[3]  ; inclk      ; 6.314  ; 6.267  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[4]  ; inclk      ; 6.186  ; 6.151  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[5]  ; inclk      ; 7.018  ; 6.949  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[6]  ; inclk      ; 6.615  ; 6.571  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[7]  ; inclk      ; 6.187  ; 6.222  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[8]  ; inclk      ; 6.317  ; 6.289  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[9]  ; inclk      ; 6.366  ; 6.361  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[10] ; inclk      ; 6.149  ; 6.144  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[11] ; inclk      ; 6.263  ; 6.207  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[12] ; inclk      ; 6.130  ; 6.123  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[13] ; inclk      ; 6.182  ; 6.205  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc3_dat[*]   ; inclk      ; 7.486  ; 7.420  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[0]  ; inclk      ; 7.364  ; 7.302  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[1]  ; inclk      ; 7.421  ; 7.376  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[2]  ; inclk      ; 7.486  ; 7.420  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[3]  ; inclk      ; 7.340  ; 7.282  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[4]  ; inclk      ; 7.067  ; 6.991  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[5]  ; inclk      ; 6.767  ; 6.727  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[6]  ; inclk      ; 7.053  ; 7.018  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[7]  ; inclk      ; 6.778  ; 6.772  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[8]  ; inclk      ; 6.809  ; 6.767  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[9]  ; inclk      ; 6.885  ; 6.868  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[10] ; inclk      ; 6.828  ; 6.802  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[11] ; inclk      ; 6.800  ; 6.770  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[12] ; inclk      ; 6.620  ; 6.611  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[13] ; inclk      ; 6.542  ; 6.495  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc4_dat[*]   ; inclk      ; 7.165  ; 7.109  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[0]  ; inclk      ; 6.583  ; 6.564  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[1]  ; inclk      ; 6.397  ; 6.395  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[2]  ; inclk      ; 6.743  ; 6.757  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[3]  ; inclk      ; 6.470  ; 6.447  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[4]  ; inclk      ; 6.371  ; 6.389  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[5]  ; inclk      ; 7.165  ; 7.109  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[6]  ; inclk      ; 6.734  ; 6.697  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[7]  ; inclk      ; 7.120  ; 7.050  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[8]  ; inclk      ; 6.515  ; 6.515  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[9]  ; inclk      ; 6.553  ; 6.520  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[10] ; inclk      ; 6.249  ; 6.263  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[11] ; inclk      ; 6.316  ; 6.306  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[12] ; inclk      ; 6.291  ; 6.292  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[13] ; inclk      ; 6.136  ; 6.088  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc5_dat[*]   ; inclk      ; 6.851  ; 6.781  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[0]  ; inclk      ; 6.034  ; 5.973  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[1]  ; inclk      ; 6.296  ; 6.246  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[2]  ; inclk      ; 6.319  ; 6.299  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[3]  ; inclk      ; 6.153  ; 6.107  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[4]  ; inclk      ; 6.212  ; 6.188  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[5]  ; inclk      ; 6.851  ; 6.781  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[6]  ; inclk      ; 6.296  ; 6.264  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[7]  ; inclk      ; 6.376  ; 6.357  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[8]  ; inclk      ; 6.507  ; 6.451  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[9]  ; inclk      ; 6.318  ; 6.273  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[10] ; inclk      ; 6.377  ; 6.342  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[11] ; inclk      ; 6.133  ; 6.120  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[12] ; inclk      ; 6.149  ; 6.101  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[13] ; inclk      ; 6.191  ; 6.179  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc6_dat[*]   ; inclk      ; 6.991  ; 6.882  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[0]  ; inclk      ; 5.947  ; 5.906  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[1]  ; inclk      ; 6.087  ; 6.034  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[2]  ; inclk      ; 5.886  ; 5.838  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[3]  ; inclk      ; 5.888  ; 5.860  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[4]  ; inclk      ; 6.060  ; 6.031  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[5]  ; inclk      ; 6.991  ; 6.882  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[6]  ; inclk      ; 5.905  ; 5.898  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[7]  ; inclk      ; 6.522  ; 6.449  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[8]  ; inclk      ; 5.871  ; 5.845  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[9]  ; inclk      ; 5.879  ; 5.859  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[10] ; inclk      ; 5.886  ; 5.853  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[11] ; inclk      ; 5.784  ; 5.767  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[12] ; inclk      ; 5.607  ; 5.598  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[13] ; inclk      ; 5.610  ; 5.592  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc7_dat[*]   ; inclk      ; 7.580  ; 7.516  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[0]  ; inclk      ; 7.295  ; 7.248  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[1]  ; inclk      ; 7.580  ; 7.516  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[2]  ; inclk      ; 7.426  ; 7.347  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[3]  ; inclk      ; 7.341  ; 7.316  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[4]  ; inclk      ; 7.243  ; 7.179  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[5]  ; inclk      ; 6.893  ; 6.859  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[6]  ; inclk      ; 7.109  ; 7.088  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[7]  ; inclk      ; 6.924  ; 6.897  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[8]  ; inclk      ; 6.841  ; 6.794  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[9]  ; inclk      ; 6.834  ; 6.817  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[10] ; inclk      ; 6.522  ; 6.541  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[11] ; inclk      ; 6.753  ; 6.758  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[12] ; inclk      ; 6.715  ; 6.706  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[13] ; inclk      ; 6.549  ; 6.543  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc8_dat[*]   ; inclk      ; 6.892  ; 6.809  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[0]  ; inclk      ; 6.378  ; 6.314  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[1]  ; inclk      ; 6.116  ; 6.088  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[2]  ; inclk      ; 6.256  ; 6.222  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[3]  ; inclk      ; 6.285  ; 6.226  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[4]  ; inclk      ; 6.042  ; 6.001  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[5]  ; inclk      ; 6.892  ; 6.809  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[6]  ; inclk      ; 5.899  ; 5.906  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[7]  ; inclk      ; 6.333  ; 6.290  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[8]  ; inclk      ; 6.329  ; 6.261  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[9]  ; inclk      ; 6.256  ; 6.203  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[10] ; inclk      ; 5.981  ; 5.927  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[11] ; inclk      ; 6.013  ; 5.956  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[12] ; inclk      ; 6.296  ; 6.235  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[13] ; inclk      ; 5.952  ; 5.902  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; card_id       ; inclk      ; 4.262  ; 4.216  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; rst_n         ; inclk      ; 6.689  ; 6.644  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; slot_id[*]    ; inclk      ; 6.100  ; 6.053  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[0]   ; inclk      ; 6.010  ; 5.990  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[1]   ; inclk      ; 5.938  ; 5.887  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[2]   ; inclk      ; 6.100  ; 6.053  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[3]   ; inclk      ; 5.956  ; 5.905  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; smb_data      ; inclk      ; 4.209  ; 4.155  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; ttl_in1       ; inclk      ; 6.228  ; 6.192  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; lvds_cmd      ; inclk      ; 4.258  ; 4.211  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                             ;
; lvds_sync     ; inclk      ; -6.074 ; -6.119 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[4]                                                                                                             ;
; mem_dq[*]     ; mem_dqs[0] ; -0.240 ; -0.259 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[0]    ; mem_dqs[0] ; -0.324 ; -0.345 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[1]    ; mem_dqs[0] ; -0.240 ; -0.259 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[2]    ; mem_dqs[0] ; -0.337 ; -0.359 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[3]    ; mem_dqs[0] ; -0.324 ; -0.345 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[4]    ; mem_dqs[0] ; -0.314 ; -0.335 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[5]    ; mem_dqs[0] ; -0.364 ; -0.385 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[6]    ; mem_dqs[0] ; -0.364 ; -0.385 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[7]    ; mem_dqs[0] ; -0.280 ; -0.299 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
; mem_dq[*]     ; mem_dqs[0] ; -0.190 ; -0.210 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[0]    ; mem_dqs[0] ; -0.274 ; -0.296 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[1]    ; mem_dqs[0] ; -0.190 ; -0.210 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[2]    ; mem_dqs[0] ; -0.287 ; -0.310 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[3]    ; mem_dqs[0] ; -0.274 ; -0.296 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[4]    ; mem_dqs[0] ; -0.264 ; -0.286 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[5]    ; mem_dqs[0] ; -0.314 ; -0.336 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[6]    ; mem_dqs[0] ; -0.314 ; -0.336 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[7]    ; mem_dqs[0] ; -0.230 ; -0.250 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
; mem_dq[*]     ; mem_dqs[1] ; -0.270 ; -0.289 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[8]    ; mem_dqs[1] ; -0.364 ; -0.385 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[9]    ; mem_dqs[1] ; -0.270 ; -0.289 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[10]   ; mem_dqs[1] ; -0.367 ; -0.389 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[11]   ; mem_dqs[1] ; -0.354 ; -0.375 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[12]   ; mem_dqs[1] ; -0.354 ; -0.375 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[13]   ; mem_dqs[1] ; -0.344 ; -0.365 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[14]   ; mem_dqs[1] ; -0.354 ; -0.375 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[15]   ; mem_dqs[1] ; -0.270 ; -0.289 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
; mem_dq[*]     ; mem_dqs[1] ; -0.220 ; -0.240 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[8]    ; mem_dqs[1] ; -0.314 ; -0.336 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[9]    ; mem_dqs[1] ; -0.220 ; -0.240 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[10]   ; mem_dqs[1] ; -0.317 ; -0.340 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[11]   ; mem_dqs[1] ; -0.304 ; -0.326 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[12]   ; mem_dqs[1] ; -0.304 ; -0.326 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[13]   ; mem_dqs[1] ; -0.294 ; -0.316 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[14]   ; mem_dqs[1] ; -0.304 ; -0.326 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[15]   ; mem_dqs[1] ; -0.220 ; -0.240 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
; mem_dq[*]     ; inclk_ddr  ; -1.444 ; -1.464 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[0]    ; inclk_ddr  ; -1.600 ; -1.620 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[1]    ; inclk_ddr  ; -1.451 ; -1.469 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[2]    ; inclk_ddr  ; -1.475 ; -1.493 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[3]    ; inclk_ddr  ; -1.661 ; -1.681 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[4]    ; inclk_ddr  ; -1.529 ; -1.549 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[5]    ; inclk_ddr  ; -1.626 ; -1.646 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[6]    ; inclk_ddr  ; -1.626 ; -1.646 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[7]    ; inclk_ddr  ; -1.549 ; -1.567 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[8]    ; inclk_ddr  ; -1.628 ; -1.648 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[9]    ; inclk_ddr  ; -1.530 ; -1.548 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[10]   ; inclk_ddr  ; -1.515 ; -1.533 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[11]   ; inclk_ddr  ; -1.517 ; -1.537 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[12]   ; inclk_ddr  ; -1.444 ; -1.464 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[13]   ; inclk_ddr  ; -1.640 ; -1.660 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[14]   ; inclk_ddr  ; -1.641 ; -1.661 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[15]   ; inclk_ddr  ; -1.583 ; -1.601 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
; mem_clk[*]    ; inclk_ddr  ; -1.558 ; -1.574 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
;  mem_clk[0]   ; inclk_ddr  ; -1.558 ; -1.574 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
+---------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                   ;
+---------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                                                  ;
+---------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc1_dat[*]   ; inclk      ; -4.395 ; -4.341 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[0]  ; inclk      ; -5.090 ; -5.021 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[1]  ; inclk      ; -5.309 ; -5.248 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[2]  ; inclk      ; -5.174 ; -5.112 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[3]  ; inclk      ; -4.468 ; -4.437 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[4]  ; inclk      ; -4.395 ; -4.341 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[5]  ; inclk      ; -5.010 ; -4.961 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[6]  ; inclk      ; -4.767 ; -4.762 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[7]  ; inclk      ; -4.795 ; -4.730 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[8]  ; inclk      ; -5.445 ; -5.419 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[9]  ; inclk      ; -5.204 ; -5.164 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[10] ; inclk      ; -5.255 ; -5.185 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[11] ; inclk      ; -5.063 ; -5.002 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[12] ; inclk      ; -5.174 ; -5.116 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[13] ; inclk      ; -5.215 ; -5.187 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc2_dat[*]   ; inclk      ; -4.320 ; -4.277 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[0]  ; inclk      ; -4.559 ; -4.569 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[1]  ; inclk      ; -4.667 ; -4.637 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[2]  ; inclk      ; -4.551 ; -4.515 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[3]  ; inclk      ; -4.458 ; -4.415 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[4]  ; inclk      ; -4.321 ; -4.277 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[5]  ; inclk      ; -5.119 ; -5.050 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[6]  ; inclk      ; -4.660 ; -4.596 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[7]  ; inclk      ; -4.320 ; -4.327 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[8]  ; inclk      ; -4.718 ; -4.694 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[9]  ; inclk      ; -4.837 ; -4.836 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[10] ; inclk      ; -4.724 ; -4.692 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[11] ; inclk      ; -4.817 ; -4.760 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[12] ; inclk      ; -4.653 ; -4.641 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[13] ; inclk      ; -4.796 ; -4.799 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc3_dat[*]   ; inclk      ; -4.603 ; -4.561 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[0]  ; inclk      ; -5.272 ; -5.236 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[1]  ; inclk      ; -5.308 ; -5.249 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[2]  ; inclk      ; -5.348 ; -5.275 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[3]  ; inclk      ; -5.220 ; -5.171 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[4]  ; inclk      ; -4.889 ; -4.806 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[5]  ; inclk      ; -4.603 ; -4.561 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[6]  ; inclk      ; -4.943 ; -4.912 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[7]  ; inclk      ; -4.817 ; -4.808 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[8]  ; inclk      ; -4.941 ; -4.932 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[9]  ; inclk      ; -4.934 ; -4.913 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[10] ; inclk      ; -4.991 ; -4.951 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[11] ; inclk      ; -5.005 ; -4.962 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[12] ; inclk      ; -4.814 ; -4.784 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[13] ; inclk      ; -4.874 ; -4.834 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc4_dat[*]   ; inclk      ; -4.151 ; -4.151 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[0]  ; inclk      ; -4.370 ; -4.373 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[1]  ; inclk      ; -4.158 ; -4.151 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[2]  ; inclk      ; -4.507 ; -4.519 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[3]  ; inclk      ; -4.281 ; -4.247 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[4]  ; inclk      ; -4.151 ; -4.152 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[5]  ; inclk      ; -4.902 ; -4.851 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[6]  ; inclk      ; -4.407 ; -4.349 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[7]  ; inclk      ; -4.779 ; -4.697 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[8]  ; inclk      ; -4.484 ; -4.461 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[9]  ; inclk      ; -4.557 ; -4.521 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[10] ; inclk      ; -4.309 ; -4.318 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[11] ; inclk      ; -4.528 ; -4.509 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[12] ; inclk      ; -4.449 ; -4.445 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[13] ; inclk      ; -4.356 ; -4.310 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc5_dat[*]   ; inclk      ; -4.136 ; -4.093 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[0]  ; inclk      ; -4.136 ; -4.093 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[1]  ; inclk      ; -4.347 ; -4.284 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[2]  ; inclk      ; -4.370 ; -4.348 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[3]  ; inclk      ; -4.204 ; -4.162 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[4]  ; inclk      ; -4.266 ; -4.227 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[5]  ; inclk      ; -4.867 ; -4.802 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[6]  ; inclk      ; -4.247 ; -4.211 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[7]  ; inclk      ; -4.348 ; -4.325 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[8]  ; inclk      ; -4.713 ; -4.666 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[9]  ; inclk      ; -4.571 ; -4.535 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[10] ; inclk      ; -4.775 ; -4.749 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[11] ; inclk      ; -4.650 ; -4.620 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[12] ; inclk      ; -4.568 ; -4.529 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[13] ; inclk      ; -4.701 ; -4.683 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc6_dat[*]   ; inclk      ; -4.029 ; -4.009 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[0]  ; inclk      ; -4.209 ; -4.172 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[1]  ; inclk      ; -4.306 ; -4.262 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[2]  ; inclk      ; -4.070 ; -4.031 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[3]  ; inclk      ; -4.078 ; -4.054 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[4]  ; inclk      ; -4.252 ; -4.231 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[5]  ; inclk      ; -5.127 ; -5.030 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[6]  ; inclk      ; -4.049 ; -4.020 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[7]  ; inclk      ; -4.658 ; -4.595 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[8]  ; inclk      ; -4.139 ; -4.110 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[9]  ; inclk      ; -4.227 ; -4.195 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[10] ; inclk      ; -4.281 ; -4.263 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[11] ; inclk      ; -4.267 ; -4.247 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[12] ; inclk      ; -4.029 ; -4.009 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[13] ; inclk      ; -4.086 ; -4.075 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc7_dat[*]   ; inclk      ; -4.729 ; -4.687 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[0]  ; inclk      ; -5.168 ; -5.116 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[1]  ; inclk      ; -5.385 ; -5.326 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[2]  ; inclk      ; -5.240 ; -5.166 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[3]  ; inclk      ; -5.130 ; -5.088 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[4]  ; inclk      ; -4.995 ; -4.930 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[5]  ; inclk      ; -4.729 ; -4.687 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[6]  ; inclk      ; -4.940 ; -4.904 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[7]  ; inclk      ; -4.817 ; -4.794 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[8]  ; inclk      ; -5.195 ; -5.144 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[9]  ; inclk      ; -5.125 ; -5.084 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[10] ; inclk      ; -4.907 ; -4.910 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[11] ; inclk      ; -5.223 ; -5.218 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[12] ; inclk      ; -5.186 ; -5.181 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[13] ; inclk      ; -5.118 ; -5.119 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc8_dat[*]   ; inclk      ; -3.974 ; -3.951 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[0]  ; inclk      ; -4.503 ; -4.462 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[1]  ; inclk      ; -4.209 ; -4.173 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[2]  ; inclk      ; -4.345 ; -4.301 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[3]  ; inclk      ; -4.378 ; -4.323 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[4]  ; inclk      ; -4.146 ; -4.116 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[5]  ; inclk      ; -4.968 ; -4.886 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[6]  ; inclk      ; -3.974 ; -3.951 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[7]  ; inclk      ; -4.355 ; -4.329 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[8]  ; inclk      ; -4.483 ; -4.433 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[9]  ; inclk      ; -4.664 ; -4.620 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[10] ; inclk      ; -4.431 ; -4.369 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[11] ; inclk      ; -4.464 ; -4.424 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[12] ; inclk      ; -4.716 ; -4.665 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[13] ; inclk      ; -4.448 ; -4.407 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; card_id       ; inclk      ; -3.809 ; -3.759 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; rst_n         ; inclk      ; -3.117 ; -3.098 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; slot_id[*]    ; inclk      ; -4.119 ; -4.098 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[0]   ; inclk      ; -4.365 ; -4.341 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[1]   ; inclk      ; -4.145 ; -4.139 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[2]   ; inclk      ; -4.264 ; -4.229 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[3]   ; inclk      ; -4.119 ; -4.098 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; smb_data      ; inclk      ; -3.758 ; -3.699 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; ttl_in1       ; inclk      ; -3.220 ; -3.182 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; lvds_cmd      ; inclk      ; -3.819 ; -3.778 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                             ;
; lvds_sync     ; inclk      ; 6.499  ; 6.537  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[4]                                                                                                             ;
; mem_dq[*]     ; mem_dqs[0] ; 0.673  ; 0.696  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[0]    ; mem_dqs[0] ; 0.633  ; 0.656  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[1]    ; mem_dqs[0] ; 0.552  ; 0.573  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[2]    ; mem_dqs[0] ; 0.645  ; 0.669  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[3]    ; mem_dqs[0] ; 0.633  ; 0.656  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[4]    ; mem_dqs[0] ; 0.623  ; 0.646  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[5]    ; mem_dqs[0] ; 0.673  ; 0.696  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[6]    ; mem_dqs[0] ; 0.673  ; 0.696  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[7]    ; mem_dqs[0] ; 0.592  ; 0.613  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
; mem_dq[*]     ; mem_dqs[0] ; 0.604  ; 0.627  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[0]    ; mem_dqs[0] ; 0.564  ; 0.587  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[1]    ; mem_dqs[0] ; 0.483  ; 0.504  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[2]    ; mem_dqs[0] ; 0.576  ; 0.600  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[3]    ; mem_dqs[0] ; 0.564  ; 0.587  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[4]    ; mem_dqs[0] ; 0.554  ; 0.577  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[5]    ; mem_dqs[0] ; 0.604  ; 0.627  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[6]    ; mem_dqs[0] ; 0.604  ; 0.627  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[7]    ; mem_dqs[0] ; 0.523  ; 0.544  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
; mem_dq[*]     ; mem_dqs[1] ; 0.675  ; 0.699  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[8]    ; mem_dqs[1] ; 0.673  ; 0.696  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[9]    ; mem_dqs[1] ; 0.582  ; 0.603  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[10]   ; mem_dqs[1] ; 0.675  ; 0.699  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[11]   ; mem_dqs[1] ; 0.663  ; 0.686  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[12]   ; mem_dqs[1] ; 0.663  ; 0.686  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[13]   ; mem_dqs[1] ; 0.653  ; 0.676  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[14]   ; mem_dqs[1] ; 0.663  ; 0.686  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[15]   ; mem_dqs[1] ; 0.582  ; 0.603  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
; mem_dq[*]     ; mem_dqs[1] ; 0.606  ; 0.630  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[8]    ; mem_dqs[1] ; 0.604  ; 0.627  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[9]    ; mem_dqs[1] ; 0.513  ; 0.534  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[10]   ; mem_dqs[1] ; 0.606  ; 0.630  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[11]   ; mem_dqs[1] ; 0.594  ; 0.617  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[12]   ; mem_dqs[1] ; 0.594  ; 0.617  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[13]   ; mem_dqs[1] ; 0.584  ; 0.607  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[14]   ; mem_dqs[1] ; 0.594  ; 0.617  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[15]   ; mem_dqs[1] ; 0.513  ; 0.534  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
; mem_dq[*]     ; inclk_ddr  ; 2.085  ; 2.105  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[0]    ; inclk_ddr  ; 1.948  ; 1.968  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[1]    ; inclk_ddr  ; 1.828  ; 1.846  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[2]    ; inclk_ddr  ; 1.821  ; 1.839  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[3]    ; inclk_ddr  ; 1.975  ; 1.995  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[4]    ; inclk_ddr  ; 1.902  ; 1.922  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[5]    ; inclk_ddr  ; 2.085  ; 2.105  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[6]    ; inclk_ddr  ; 1.942  ; 1.962  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[7]    ; inclk_ddr  ; 1.868  ; 1.886  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[8]    ; inclk_ddr  ; 1.920  ; 1.940  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[9]    ; inclk_ddr  ; 1.870  ; 1.888  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[10]   ; inclk_ddr  ; 1.887  ; 1.905  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[11]   ; inclk_ddr  ; 1.861  ; 1.881  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[12]   ; inclk_ddr  ; 1.959  ; 1.979  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[13]   ; inclk_ddr  ; 1.951  ; 1.971  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[14]   ; inclk_ddr  ; 1.971  ; 1.991  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[15]   ; inclk_ddr  ; 1.894  ; 1.912  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
; mem_clk[*]    ; inclk_ddr  ; 1.749  ; 1.766  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
;  mem_clk[0]   ; inclk_ddr  ; 1.749  ; 1.766  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
+---------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                             ;
+--------------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                                                  ;
+--------------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc1_clk           ; inclk      ; 1.302  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc2_clk           ; inclk      ; 1.302  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc3_clk           ; inclk      ; 1.285  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc4_clk           ; inclk      ; 1.275  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc5_clk           ; inclk      ; 1.301  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc6_clk           ; inclk      ; 1.315  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc7_clk           ; inclk      ; 1.308  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc8_clk           ; inclk      ; 1.290  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; card_id            ; inclk      ; 4.598  ; 4.578  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB1_dat[*]     ; inclk      ; 3.902  ; 3.948  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[0]    ; inclk      ; 3.902  ; 3.948  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[1]    ; inclk      ; 3.696  ; 3.748  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[2]    ; inclk      ; 3.677  ; 3.681  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[3]    ; inclk      ; 3.076  ; 3.049  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[4]    ; inclk      ; 3.459  ; 3.468  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[5]    ; inclk      ; 3.436  ; 3.470  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[6]    ; inclk      ; 3.180  ; 3.232  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[7]    ; inclk      ; 2.518  ; 2.466  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[8]    ; inclk      ; 3.408  ; 3.451  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[9]    ; inclk      ; 3.450  ; 3.465  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[10]   ; inclk      ; 3.655  ; 3.701  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[11]   ; inclk      ; 2.661  ; 2.611  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[12]   ; inclk      ; 3.819  ; 3.863  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[13]   ; inclk      ; 3.536  ; 3.475  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB2_dat[*]     ; inclk      ; 4.710  ; 4.801  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[0]    ; inclk      ; 3.373  ; 3.314  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[1]    ; inclk      ; 4.603  ; 4.637  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[2]    ; inclk      ; 3.764  ; 3.785  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[3]    ; inclk      ; 3.822  ; 3.809  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[4]    ; inclk      ; 4.515  ; 4.610  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[5]    ; inclk      ; 4.474  ; 4.556  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[6]    ; inclk      ; 4.710  ; 4.801  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[7]    ; inclk      ; 3.089  ; 3.011  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[8]    ; inclk      ; 4.610  ; 4.610  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[9]    ; inclk      ; 3.439  ; 3.382  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[10]   ; inclk      ; 3.231  ; 3.174  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[11]   ; inclk      ; 4.174  ; 4.218  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[12]   ; inclk      ; 3.609  ; 3.589  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[13]   ; inclk      ; 3.239  ; 3.268  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB3_dat[*]     ; inclk      ; 4.147  ; 4.189  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[0]    ; inclk      ; 4.147  ; 4.189  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[1]    ; inclk      ; 3.944  ; 3.988  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[2]    ; inclk      ; 3.577  ; 3.596  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[3]    ; inclk      ; 2.981  ; 2.940  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[4]    ; inclk      ; 3.684  ; 3.713  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[5]    ; inclk      ; 2.713  ; 2.633  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[6]    ; inclk      ; 3.322  ; 3.336  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[7]    ; inclk      ; 3.774  ; 3.797  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[8]    ; inclk      ; 4.019  ; 4.086  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[9]    ; inclk      ; 4.028  ; 4.073  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[10]   ; inclk      ; 3.295  ; 3.299  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[11]   ; inclk      ; 4.095  ; 4.137  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[12]   ; inclk      ; 3.944  ; 4.012  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[13]   ; inclk      ; 3.048  ; 3.082  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB4_dat[*]     ; inclk      ; 4.887  ; 4.961  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[0]    ; inclk      ; 3.228  ; 3.168  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[1]    ; inclk      ; 3.501  ; 3.434  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[2]    ; inclk      ; 3.843  ; 3.779  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[3]    ; inclk      ; 4.354  ; 4.380  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[4]    ; inclk      ; 3.368  ; 3.245  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[5]    ; inclk      ; 4.887  ; 4.961  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[6]    ; inclk      ; 3.624  ; 3.544  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[7]    ; inclk      ; 3.771  ; 3.711  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[8]    ; inclk      ; 3.541  ; 3.475  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[9]    ; inclk      ; 3.465  ; 3.408  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[10]   ; inclk      ; 3.681  ; 3.570  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[11]   ; inclk      ; 3.463  ; 3.354  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[12]   ; inclk      ; 3.552  ; 3.492  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[13]   ; inclk      ; 3.247  ; 3.344  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB5_dat[*]     ; inclk      ; 5.015  ; 5.126  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[0]    ; inclk      ; 3.743  ; 3.676  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[1]    ; inclk      ; 3.664  ; 3.601  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[2]    ; inclk      ; 3.490  ; 3.377  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[3]    ; inclk      ; 5.015  ; 5.063  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[4]    ; inclk      ; 3.535  ; 3.462  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[5]    ; inclk      ; 4.939  ; 5.033  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[6]    ; inclk      ; 3.403  ; 3.297  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[7]    ; inclk      ; 3.516  ; 3.411  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[8]    ; inclk      ; 3.363  ; 3.304  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[9]    ; inclk      ; 3.686  ; 3.627  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[10]   ; inclk      ; 3.370  ; 3.330  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[11]   ; inclk      ; 5.012  ; 5.126  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[12]   ; inclk      ; 4.858  ; 4.862  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[13]   ; inclk      ; 3.241  ; 3.316  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB6_dat[*]     ; inclk      ; 3.252  ; 3.268  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[0]    ; inclk      ; 2.797  ; 2.788  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[1]    ; inclk      ; 2.942  ; 2.971  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[2]    ; inclk      ; 2.725  ; 2.741  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[3]    ; inclk      ; 3.058  ; 3.059  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[4]    ; inclk      ; 3.210  ; 3.261  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[5]    ; inclk      ; 3.004  ; 3.048  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[6]    ; inclk      ; 2.492  ; 2.424  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[7]    ; inclk      ; 3.008  ; 3.038  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[8]    ; inclk      ; 3.217  ; 3.268  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[9]    ; inclk      ; 3.074  ; 3.085  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[10]   ; inclk      ; 2.375  ; 2.341  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[11]   ; inclk      ; 2.443  ; 2.436  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[12]   ; inclk      ; 2.795  ; 2.837  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[13]   ; inclk      ; 3.252  ; 3.211  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB7_dat[*]     ; inclk      ; 2.172  ; 2.183  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[0]    ; inclk      ; 1.986  ; 1.992  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[1]    ; inclk      ; 1.858  ; 1.839  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[2]    ; inclk      ; 1.795  ; 1.776  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[3]    ; inclk      ; 1.979  ; 1.976  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[4]    ; inclk      ; 1.988  ; 2.003  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[5]    ; inclk      ; 1.992  ; 2.004  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[6]    ; inclk      ; 1.967  ; 1.979  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[7]    ; inclk      ; 1.981  ; 1.983  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[8]    ; inclk      ; 1.811  ; 1.792  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[9]    ; inclk      ; 1.780  ; 1.762  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[10]   ; inclk      ; 1.985  ; 2.002  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[11]   ; inclk      ; 1.999  ; 2.018  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[12]   ; inclk      ; 2.172  ; 2.183  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[13]   ; inclk      ; 1.811  ; 1.792  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB8_dat[*]     ; inclk      ; 2.411  ; 2.470  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[0]    ; inclk      ; 2.189  ; 2.212  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[1]    ; inclk      ; 2.183  ; 2.201  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[2]    ; inclk      ; 2.387  ; 2.446  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[3]    ; inclk      ; 2.363  ; 2.375  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[4]    ; inclk      ; 2.139  ; 2.145  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[5]    ; inclk      ; 2.348  ; 2.360  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[6]    ; inclk      ; 2.364  ; 2.379  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[7]    ; inclk      ; 2.159  ; 2.169  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[8]    ; inclk      ; 2.379  ; 2.426  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[9]    ; inclk      ; 2.390  ; 2.397  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[10]   ; inclk      ; 2.381  ; 2.411  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[11]   ; inclk      ; 2.378  ; 2.406  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[12]   ; inclk      ; 2.411  ; 2.470  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[13]   ; inclk      ; 2.322  ; 2.300  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB_clk[*]      ; inclk      ; 4.239  ; 4.191  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[0]     ; inclk      ; 3.137  ; 3.104  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[1]     ; inclk      ; 3.828  ; 3.807  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[2]     ; inclk      ; 3.215  ; 3.204  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[3]     ; inclk      ; 4.167  ; 4.123  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[4]     ; inclk      ; 4.239  ; 4.191  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[5]     ; inclk      ; 2.844  ; 2.844  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[6]     ; inclk      ; 3.356  ; 3.358  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[7]     ; inclk      ; 2.437  ; 2.429  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; grn_led            ; inclk      ; 2.899  ; 2.905  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; lvds_txa           ; inclk      ; 4.034  ; 3.955  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; lvds_txb           ; inclk      ; 3.779  ; 3.830  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; red_led            ; inclk      ; 3.027  ; 3.055  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; smb_clk            ; inclk      ; 3.694  ; 3.722  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; smb_data           ; inclk      ; 3.421  ; 3.439  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; wdog               ; inclk      ; 4.097  ; 4.031  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; ylw_led            ; inclk      ; 3.110  ; 3.059  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc1_clk           ; inclk      ;        ; 1.246  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc2_clk           ; inclk      ;        ; 1.246  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc3_clk           ; inclk      ;        ; 1.229  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc4_clk           ; inclk      ;        ; 1.219  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc5_clk           ; inclk      ;        ; 1.247  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc6_clk           ; inclk      ;        ; 1.261  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc7_clk           ; inclk      ;        ; 1.254  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc8_clk           ; inclk      ;        ; 1.234  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; bias_dac_ncs[*]    ; inclk      ; 4.467  ; 4.440  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[0]   ; inclk      ; 2.847  ; 2.820  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[1]   ; inclk      ; 2.763  ; 2.840  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[2]   ; inclk      ; 3.111  ; 3.060  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[3]   ; inclk      ; 4.467  ; 4.440  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[4]   ; inclk      ; 3.137  ; 3.194  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[5]   ; inclk      ; 2.423  ; 2.373  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[6]   ; inclk      ; 2.227  ; 2.191  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[7]   ; inclk      ; 1.943  ; 1.940  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; dac_clk[*]         ; inclk      ; 4.818  ; 4.822  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[0]        ; inclk      ; 3.545  ; 3.554  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[1]        ; inclk      ; 3.532  ; 3.618  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[2]        ; inclk      ; 4.314  ; 4.231  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[3]        ; inclk      ; 4.440  ; 4.456  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[4]        ; inclk      ; 4.818  ; 4.822  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[5]        ; inclk      ; 3.041  ; 2.987  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[6]        ; inclk      ; 3.172  ; 3.205  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[7]        ; inclk      ; 2.747  ; 2.742  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; dac_dat[*]         ; inclk      ; 4.670  ; 4.684  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[0]        ; inclk      ; 3.135  ; 3.147  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[1]        ; inclk      ; 3.961  ; 3.949  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[2]        ; inclk      ; 3.658  ; 3.694  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[3]        ; inclk      ; 4.670  ; 4.684  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[4]        ; inclk      ; 3.985  ; 3.946  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[5]        ; inclk      ; 2.827  ; 2.871  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[6]        ; inclk      ; 2.382  ; 2.360  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[7]        ; inclk      ; 2.603  ; 2.594  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; offset_dac_ncs[*]  ; inclk      ; 4.533  ; 4.497  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[0] ; inclk      ; 3.460  ; 3.374  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[1] ; inclk      ; 4.311  ; 4.249  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[2] ; inclk      ; 2.263  ; 2.316  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[3] ; inclk      ; 4.533  ; 4.497  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[4] ; inclk      ; 3.759  ; 3.750  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[5] ; inclk      ; 2.235  ; 2.260  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[6] ; inclk      ; 1.787  ; 1.768  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[7] ; inclk      ; 1.782  ; 1.766  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; dac_clk[*]         ; inclk      ; 3.906  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[0]        ; inclk      ; 2.564  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[1]        ; inclk      ; 2.473  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[2]        ; inclk      ; 2.339  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[3]        ; inclk      ; 3.906  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[4]        ; inclk      ; 3.749  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[5]        ; inclk      ; 2.289  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[6]        ; inclk      ; 1.449  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[7]        ; inclk      ; 1.730  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; pnf                ; inclk_ddr  ; 5.877  ; 5.855  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; pnf_per_byte[*]    ; inclk_ddr  ; 6.159  ; 6.179  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[0]   ; inclk_ddr  ; 6.055  ; 6.029  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[1]   ; inclk_ddr  ; 5.832  ; 5.814  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[2]   ; inclk_ddr  ; 6.159  ; 6.179  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[3]   ; inclk_ddr  ; 5.849  ; 5.839  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[4]   ; inclk_ddr  ; 5.750  ; 5.739  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[5]   ; inclk_ddr  ; 5.750  ; 5.743  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[6]   ; inclk_ddr  ; 5.788  ; 5.745  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[7]   ; inclk_ddr  ; 5.704  ; 5.662  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; test_complete      ; inclk_ddr  ; 6.261  ; 6.275  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; test_status[*]     ; inclk_ddr  ; 6.167  ; 6.175  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[0]    ; inclk_ddr  ; 5.752  ; 5.757  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[2]    ; inclk_ddr  ; 5.568  ; 5.571  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[3]    ; inclk_ddr  ; 5.583  ; 5.580  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[7]    ; inclk_ddr  ; 6.167  ; 6.175  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; mem_clk[*]         ; inclk_ddr  ; 4.532  ; 4.546  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk[0]        ; inclk_ddr  ; 4.532  ; 4.546  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_clk_n[*]       ; inclk_ddr  ; 4.549  ; 4.528  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk_n[0]      ; inclk_ddr  ; 4.549  ; 4.528  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqs[*]         ; inclk_ddr  ; 4.443  ; 4.473  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[0]        ; inclk_ddr  ; 4.432  ; 4.462  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[1]        ; inclk_ddr  ; 4.443  ; 4.473  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqsn[*]        ; inclk_ddr  ; 4.486  ; 4.449  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[0]       ; inclk_ddr  ; 4.475  ; 4.438  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[1]       ; inclk_ddr  ; 4.486  ; 4.449  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_clk[*]         ; inclk_ddr  ; 4.507  ; 4.534  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk[0]        ; inclk_ddr  ; 4.507  ; 4.534  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_clk_n[*]       ; inclk_ddr  ; 4.537  ; 4.503  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk_n[0]      ; inclk_ddr  ; 4.537  ; 4.503  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqs[*]         ; inclk_ddr  ; 4.416  ; 4.460  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[0]        ; inclk_ddr  ; 4.404  ; 4.448  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[1]        ; inclk_ddr  ; 4.416  ; 4.460  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqsn[*]        ; inclk_ddr  ; 4.473  ; 4.422  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[0]       ; inclk_ddr  ; 4.461  ; 4.410  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[1]       ; inclk_ddr  ; 4.473  ; 4.422  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dm[*]          ; inclk_ddr  ; 3.068  ; 3.077  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[0]         ; inclk_ddr  ; 3.068  ; 3.077  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[1]         ; inclk_ddr  ; 3.041  ; 3.050  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_dq[*]          ; inclk_ddr  ; 3.131  ; 3.126  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[0]         ; inclk_ddr  ; 3.122  ; 3.117  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[1]         ; inclk_ddr  ; 3.089  ; 3.083  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[2]         ; inclk_ddr  ; 3.079  ; 3.073  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[3]         ; inclk_ddr  ; 3.121  ; 3.116  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[4]         ; inclk_ddr  ; 3.131  ; 3.126  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[5]         ; inclk_ddr  ; 3.079  ; 3.074  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[6]         ; inclk_ddr  ; 3.079  ; 3.074  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[7]         ; inclk_ddr  ; 3.046  ; 3.040  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[8]         ; inclk_ddr  ; 3.095  ; 3.090  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[9]         ; inclk_ddr  ; 3.072  ; 3.066  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[10]        ; inclk_ddr  ; 3.062  ; 3.056  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[11]        ; inclk_ddr  ; 3.102  ; 3.097  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[12]        ; inclk_ddr  ; 3.102  ; 3.097  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[13]        ; inclk_ddr  ; 3.103  ; 3.098  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[14]        ; inclk_ddr  ; 3.093  ; 3.088  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[15]        ; inclk_ddr  ; 3.060  ; 3.054  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_dm[*]          ; inclk_ddr  ; 3.041  ; 3.064  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[0]         ; inclk_ddr  ; 3.041  ; 3.064  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[1]         ; inclk_ddr  ; 3.014  ; 3.037  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_dq[*]          ; inclk_ddr  ; 3.059  ; 3.082  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[0]         ; inclk_ddr  ; 3.051  ; 3.074  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[1]         ; inclk_ddr  ; 3.025  ; 3.047  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[2]         ; inclk_ddr  ; 3.015  ; 3.037  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[3]         ; inclk_ddr  ; 3.049  ; 3.072  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[4]         ; inclk_ddr  ; 3.059  ; 3.082  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[5]         ; inclk_ddr  ; 3.007  ; 3.030  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[6]         ; inclk_ddr  ; 3.007  ; 3.030  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[7]         ; inclk_ddr  ; 2.981  ; 3.003  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[8]         ; inclk_ddr  ; 3.024  ; 3.047  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[9]         ; inclk_ddr  ; 3.008  ; 3.030  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[10]        ; inclk_ddr  ; 2.998  ; 3.020  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[11]        ; inclk_ddr  ; 3.032  ; 3.055  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[12]        ; inclk_ddr  ; 3.032  ; 3.055  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[13]        ; inclk_ddr  ; 3.033  ; 3.056  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[14]        ; inclk_ddr  ; 3.023  ; 3.046  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[15]        ; inclk_ddr  ; 2.997  ; 3.019  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_addr[*]        ; inclk_ddr  ; 10.997 ; 10.991 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[0]       ; inclk_ddr  ; 10.878 ; 10.887 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[1]       ; inclk_ddr  ; 10.882 ; 10.891 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[2]       ; inclk_ddr  ; 10.889 ; 10.898 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[3]       ; inclk_ddr  ; 10.875 ; 10.884 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[4]       ; inclk_ddr  ; 10.889 ; 10.898 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[5]       ; inclk_ddr  ; 10.892 ; 10.901 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[6]       ; inclk_ddr  ; 10.875 ; 10.884 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[7]       ; inclk_ddr  ; 10.872 ; 10.881 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[8]       ; inclk_ddr  ; 10.900 ; 10.909 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[9]       ; inclk_ddr  ; 10.883 ; 10.892 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[10]      ; inclk_ddr  ; 10.975 ; 10.974 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[11]      ; inclk_ddr  ; 10.945 ; 10.944 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[12]      ; inclk_ddr  ; 10.997 ; 10.991 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ba[*]          ; inclk_ddr  ; 10.997 ; 10.991 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[0]         ; inclk_ddr  ; 10.975 ; 10.974 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[1]         ; inclk_ddr  ; 10.997 ; 10.991 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cas_n          ; inclk_ddr  ; 10.879 ; 10.888 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cke[*]         ; inclk_ddr  ; 10.888 ; 10.897 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cke[0]        ; inclk_ddr  ; 10.888 ; 10.897 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cs_n[*]        ; inclk_ddr  ; 10.882 ; 10.891 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cs_n[0]       ; inclk_ddr  ; 10.882 ; 10.891 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_odt[*]         ; inclk_ddr  ; 10.879 ; 10.888 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_odt[0]        ; inclk_ddr  ; 10.879 ; 10.888 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ras_n          ; inclk_ddr  ; 10.900 ; 10.909 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_we_n           ; inclk_ddr  ; 10.883 ; 10.892 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_addr[*]        ; inclk_ddr  ; 10.972 ; 10.979 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[0]       ; inclk_ddr  ; 10.850 ; 10.873 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[1]       ; inclk_ddr  ; 10.854 ; 10.877 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[2]       ; inclk_ddr  ; 10.862 ; 10.885 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[3]       ; inclk_ddr  ; 10.847 ; 10.870 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[4]       ; inclk_ddr  ; 10.862 ; 10.885 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[5]       ; inclk_ddr  ; 10.865 ; 10.888 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[6]       ; inclk_ddr  ; 10.847 ; 10.870 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[7]       ; inclk_ddr  ; 10.845 ; 10.868 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[8]       ; inclk_ddr  ; 10.872 ; 10.895 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[9]       ; inclk_ddr  ; 10.855 ; 10.878 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[10]      ; inclk_ddr  ; 10.950 ; 10.962 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[11]      ; inclk_ddr  ; 10.920 ; 10.932 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[12]      ; inclk_ddr  ; 10.972 ; 10.979 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ba[*]          ; inclk_ddr  ; 10.972 ; 10.979 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[0]         ; inclk_ddr  ; 10.950 ; 10.962 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[1]         ; inclk_ddr  ; 10.972 ; 10.979 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cas_n          ; inclk_ddr  ; 10.851 ; 10.874 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cke[*]         ; inclk_ddr  ; 10.860 ; 10.883 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cke[0]        ; inclk_ddr  ; 10.860 ; 10.883 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cs_n[*]        ; inclk_ddr  ; 10.854 ; 10.877 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cs_n[0]       ; inclk_ddr  ; 10.854 ; 10.877 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_odt[*]         ; inclk_ddr  ; 10.851 ; 10.874 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_odt[0]        ; inclk_ddr  ; 10.851 ; 10.874 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ras_n          ; inclk_ddr  ; 10.872 ; 10.895 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_we_n           ; inclk_ddr  ; 10.855 ; 10.878 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
+--------------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                     ;
+--------------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                                                  ;
+--------------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc1_clk           ; inclk      ; 1.025  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc2_clk           ; inclk      ; 1.025  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc3_clk           ; inclk      ; 1.008  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc4_clk           ; inclk      ; 0.998  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc5_clk           ; inclk      ; 1.026  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc6_clk           ; inclk      ; 1.040  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc7_clk           ; inclk      ; 1.033  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc8_clk           ; inclk      ; 1.014  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; card_id            ; inclk      ; 3.289  ; 3.250  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB1_dat[*]     ; inclk      ; 2.168  ; 2.118  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[0]    ; inclk      ; 3.487  ; 3.530  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[1]    ; inclk      ; 3.290  ; 3.338  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[2]    ; inclk      ; 3.272  ; 3.274  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[3]    ; inclk      ; 2.699  ; 2.672  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[4]    ; inclk      ; 3.064  ; 3.071  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[5]    ; inclk      ; 3.042  ; 3.073  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[6]    ; inclk      ; 2.798  ; 2.847  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[7]    ; inclk      ; 2.168  ; 2.118  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[8]    ; inclk      ; 3.015  ; 3.055  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[9]    ; inclk      ; 3.056  ; 3.069  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[10]   ; inclk      ; 3.251  ; 3.294  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[11]   ; inclk      ; 2.305  ; 2.257  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[12]   ; inclk      ; 3.406  ; 3.447  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[13]   ; inclk      ; 3.138  ; 3.080  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB2_dat[*]     ; inclk      ; 2.727  ; 2.652  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[0]    ; inclk      ; 2.999  ; 2.941  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[1]    ; inclk      ; 4.166  ; 4.198  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[2]    ; inclk      ; 3.367  ; 3.386  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[3]    ; inclk      ; 3.426  ; 3.413  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[4]    ; inclk      ; 4.085  ; 4.174  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[5]    ; inclk      ; 4.045  ; 4.121  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[6]    ; inclk      ; 4.271  ; 4.357  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[7]    ; inclk      ; 2.727  ; 2.652  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[8]    ; inclk      ; 4.175  ; 4.174  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[9]    ; inclk      ; 3.059  ; 3.004  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[10]   ; inclk      ; 2.862  ; 2.807  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[11]   ; inclk      ; 3.759  ; 3.799  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[12]   ; inclk      ; 3.221  ; 3.201  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[13]   ; inclk      ; 2.867  ; 2.895  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB3_dat[*]     ; inclk      ; 2.370  ; 2.292  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[0]    ; inclk      ; 3.736  ; 3.775  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[1]    ; inclk      ; 3.543  ; 3.583  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[2]    ; inclk      ; 3.193  ; 3.210  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[3]    ; inclk      ; 2.626  ; 2.587  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[4]    ; inclk      ; 3.296  ; 3.322  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[5]    ; inclk      ; 2.370  ; 2.292  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[6]    ; inclk      ; 2.950  ; 2.963  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[7]    ; inclk      ; 3.381  ; 3.402  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[8]    ; inclk      ; 3.615  ; 3.678  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[9]    ; inclk      ; 3.621  ; 3.664  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[10]   ; inclk      ; 2.925  ; 2.928  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[11]   ; inclk      ; 3.686  ; 3.724  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[12]   ; inclk      ; 3.543  ; 3.606  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[13]   ; inclk      ; 2.688  ; 2.721  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB4_dat[*]     ; inclk      ; 2.857  ; 2.798  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[0]    ; inclk      ; 2.857  ; 2.798  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[1]    ; inclk      ; 3.120  ; 3.055  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[2]    ; inclk      ; 3.445  ; 3.384  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[3]    ; inclk      ; 3.932  ; 3.955  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[4]    ; inclk      ; 2.991  ; 2.873  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[5]    ; inclk      ; 4.440  ; 4.509  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[6]    ; inclk      ; 3.238  ; 3.161  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[7]    ; inclk      ; 3.377  ; 3.319  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[8]    ; inclk      ; 3.158  ; 3.093  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[9]    ; inclk      ; 3.084  ; 3.029  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[10]   ; inclk      ; 3.293  ; 3.185  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[11]   ; inclk      ; 3.084  ; 2.979  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[12]   ; inclk      ; 3.169  ; 3.111  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[13]   ; inclk      ; 2.876  ; 2.969  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB5_dat[*]     ; inclk      ; 2.869  ; 2.923  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[0]    ; inclk      ; 3.349  ; 3.285  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[1]    ; inclk      ; 3.275  ; 3.213  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[2]    ; inclk      ; 3.108  ; 3.000  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[3]    ; inclk      ; 4.560  ; 4.605  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[4]    ; inclk      ; 3.152  ; 3.081  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[5]    ; inclk      ; 4.488  ; 4.576  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[6]    ; inclk      ; 3.025  ; 2.923  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[7]    ; inclk      ; 3.133  ; 3.031  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[8]    ; inclk      ; 2.986  ; 2.929  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[9]    ; inclk      ; 3.293  ; 3.237  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[10]   ; inclk      ; 2.993  ; 2.954  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[11]   ; inclk      ; 4.556  ; 4.664  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[12]   ; inclk      ; 4.411  ; 4.413  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[13]   ; inclk      ; 2.869  ; 2.941  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB6_dat[*]     ; inclk      ; 2.030  ; 1.996  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[0]    ; inclk      ; 2.433  ; 2.423  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[1]    ; inclk      ; 2.588  ; 2.614  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[2]    ; inclk      ; 2.382  ; 2.396  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[3]    ; inclk      ; 2.682  ; 2.681  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[4]    ; inclk      ; 2.826  ; 2.872  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[5]    ; inclk      ; 2.629  ; 2.671  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[6]    ; inclk      ; 2.142  ; 2.077  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[7]    ; inclk      ; 2.634  ; 2.661  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[8]    ; inclk      ; 2.832  ; 2.880  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[9]    ; inclk      ; 2.697  ; 2.708  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[10]   ; inclk      ; 2.030  ; 1.996  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[11]   ; inclk      ; 2.096  ; 2.090  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[12]   ; inclk      ; 2.431  ; 2.470  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[13]   ; inclk      ; 2.866  ; 2.828  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB7_dat[*]     ; inclk      ; 1.465  ; 1.446  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[0]    ; inclk      ; 1.662  ; 1.667  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[1]    ; inclk      ; 1.540  ; 1.521  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[2]    ; inclk      ; 1.480  ; 1.461  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[3]    ; inclk      ; 1.655  ; 1.651  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[4]    ; inclk      ; 1.663  ; 1.677  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[5]    ; inclk      ; 1.668  ; 1.678  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[6]    ; inclk      ; 1.644  ; 1.653  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[7]    ; inclk      ; 1.657  ; 1.658  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[8]    ; inclk      ; 1.496  ; 1.477  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[9]    ; inclk      ; 1.465  ; 1.446  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[10]   ; inclk      ; 1.661  ; 1.676  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[11]   ; inclk      ; 1.674  ; 1.690  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[12]   ; inclk      ; 1.838  ; 1.847  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[13]   ; inclk      ; 1.495  ; 1.477  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB8_dat[*]     ; inclk      ; 1.806  ; 1.810  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[0]    ; inclk      ; 1.854  ; 1.874  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[1]    ; inclk      ; 1.848  ; 1.865  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[2]    ; inclk      ; 2.043  ; 2.099  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[3]    ; inclk      ; 2.019  ; 2.029  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[4]    ; inclk      ; 1.806  ; 1.810  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[5]    ; inclk      ; 2.005  ; 2.016  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[6]    ; inclk      ; 2.019  ; 2.032  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[7]    ; inclk      ; 1.825  ; 1.833  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[8]    ; inclk      ; 2.035  ; 2.080  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[9]    ; inclk      ; 2.045  ; 2.050  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[10]   ; inclk      ; 2.036  ; 2.063  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[11]   ; inclk      ; 2.033  ; 2.058  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[12]   ; inclk      ; 2.065  ; 2.122  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[13]   ; inclk      ; 1.981  ; 1.959  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB_clk[*]      ; inclk      ; 2.022  ; 2.001  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[0]     ; inclk      ; 2.672  ; 2.628  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[1]     ; inclk      ; 3.345  ; 3.312  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[2]     ; inclk      ; 2.762  ; 2.739  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[3]     ; inclk      ; 3.668  ; 3.614  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[4]     ; inclk      ; 3.736  ; 3.677  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[5]     ; inclk      ; 2.393  ; 2.380  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[6]     ; inclk      ; 2.881  ; 2.871  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[7]     ; inclk      ; 2.022  ; 2.001  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; grn_led            ; inclk      ; 2.530  ; 2.536  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; lvds_txa           ; inclk      ; 3.454  ; 3.384  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; lvds_txb           ; inclk      ; 3.222  ; 3.260  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; red_led            ; inclk      ; 2.650  ; 2.677  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; smb_clk            ; inclk      ; 2.476  ; 2.448  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; smb_data           ; inclk      ; 2.067  ; 2.063  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; wdog               ; inclk      ; 3.203  ; 3.126  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; ylw_led            ; inclk      ; 2.732  ; 2.682  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc1_clk           ; inclk      ;        ; 0.971  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc2_clk           ; inclk      ;        ; 0.971  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc3_clk           ; inclk      ;        ; 0.954  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc4_clk           ; inclk      ;        ; 0.944  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc5_clk           ; inclk      ;        ; 0.972  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc6_clk           ; inclk      ;        ; 0.986  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc7_clk           ; inclk      ;        ; 0.979  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc8_clk           ; inclk      ;        ; 0.960  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; bias_dac_ncs[*]    ; inclk      ; 1.620  ; 1.616  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[0]   ; inclk      ; 2.479  ; 2.455  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[1]   ; inclk      ; 2.415  ; 2.489  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[2]   ; inclk      ; 2.749  ; 2.700  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[3]   ; inclk      ; 4.037  ; 4.012  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[4]   ; inclk      ; 2.772  ; 2.826  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[5]   ; inclk      ; 2.076  ; 2.029  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[6]   ; inclk      ; 1.891  ; 1.856  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[7]   ; inclk      ; 1.620  ; 1.616  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; dac_clk[*]         ; inclk      ; 1.629  ; 1.202  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[0]        ; inclk      ; 2.643  ; 2.235  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[1]        ; inclk      ; 2.645  ; 2.252  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[2]        ; inclk      ; 2.485  ; 2.041  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[3]        ; inclk      ; 3.884  ; 3.526  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[4]        ; inclk      ; 4.119  ; 3.364  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[5]        ; inclk      ; 2.441  ; 1.935  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[6]        ; inclk      ; 1.629  ; 1.202  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[7]        ; inclk      ; 1.763  ; 1.451  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; dac_dat[*]         ; inclk      ; 1.806  ; 1.780  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[0]        ; inclk      ; 2.360  ; 2.378  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[1]        ; inclk      ; 3.428  ; 3.408  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[2]        ; inclk      ; 2.716  ; 2.740  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[3]        ; inclk      ; 4.069  ; 4.090  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[4]        ; inclk      ; 2.932  ; 2.905  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[5]        ; inclk      ; 2.222  ; 2.231  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[6]        ; inclk      ; 1.963  ; 1.928  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[7]        ; inclk      ; 1.806  ; 1.780  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; offset_dac_ncs[*]  ; inclk      ; 1.465  ; 1.450  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[0] ; inclk      ; 3.066  ; 2.983  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[1] ; inclk      ; 3.889  ; 3.831  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[2] ; inclk      ; 1.941  ; 1.992  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[3] ; inclk      ; 4.100  ; 4.066  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[4] ; inclk      ; 3.362  ; 3.354  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[5] ; inclk      ; 1.897  ; 1.921  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[6] ; inclk      ; 1.473  ; 1.454  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[7] ; inclk      ; 1.465  ; 1.450  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; dac_clk[*]         ; inclk      ; 1.147  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[0]        ; inclk      ; 2.209  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[1]        ; inclk      ; 2.137  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[2]        ; inclk      ; 2.011  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[3]        ; inclk      ; 3.491  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[4]        ; inclk      ; 3.351  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[5]        ; inclk      ; 1.948  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[6]        ; inclk      ; 1.147  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[7]        ; inclk      ; 1.416  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; pnf                ; inclk_ddr  ; 5.623  ; 5.603  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; pnf_per_byte[*]    ; inclk_ddr  ; 5.456  ; 5.417  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[0]   ; inclk_ddr  ; 5.792  ; 5.769  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[1]   ; inclk_ddr  ; 5.578  ; 5.562  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[2]   ; inclk_ddr  ; 5.891  ; 5.910  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[3]   ; inclk_ddr  ; 5.594  ; 5.586  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[4]   ; inclk_ddr  ; 5.502  ; 5.492  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[5]   ; inclk_ddr  ; 5.502  ; 5.496  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[6]   ; inclk_ddr  ; 5.540  ; 5.499  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[7]   ; inclk_ddr  ; 5.456  ; 5.417  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; test_complete      ; inclk_ddr  ; 5.991  ; 6.003  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; test_status[*]     ; inclk_ddr  ; 5.329  ; 5.331  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[0]    ; inclk_ddr  ; 5.505  ; 5.508  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[2]    ; inclk_ddr  ; 5.329  ; 5.331  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[3]    ; inclk_ddr  ; 5.344  ; 5.340  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[7]    ; inclk_ddr  ; 5.900  ; 5.907  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; mem_clk[*]         ; inclk_ddr  ; 4.417  ; 4.431  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk[0]        ; inclk_ddr  ; 4.417  ; 4.431  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_clk_n[*]       ; inclk_ddr  ; 4.414  ; 4.399  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk_n[0]      ; inclk_ddr  ; 4.414  ; 4.399  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqs[*]         ; inclk_ddr  ; 4.008  ; 4.002  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[0]        ; inclk_ddr  ; 4.008  ; 4.002  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[1]        ; inclk_ddr  ; 4.020  ; 4.014  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqsn[*]        ; inclk_ddr  ; 4.008  ; 4.002  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[0]       ; inclk_ddr  ; 4.008  ; 4.002  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[1]       ; inclk_ddr  ; 4.020  ; 4.014  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_clk[*]         ; inclk_ddr  ; 4.392  ; 4.419  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk[0]        ; inclk_ddr  ; 4.392  ; 4.419  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_clk_n[*]       ; inclk_ddr  ; 4.402  ; 4.374  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk_n[0]      ; inclk_ddr  ; 4.402  ; 4.374  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqs[*]         ; inclk_ddr  ; 4.021  ; 4.015  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[0]        ; inclk_ddr  ; 4.021  ; 4.015  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[1]        ; inclk_ddr  ; 4.033  ; 4.027  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqsn[*]        ; inclk_ddr  ; 4.021  ; 4.015  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[0]       ; inclk_ddr  ; 4.021  ; 4.015  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[1]       ; inclk_ddr  ; 4.033  ; 4.027  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dm[*]          ; inclk_ddr  ; 2.920  ; 2.927  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[0]         ; inclk_ddr  ; 2.947  ; 2.954  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[1]         ; inclk_ddr  ; 2.920  ; 2.927  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_dq[*]          ; inclk_ddr  ; 2.778  ; 2.772  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[0]         ; inclk_ddr  ; 2.853  ; 2.848  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[1]         ; inclk_ddr  ; 2.821  ; 2.815  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[2]         ; inclk_ddr  ; 2.811  ; 2.805  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[3]         ; inclk_ddr  ; 2.852  ; 2.847  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[4]         ; inclk_ddr  ; 2.862  ; 2.857  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[5]         ; inclk_ddr  ; 2.810  ; 2.805  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[6]         ; inclk_ddr  ; 2.810  ; 2.805  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[7]         ; inclk_ddr  ; 2.778  ; 2.772  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[8]         ; inclk_ddr  ; 2.826  ; 2.821  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[9]         ; inclk_ddr  ; 2.804  ; 2.798  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[10]        ; inclk_ddr  ; 2.794  ; 2.788  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[11]        ; inclk_ddr  ; 2.834  ; 2.829  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[12]        ; inclk_ddr  ; 2.834  ; 2.829  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[13]        ; inclk_ddr  ; 2.835  ; 2.830  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[14]        ; inclk_ddr  ; 2.825  ; 2.820  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[15]        ; inclk_ddr  ; 2.793  ; 2.787  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_dm[*]          ; inclk_ddr  ; 2.894  ; 2.915  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[0]         ; inclk_ddr  ; 2.920  ; 2.941  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[1]         ; inclk_ddr  ; 2.894  ; 2.915  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_dq[*]          ; inclk_ddr  ; 2.862  ; 2.882  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[0]         ; inclk_ddr  ; 2.930  ; 2.951  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[1]         ; inclk_ddr  ; 2.905  ; 2.925  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[2]         ; inclk_ddr  ; 2.895  ; 2.915  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[3]         ; inclk_ddr  ; 2.929  ; 2.950  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[4]         ; inclk_ddr  ; 2.939  ; 2.960  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[5]         ; inclk_ddr  ; 2.887  ; 2.908  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[6]         ; inclk_ddr  ; 2.887  ; 2.908  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[7]         ; inclk_ddr  ; 2.862  ; 2.882  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[8]         ; inclk_ddr  ; 2.904  ; 2.925  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[9]         ; inclk_ddr  ; 2.889  ; 2.909  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[10]        ; inclk_ddr  ; 2.879  ; 2.899  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[11]        ; inclk_ddr  ; 2.911  ; 2.932  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[12]        ; inclk_ddr  ; 2.911  ; 2.932  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[13]        ; inclk_ddr  ; 2.913  ; 2.934  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[14]        ; inclk_ddr  ; 2.903  ; 2.924  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[15]        ; inclk_ddr  ; 2.878  ; 2.898  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_addr[*]        ; inclk_ddr  ; 10.753 ; 10.760 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[0]       ; inclk_ddr  ; 10.758 ; 10.765 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[1]       ; inclk_ddr  ; 10.763 ; 10.770 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[2]       ; inclk_ddr  ; 10.770 ; 10.777 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[3]       ; inclk_ddr  ; 10.755 ; 10.762 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[4]       ; inclk_ddr  ; 10.770 ; 10.777 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[5]       ; inclk_ddr  ; 10.773 ; 10.780 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[6]       ; inclk_ddr  ; 10.755 ; 10.762 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[7]       ; inclk_ddr  ; 10.753 ; 10.760 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[8]       ; inclk_ddr  ; 10.781 ; 10.788 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[9]       ; inclk_ddr  ; 10.764 ; 10.771 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[10]      ; inclk_ddr  ; 10.854 ; 10.853 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[11]      ; inclk_ddr  ; 10.824 ; 10.823 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[12]      ; inclk_ddr  ; 10.876 ; 10.870 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ba[*]          ; inclk_ddr  ; 10.854 ; 10.853 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[0]         ; inclk_ddr  ; 10.854 ; 10.853 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[1]         ; inclk_ddr  ; 10.876 ; 10.870 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cas_n          ; inclk_ddr  ; 10.760 ; 10.767 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cke[*]         ; inclk_ddr  ; 10.768 ; 10.775 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cke[0]        ; inclk_ddr  ; 10.768 ; 10.775 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cs_n[*]        ; inclk_ddr  ; 10.763 ; 10.770 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cs_n[0]       ; inclk_ddr  ; 10.763 ; 10.770 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_odt[*]         ; inclk_ddr  ; 10.760 ; 10.767 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_odt[0]        ; inclk_ddr  ; 10.760 ; 10.767 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ras_n          ; inclk_ddr  ; 10.781 ; 10.788 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_we_n           ; inclk_ddr  ; 10.764 ; 10.771 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_addr[*]        ; inclk_ddr  ; 10.726 ; 10.747 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[0]       ; inclk_ddr  ; 10.730 ; 10.751 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[1]       ; inclk_ddr  ; 10.735 ; 10.756 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[2]       ; inclk_ddr  ; 10.743 ; 10.764 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[3]       ; inclk_ddr  ; 10.727 ; 10.748 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[4]       ; inclk_ddr  ; 10.743 ; 10.764 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[5]       ; inclk_ddr  ; 10.746 ; 10.767 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[6]       ; inclk_ddr  ; 10.727 ; 10.748 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[7]       ; inclk_ddr  ; 10.726 ; 10.747 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[8]       ; inclk_ddr  ; 10.753 ; 10.774 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[9]       ; inclk_ddr  ; 10.736 ; 10.757 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[10]      ; inclk_ddr  ; 10.829 ; 10.841 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[11]      ; inclk_ddr  ; 10.799 ; 10.811 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[12]      ; inclk_ddr  ; 10.851 ; 10.858 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ba[*]          ; inclk_ddr  ; 10.829 ; 10.841 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[0]         ; inclk_ddr  ; 10.829 ; 10.841 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[1]         ; inclk_ddr  ; 10.851 ; 10.858 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cas_n          ; inclk_ddr  ; 10.732 ; 10.753 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cke[*]         ; inclk_ddr  ; 10.740 ; 10.761 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cke[0]        ; inclk_ddr  ; 10.740 ; 10.761 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cs_n[*]        ; inclk_ddr  ; 10.735 ; 10.756 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cs_n[0]       ; inclk_ddr  ; 10.735 ; 10.756 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_odt[*]         ; inclk_ddr  ; 10.732 ; 10.753 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_odt[0]        ; inclk_ddr  ; 10.732 ; 10.753 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ras_n          ; inclk_ddr  ; 10.753 ; 10.774 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_we_n           ; inclk_ddr  ; 10.736 ; 10.757 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
+--------------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+---------+---------------------+
; Clock                                                                                                                                                                                                                                     ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                                                                                                                                                                          ; -3.094  ; -0.724  ; -2.050   ; 0.0     ; -9.000              ;
;  i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ; 5.592   ; 0.214   ; N/A      ; N/A     ; N/A                 ;
;  i_rc_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                                     ; 6.788   ; 0.215   ; N/A      ; N/A     ; N/A                 ;
;  i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                                                     ; 17.507  ; 0.211   ; N/A      ; N/A     ; N/A                 ;
;  mem_dqs[0]                                                                                                                                                                                                                               ; 0.074   ; 0.596   ; -2.050   ; 1.100   ; N/A                 ;
;  mem_dqs[1]                                                                                                                                                                                                                               ; 0.074   ; 0.596   ; -2.030   ; 1.080   ; N/A                 ;
;  micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; -3.094  ; -0.025  ; -0.489   ; 0.417   ; N/A                 ;
;  micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; -0.300  ; -0.196  ; 1.717    ; 0.389   ; N/A                 ;
;  micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]                                                                         ; 3.323   ; 0.896   ; N/A      ; N/A     ; N/A                 ;
;  micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]                                                                         ; 2.364   ; 2.138   ; N/A      ; N/A     ; N/A                 ;
;  micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; 0.534   ; -0.724  ; 0.649    ; 0.512   ; N/A                 ;
;  micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; 6.661   ; 0.180   ; 5.719    ; 0.392   ; N/A                 ;
;  micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; 2.846   ; 0.181   ; 3.272    ; 0.809   ; N/A                 ;
; Design-wide TNS                                                                                                                                                                                                                           ; -19.671 ; -23.043 ; -9.459   ; 0.0     ; N/A                 ;
;  i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ; 0.000   ; 0.000   ; N/A      ; N/A     ; N/A                 ;
;  i_rc_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                                     ; 0.000   ; 0.000   ; N/A      ; N/A     ; N/A                 ;
;  i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                                                     ; 0.000   ; 0.000   ; N/A      ; N/A     ; N/A                 ;
;  mem_dqs[0]                                                                                                                                                                                                                               ; 0.000   ; 0.000   ; -2.050   ; 0.000   ; N/A                 ;
;  mem_dqs[1]                                                                                                                                                                                                                               ; 0.000   ; 0.000   ; -2.030   ; 0.000   ; N/A                 ;
;  micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; -19.553 ; -0.025  ; -5.379   ; 0.000   ; N/A                 ;
;  micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; -0.300  ; -0.259  ; 0.000    ; 0.000   ; N/A                 ;
;  micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]                                                                         ; 0.000   ; 0.000   ; N/A      ; N/A     ; N/A                 ;
;  micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]                                                                         ; 0.000   ; 0.000   ; N/A      ; N/A     ; N/A                 ;
;  micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; 0.000   ; -22.784 ; 0.000    ; 0.000   ; N/A                 ;
;  micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; 0.000   ; 0.000   ; 0.000    ; 0.000   ; N/A                 ;
;  micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; 0.000   ; 0.000   ; 0.000    ; 0.000   ; N/A                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                                                                                                  ;
+---------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                                                  ;
+---------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc1_dat[*]   ; inclk      ; 15.127 ; 14.448 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[0]  ; inclk      ; 14.458 ; 13.758 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[1]  ; inclk      ; 15.127 ; 14.448 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[2]  ; inclk      ; 14.743 ; 14.093 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[3]  ; inclk      ; 13.325 ; 12.890 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[4]  ; inclk      ; 13.341 ; 12.816 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[5]  ; inclk      ; 14.647 ; 13.994 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[6]  ; inclk      ; 14.375 ; 13.783 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[7]  ; inclk      ; 14.230 ; 13.707 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[8]  ; inclk      ; 14.685 ; 13.995 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[9]  ; inclk      ; 14.394 ; 13.795 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[10] ; inclk      ; 14.182 ; 13.551 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[11] ; inclk      ; 13.722 ; 13.207 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[12] ; inclk      ; 14.270 ; 13.605 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[13] ; inclk      ; 14.169 ; 13.528 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc2_dat[*]   ; inclk      ; 14.151 ; 13.514 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[0]  ; inclk      ; 13.127 ; 12.543 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[1]  ; inclk      ; 13.216 ; 12.692 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[2]  ; inclk      ; 13.038 ; 12.518 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[3]  ; inclk      ; 12.916 ; 12.368 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[4]  ; inclk      ; 12.595 ; 12.114 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[5]  ; inclk      ; 14.151 ; 13.514 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[6]  ; inclk      ; 13.401 ; 12.866 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[7]  ; inclk      ; 12.655 ; 12.262 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[8]  ; inclk      ; 13.013 ; 12.481 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[9]  ; inclk      ; 13.119 ; 12.580 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[10] ; inclk      ; 12.417 ; 11.994 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[11] ; inclk      ; 12.858 ; 12.286 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[12] ; inclk      ; 12.646 ; 12.115 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[13] ; inclk      ; 12.463 ; 11.983 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc3_dat[*]   ; inclk      ; 14.573 ; 13.903 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[0]  ; inclk      ; 14.490 ; 13.764 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[1]  ; inclk      ; 14.453 ; 13.831 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[2]  ; inclk      ; 14.573 ; 13.903 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[3]  ; inclk      ; 14.499 ; 13.823 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[4]  ; inclk      ; 13.891 ; 13.264 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[5]  ; inclk      ; 13.490 ; 12.953 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[6]  ; inclk      ; 14.006 ; 13.404 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[7]  ; inclk      ; 13.422 ; 12.888 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[8]  ; inclk      ; 13.544 ; 12.969 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[9]  ; inclk      ; 13.717 ; 13.137 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[10] ; inclk      ; 13.363 ; 12.902 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[11] ; inclk      ; 13.633 ; 13.077 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[12] ; inclk      ; 13.050 ; 12.571 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[13] ; inclk      ; 13.063 ; 12.494 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc4_dat[*]   ; inclk      ; 14.193 ; 13.527 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[0]  ; inclk      ; 13.082 ; 12.477 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[1]  ; inclk      ; 12.711 ; 12.202 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[2]  ; inclk      ; 13.408 ; 12.865 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[3]  ; inclk      ; 12.720 ; 12.263 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[4]  ; inclk      ; 12.664 ; 12.176 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[5]  ; inclk      ; 14.193 ; 13.527 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[6]  ; inclk      ; 13.272 ; 12.782 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[7]  ; inclk      ; 14.053 ; 13.452 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[8]  ; inclk      ; 12.952 ; 12.462 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[9]  ; inclk      ; 13.214 ; 12.703 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[10] ; inclk      ; 12.643 ; 12.152 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[11] ; inclk      ; 12.755 ; 12.209 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[12] ; inclk      ; 12.839 ; 12.295 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[13] ; inclk      ; 12.304 ; 11.775 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc5_dat[*]   ; inclk      ; 14.044 ; 13.346 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[0]  ; inclk      ; 12.423 ; 11.817 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[1]  ; inclk      ; 12.739 ; 12.216 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[2]  ; inclk      ; 12.967 ; 12.364 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[3]  ; inclk      ; 12.625 ; 12.054 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[4]  ; inclk      ; 12.663 ; 12.115 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[5]  ; inclk      ; 14.044 ; 13.346 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[6]  ; inclk      ; 13.039 ; 12.458 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[7]  ; inclk      ; 13.007 ; 12.435 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[8]  ; inclk      ; 13.387 ; 12.766 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[9]  ; inclk      ; 13.247 ; 12.657 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[10] ; inclk      ; 13.273 ; 12.658 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[11] ; inclk      ; 12.675 ; 12.164 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[12] ; inclk      ; 12.847 ; 12.256 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[13] ; inclk      ; 12.636 ; 12.115 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc6_dat[*]   ; inclk      ; 14.090 ; 13.327 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[0]  ; inclk      ; 11.979 ; 11.501 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[1]  ; inclk      ; 12.500 ; 11.914 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[2]  ; inclk      ; 12.106 ; 11.569 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[3]  ; inclk      ; 12.105 ; 11.608 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[4]  ; inclk      ; 12.457 ; 11.896 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[5]  ; inclk      ; 14.090 ; 13.327 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[6]  ; inclk      ; 12.165 ; 11.746 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[7]  ; inclk      ; 13.380 ; 12.753 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[8]  ; inclk      ; 12.070 ; 11.583 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[9]  ; inclk      ; 12.039 ; 11.591 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[10] ; inclk      ; 12.058 ; 11.510 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[11] ; inclk      ; 11.862 ; 11.355 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[12] ; inclk      ; 11.574 ; 11.070 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[13] ; inclk      ; 11.591 ; 11.072 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc7_dat[*]   ; inclk      ; 15.171 ; 14.492 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[0]  ; inclk      ; 14.446 ; 13.786 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[1]  ; inclk      ; 15.171 ; 14.492 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[2]  ; inclk      ; 14.895 ; 14.192 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[3]  ; inclk      ; 14.548 ; 13.994 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[4]  ; inclk      ; 14.488 ; 13.878 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[5]  ; inclk      ; 14.021 ; 13.475 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[6]  ; inclk      ; 14.231 ; 13.727 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[7]  ; inclk      ; 14.067 ; 13.538 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[8]  ; inclk      ; 13.856 ; 13.287 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[9]  ; inclk      ; 14.006 ; 13.441 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[10] ; inclk      ; 13.295 ; 12.819 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[11] ; inclk      ; 13.801 ; 13.277 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[12] ; inclk      ; 13.744 ; 13.195 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[13] ; inclk      ; 13.283 ; 12.724 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc8_dat[*]   ; inclk      ; 13.839 ; 13.098 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[0]  ; inclk      ; 12.933 ; 12.266 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[1]  ; inclk      ; 12.357 ; 11.834 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[2]  ; inclk      ; 12.674 ; 12.057 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[3]  ; inclk      ; 12.746 ; 12.146 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[4]  ; inclk      ; 12.297 ; 11.754 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[5]  ; inclk      ; 13.839 ; 13.098 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[6]  ; inclk      ; 11.919 ; 11.557 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[7]  ; inclk      ; 12.911 ; 12.285 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[8]  ; inclk      ; 12.862 ; 12.235 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[9]  ; inclk      ; 12.865 ; 12.290 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[10] ; inclk      ; 12.199 ; 11.646 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[11] ; inclk      ; 12.405 ; 11.795 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[12] ; inclk      ; 12.890 ; 12.233 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[13] ; inclk      ; 12.211 ; 11.606 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; card_id       ; inclk      ; 8.170  ; 7.656  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; rst_n         ; inclk      ; 12.878 ; 11.896 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; slot_id[*]    ; inclk      ; 12.662 ; 12.058 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[0]   ; inclk      ; 12.342 ; 11.799 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[1]   ; inclk      ; 12.254 ; 11.654 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[2]   ; inclk      ; 12.662 ; 12.058 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[3]   ; inclk      ; 12.338 ; 11.723 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; smb_data      ; inclk      ; 8.137  ; 7.537  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; ttl_in1       ; inclk      ; 11.777 ; 11.550 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; lvds_cmd      ; inclk      ; 8.267  ; 7.699  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                             ;
; lvds_sync     ; inclk      ; -2.417 ; -3.038 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[4]                                                                                                             ;
; mem_dq[*]     ; mem_dqs[0] ; -0.240 ; -0.233 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[0]    ; mem_dqs[0] ; -0.324 ; -0.345 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[1]    ; mem_dqs[0] ; -0.240 ; -0.233 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[2]    ; mem_dqs[0] ; -0.337 ; -0.359 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[3]    ; mem_dqs[0] ; -0.324 ; -0.345 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[4]    ; mem_dqs[0] ; -0.314 ; -0.335 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[5]    ; mem_dqs[0] ; -0.364 ; -0.385 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[6]    ; mem_dqs[0] ; -0.364 ; -0.385 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[7]    ; mem_dqs[0] ; -0.280 ; -0.273 ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
; mem_dq[*]     ; mem_dqs[0] ; -0.190 ; -0.210 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[0]    ; mem_dqs[0] ; -0.274 ; -0.296 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[1]    ; mem_dqs[0] ; -0.190 ; -0.210 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[2]    ; mem_dqs[0] ; -0.287 ; -0.310 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[3]    ; mem_dqs[0] ; -0.274 ; -0.296 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[4]    ; mem_dqs[0] ; -0.264 ; -0.286 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[5]    ; mem_dqs[0] ; -0.314 ; -0.336 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[6]    ; mem_dqs[0] ; -0.314 ; -0.336 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[7]    ; mem_dqs[0] ; -0.230 ; -0.250 ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
; mem_dq[*]     ; mem_dqs[1] ; -0.270 ; -0.263 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[8]    ; mem_dqs[1] ; -0.364 ; -0.385 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[9]    ; mem_dqs[1] ; -0.270 ; -0.263 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[10]   ; mem_dqs[1] ; -0.367 ; -0.389 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[11]   ; mem_dqs[1] ; -0.354 ; -0.375 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[12]   ; mem_dqs[1] ; -0.354 ; -0.375 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[13]   ; mem_dqs[1] ; -0.344 ; -0.365 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[14]   ; mem_dqs[1] ; -0.354 ; -0.375 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[15]   ; mem_dqs[1] ; -0.270 ; -0.263 ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
; mem_dq[*]     ; mem_dqs[1] ; -0.220 ; -0.240 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[8]    ; mem_dqs[1] ; -0.314 ; -0.336 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[9]    ; mem_dqs[1] ; -0.220 ; -0.240 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[10]   ; mem_dqs[1] ; -0.317 ; -0.340 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[11]   ; mem_dqs[1] ; -0.304 ; -0.326 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[12]   ; mem_dqs[1] ; -0.304 ; -0.326 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[13]   ; mem_dqs[1] ; -0.294 ; -0.316 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[14]   ; mem_dqs[1] ; -0.304 ; -0.326 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[15]   ; mem_dqs[1] ; -0.220 ; -0.240 ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
; mem_dq[*]     ; inclk_ddr  ; -1.444 ; -1.464 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[0]    ; inclk_ddr  ; -1.600 ; -1.620 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[1]    ; inclk_ddr  ; -1.451 ; -1.469 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[2]    ; inclk_ddr  ; -1.475 ; -1.493 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[3]    ; inclk_ddr  ; -1.661 ; -1.681 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[4]    ; inclk_ddr  ; -1.529 ; -1.549 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[5]    ; inclk_ddr  ; -1.626 ; -1.646 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[6]    ; inclk_ddr  ; -1.626 ; -1.646 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[7]    ; inclk_ddr  ; -1.549 ; -1.567 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[8]    ; inclk_ddr  ; -1.628 ; -1.648 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[9]    ; inclk_ddr  ; -1.530 ; -1.548 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[10]   ; inclk_ddr  ; -1.515 ; -1.533 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[11]   ; inclk_ddr  ; -1.517 ; -1.537 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[12]   ; inclk_ddr  ; -1.444 ; -1.464 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[13]   ; inclk_ddr  ; -1.640 ; -1.660 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[14]   ; inclk_ddr  ; -1.641 ; -1.661 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[15]   ; inclk_ddr  ; -1.583 ; -1.601 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
; mem_clk[*]    ; inclk_ddr  ; -1.558 ; -1.574 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
;  mem_clk[0]   ; inclk_ddr  ; -1.558 ; -1.574 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
+---------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                                                                                                   ;
+---------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                                                  ;
+---------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc1_dat[*]   ; inclk      ; -4.395 ; -4.341 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[0]  ; inclk      ; -5.090 ; -5.021 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[1]  ; inclk      ; -5.309 ; -5.248 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[2]  ; inclk      ; -5.174 ; -5.112 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[3]  ; inclk      ; -4.468 ; -4.437 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[4]  ; inclk      ; -4.395 ; -4.341 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[5]  ; inclk      ; -5.010 ; -4.961 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[6]  ; inclk      ; -4.767 ; -4.762 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[7]  ; inclk      ; -4.795 ; -4.730 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[8]  ; inclk      ; -5.445 ; -5.419 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[9]  ; inclk      ; -5.204 ; -5.164 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[10] ; inclk      ; -5.255 ; -5.185 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[11] ; inclk      ; -5.063 ; -5.002 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[12] ; inclk      ; -5.174 ; -5.116 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc1_dat[13] ; inclk      ; -5.215 ; -5.187 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc2_dat[*]   ; inclk      ; -4.320 ; -4.277 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[0]  ; inclk      ; -4.559 ; -4.569 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[1]  ; inclk      ; -4.667 ; -4.637 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[2]  ; inclk      ; -4.551 ; -4.515 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[3]  ; inclk      ; -4.458 ; -4.415 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[4]  ; inclk      ; -4.321 ; -4.277 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[5]  ; inclk      ; -5.119 ; -5.050 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[6]  ; inclk      ; -4.660 ; -4.596 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[7]  ; inclk      ; -4.320 ; -4.327 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[8]  ; inclk      ; -4.718 ; -4.694 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[9]  ; inclk      ; -4.837 ; -4.836 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[10] ; inclk      ; -4.724 ; -4.692 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[11] ; inclk      ; -4.817 ; -4.760 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[12] ; inclk      ; -4.653 ; -4.641 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc2_dat[13] ; inclk      ; -4.796 ; -4.799 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc3_dat[*]   ; inclk      ; -4.603 ; -4.561 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[0]  ; inclk      ; -5.272 ; -5.236 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[1]  ; inclk      ; -5.308 ; -5.249 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[2]  ; inclk      ; -5.348 ; -5.275 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[3]  ; inclk      ; -5.220 ; -5.171 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[4]  ; inclk      ; -4.889 ; -4.806 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[5]  ; inclk      ; -4.603 ; -4.561 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[6]  ; inclk      ; -4.943 ; -4.912 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[7]  ; inclk      ; -4.817 ; -4.808 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[8]  ; inclk      ; -4.941 ; -4.932 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[9]  ; inclk      ; -4.934 ; -4.913 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[10] ; inclk      ; -4.991 ; -4.951 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[11] ; inclk      ; -5.005 ; -4.962 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[12] ; inclk      ; -4.814 ; -4.784 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc3_dat[13] ; inclk      ; -4.874 ; -4.834 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc4_dat[*]   ; inclk      ; -4.151 ; -4.151 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[0]  ; inclk      ; -4.370 ; -4.373 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[1]  ; inclk      ; -4.158 ; -4.151 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[2]  ; inclk      ; -4.507 ; -4.519 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[3]  ; inclk      ; -4.281 ; -4.247 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[4]  ; inclk      ; -4.151 ; -4.152 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[5]  ; inclk      ; -4.902 ; -4.851 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[6]  ; inclk      ; -4.407 ; -4.349 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[7]  ; inclk      ; -4.779 ; -4.697 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[8]  ; inclk      ; -4.484 ; -4.461 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[9]  ; inclk      ; -4.557 ; -4.521 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[10] ; inclk      ; -4.309 ; -4.318 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[11] ; inclk      ; -4.528 ; -4.509 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[12] ; inclk      ; -4.449 ; -4.445 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc4_dat[13] ; inclk      ; -4.356 ; -4.310 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc5_dat[*]   ; inclk      ; -4.136 ; -4.093 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[0]  ; inclk      ; -4.136 ; -4.093 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[1]  ; inclk      ; -4.347 ; -4.284 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[2]  ; inclk      ; -4.370 ; -4.348 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[3]  ; inclk      ; -4.204 ; -4.162 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[4]  ; inclk      ; -4.266 ; -4.227 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[5]  ; inclk      ; -4.867 ; -4.802 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[6]  ; inclk      ; -4.247 ; -4.211 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[7]  ; inclk      ; -4.348 ; -4.325 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[8]  ; inclk      ; -4.713 ; -4.666 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[9]  ; inclk      ; -4.571 ; -4.535 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[10] ; inclk      ; -4.775 ; -4.749 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[11] ; inclk      ; -4.650 ; -4.620 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[12] ; inclk      ; -4.568 ; -4.529 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc5_dat[13] ; inclk      ; -4.701 ; -4.683 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc6_dat[*]   ; inclk      ; -4.029 ; -4.009 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[0]  ; inclk      ; -4.209 ; -4.172 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[1]  ; inclk      ; -4.306 ; -4.262 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[2]  ; inclk      ; -4.070 ; -4.031 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[3]  ; inclk      ; -4.078 ; -4.054 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[4]  ; inclk      ; -4.252 ; -4.231 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[5]  ; inclk      ; -5.127 ; -5.030 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[6]  ; inclk      ; -4.049 ; -4.020 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[7]  ; inclk      ; -4.658 ; -4.595 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[8]  ; inclk      ; -4.139 ; -4.110 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[9]  ; inclk      ; -4.227 ; -4.195 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[10] ; inclk      ; -4.281 ; -4.263 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[11] ; inclk      ; -4.267 ; -4.247 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[12] ; inclk      ; -4.029 ; -4.009 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc6_dat[13] ; inclk      ; -4.086 ; -4.075 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc7_dat[*]   ; inclk      ; -4.729 ; -4.687 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[0]  ; inclk      ; -5.168 ; -5.116 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[1]  ; inclk      ; -5.385 ; -5.326 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[2]  ; inclk      ; -5.240 ; -5.166 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[3]  ; inclk      ; -5.130 ; -5.088 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[4]  ; inclk      ; -4.995 ; -4.930 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[5]  ; inclk      ; -4.729 ; -4.687 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[6]  ; inclk      ; -4.940 ; -4.904 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[7]  ; inclk      ; -4.817 ; -4.794 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[8]  ; inclk      ; -5.195 ; -5.144 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[9]  ; inclk      ; -5.125 ; -5.084 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[10] ; inclk      ; -4.907 ; -4.910 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[11] ; inclk      ; -5.223 ; -5.218 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[12] ; inclk      ; -5.186 ; -5.181 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc7_dat[13] ; inclk      ; -5.118 ; -5.119 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc8_dat[*]   ; inclk      ; -3.974 ; -3.951 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[0]  ; inclk      ; -4.503 ; -4.462 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[1]  ; inclk      ; -4.209 ; -4.173 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[2]  ; inclk      ; -4.345 ; -4.301 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[3]  ; inclk      ; -4.378 ; -4.323 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[4]  ; inclk      ; -4.146 ; -4.116 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[5]  ; inclk      ; -4.968 ; -4.886 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[6]  ; inclk      ; -3.974 ; -3.951 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[7]  ; inclk      ; -4.355 ; -4.329 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[8]  ; inclk      ; -4.483 ; -4.433 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[9]  ; inclk      ; -4.664 ; -4.620 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[10] ; inclk      ; -4.431 ; -4.369 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[11] ; inclk      ; -4.464 ; -4.424 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[12] ; inclk      ; -4.716 ; -4.665 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  adc8_dat[13] ; inclk      ; -4.448 ; -4.407 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; card_id       ; inclk      ; -3.809 ; -3.759 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; rst_n         ; inclk      ; -3.117 ; -3.098 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; slot_id[*]    ; inclk      ; -4.119 ; -4.098 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[0]   ; inclk      ; -4.365 ; -4.341 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[1]   ; inclk      ; -4.145 ; -4.139 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[2]   ; inclk      ; -4.264 ; -4.229 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  slot_id[3]   ; inclk      ; -4.119 ; -4.098 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; smb_data      ; inclk      ; -3.758 ; -3.699 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; ttl_in1       ; inclk      ; -3.220 ; -3.182 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; lvds_cmd      ; inclk      ; -3.819 ; -3.778 ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                             ;
; lvds_sync     ; inclk      ; 6.499  ; 6.537  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[4]                                                                                                             ;
; mem_dq[*]     ; mem_dqs[0] ; 0.956  ; 0.926  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[0]    ; mem_dqs[0] ; 0.916  ; 0.886  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[1]    ; mem_dqs[0] ; 0.794  ; 0.761  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[2]    ; mem_dqs[0] ; 0.929  ; 0.901  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[3]    ; mem_dqs[0] ; 0.916  ; 0.886  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[4]    ; mem_dqs[0] ; 0.906  ; 0.876  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[5]    ; mem_dqs[0] ; 0.956  ; 0.926  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[6]    ; mem_dqs[0] ; 0.956  ; 0.926  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[7]    ; mem_dqs[0] ; 0.834  ; 0.801  ; Rise       ; mem_dqs[0]                                                                                                                                                       ;
; mem_dq[*]     ; mem_dqs[0] ; 0.905  ; 0.877  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[0]    ; mem_dqs[0] ; 0.865  ; 0.837  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[1]    ; mem_dqs[0] ; 0.743  ; 0.712  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[2]    ; mem_dqs[0] ; 0.878  ; 0.852  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[3]    ; mem_dqs[0] ; 0.865  ; 0.837  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[4]    ; mem_dqs[0] ; 0.855  ; 0.827  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[5]    ; mem_dqs[0] ; 0.905  ; 0.877  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[6]    ; mem_dqs[0] ; 0.905  ; 0.877  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
;  mem_dq[7]    ; mem_dqs[0] ; 0.783  ; 0.752  ; Fall       ; mem_dqs[0]                                                                                                                                                       ;
; mem_dq[*]     ; mem_dqs[1] ; 0.959  ; 0.931  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[8]    ; mem_dqs[1] ; 0.956  ; 0.926  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[9]    ; mem_dqs[1] ; 0.824  ; 0.791  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[10]   ; mem_dqs[1] ; 0.959  ; 0.931  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[11]   ; mem_dqs[1] ; 0.946  ; 0.916  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[12]   ; mem_dqs[1] ; 0.946  ; 0.916  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[13]   ; mem_dqs[1] ; 0.936  ; 0.906  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[14]   ; mem_dqs[1] ; 0.946  ; 0.916  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[15]   ; mem_dqs[1] ; 0.824  ; 0.791  ; Rise       ; mem_dqs[1]                                                                                                                                                       ;
; mem_dq[*]     ; mem_dqs[1] ; 0.908  ; 0.882  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[8]    ; mem_dqs[1] ; 0.905  ; 0.877  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[9]    ; mem_dqs[1] ; 0.773  ; 0.742  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[10]   ; mem_dqs[1] ; 0.908  ; 0.882  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[11]   ; mem_dqs[1] ; 0.895  ; 0.867  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[12]   ; mem_dqs[1] ; 0.895  ; 0.867  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[13]   ; mem_dqs[1] ; 0.885  ; 0.857  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[14]   ; mem_dqs[1] ; 0.895  ; 0.867  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
;  mem_dq[15]   ; mem_dqs[1] ; 0.773  ; 0.742  ; Fall       ; mem_dqs[1]                                                                                                                                                       ;
; mem_dq[*]     ; inclk_ddr  ; 3.904  ; 3.869  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[0]    ; inclk_ddr  ; 3.750  ; 3.715  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[1]    ; inclk_ddr  ; 3.563  ; 3.525  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[2]    ; inclk_ddr  ; 3.548  ; 3.510  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[3]    ; inclk_ddr  ; 3.795  ; 3.760  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[4]    ; inclk_ddr  ; 3.641  ; 3.606  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[5]    ; inclk_ddr  ; 3.904  ; 3.869  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[6]    ; inclk_ddr  ; 3.692  ; 3.657  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[7]    ; inclk_ddr  ; 3.655  ; 3.617  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[8]    ; inclk_ddr  ; 3.651  ; 3.616  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[9]    ; inclk_ddr  ; 3.614  ; 3.576  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[10]   ; inclk_ddr  ; 3.629  ; 3.591  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[11]   ; inclk_ddr  ; 3.600  ; 3.565  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[12]   ; inclk_ddr  ; 3.689  ; 3.654  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[13]   ; inclk_ddr  ; 3.713  ; 3.678  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[14]   ; inclk_ddr  ; 3.735  ; 3.700  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
;  mem_dq[15]   ; inclk_ddr  ; 3.611  ; 3.573  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] ;
; mem_clk[*]    ; inclk_ddr  ; 3.237  ; 3.206  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
;  mem_clk[0]   ; inclk_ddr  ; 3.237  ; 3.206  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] ;
+---------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                                                             ;
+--------------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                                                  ;
+--------------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc1_clk           ; inclk      ; 1.841  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc2_clk           ; inclk      ; 1.841  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc3_clk           ; inclk      ; 1.824  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc4_clk           ; inclk      ; 1.814  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc5_clk           ; inclk      ; 1.837  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc6_clk           ; inclk      ; 1.856  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc7_clk           ; inclk      ; 1.849  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc8_clk           ; inclk      ; 1.819  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; card_id            ; inclk      ; 8.358  ; 8.146  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB1_dat[*]     ; inclk      ; 6.645  ; 6.291  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[0]    ; inclk      ; 6.645  ; 6.291  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[1]    ; inclk      ; 6.286  ; 5.974  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[2]    ; inclk      ; 6.343  ; 5.950  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[3]    ; inclk      ; 5.318  ; 5.025  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[4]    ; inclk      ; 5.855  ; 5.541  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[5]    ; inclk      ; 5.835  ; 5.564  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[6]    ; inclk      ; 5.345  ; 5.145  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[7]    ; inclk      ; 4.344  ; 4.131  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[8]    ; inclk      ; 5.726  ; 5.476  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[9]    ; inclk      ; 5.833  ; 5.503  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[10]   ; inclk      ; 6.195  ; 5.895  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[11]   ; inclk      ; 4.699  ; 4.454  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[12]   ; inclk      ; 6.548  ; 6.196  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[13]   ; inclk      ; 5.590  ; 5.874  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB2_dat[*]     ; inclk      ; 8.286  ; 7.797  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[0]    ; inclk      ; 5.922  ; 5.577  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[1]    ; inclk      ; 8.050  ; 7.519  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[2]    ; inclk      ; 6.850  ; 6.400  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[3]    ; inclk      ; 6.751  ; 6.294  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[4]    ; inclk      ; 7.999  ; 7.470  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[5]    ; inclk      ; 7.901  ; 7.381  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[6]    ; inclk      ; 8.286  ; 7.797  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[7]    ; inclk      ; 5.415  ; 5.141  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[8]    ; inclk      ; 8.062  ; 7.604  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[9]    ; inclk      ; 6.076  ; 5.782  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[10]   ; inclk      ; 5.734  ; 5.396  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[11]   ; inclk      ; 7.438  ; 6.968  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[12]   ; inclk      ; 6.299  ; 6.001  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[13]   ; inclk      ; 5.490  ; 5.778  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB3_dat[*]     ; inclk      ; 7.150  ; 6.701  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[0]    ; inclk      ; 7.150  ; 6.701  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[1]    ; inclk      ; 6.809  ; 6.436  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[2]    ; inclk      ; 6.178  ; 5.826  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[3]    ; inclk      ; 5.187  ; 4.937  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[4]    ; inclk      ; 6.359  ; 5.986  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[5]    ; inclk      ; 4.831  ; 4.555  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[6]    ; inclk      ; 5.749  ; 5.478  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[7]    ; inclk      ; 6.495  ; 6.075  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[8]    ; inclk      ; 6.908  ; 6.513  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[9]    ; inclk      ; 6.947  ; 6.496  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[10]   ; inclk      ; 5.712  ; 5.472  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[11]   ; inclk      ; 7.106  ; 6.627  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[12]   ; inclk      ; 6.794  ; 6.446  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[13]   ; inclk      ; 5.164  ; 5.402  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB4_dat[*]     ; inclk      ; 8.664  ; 8.069  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[0]    ; inclk      ; 5.687  ; 5.358  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[1]    ; inclk      ; 6.070  ; 5.737  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[2]    ; inclk      ; 6.735  ; 6.246  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[3]    ; inclk      ; 7.692  ; 7.183  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[4]    ; inclk      ; 5.879  ; 5.475  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[5]    ; inclk      ; 8.664  ; 8.069  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[6]    ; inclk      ; 6.298  ; 5.933  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[7]    ; inclk      ; 6.628  ; 6.269  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[8]    ; inclk      ; 6.248  ; 5.881  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[9]    ; inclk      ; 6.067  ; 5.725  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[10]   ; inclk      ; 6.409  ; 5.983  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[11]   ; inclk      ; 5.999  ; 5.642  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[12]   ; inclk      ; 6.297  ; 5.883  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[13]   ; inclk      ; 5.571  ; 5.897  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB5_dat[*]     ; inclk      ; 8.936  ; 8.370  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[0]    ; inclk      ; 6.450  ; 6.094  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[1]    ; inclk      ; 6.319  ; 5.980  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[2]    ; inclk      ; 6.064  ; 5.698  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[3]    ; inclk      ; 8.865  ; 8.260  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[4]    ; inclk      ; 6.198  ; 5.850  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[5]    ; inclk      ; 8.833  ; 8.283  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[6]    ; inclk      ; 6.026  ; 5.614  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[7]    ; inclk      ; 6.281  ; 5.846  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[8]    ; inclk      ; 5.884  ; 5.588  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[9]    ; inclk      ; 6.604  ; 6.169  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[10]   ; inclk      ; 5.871  ; 5.584  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[11]   ; inclk      ; 8.936  ; 8.370  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[12]   ; inclk      ; 8.520  ; 7.903  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[13]   ; inclk      ; 5.440  ; 5.794  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB6_dat[*]     ; inclk      ; 5.500  ; 5.500  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[0]    ; inclk      ; 4.771  ; 4.608  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[1]    ; inclk      ; 5.018  ; 4.827  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[2]    ; inclk      ; 4.598  ; 4.440  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[3]    ; inclk      ; 5.342  ; 5.018  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[4]    ; inclk      ; 5.500  ; 5.261  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[5]    ; inclk      ; 5.039  ; 4.877  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[6]    ; inclk      ; 4.368  ; 4.120  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[7]    ; inclk      ; 5.081  ; 4.894  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[8]    ; inclk      ; 5.471  ; 5.242  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[9]    ; inclk      ; 5.286  ; 5.066  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[10]   ; inclk      ; 4.108  ; 3.976  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[11]   ; inclk      ; 4.174  ; 4.068  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[12]   ; inclk      ; 4.663  ; 4.526  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[13]   ; inclk      ; 5.223  ; 5.500  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB7_dat[*]     ; inclk      ; 3.557  ; 3.520  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[0]    ; inclk      ; 3.229  ; 3.234  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[1]    ; inclk      ; 3.070  ; 3.009  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[2]    ; inclk      ; 2.935  ; 2.895  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[3]    ; inclk      ; 3.200  ; 3.215  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[4]    ; inclk      ; 3.284  ; 3.264  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[5]    ; inclk      ; 3.228  ; 3.235  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[6]    ; inclk      ; 3.203  ; 3.209  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[7]    ; inclk      ; 3.257  ; 3.245  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[8]    ; inclk      ; 2.952  ; 2.912  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[9]    ; inclk      ; 2.920  ; 2.880  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[10]   ; inclk      ; 3.279  ; 3.274  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[11]   ; inclk      ; 3.241  ; 3.240  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[12]   ; inclk      ; 3.557  ; 3.520  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[13]   ; inclk      ; 2.920  ; 2.932  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB8_dat[*]     ; inclk      ; 4.005  ; 3.925  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[0]    ; inclk      ; 3.574  ; 3.545  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[1]    ; inclk      ; 3.633  ; 3.576  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[2]    ; inclk      ; 3.943  ; 3.887  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[3]    ; inclk      ; 3.961  ; 3.874  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[4]    ; inclk      ; 3.578  ; 3.527  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[5]    ; inclk      ; 3.943  ; 3.849  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[6]    ; inclk      ; 3.967  ; 3.886  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[7]    ; inclk      ; 3.605  ; 3.563  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[8]    ; inclk      ; 3.926  ; 3.866  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[9]    ; inclk      ; 4.005  ; 3.925  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[10]   ; inclk      ; 3.923  ; 3.861  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[11]   ; inclk      ; 3.989  ; 3.899  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[12]   ; inclk      ; 3.972  ; 3.920  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[13]   ; inclk      ; 3.771  ; 3.846  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB_clk[*]      ; inclk      ; 7.668  ; 7.160  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[0]     ; inclk      ; 5.653  ; 5.290  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[1]     ; inclk      ; 6.913  ; 6.465  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[2]     ; inclk      ; 5.765  ; 5.416  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[3]     ; inclk      ; 7.560  ; 7.009  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[4]     ; inclk      ; 7.668  ; 7.160  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[5]     ; inclk      ; 5.107  ; 4.849  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[6]     ; inclk      ; 5.977  ; 5.620  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[7]     ; inclk      ; 4.382  ; 4.190  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; grn_led            ; inclk      ; 5.036  ; 4.761  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; lvds_txa           ; inclk      ; 6.718  ; 7.119  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; lvds_txb           ; inclk      ; 6.455  ; 6.926  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; red_led            ; inclk      ; 5.059  ; 5.322  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; smb_clk            ; inclk      ; 6.825  ; 6.839  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; smb_data           ; inclk      ; 6.362  ; 6.107  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; wdog               ; inclk      ; 7.707  ; 7.219  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; ylw_led            ; inclk      ; 5.127  ; 5.408  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc1_clk           ; inclk      ;        ; 1.809  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc2_clk           ; inclk      ;        ; 1.809  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc3_clk           ; inclk      ;        ; 1.791  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc4_clk           ; inclk      ;        ; 1.781  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc5_clk           ; inclk      ;        ; 1.807  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc6_clk           ; inclk      ;        ; 1.823  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc7_clk           ; inclk      ;        ; 1.815  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc8_clk           ; inclk      ;        ; 1.788  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; bias_dac_ncs[*]    ; inclk      ; 7.289  ; 7.818  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[0]   ; inclk      ; 4.645  ; 4.812  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[1]   ; inclk      ; 4.650  ; 4.906  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[2]   ; inclk      ; 5.032  ; 5.255  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[3]   ; inclk      ; 7.289  ; 7.818  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[4]   ; inclk      ; 5.210  ; 5.526  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[5]   ; inclk      ; 3.897  ; 3.931  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[6]   ; inclk      ; 3.644  ; 3.676  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[7]   ; inclk      ; 3.244  ; 3.313  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; dac_clk[*]         ; inclk      ; 8.174  ; 8.568  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[0]        ; inclk      ; 5.921  ; 6.041  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[1]        ; inclk      ; 6.222  ; 6.433  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[2]        ; inclk      ; 7.587  ; 7.466  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[3]        ; inclk      ; 7.515  ; 8.093  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[4]        ; inclk      ; 8.174  ; 8.568  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[5]        ; inclk      ; 5.170  ; 5.252  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[6]        ; inclk      ; 5.643  ; 5.589  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[7]        ; inclk      ; 4.849  ; 4.905  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; dac_dat[*]         ; inclk      ; 8.481  ; 7.784  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[0]        ; inclk      ; 5.588  ; 5.398  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[1]        ; inclk      ; 7.246  ; 6.751  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[2]        ; inclk      ; 6.546  ; 6.119  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[3]        ; inclk      ; 8.481  ; 7.784  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[4]        ; inclk      ; 7.369  ; 6.838  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[5]        ; inclk      ; 4.960  ; 4.790  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[6]        ; inclk      ; 4.320  ; 4.094  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[7]        ; inclk      ; 4.615  ; 4.506  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; offset_dac_ncs[*]  ; inclk      ; 7.449  ; 8.035  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[0] ; inclk      ; 5.524  ; 5.763  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[1] ; inclk      ; 7.055  ; 7.541  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[2] ; inclk      ; 3.784  ; 3.922  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[3] ; inclk      ; 7.449  ; 8.035  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[4] ; inclk      ; 6.327  ; 6.749  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[5] ; inclk      ; 3.793  ; 3.964  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[6] ; inclk      ; 2.891  ; 2.903  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[7] ; inclk      ; 2.924  ; 2.959  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; dac_clk[*]         ; inclk      ; 6.291  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[0]        ; inclk      ; 3.965  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[1]        ; inclk      ; 4.052  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[2]        ; inclk      ; 3.747  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[3]        ; inclk      ; 6.291  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[4]        ; inclk      ; 5.982  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[5]        ; inclk      ; 3.493  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[6]        ; inclk      ; 2.232  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[7]        ; inclk      ; 2.727  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; pnf                ; inclk_ddr  ; 9.793  ; 9.907  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; pnf_per_byte[*]    ; inclk_ddr  ; 10.326 ; 10.507 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[0]   ; inclk_ddr  ; 10.147 ; 10.260 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[1]   ; inclk_ddr  ; 9.765  ; 9.850  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[2]   ; inclk_ddr  ; 10.326 ; 10.507 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[3]   ; inclk_ddr  ; 9.824  ; 9.947  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[4]   ; inclk_ddr  ; 9.621  ; 9.707  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[5]   ; inclk_ddr  ; 9.660  ; 9.707  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[6]   ; inclk_ddr  ; 9.629  ; 9.629  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[7]   ; inclk_ddr  ; 9.552  ; 9.590  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; test_complete      ; inclk_ddr  ; 10.677 ; 10.494 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; test_status[*]     ; inclk_ddr  ; 10.483 ; 10.315 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[0]    ; inclk_ddr  ; 9.775  ; 9.696  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[2]    ; inclk_ddr  ; 9.352  ; 9.332  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[3]    ; inclk_ddr  ; 9.421  ; 9.342  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[7]    ; inclk_ddr  ; 10.483 ; 10.315 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; mem_clk[*]         ; inclk_ddr  ; 8.012  ; 8.035  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk[0]        ; inclk_ddr  ; 8.012  ; 8.035  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_clk_n[*]       ; inclk_ddr  ; 8.047  ; 8.016  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk_n[0]      ; inclk_ddr  ; 8.047  ; 8.016  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqs[*]         ; inclk_ddr  ; 7.881  ; 7.931  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[0]        ; inclk_ddr  ; 7.870  ; 7.920  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[1]        ; inclk_ddr  ; 7.881  ; 7.931  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqsn[*]        ; inclk_ddr  ; 7.952  ; 7.896  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[0]       ; inclk_ddr  ; 7.941  ; 7.885  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[1]       ; inclk_ddr  ; 7.952  ; 7.896  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_clk[*]         ; inclk_ddr  ; 8.036  ; 8.086  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk[0]        ; inclk_ddr  ; 8.036  ; 8.086  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_clk_n[*]       ; inclk_ddr  ; 8.098  ; 8.040  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk_n[0]      ; inclk_ddr  ; 8.098  ; 8.040  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqs[*]         ; inclk_ddr  ; 7.903  ; 7.980  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[0]        ; inclk_ddr  ; 7.893  ; 7.970  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[1]        ; inclk_ddr  ; 7.903  ; 7.980  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqsn[*]        ; inclk_ddr  ; 8.001  ; 7.918  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[0]       ; inclk_ddr  ; 7.991  ; 7.908  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[1]       ; inclk_ddr  ; 8.001  ; 7.918  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dm[*]          ; inclk_ddr  ; 6.399  ; 6.401  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[0]         ; inclk_ddr  ; 6.399  ; 6.401  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[1]         ; inclk_ddr  ; 6.371  ; 6.373  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_dq[*]          ; inclk_ddr  ; 6.463  ; 6.454  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[0]         ; inclk_ddr  ; 6.454  ; 6.445  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[1]         ; inclk_ddr  ; 6.394  ; 6.383  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[2]         ; inclk_ddr  ; 6.384  ; 6.373  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[3]         ; inclk_ddr  ; 6.453  ; 6.444  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[4]         ; inclk_ddr  ; 6.463  ; 6.454  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[5]         ; inclk_ddr  ; 6.410  ; 6.401  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[6]         ; inclk_ddr  ; 6.410  ; 6.401  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[7]         ; inclk_ddr  ; 6.350  ; 6.339  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[8]         ; inclk_ddr  ; 6.426  ; 6.417  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[9]         ; inclk_ddr  ; 6.376  ; 6.365  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[10]        ; inclk_ddr  ; 6.366  ; 6.355  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[11]        ; inclk_ddr  ; 6.433  ; 6.424  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[12]        ; inclk_ddr  ; 6.433  ; 6.424  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[13]        ; inclk_ddr  ; 6.435  ; 6.426  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[14]        ; inclk_ddr  ; 6.425  ; 6.416  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[15]        ; inclk_ddr  ; 6.365  ; 6.354  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_dm[*]          ; inclk_ddr  ; 6.423  ; 6.452  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[0]         ; inclk_ddr  ; 6.423  ; 6.452  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[1]         ; inclk_ddr  ; 6.395  ; 6.424  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_dq[*]          ; inclk_ddr  ; 6.441  ; 6.470  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[0]         ; inclk_ddr  ; 6.433  ; 6.462  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[1]         ; inclk_ddr  ; 6.380  ; 6.408  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[2]         ; inclk_ddr  ; 6.370  ; 6.398  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[3]         ; inclk_ddr  ; 6.431  ; 6.460  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[4]         ; inclk_ddr  ; 6.441  ; 6.470  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[5]         ; inclk_ddr  ; 6.389  ; 6.418  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[6]         ; inclk_ddr  ; 6.389  ; 6.418  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[7]         ; inclk_ddr  ; 6.336  ; 6.364  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[8]         ; inclk_ddr  ; 6.405  ; 6.434  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[9]         ; inclk_ddr  ; 6.362  ; 6.390  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[10]        ; inclk_ddr  ; 6.352  ; 6.380  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[11]        ; inclk_ddr  ; 6.410  ; 6.439  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[12]        ; inclk_ddr  ; 6.410  ; 6.439  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[13]        ; inclk_ddr  ; 6.414  ; 6.443  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[14]        ; inclk_ddr  ; 6.404  ; 6.433  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[15]        ; inclk_ddr  ; 6.351  ; 6.379  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_addr[*]        ; inclk_ddr  ; 14.342 ; 14.316 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[0]       ; inclk_ddr  ; 14.182 ; 14.184 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[1]       ; inclk_ddr  ; 14.186 ; 14.188 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[2]       ; inclk_ddr  ; 14.194 ; 14.197 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[3]       ; inclk_ddr  ; 14.179 ; 14.182 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[4]       ; inclk_ddr  ; 14.194 ; 14.197 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[5]       ; inclk_ddr  ; 14.197 ; 14.199 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[6]       ; inclk_ddr  ; 14.179 ; 14.182 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[7]       ; inclk_ddr  ; 14.177 ; 14.179 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[8]       ; inclk_ddr  ; 14.204 ; 14.207 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[9]       ; inclk_ddr  ; 14.187 ; 14.189 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[10]      ; inclk_ddr  ; 14.332 ; 14.310 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[11]      ; inclk_ddr  ; 14.301 ; 14.279 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[12]      ; inclk_ddr  ; 14.342 ; 14.316 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ba[*]          ; inclk_ddr  ; 14.342 ; 14.316 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[0]         ; inclk_ddr  ; 14.332 ; 14.310 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[1]         ; inclk_ddr  ; 14.342 ; 14.316 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cas_n          ; inclk_ddr  ; 14.183 ; 14.186 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cke[*]         ; inclk_ddr  ; 14.192 ; 14.194 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cke[0]        ; inclk_ddr  ; 14.192 ; 14.194 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cs_n[*]        ; inclk_ddr  ; 14.186 ; 14.188 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cs_n[0]       ; inclk_ddr  ; 14.186 ; 14.188 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_odt[*]         ; inclk_ddr  ; 14.183 ; 14.186 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_odt[0]        ; inclk_ddr  ; 14.183 ; 14.186 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ras_n          ; inclk_ddr  ; 14.204 ; 14.207 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_we_n           ; inclk_ddr  ; 14.187 ; 14.189 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_addr[*]        ; inclk_ddr  ; 14.366 ; 14.367 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[0]       ; inclk_ddr  ; 14.205 ; 14.234 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[1]       ; inclk_ddr  ; 14.209 ; 14.238 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[2]       ; inclk_ddr  ; 14.216 ; 14.246 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[3]       ; inclk_ddr  ; 14.202 ; 14.232 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[4]       ; inclk_ddr  ; 14.216 ; 14.246 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[5]       ; inclk_ddr  ; 14.219 ; 14.248 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[6]       ; inclk_ddr  ; 14.202 ; 14.232 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[7]       ; inclk_ddr  ; 14.199 ; 14.228 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[8]       ; inclk_ddr  ; 14.227 ; 14.257 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[9]       ; inclk_ddr  ; 14.210 ; 14.239 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[10]      ; inclk_ddr  ; 14.356 ; 14.361 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[11]      ; inclk_ddr  ; 14.325 ; 14.330 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[12]      ; inclk_ddr  ; 14.366 ; 14.367 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ba[*]          ; inclk_ddr  ; 14.366 ; 14.367 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[0]         ; inclk_ddr  ; 14.356 ; 14.361 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[1]         ; inclk_ddr  ; 14.366 ; 14.367 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cas_n          ; inclk_ddr  ; 14.206 ; 14.236 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cke[*]         ; inclk_ddr  ; 14.215 ; 14.244 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cke[0]        ; inclk_ddr  ; 14.215 ; 14.244 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cs_n[*]        ; inclk_ddr  ; 14.209 ; 14.238 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cs_n[0]       ; inclk_ddr  ; 14.209 ; 14.238 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_odt[*]         ; inclk_ddr  ; 14.206 ; 14.236 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_odt[0]        ; inclk_ddr  ; 14.206 ; 14.236 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ras_n          ; inclk_ddr  ; 14.227 ; 14.257 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_we_n           ; inclk_ddr  ; 14.210 ; 14.239 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
+--------------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                                                     ;
+--------------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                                                                                                                  ;
+--------------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; adc1_clk           ; inclk      ; 1.025  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc2_clk           ; inclk      ; 1.025  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc3_clk           ; inclk      ; 1.008  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc4_clk           ; inclk      ; 0.998  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc5_clk           ; inclk      ; 1.026  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc6_clk           ; inclk      ; 1.040  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc7_clk           ; inclk      ; 1.033  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc8_clk           ; inclk      ; 1.014  ;        ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; card_id            ; inclk      ; 3.289  ; 3.250  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB1_dat[*]     ; inclk      ; 2.168  ; 2.118  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[0]    ; inclk      ; 3.487  ; 3.530  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[1]    ; inclk      ; 3.290  ; 3.338  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[2]    ; inclk      ; 3.272  ; 3.274  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[3]    ; inclk      ; 2.699  ; 2.672  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[4]    ; inclk      ; 3.064  ; 3.071  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[5]    ; inclk      ; 3.042  ; 3.073  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[6]    ; inclk      ; 2.798  ; 2.847  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[7]    ; inclk      ; 2.168  ; 2.118  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[8]    ; inclk      ; 3.015  ; 3.055  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[9]    ; inclk      ; 3.056  ; 3.069  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[10]   ; inclk      ; 3.251  ; 3.294  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[11]   ; inclk      ; 2.305  ; 2.257  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[12]   ; inclk      ; 3.406  ; 3.447  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB1_dat[13]   ; inclk      ; 3.138  ; 3.080  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB2_dat[*]     ; inclk      ; 2.727  ; 2.652  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[0]    ; inclk      ; 2.999  ; 2.941  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[1]    ; inclk      ; 4.166  ; 4.198  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[2]    ; inclk      ; 3.367  ; 3.386  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[3]    ; inclk      ; 3.426  ; 3.413  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[4]    ; inclk      ; 4.085  ; 4.174  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[5]    ; inclk      ; 4.045  ; 4.121  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[6]    ; inclk      ; 4.271  ; 4.357  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[7]    ; inclk      ; 2.727  ; 2.652  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[8]    ; inclk      ; 4.175  ; 4.174  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[9]    ; inclk      ; 3.059  ; 3.004  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[10]   ; inclk      ; 2.862  ; 2.807  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[11]   ; inclk      ; 3.759  ; 3.799  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[12]   ; inclk      ; 3.221  ; 3.201  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB2_dat[13]   ; inclk      ; 2.867  ; 2.895  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB3_dat[*]     ; inclk      ; 2.370  ; 2.292  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[0]    ; inclk      ; 3.736  ; 3.775  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[1]    ; inclk      ; 3.543  ; 3.583  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[2]    ; inclk      ; 3.193  ; 3.210  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[3]    ; inclk      ; 2.626  ; 2.587  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[4]    ; inclk      ; 3.296  ; 3.322  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[5]    ; inclk      ; 2.370  ; 2.292  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[6]    ; inclk      ; 2.950  ; 2.963  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[7]    ; inclk      ; 3.381  ; 3.402  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[8]    ; inclk      ; 3.615  ; 3.678  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[9]    ; inclk      ; 3.621  ; 3.664  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[10]   ; inclk      ; 2.925  ; 2.928  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[11]   ; inclk      ; 3.686  ; 3.724  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[12]   ; inclk      ; 3.543  ; 3.606  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB3_dat[13]   ; inclk      ; 2.688  ; 2.721  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB4_dat[*]     ; inclk      ; 2.857  ; 2.798  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[0]    ; inclk      ; 2.857  ; 2.798  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[1]    ; inclk      ; 3.120  ; 3.055  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[2]    ; inclk      ; 3.445  ; 3.384  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[3]    ; inclk      ; 3.932  ; 3.955  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[4]    ; inclk      ; 2.991  ; 2.873  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[5]    ; inclk      ; 4.440  ; 4.509  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[6]    ; inclk      ; 3.238  ; 3.161  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[7]    ; inclk      ; 3.377  ; 3.319  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[8]    ; inclk      ; 3.158  ; 3.093  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[9]    ; inclk      ; 3.084  ; 3.029  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[10]   ; inclk      ; 3.293  ; 3.185  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[11]   ; inclk      ; 3.084  ; 2.979  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[12]   ; inclk      ; 3.169  ; 3.111  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB4_dat[13]   ; inclk      ; 2.876  ; 2.969  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB5_dat[*]     ; inclk      ; 2.869  ; 2.923  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[0]    ; inclk      ; 3.349  ; 3.285  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[1]    ; inclk      ; 3.275  ; 3.213  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[2]    ; inclk      ; 3.108  ; 3.000  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[3]    ; inclk      ; 4.560  ; 4.605  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[4]    ; inclk      ; 3.152  ; 3.081  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[5]    ; inclk      ; 4.488  ; 4.576  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[6]    ; inclk      ; 3.025  ; 2.923  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[7]    ; inclk      ; 3.133  ; 3.031  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[8]    ; inclk      ; 2.986  ; 2.929  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[9]    ; inclk      ; 3.293  ; 3.237  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[10]   ; inclk      ; 2.993  ; 2.954  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[11]   ; inclk      ; 4.556  ; 4.664  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[12]   ; inclk      ; 4.411  ; 4.413  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB5_dat[13]   ; inclk      ; 2.869  ; 2.941  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB6_dat[*]     ; inclk      ; 2.030  ; 1.996  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[0]    ; inclk      ; 2.433  ; 2.423  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[1]    ; inclk      ; 2.588  ; 2.614  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[2]    ; inclk      ; 2.382  ; 2.396  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[3]    ; inclk      ; 2.682  ; 2.681  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[4]    ; inclk      ; 2.826  ; 2.872  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[5]    ; inclk      ; 2.629  ; 2.671  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[6]    ; inclk      ; 2.142  ; 2.077  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[7]    ; inclk      ; 2.634  ; 2.661  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[8]    ; inclk      ; 2.832  ; 2.880  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[9]    ; inclk      ; 2.697  ; 2.708  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[10]   ; inclk      ; 2.030  ; 1.996  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[11]   ; inclk      ; 2.096  ; 2.090  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[12]   ; inclk      ; 2.431  ; 2.470  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB6_dat[13]   ; inclk      ; 2.866  ; 2.828  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB7_dat[*]     ; inclk      ; 1.465  ; 1.446  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[0]    ; inclk      ; 1.662  ; 1.667  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[1]    ; inclk      ; 1.540  ; 1.521  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[2]    ; inclk      ; 1.480  ; 1.461  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[3]    ; inclk      ; 1.655  ; 1.651  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[4]    ; inclk      ; 1.663  ; 1.677  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[5]    ; inclk      ; 1.668  ; 1.678  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[6]    ; inclk      ; 1.644  ; 1.653  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[7]    ; inclk      ; 1.657  ; 1.658  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[8]    ; inclk      ; 1.496  ; 1.477  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[9]    ; inclk      ; 1.465  ; 1.446  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[10]   ; inclk      ; 1.661  ; 1.676  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[11]   ; inclk      ; 1.674  ; 1.690  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[12]   ; inclk      ; 1.838  ; 1.847  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB7_dat[13]   ; inclk      ; 1.495  ; 1.477  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB8_dat[*]     ; inclk      ; 1.806  ; 1.810  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[0]    ; inclk      ; 1.854  ; 1.874  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[1]    ; inclk      ; 1.848  ; 1.865  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[2]    ; inclk      ; 2.043  ; 2.099  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[3]    ; inclk      ; 2.019  ; 2.029  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[4]    ; inclk      ; 1.806  ; 1.810  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[5]    ; inclk      ; 2.005  ; 2.016  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[6]    ; inclk      ; 2.019  ; 2.032  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[7]    ; inclk      ; 1.825  ; 1.833  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[8]    ; inclk      ; 2.035  ; 2.080  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[9]    ; inclk      ; 2.045  ; 2.050  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[10]   ; inclk      ; 2.036  ; 2.063  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[11]   ; inclk      ; 2.033  ; 2.058  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[12]   ; inclk      ; 2.065  ; 2.122  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB8_dat[13]   ; inclk      ; 1.981  ; 1.959  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; dac_FB_clk[*]      ; inclk      ; 2.022  ; 2.001  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[0]     ; inclk      ; 2.672  ; 2.628  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[1]     ; inclk      ; 3.345  ; 3.312  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[2]     ; inclk      ; 2.762  ; 2.739  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[3]     ; inclk      ; 3.668  ; 3.614  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[4]     ; inclk      ; 3.736  ; 3.677  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[5]     ; inclk      ; 2.393  ; 2.380  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[6]     ; inclk      ; 2.881  ; 2.871  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
;  dac_FB_clk[7]     ; inclk      ; 2.022  ; 2.001  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; grn_led            ; inclk      ; 2.530  ; 2.536  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; lvds_txa           ; inclk      ; 3.454  ; 3.384  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; lvds_txb           ; inclk      ; 3.222  ; 3.260  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; red_led            ; inclk      ; 2.650  ; 2.677  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; smb_clk            ; inclk      ; 2.476  ; 2.448  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; smb_data           ; inclk      ; 2.067  ; 2.063  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; wdog               ; inclk      ; 3.203  ; 3.126  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; ylw_led            ; inclk      ; 2.732  ; 2.682  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc1_clk           ; inclk      ;        ; 0.971  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc2_clk           ; inclk      ;        ; 0.971  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc3_clk           ; inclk      ;        ; 0.954  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc4_clk           ; inclk      ;        ; 0.944  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc5_clk           ; inclk      ;        ; 0.972  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc6_clk           ; inclk      ;        ; 0.986  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc7_clk           ; inclk      ;        ; 0.979  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; adc8_clk           ; inclk      ;        ; 0.960  ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                             ;
; bias_dac_ncs[*]    ; inclk      ; 1.620  ; 1.616  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[0]   ; inclk      ; 2.479  ; 2.455  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[1]   ; inclk      ; 2.415  ; 2.489  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[2]   ; inclk      ; 2.749  ; 2.700  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[3]   ; inclk      ; 4.037  ; 4.012  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[4]   ; inclk      ; 2.772  ; 2.826  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[5]   ; inclk      ; 2.076  ; 2.029  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[6]   ; inclk      ; 1.891  ; 1.856  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  bias_dac_ncs[7]   ; inclk      ; 1.620  ; 1.616  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; dac_clk[*]         ; inclk      ; 1.629  ; 1.202  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[0]        ; inclk      ; 2.643  ; 2.235  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[1]        ; inclk      ; 2.645  ; 2.252  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[2]        ; inclk      ; 2.485  ; 2.041  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[3]        ; inclk      ; 3.884  ; 3.526  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[4]        ; inclk      ; 4.119  ; 3.364  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[5]        ; inclk      ; 2.441  ; 1.935  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[6]        ; inclk      ; 1.629  ; 1.202  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[7]        ; inclk      ; 1.763  ; 1.451  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; dac_dat[*]         ; inclk      ; 1.806  ; 1.780  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[0]        ; inclk      ; 2.360  ; 2.378  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[1]        ; inclk      ; 3.428  ; 3.408  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[2]        ; inclk      ; 2.716  ; 2.740  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[3]        ; inclk      ; 4.069  ; 4.090  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[4]        ; inclk      ; 2.932  ; 2.905  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[5]        ; inclk      ; 2.222  ; 2.231  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[6]        ; inclk      ; 1.963  ; 1.928  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_dat[7]        ; inclk      ; 1.806  ; 1.780  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; offset_dac_ncs[*]  ; inclk      ; 1.465  ; 1.450  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[0] ; inclk      ; 3.066  ; 2.983  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[1] ; inclk      ; 3.889  ; 3.831  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[2] ; inclk      ; 1.941  ; 1.992  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[3] ; inclk      ; 4.100  ; 4.066  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[4] ; inclk      ; 3.362  ; 3.354  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[5] ; inclk      ; 1.897  ; 1.921  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[6] ; inclk      ; 1.473  ; 1.454  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  offset_dac_ncs[7] ; inclk      ; 1.465  ; 1.450  ; Rise       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; dac_clk[*]         ; inclk      ; 1.147  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[0]        ; inclk      ; 2.209  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[1]        ; inclk      ; 2.137  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[2]        ; inclk      ; 2.011  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[3]        ; inclk      ; 3.491  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[4]        ; inclk      ; 3.351  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[5]        ; inclk      ; 1.948  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[6]        ; inclk      ; 1.147  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
;  dac_clk[7]        ; inclk      ; 1.416  ;        ; Fall       ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                             ;
; pnf                ; inclk_ddr  ; 5.623  ; 5.603  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; pnf_per_byte[*]    ; inclk_ddr  ; 5.456  ; 5.417  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[0]   ; inclk_ddr  ; 5.792  ; 5.769  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[1]   ; inclk_ddr  ; 5.578  ; 5.562  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[2]   ; inclk_ddr  ; 5.891  ; 5.910  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[3]   ; inclk_ddr  ; 5.594  ; 5.586  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[4]   ; inclk_ddr  ; 5.502  ; 5.492  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[5]   ; inclk_ddr  ; 5.502  ; 5.496  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[6]   ; inclk_ddr  ; 5.540  ; 5.499  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  pnf_per_byte[7]   ; inclk_ddr  ; 5.456  ; 5.417  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; test_complete      ; inclk_ddr  ; 5.991  ; 6.003  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; test_status[*]     ; inclk_ddr  ; 5.329  ; 5.331  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[0]    ; inclk_ddr  ; 5.505  ; 5.508  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[2]    ; inclk_ddr  ; 5.329  ; 5.331  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[3]    ; inclk_ddr  ; 5.344  ; 5.340  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
;  test_status[7]    ; inclk_ddr  ; 5.900  ; 5.907  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] ;
; mem_clk[*]         ; inclk_ddr  ; 4.417  ; 4.431  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk[0]        ; inclk_ddr  ; 4.417  ; 4.431  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_clk_n[*]       ; inclk_ddr  ; 4.414  ; 4.399  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk_n[0]      ; inclk_ddr  ; 4.414  ; 4.399  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqs[*]         ; inclk_ddr  ; 4.008  ; 4.002  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[0]        ; inclk_ddr  ; 4.008  ; 4.002  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[1]        ; inclk_ddr  ; 4.020  ; 4.014  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqsn[*]        ; inclk_ddr  ; 4.008  ; 4.002  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[0]       ; inclk_ddr  ; 4.008  ; 4.002  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[1]       ; inclk_ddr  ; 4.020  ; 4.014  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_clk[*]         ; inclk_ddr  ; 4.392  ; 4.419  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk[0]        ; inclk_ddr  ; 4.392  ; 4.419  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_clk_n[*]       ; inclk_ddr  ; 4.402  ; 4.374  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_clk_n[0]      ; inclk_ddr  ; 4.402  ; 4.374  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqs[*]         ; inclk_ddr  ; 4.021  ; 4.015  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[0]        ; inclk_ddr  ; 4.021  ; 4.015  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqs[1]        ; inclk_ddr  ; 4.033  ; 4.027  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dqsn[*]        ; inclk_ddr  ; 4.021  ; 4.015  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[0]       ; inclk_ddr  ; 4.021  ; 4.015  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
;  mem_dqsn[1]       ; inclk_ddr  ; 4.033  ; 4.027  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] ;
; mem_dm[*]          ; inclk_ddr  ; 2.920  ; 2.927  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[0]         ; inclk_ddr  ; 2.947  ; 2.954  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[1]         ; inclk_ddr  ; 2.920  ; 2.927  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_dq[*]          ; inclk_ddr  ; 2.778  ; 2.772  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[0]         ; inclk_ddr  ; 2.853  ; 2.848  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[1]         ; inclk_ddr  ; 2.821  ; 2.815  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[2]         ; inclk_ddr  ; 2.811  ; 2.805  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[3]         ; inclk_ddr  ; 2.852  ; 2.847  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[4]         ; inclk_ddr  ; 2.862  ; 2.857  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[5]         ; inclk_ddr  ; 2.810  ; 2.805  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[6]         ; inclk_ddr  ; 2.810  ; 2.805  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[7]         ; inclk_ddr  ; 2.778  ; 2.772  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[8]         ; inclk_ddr  ; 2.826  ; 2.821  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[9]         ; inclk_ddr  ; 2.804  ; 2.798  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[10]        ; inclk_ddr  ; 2.794  ; 2.788  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[11]        ; inclk_ddr  ; 2.834  ; 2.829  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[12]        ; inclk_ddr  ; 2.834  ; 2.829  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[13]        ; inclk_ddr  ; 2.835  ; 2.830  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[14]        ; inclk_ddr  ; 2.825  ; 2.820  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[15]        ; inclk_ddr  ; 2.793  ; 2.787  ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_dm[*]          ; inclk_ddr  ; 2.894  ; 2.915  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[0]         ; inclk_ddr  ; 2.920  ; 2.941  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dm[1]         ; inclk_ddr  ; 2.894  ; 2.915  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_dq[*]          ; inclk_ddr  ; 2.862  ; 2.882  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[0]         ; inclk_ddr  ; 2.930  ; 2.951  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[1]         ; inclk_ddr  ; 2.905  ; 2.925  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[2]         ; inclk_ddr  ; 2.895  ; 2.915  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[3]         ; inclk_ddr  ; 2.929  ; 2.950  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[4]         ; inclk_ddr  ; 2.939  ; 2.960  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[5]         ; inclk_ddr  ; 2.887  ; 2.908  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[6]         ; inclk_ddr  ; 2.887  ; 2.908  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[7]         ; inclk_ddr  ; 2.862  ; 2.882  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[8]         ; inclk_ddr  ; 2.904  ; 2.925  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[9]         ; inclk_ddr  ; 2.889  ; 2.909  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[10]        ; inclk_ddr  ; 2.879  ; 2.899  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[11]        ; inclk_ddr  ; 2.911  ; 2.932  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[12]        ; inclk_ddr  ; 2.911  ; 2.932  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[13]        ; inclk_ddr  ; 2.913  ; 2.934  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[14]        ; inclk_ddr  ; 2.903  ; 2.924  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
;  mem_dq[15]        ; inclk_ddr  ; 2.878  ; 2.898  ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] ;
; mem_addr[*]        ; inclk_ddr  ; 10.753 ; 10.760 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[0]       ; inclk_ddr  ; 10.758 ; 10.765 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[1]       ; inclk_ddr  ; 10.763 ; 10.770 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[2]       ; inclk_ddr  ; 10.770 ; 10.777 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[3]       ; inclk_ddr  ; 10.755 ; 10.762 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[4]       ; inclk_ddr  ; 10.770 ; 10.777 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[5]       ; inclk_ddr  ; 10.773 ; 10.780 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[6]       ; inclk_ddr  ; 10.755 ; 10.762 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[7]       ; inclk_ddr  ; 10.753 ; 10.760 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[8]       ; inclk_ddr  ; 10.781 ; 10.788 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[9]       ; inclk_ddr  ; 10.764 ; 10.771 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[10]      ; inclk_ddr  ; 10.854 ; 10.853 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[11]      ; inclk_ddr  ; 10.824 ; 10.823 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[12]      ; inclk_ddr  ; 10.876 ; 10.870 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ba[*]          ; inclk_ddr  ; 10.854 ; 10.853 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[0]         ; inclk_ddr  ; 10.854 ; 10.853 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[1]         ; inclk_ddr  ; 10.876 ; 10.870 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cas_n          ; inclk_ddr  ; 10.760 ; 10.767 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cke[*]         ; inclk_ddr  ; 10.768 ; 10.775 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cke[0]        ; inclk_ddr  ; 10.768 ; 10.775 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cs_n[*]        ; inclk_ddr  ; 10.763 ; 10.770 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cs_n[0]       ; inclk_ddr  ; 10.763 ; 10.770 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_odt[*]         ; inclk_ddr  ; 10.760 ; 10.767 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_odt[0]        ; inclk_ddr  ; 10.760 ; 10.767 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ras_n          ; inclk_ddr  ; 10.781 ; 10.788 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_we_n           ; inclk_ddr  ; 10.764 ; 10.771 ; Rise       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_addr[*]        ; inclk_ddr  ; 10.726 ; 10.747 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[0]       ; inclk_ddr  ; 10.730 ; 10.751 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[1]       ; inclk_ddr  ; 10.735 ; 10.756 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[2]       ; inclk_ddr  ; 10.743 ; 10.764 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[3]       ; inclk_ddr  ; 10.727 ; 10.748 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[4]       ; inclk_ddr  ; 10.743 ; 10.764 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[5]       ; inclk_ddr  ; 10.746 ; 10.767 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[6]       ; inclk_ddr  ; 10.727 ; 10.748 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[7]       ; inclk_ddr  ; 10.726 ; 10.747 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[8]       ; inclk_ddr  ; 10.753 ; 10.774 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[9]       ; inclk_ddr  ; 10.736 ; 10.757 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[10]      ; inclk_ddr  ; 10.829 ; 10.841 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[11]      ; inclk_ddr  ; 10.799 ; 10.811 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_addr[12]      ; inclk_ddr  ; 10.851 ; 10.858 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ba[*]          ; inclk_ddr  ; 10.829 ; 10.841 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[0]         ; inclk_ddr  ; 10.829 ; 10.841 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_ba[1]         ; inclk_ddr  ; 10.851 ; 10.858 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cas_n          ; inclk_ddr  ; 10.732 ; 10.753 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cke[*]         ; inclk_ddr  ; 10.740 ; 10.761 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cke[0]        ; inclk_ddr  ; 10.740 ; 10.761 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_cs_n[*]        ; inclk_ddr  ; 10.735 ; 10.756 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_cs_n[0]       ; inclk_ddr  ; 10.735 ; 10.756 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_odt[*]         ; inclk_ddr  ; 10.732 ; 10.753 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
;  mem_odt[0]        ; inclk_ddr  ; 10.732 ; 10.753 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_ras_n          ; inclk_ddr  ; 10.753 ; 10.774 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
; mem_we_n           ; inclk_ddr  ; 10.736 ; 10.757 ; Fall       ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] ;
+--------------------+------------+--------+--------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+---------------------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin                ; I/O Standard                    ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+--------------------+---------------------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; adc1_clk           ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; adc2_clk           ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; adc3_clk           ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; adc4_clk           ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; adc5_clk           ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; adc6_clk           ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; adc7_clk           ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; adc8_clk           ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB1_dat[0]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB1_dat[1]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB1_dat[2]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB1_dat[3]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB1_dat[4]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB1_dat[5]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB1_dat[6]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB1_dat[7]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB1_dat[8]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB1_dat[9]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB1_dat[10]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB1_dat[11]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB1_dat[12]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB1_dat[13]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB2_dat[0]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB2_dat[1]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB2_dat[2]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB2_dat[3]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB2_dat[4]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB2_dat[5]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB2_dat[6]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB2_dat[7]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB2_dat[8]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB2_dat[9]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB2_dat[10]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB2_dat[11]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB2_dat[12]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB2_dat[13]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB3_dat[0]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB3_dat[1]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB3_dat[2]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB3_dat[3]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB3_dat[4]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB3_dat[5]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB3_dat[6]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB3_dat[7]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB3_dat[8]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB3_dat[9]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB3_dat[10]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB3_dat[11]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB3_dat[12]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB3_dat[13]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB4_dat[0]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB4_dat[1]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB4_dat[2]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB4_dat[3]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB4_dat[4]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB4_dat[5]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB4_dat[6]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB4_dat[7]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB4_dat[8]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB4_dat[9]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB4_dat[10]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB4_dat[11]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB4_dat[12]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB4_dat[13]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB5_dat[0]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB5_dat[1]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB5_dat[2]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB5_dat[3]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB5_dat[4]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB5_dat[5]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB5_dat[6]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB5_dat[7]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB5_dat[8]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB5_dat[9]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB5_dat[10]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB5_dat[11]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB5_dat[12]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB5_dat[13]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB6_dat[0]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB6_dat[1]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB6_dat[2]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB6_dat[3]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB6_dat[4]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB6_dat[5]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB6_dat[6]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB6_dat[7]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB6_dat[8]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB6_dat[9]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB6_dat[10]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB6_dat[11]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB6_dat[12]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB6_dat[13]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB7_dat[0]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB7_dat[1]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB7_dat[2]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB7_dat[3]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB7_dat[4]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB7_dat[5]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB7_dat[6]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB7_dat[7]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB7_dat[8]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB7_dat[9]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB7_dat[10]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB7_dat[11]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB7_dat[12]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB7_dat[13]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB8_dat[0]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB8_dat[1]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB8_dat[2]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB8_dat[3]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB8_dat[4]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB8_dat[5]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB8_dat[6]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB8_dat[7]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB8_dat[8]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB8_dat[9]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB8_dat[10]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB8_dat[11]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB8_dat[12]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB8_dat[13]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB_clk[0]      ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB_clk[1]      ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB_clk[2]      ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB_clk[3]      ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB_clk[4]      ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB_clk[5]      ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB_clk[6]      ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_FB_clk[7]      ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_clk[0]         ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_clk[1]         ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_clk[2]         ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_clk[3]         ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_clk[4]         ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_clk[5]         ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_clk[6]         ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_clk[7]         ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_dat[0]         ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_dat[1]         ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_dat[2]         ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_dat[3]         ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_dat[4]         ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_dat[5]         ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_dat[6]         ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; dac_dat[7]         ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; bias_dac_ncs[0]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; bias_dac_ncs[1]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; bias_dac_ncs[2]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; bias_dac_ncs[3]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; bias_dac_ncs[4]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; bias_dac_ncs[5]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; bias_dac_ncs[6]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; bias_dac_ncs[7]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; offset_dac_ncs[0]  ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; offset_dac_ncs[1]  ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; offset_dac_ncs[2]  ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; offset_dac_ncs[3]  ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; offset_dac_ncs[4]  ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; offset_dac_ncs[5]  ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; offset_dac_ncs[6]  ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; offset_dac_ncs[7]  ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; lvds_txa           ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; lvds_txb           ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ttl_dir1           ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ttl_out1           ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ttl_dir2           ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ttl_out2           ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ttl_dir3           ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ttl_out3           ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; red_led            ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ylw_led            ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; grn_led            ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; wdog               ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; smb_clk            ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; mictor[0]          ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; mictor[1]          ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; mictor[2]          ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; mictor[3]          ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; mictor[4]          ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; mictor[5]          ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; mictor[6]          ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; mictor[7]          ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; mictor[8]          ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; mictor[9]          ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; mictor[10]         ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; mictor[11]         ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; mictor[12]         ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; mictor[13]         ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; mem_addr[0]        ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_addr[1]        ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_addr[2]        ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_addr[3]        ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_addr[4]        ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_addr[5]        ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_addr[6]        ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_addr[7]        ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_addr[8]        ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_addr[9]        ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_addr[10]       ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_addr[11]       ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_addr[12]       ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_ba[0]          ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_ba[1]          ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_cas_n          ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_cke[0]         ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_cs_n[0]        ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_dm[0]          ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_dm[1]          ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_odt[0]         ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_ras_n          ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_we_n           ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; pnf                ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; pnf_per_byte[0]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; pnf_per_byte[1]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; pnf_per_byte[2]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; pnf_per_byte[3]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; pnf_per_byte[4]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; pnf_per_byte[5]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; pnf_per_byte[6]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; pnf_per_byte[7]    ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; test_complete      ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; test_status[0]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; test_status[1]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; test_status[2]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; test_status[3]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; test_status[4]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; test_status[5]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; test_status[6]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; test_status[7]     ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; card_id            ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; smb_data           ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; mem_clk[0]         ; Differential 1.8-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; open               ;
; mem_clk_n[0]       ; Differential 1.8-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; open               ;
; mem_dq[0]          ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_dq[1]          ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_dq[2]          ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_dq[3]          ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_dq[4]          ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_dq[5]          ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_dq[6]          ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_dq[7]          ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_dq[8]          ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_dq[9]          ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_dq[10]         ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_dq[11]         ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_dq[12]         ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_dq[13]         ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_dq[14]         ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_dq[15]         ; SSTL-18 Class I                 ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; -                  ;
; mem_dqs[0]         ; Differential 1.8-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; open               ;
; mem_dqs[1]         ; Differential 1.8-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; open               ;
; mem_dqsn[0]        ; Differential 1.8-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; open               ;
; mem_dqsn[1]        ; Differential 1.8-V SSTL Class I ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; 50 Ohm        ; open            ; open  ; Half VCCIO V        ; open               ;
; ~ALTERA_CRC_ERROR~ ; 3.3-V LVTTL                     ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+--------------------+---------------------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+-------------------------------------------------------------------------------------------------+
; Input Transition Times                                                                          ;
+---------------------------+---------------------------------+-----------------+-----------------+
; Pin                       ; I/O Standard                    ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------------+---------------------------------+-----------------+-----------------+
; adc1_ovr                  ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc2_ovr                  ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc3_ovr                  ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc4_ovr                  ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc5_ovr                  ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc6_ovr                  ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc7_ovr                  ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc8_ovr                  ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc1_rdy                  ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc2_rdy                  ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc3_rdy                  ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc4_rdy                  ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc5_rdy                  ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc6_rdy                  ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc7_rdy                  ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc8_rdy                  ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; lvds_spare                ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; ttl_in2                   ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; ttl_in3                   ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; dip_sw3                   ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; dip_sw4                   ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; smb_nalert                ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; inclk                     ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; rst_n                     ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; ttl_in1                   ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; slot_id[0]                ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; slot_id[1]                ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; slot_id[2]                ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; slot_id[3]                ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; inclk_ddr                 ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc6_dat[4]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc6_dat[3]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc6_dat[2]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc6_dat[1]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc6_dat[0]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc8_dat[4]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc8_dat[3]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc8_dat[2]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc8_dat[1]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc8_dat[0]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc5_dat[4]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc5_dat[3]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc5_dat[2]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc5_dat[1]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc5_dat[0]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc2_dat[4]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc2_dat[3]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc2_dat[2]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc2_dat[1]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc2_dat[0]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc4_dat[4]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc4_dat[3]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc4_dat[2]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc4_dat[1]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc4_dat[0]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc1_dat[4]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc1_dat[3]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc1_dat[2]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc1_dat[1]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc1_dat[0]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc3_dat[4]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc3_dat[3]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc3_dat[2]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc3_dat[1]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc3_dat[0]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc7_dat[4]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc7_dat[3]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc7_dat[2]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc7_dat[1]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc7_dat[0]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc6_dat[5]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc8_dat[5]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc5_dat[5]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc2_dat[5]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc4_dat[5]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc1_dat[5]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc3_dat[5]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc7_dat[5]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc6_dat[6]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc8_dat[6]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc5_dat[6]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc2_dat[6]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc4_dat[6]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc1_dat[6]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc3_dat[6]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc7_dat[6]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc6_dat[13]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc6_dat[12]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc6_dat[11]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc6_dat[10]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc6_dat[9]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc6_dat[8]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc6_dat[7]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc8_dat[13]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc8_dat[12]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc8_dat[11]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc8_dat[10]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc8_dat[9]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc8_dat[8]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc8_dat[7]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc5_dat[13]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc5_dat[12]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc5_dat[11]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc5_dat[10]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc5_dat[9]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc5_dat[8]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc5_dat[7]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc2_dat[13]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc2_dat[12]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc2_dat[11]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc2_dat[10]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc2_dat[9]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc2_dat[8]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc2_dat[7]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc4_dat[13]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc4_dat[12]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc4_dat[11]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc4_dat[10]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc4_dat[9]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc4_dat[8]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc4_dat[7]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc1_dat[13]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc1_dat[12]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc1_dat[11]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc1_dat[10]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc1_dat[9]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc1_dat[8]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc1_dat[7]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc3_dat[13]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc3_dat[12]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc3_dat[11]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc3_dat[10]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc3_dat[9]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc3_dat[8]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc3_dat[7]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc7_dat[13]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc7_dat[12]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc7_dat[11]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc7_dat[10]              ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc7_dat[9]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc7_dat[8]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; adc7_dat[7]               ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; lvds_sync                 ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; lvds_cmd                  ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; card_id                   ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; smb_data                  ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; mem_clk[0]                ; Differential 1.8-V SSTL Class I ; 1440 ps         ; 1440 ps         ;
; mem_clk_n[0]              ; Differential 1.8-V SSTL Class I ; 1440 ps         ; 1440 ps         ;
; mem_dq[0]                 ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; mem_dq[1]                 ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; mem_dq[2]                 ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; mem_dq[3]                 ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; mem_dq[4]                 ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; mem_dq[5]                 ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; mem_dq[6]                 ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; mem_dq[7]                 ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; mem_dq[8]                 ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; mem_dq[9]                 ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; mem_dq[10]                ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; mem_dq[11]                ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; mem_dq[12]                ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; mem_dq[13]                ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; mem_dq[14]                ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; mem_dq[15]                ; SSTL-18 Class I                 ; 1440 ps         ; 1440 ps         ;
; mem_dqs[0]                ; Differential 1.8-V SSTL Class I ; 1440 ps         ; 1440 ps         ;
; mem_dqs[1]                ; Differential 1.8-V SSTL Class I ; 1440 ps         ; 1440 ps         ;
; mem_dqsn[0]               ; Differential 1.8-V SSTL Class I ; 1440 ps         ; 1440 ps         ;
; mem_dqsn[1]               ; Differential 1.8-V SSTL Class I ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_DATA0~            ; 3.3-V LVTTL                     ; 2640 ps         ; 2640 ps         ;
; termination_blk0~_rup_pad ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
; termination_blk0~_rdn_pad ; 1.8 V                           ; 1440 ps         ; 1440 ps         ;
+---------------------------+---------------------------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+---------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard                    ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+---------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; adc1_clk           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; adc2_clk           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; adc3_clk           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; adc4_clk           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; adc5_clk           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; adc6_clk           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; adc7_clk           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; adc8_clk           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB1_dat[0]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB1_dat[1]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB1_dat[2]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB1_dat[3]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB1_dat[4]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB1_dat[5]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB1_dat[6]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB1_dat[7]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB1_dat[8]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB1_dat[9]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB1_dat[10]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB1_dat[11]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; dac_FB1_dat[12]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB1_dat[13]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; dac_FB2_dat[0]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.02e-006 V                  ; 3.15 V              ; -0.0155 V           ; 0.309 V                              ; 0.183 V                              ; 7.34e-010 s                 ; 6.71e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.02e-006 V                 ; 3.15 V             ; -0.0155 V          ; 0.309 V                             ; 0.183 V                             ; 7.34e-010 s                ; 6.71e-010 s                ; No                        ; Yes                       ;
; dac_FB2_dat[1]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB2_dat[2]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB2_dat[3]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB2_dat[4]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB2_dat[5]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00953 V          ; 0.33 V                               ; 0.213 V                              ; 5.07e-010 s                 ; 4.48e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00953 V         ; 0.33 V                              ; 0.213 V                             ; 5.07e-010 s                ; 4.48e-010 s                ; No                        ; Yes                       ;
; dac_FB2_dat[6]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB2_dat[7]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB2_dat[8]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB2_dat[9]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB2_dat[10]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB2_dat[11]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB2_dat[12]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB2_dat[13]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB3_dat[0]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB3_dat[1]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB3_dat[2]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB3_dat[3]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB3_dat[4]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB3_dat[5]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB3_dat[6]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB3_dat[7]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB3_dat[8]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB3_dat[9]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB3_dat[10]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB3_dat[11]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB3_dat[12]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB3_dat[13]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB4_dat[0]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB4_dat[1]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB4_dat[2]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB4_dat[3]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB4_dat[4]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB4_dat[5]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB4_dat[6]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB4_dat[7]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB4_dat[8]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB4_dat[9]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB4_dat[10]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB4_dat[11]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB4_dat[12]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB4_dat[13]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB5_dat[0]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB5_dat[1]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB5_dat[2]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB5_dat[3]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB5_dat[4]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB5_dat[5]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB5_dat[6]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB5_dat[7]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB5_dat[8]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB5_dat[9]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB5_dat[10]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB5_dat[11]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB5_dat[12]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB5_dat[13]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB6_dat[0]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB6_dat[1]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB6_dat[2]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB6_dat[3]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB6_dat[4]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB6_dat[5]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB6_dat[6]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB6_dat[7]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB6_dat[8]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB6_dat[9]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; dac_FB6_dat[10]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB6_dat[11]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; dac_FB6_dat[12]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB6_dat[13]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; dac_FB7_dat[0]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB7_dat[1]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB7_dat[2]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB7_dat[3]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB7_dat[4]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB7_dat[5]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB7_dat[6]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB7_dat[7]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB7_dat[8]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB7_dat[9]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB7_dat[10]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB7_dat[11]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB7_dat[12]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB7_dat[13]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; dac_FB8_dat[0]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB8_dat[1]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB8_dat[2]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; dac_FB8_dat[3]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB8_dat[4]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB8_dat[5]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB8_dat[6]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB8_dat[7]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB8_dat[8]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; dac_FB8_dat[9]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB8_dat[10]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB8_dat[11]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB8_dat[12]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; dac_FB8_dat[13]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; dac_FB_clk[0]      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB_clk[1]      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB_clk[2]      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB_clk[3]      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB_clk[4]      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_FB_clk[5]      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB_clk[6]      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_FB_clk[7]      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_clk[0]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_clk[1]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_clk[2]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_clk[3]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_clk[4]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_clk[5]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; dac_clk[6]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_clk[7]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; dac_dat[0]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; dac_dat[1]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_dat[2]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_dat[3]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_dat[4]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; dac_dat[5]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; dac_dat[6]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; dac_dat[7]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; bias_dac_ncs[0]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; bias_dac_ncs[1]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; bias_dac_ncs[2]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; bias_dac_ncs[3]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; bias_dac_ncs[4]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; bias_dac_ncs[5]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; bias_dac_ncs[6]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; bias_dac_ncs[7]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; offset_dac_ncs[0]  ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; offset_dac_ncs[1]  ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; offset_dac_ncs[2]  ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; offset_dac_ncs[3]  ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; offset_dac_ncs[4]  ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; offset_dac_ncs[5]  ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; offset_dac_ncs[6]  ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; offset_dac_ncs[7]  ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; lvds_txa           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; lvds_txb           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; ttl_dir1           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; ttl_out1           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; ttl_dir2           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; ttl_out2           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; ttl_dir3           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; ttl_out3           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; red_led            ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; ylw_led            ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; grn_led            ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; wdog               ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; smb_clk            ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; mictor[0]          ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; mictor[1]          ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; mictor[2]          ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; mictor[3]          ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; mictor[4]          ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; mictor[5]          ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; mictor[6]          ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; mictor[7]          ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; mictor[8]          ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; mictor[9]          ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; mictor[10]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00953 V          ; 0.33 V                               ; 0.213 V                              ; 5.07e-010 s                 ; 4.48e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00953 V         ; 0.33 V                              ; 0.213 V                             ; 5.07e-010 s                ; 4.48e-010 s                ; No                        ; Yes                       ;
; mictor[11]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; mictor[12]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; mictor[13]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; mem_addr[0]        ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.44 V                       ; 0.222 V                      ; 1.44 V              ; 0.222 V             ; 0 V                                  ; 0 V                                  ; 2.69e-010 s                 ; 2.64e-010 s                 ; Yes                        ; Yes                        ; 1.23 V                      ; 0.425 V                     ; 1.23 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 2.69e-010 s                ; 2.64e-010 s                ; Yes                       ; Yes                       ;
; mem_addr[1]        ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.44 V                       ; 0.222 V                      ; 1.44 V              ; 0.222 V             ; 0 V                                  ; 0 V                                  ; 2.69e-010 s                 ; 2.64e-010 s                 ; Yes                        ; Yes                        ; 1.23 V                      ; 0.425 V                     ; 1.23 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 2.69e-010 s                ; 2.64e-010 s                ; Yes                       ; Yes                       ;
; mem_addr[2]        ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.44 V                       ; 0.222 V                      ; 1.44 V              ; 0.222 V             ; 0 V                                  ; 0 V                                  ; 2.69e-010 s                 ; 2.64e-010 s                 ; Yes                        ; Yes                        ; 1.23 V                      ; 0.425 V                     ; 1.23 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 2.69e-010 s                ; 2.64e-010 s                ; Yes                       ; Yes                       ;
; mem_addr[3]        ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.44 V                       ; 0.222 V                      ; 1.44 V              ; 0.222 V             ; 0 V                                  ; 0 V                                  ; 2.69e-010 s                 ; 2.64e-010 s                 ; Yes                        ; Yes                        ; 1.23 V                      ; 0.425 V                     ; 1.23 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 2.69e-010 s                ; 2.64e-010 s                ; Yes                       ; Yes                       ;
; mem_addr[4]        ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.44 V                       ; 0.222 V                      ; 1.44 V              ; 0.222 V             ; 0 V                                  ; 0 V                                  ; 2.69e-010 s                 ; 2.64e-010 s                 ; Yes                        ; Yes                        ; 1.23 V                      ; 0.425 V                     ; 1.23 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 2.69e-010 s                ; 2.64e-010 s                ; Yes                       ; Yes                       ;
; mem_addr[5]        ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.44 V                       ; 0.222 V                      ; 1.44 V              ; 0.222 V             ; 0 V                                  ; 0 V                                  ; 2.69e-010 s                 ; 2.64e-010 s                 ; Yes                        ; Yes                        ; 1.23 V                      ; 0.425 V                     ; 1.23 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 2.69e-010 s                ; 2.64e-010 s                ; Yes                       ; Yes                       ;
; mem_addr[6]        ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.44 V                       ; 0.222 V                      ; 1.44 V              ; 0.222 V             ; 0 V                                  ; 0 V                                  ; 2.69e-010 s                 ; 2.64e-010 s                 ; Yes                        ; Yes                        ; 1.23 V                      ; 0.425 V                     ; 1.23 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 2.69e-010 s                ; 2.64e-010 s                ; Yes                       ; Yes                       ;
; mem_addr[7]        ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.44 V                       ; 0.222 V                      ; 1.44 V              ; 0.222 V             ; 0 V                                  ; 0 V                                  ; 2.69e-010 s                 ; 2.64e-010 s                 ; Yes                        ; Yes                        ; 1.23 V                      ; 0.425 V                     ; 1.23 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 2.69e-010 s                ; 2.64e-010 s                ; Yes                       ; Yes                       ;
; mem_addr[8]        ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.44 V                       ; 0.222 V                      ; 1.44 V              ; 0.222 V             ; 0 V                                  ; 0 V                                  ; 2.69e-010 s                 ; 2.64e-010 s                 ; Yes                        ; Yes                        ; 1.23 V                      ; 0.425 V                     ; 1.23 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 2.69e-010 s                ; 2.64e-010 s                ; Yes                       ; Yes                       ;
; mem_addr[9]        ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.44 V                       ; 0.222 V                      ; 1.44 V              ; 0.222 V             ; 0 V                                  ; 0 V                                  ; 2.69e-010 s                 ; 2.64e-010 s                 ; Yes                        ; Yes                        ; 1.23 V                      ; 0.425 V                     ; 1.23 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 2.69e-010 s                ; 2.64e-010 s                ; Yes                       ; Yes                       ;
; mem_addr[10]       ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.44 V                       ; 0.223 V                      ; 1.44 V              ; 0.223 V             ; 0 V                                  ; 0 V                                  ; 3.31e-010 s                 ; 3.22e-010 s                 ; Yes                        ; Yes                        ; 1.23 V                      ; 0.425 V                     ; 1.23 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 3.31e-010 s                ; 3.22e-010 s                ; Yes                       ; Yes                       ;
; mem_addr[11]       ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.44 V                       ; 0.223 V                      ; 1.44 V              ; 0.223 V             ; 0 V                                  ; 0 V                                  ; 3.31e-010 s                 ; 3.22e-010 s                 ; Yes                        ; Yes                        ; 1.23 V                      ; 0.425 V                     ; 1.23 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 3.31e-010 s                ; 3.22e-010 s                ; Yes                       ; Yes                       ;
; mem_addr[12]       ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.44 V                       ; 0.222 V                      ; 1.44 V              ; 0.222 V             ; 0 V                                  ; 0 V                                  ; 2.68e-010 s                 ; 2.63e-010 s                 ; Yes                        ; Yes                        ; 1.23 V                      ; 0.425 V                     ; 1.23 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 2.68e-010 s                ; 2.63e-010 s                ; Yes                       ; Yes                       ;
; mem_ba[0]          ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.44 V                       ; 0.223 V                      ; 1.44 V              ; 0.223 V             ; 0 V                                  ; 0 V                                  ; 3.31e-010 s                 ; 3.22e-010 s                 ; Yes                        ; Yes                        ; 1.23 V                      ; 0.425 V                     ; 1.23 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 3.31e-010 s                ; 3.22e-010 s                ; Yes                       ; Yes                       ;
; mem_ba[1]          ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.44 V                       ; 0.222 V                      ; 1.44 V              ; 0.222 V             ; 0 V                                  ; 0 V                                  ; 2.68e-010 s                 ; 2.63e-010 s                 ; Yes                        ; Yes                        ; 1.23 V                      ; 0.425 V                     ; 1.23 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 2.68e-010 s                ; 2.63e-010 s                ; Yes                       ; Yes                       ;
; mem_cas_n          ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.44 V                       ; 0.222 V                      ; 1.44 V              ; 0.222 V             ; 0 V                                  ; 0 V                                  ; 2.69e-010 s                 ; 2.64e-010 s                 ; Yes                        ; Yes                        ; 1.23 V                      ; 0.425 V                     ; 1.23 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 2.69e-010 s                ; 2.64e-010 s                ; Yes                       ; Yes                       ;
; mem_cke[0]         ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.44 V                       ; 0.222 V                      ; 1.44 V              ; 0.222 V             ; 0 V                                  ; 0 V                                  ; 2.69e-010 s                 ; 2.64e-010 s                 ; Yes                        ; Yes                        ; 1.23 V                      ; 0.425 V                     ; 1.23 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 2.69e-010 s                ; 2.64e-010 s                ; Yes                       ; Yes                       ;
; mem_cs_n[0]        ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.44 V                       ; 0.222 V                      ; 1.44 V              ; 0.222 V             ; 0 V                                  ; 0 V                                  ; 2.69e-010 s                 ; 2.64e-010 s                 ; Yes                        ; Yes                        ; 1.23 V                      ; 0.425 V                     ; 1.23 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 2.69e-010 s                ; 2.64e-010 s                ; Yes                       ; Yes                       ;
; mem_dm[0]          ; SSTL-18 Class I                 ; -1.17e-012 s        ; 1.14e-012 s         ; 1.32 V                       ; 0.338 V                      ; 1.32 V              ; 0.338 V             ; 0 V                                  ; 0 V                                  ; 3.79e-010 s                 ; 3.68e-010 s                 ; Yes                        ; Yes                        ; 1.15 V                      ; 0.502 V                     ; 1.15 V             ; 0.502 V            ; 0 V                                 ; 0 V                                 ; 3.79e-010 s                ; 3.68e-010 s                ; Yes                       ; Yes                       ;
; mem_dm[1]          ; SSTL-18 Class I                 ; -1.17e-012 s        ; 1.14e-012 s         ; 1.32 V                       ; 0.338 V                      ; 1.32 V              ; 0.338 V             ; 0 V                                  ; 0 V                                  ; 3.79e-010 s                 ; 3.68e-010 s                 ; Yes                        ; Yes                        ; 1.15 V                      ; 0.502 V                     ; 1.15 V             ; 0.502 V            ; 0 V                                 ; 0 V                                 ; 3.79e-010 s                ; 3.68e-010 s                ; Yes                       ; Yes                       ;
; mem_odt[0]         ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.44 V                       ; 0.222 V                      ; 1.44 V              ; 0.222 V             ; 0 V                                  ; 0 V                                  ; 2.69e-010 s                 ; 2.64e-010 s                 ; Yes                        ; Yes                        ; 1.23 V                      ; 0.425 V                     ; 1.23 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 2.69e-010 s                ; 2.64e-010 s                ; Yes                       ; Yes                       ;
; mem_ras_n          ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.44 V                       ; 0.222 V                      ; 1.44 V              ; 0.222 V             ; 0 V                                  ; 0 V                                  ; 2.69e-010 s                 ; 2.64e-010 s                 ; Yes                        ; Yes                        ; 1.23 V                      ; 0.425 V                     ; 1.23 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 2.69e-010 s                ; 2.64e-010 s                ; Yes                       ; Yes                       ;
; mem_we_n           ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.44 V                       ; 0.222 V                      ; 1.44 V              ; 0.222 V             ; 0 V                                  ; 0 V                                  ; 2.69e-010 s                 ; 2.64e-010 s                 ; Yes                        ; Yes                        ; 1.23 V                      ; 0.425 V                     ; 1.23 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 2.69e-010 s                ; 2.64e-010 s                ; Yes                       ; Yes                       ;
; pnf                ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00953 V          ; 0.33 V                               ; 0.213 V                              ; 5.07e-010 s                 ; 4.48e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00953 V         ; 0.33 V                              ; 0.213 V                             ; 5.07e-010 s                ; 4.48e-010 s                ; No                        ; Yes                       ;
; pnf_per_byte[0]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; pnf_per_byte[1]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; pnf_per_byte[2]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; pnf_per_byte[3]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; pnf_per_byte[4]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; pnf_per_byte[5]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; pnf_per_byte[6]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.02e-006 V                  ; 3.15 V              ; -0.0155 V           ; 0.309 V                              ; 0.183 V                              ; 7.34e-010 s                 ; 6.71e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.02e-006 V                 ; 3.15 V             ; -0.0155 V          ; 0.309 V                             ; 0.183 V                             ; 7.34e-010 s                ; 6.71e-010 s                ; No                        ; Yes                       ;
; pnf_per_byte[7]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; test_complete      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; test_status[0]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; test_status[1]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.02e-006 V                  ; 3.15 V              ; -0.0155 V           ; 0.309 V                              ; 0.183 V                              ; 7.34e-010 s                 ; 6.71e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.02e-006 V                 ; 3.15 V             ; -0.0155 V          ; 0.309 V                             ; 0.183 V                             ; 7.34e-010 s                ; 6.71e-010 s                ; No                        ; Yes                       ;
; test_status[2]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; test_status[3]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; test_status[4]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; test_status[5]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; test_status[6]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; test_status[7]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.86e-006 V                  ; 3.14 V              ; -0.00969 V          ; 0.191 V                              ; 0.214 V                              ; 5.56e-010 s                 ; 4.5e-010 s                  ; No                         ; Yes                        ; 3.13 V                      ; 1.86e-006 V                 ; 3.14 V             ; -0.00969 V         ; 0.191 V                             ; 0.214 V                             ; 5.56e-010 s                ; 4.5e-010 s                 ; No                        ; Yes                       ;
; card_id            ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.14 V              ; -0.0116 V           ; 0.19 V                               ; 0.222 V                              ; 5.54e-010 s                 ; 4.53e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.14 V             ; -0.0116 V          ; 0.19 V                              ; 0.222 V                             ; 5.54e-010 s                ; 4.53e-010 s                ; No                        ; Yes                       ;
; smb_data           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.01e-006 V                  ; 3.15 V              ; -0.0151 V           ; 0.223 V                              ; 0.223 V                              ; 6.96e-010 s                 ; 5.74e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.01e-006 V                 ; 3.15 V             ; -0.0151 V          ; 0.223 V                             ; 0.223 V                             ; 6.96e-010 s                ; 5.74e-010 s                ; No                        ; Yes                       ;
; mem_clk[0]         ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 0.978 V                      ; -0.978 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.77e-010 s                 ; 3.77e-010 s                 ; Yes                        ; Yes                        ; 0.652 V                     ; -0.652 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.77e-010 s                ; 3.77e-010 s                ; Yes                       ; Yes                       ;
; mem_clk_n[0]       ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 0.978 V                      ; -0.978 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.77e-010 s                 ; 3.77e-010 s                 ; Yes                        ; Yes                        ; 0.652 V                     ; -0.652 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.77e-010 s                ; 3.77e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[0]          ; SSTL-18 Class I                 ; -1.17e-012 s        ; 1.14e-012 s         ; 1.32 V                       ; 0.338 V                      ; 1.32 V              ; 0.338 V             ; 0 V                                  ; 0 V                                  ; 3.79e-010 s                 ; 3.68e-010 s                 ; Yes                        ; Yes                        ; 1.15 V                      ; 0.502 V                     ; 1.15 V             ; 0.502 V            ; 0 V                                 ; 0 V                                 ; 3.79e-010 s                ; 3.68e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[1]          ; SSTL-18 Class I                 ; -1.17e-012 s        ; 1.14e-012 s         ; 1.32 V                       ; 0.338 V                      ; 1.32 V              ; 0.338 V             ; 0 V                                  ; 0 V                                  ; 3.79e-010 s                 ; 3.68e-010 s                 ; Yes                        ; Yes                        ; 1.15 V                      ; 0.502 V                     ; 1.15 V             ; 0.502 V            ; 0 V                                 ; 0 V                                 ; 3.79e-010 s                ; 3.68e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[2]          ; SSTL-18 Class I                 ; -1.17e-012 s        ; 1.14e-012 s         ; 1.32 V                       ; 0.338 V                      ; 1.32 V              ; 0.338 V             ; 0 V                                  ; 0 V                                  ; 3.79e-010 s                 ; 3.68e-010 s                 ; Yes                        ; Yes                        ; 1.15 V                      ; 0.502 V                     ; 1.15 V             ; 0.502 V            ; 0 V                                 ; 0 V                                 ; 3.79e-010 s                ; 3.68e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[3]          ; SSTL-18 Class I                 ; -1.17e-012 s        ; 1.14e-012 s         ; 1.32 V                       ; 0.338 V                      ; 1.32 V              ; 0.338 V             ; 0 V                                  ; 0 V                                  ; 3.79e-010 s                 ; 3.68e-010 s                 ; Yes                        ; Yes                        ; 1.15 V                      ; 0.502 V                     ; 1.15 V             ; 0.502 V            ; 0 V                                 ; 0 V                                 ; 3.79e-010 s                ; 3.68e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[4]          ; SSTL-18 Class I                 ; -1.17e-012 s        ; 1.14e-012 s         ; 1.32 V                       ; 0.338 V                      ; 1.32 V              ; 0.338 V             ; 0 V                                  ; 0 V                                  ; 3.79e-010 s                 ; 3.68e-010 s                 ; Yes                        ; Yes                        ; 1.15 V                      ; 0.502 V                     ; 1.15 V             ; 0.502 V            ; 0 V                                 ; 0 V                                 ; 3.79e-010 s                ; 3.68e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[5]          ; SSTL-18 Class I                 ; -1.17e-012 s        ; 1.14e-012 s         ; 1.32 V                       ; 0.338 V                      ; 1.32 V              ; 0.338 V             ; 0 V                                  ; 0 V                                  ; 3.79e-010 s                 ; 3.68e-010 s                 ; Yes                        ; Yes                        ; 1.15 V                      ; 0.502 V                     ; 1.15 V             ; 0.502 V            ; 0 V                                 ; 0 V                                 ; 3.79e-010 s                ; 3.68e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[6]          ; SSTL-18 Class I                 ; -1.17e-012 s        ; 1.14e-012 s         ; 1.32 V                       ; 0.338 V                      ; 1.32 V              ; 0.338 V             ; 0 V                                  ; 0 V                                  ; 3.79e-010 s                 ; 3.68e-010 s                 ; Yes                        ; Yes                        ; 1.15 V                      ; 0.502 V                     ; 1.15 V             ; 0.502 V            ; 0 V                                 ; 0 V                                 ; 3.79e-010 s                ; 3.68e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[7]          ; SSTL-18 Class I                 ; -1.17e-012 s        ; 1.14e-012 s         ; 1.32 V                       ; 0.338 V                      ; 1.32 V              ; 0.338 V             ; 0 V                                  ; 0 V                                  ; 3.79e-010 s                 ; 3.68e-010 s                 ; Yes                        ; Yes                        ; 1.15 V                      ; 0.502 V                     ; 1.15 V             ; 0.502 V            ; 0 V                                 ; 0 V                                 ; 3.79e-010 s                ; 3.68e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[8]          ; SSTL-18 Class I                 ; -1.17e-012 s        ; 1.14e-012 s         ; 1.32 V                       ; 0.338 V                      ; 1.32 V              ; 0.338 V             ; 0 V                                  ; 0 V                                  ; 3.79e-010 s                 ; 3.68e-010 s                 ; Yes                        ; Yes                        ; 1.15 V                      ; 0.502 V                     ; 1.15 V             ; 0.502 V            ; 0 V                                 ; 0 V                                 ; 3.79e-010 s                ; 3.68e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[9]          ; SSTL-18 Class I                 ; -1.17e-012 s        ; 1.14e-012 s         ; 1.32 V                       ; 0.338 V                      ; 1.32 V              ; 0.338 V             ; 0 V                                  ; 0 V                                  ; 3.79e-010 s                 ; 3.68e-010 s                 ; Yes                        ; Yes                        ; 1.15 V                      ; 0.502 V                     ; 1.15 V             ; 0.502 V            ; 0 V                                 ; 0 V                                 ; 3.79e-010 s                ; 3.68e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[10]         ; SSTL-18 Class I                 ; -1.17e-012 s        ; 1.14e-012 s         ; 1.32 V                       ; 0.338 V                      ; 1.32 V              ; 0.338 V             ; 0 V                                  ; 0 V                                  ; 3.79e-010 s                 ; 3.68e-010 s                 ; Yes                        ; Yes                        ; 1.15 V                      ; 0.502 V                     ; 1.15 V             ; 0.502 V            ; 0 V                                 ; 0 V                                 ; 3.79e-010 s                ; 3.68e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[11]         ; SSTL-18 Class I                 ; -1.17e-012 s        ; 1.14e-012 s         ; 1.32 V                       ; 0.338 V                      ; 1.32 V              ; 0.338 V             ; 0 V                                  ; 0 V                                  ; 3.79e-010 s                 ; 3.68e-010 s                 ; Yes                        ; Yes                        ; 1.15 V                      ; 0.502 V                     ; 1.15 V             ; 0.502 V            ; 0 V                                 ; 0 V                                 ; 3.79e-010 s                ; 3.68e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[12]         ; SSTL-18 Class I                 ; -1.17e-012 s        ; 1.14e-012 s         ; 1.32 V                       ; 0.338 V                      ; 1.32 V              ; 0.338 V             ; 0 V                                  ; 0 V                                  ; 3.79e-010 s                 ; 3.68e-010 s                 ; Yes                        ; Yes                        ; 1.15 V                      ; 0.502 V                     ; 1.15 V             ; 0.502 V            ; 0 V                                 ; 0 V                                 ; 3.79e-010 s                ; 3.68e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[13]         ; SSTL-18 Class I                 ; -1.17e-012 s        ; 1.14e-012 s         ; 1.32 V                       ; 0.338 V                      ; 1.32 V              ; 0.338 V             ; 0 V                                  ; 0 V                                  ; 3.79e-010 s                 ; 3.68e-010 s                 ; Yes                        ; Yes                        ; 1.15 V                      ; 0.502 V                     ; 1.15 V             ; 0.502 V            ; 0 V                                 ; 0 V                                 ; 3.79e-010 s                ; 3.68e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[14]         ; SSTL-18 Class I                 ; -1.17e-012 s        ; 1.14e-012 s         ; 1.32 V                       ; 0.338 V                      ; 1.32 V              ; 0.338 V             ; 0 V                                  ; 0 V                                  ; 3.79e-010 s                 ; 3.68e-010 s                 ; Yes                        ; Yes                        ; 1.15 V                      ; 0.502 V                     ; 1.15 V             ; 0.502 V            ; 0 V                                 ; 0 V                                 ; 3.79e-010 s                ; 3.68e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[15]         ; SSTL-18 Class I                 ; -1.17e-012 s        ; 1.14e-012 s         ; 1.32 V                       ; 0.338 V                      ; 1.32 V              ; 0.338 V             ; 0 V                                  ; 0 V                                  ; 3.79e-010 s                 ; 3.68e-010 s                 ; Yes                        ; Yes                        ; 1.15 V                      ; 0.502 V                     ; 1.15 V             ; 0.502 V            ; 0 V                                 ; 0 V                                 ; 3.79e-010 s                ; 3.68e-010 s                ; Yes                       ; Yes                       ;
; mem_dqs[0]         ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 0.978 V                      ; -0.978 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.78e-010 s                 ; 3.78e-010 s                 ; Yes                        ; Yes                        ; 0.652 V                     ; -0.652 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.78e-010 s                ; 3.78e-010 s                ; Yes                       ; Yes                       ;
; mem_dqs[1]         ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 0.978 V                      ; -0.978 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.78e-010 s                 ; 3.78e-010 s                 ; Yes                        ; Yes                        ; 0.652 V                     ; -0.652 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.78e-010 s                ; 3.78e-010 s                ; Yes                       ; Yes                       ;
; mem_dqsn[0]        ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 0.978 V                      ; -0.978 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.78e-010 s                 ; 3.78e-010 s                 ; Yes                        ; Yes                        ; 0.652 V                     ; -0.652 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.78e-010 s                ; 3.78e-010 s                ; Yes                       ; Yes                       ;
; mem_dqsn[1]        ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 0.978 V                      ; -0.978 V                     ; -                   ; -                   ; -                                    ; -                                    ; 3.78e-010 s                 ; 3.78e-010 s                 ; Yes                        ; Yes                        ; 0.652 V                     ; -0.652 V                    ; -                  ; -                  ; -                                   ; -                                   ; 3.78e-010 s                ; 3.78e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_CRC_ERROR~ ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.13 V                       ; 1.11e-006 V                  ; 3.15 V              ; -0.0132 V           ; 0.198 V                              ; 0.301 V                              ; 5.74e-010 s                 ; 5.88e-010 s                 ; No                         ; Yes                        ; 3.13 V                      ; 1.11e-006 V                 ; 3.15 V             ; -0.0132 V          ; 0.198 V                             ; 0.301 V                             ; 5.74e-010 s                ; 5.88e-010 s                ; No                        ; Yes                       ;
+--------------------+---------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------------------+---------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard                    ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+---------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; adc1_clk           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; adc2_clk           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; adc3_clk           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; adc4_clk           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; adc5_clk           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; adc6_clk           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; adc7_clk           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; adc8_clk           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB1_dat[0]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB1_dat[1]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB1_dat[2]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB1_dat[3]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB1_dat[4]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB1_dat[5]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB1_dat[6]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB1_dat[7]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB1_dat[8]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB1_dat[9]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB1_dat[10]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB1_dat[11]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; dac_FB1_dat[12]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB1_dat[13]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; dac_FB2_dat[0]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.57e-006 V                  ; 3.51 V              ; -0.029 V            ; 0.361 V                              ; 0.208 V                              ; 4.9e-010 s                  ; 4.68e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.57e-006 V                 ; 3.51 V             ; -0.029 V           ; 0.361 V                             ; 0.208 V                             ; 4.9e-010 s                 ; 4.68e-010 s                ; No                        ; Yes                       ;
; dac_FB2_dat[1]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB2_dat[2]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB2_dat[3]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB2_dat[4]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB2_dat[5]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.0192 V           ; 0.303 V                              ; 0.156 V                              ; 3.46e-010 s                 ; 3.24e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.0192 V          ; 0.303 V                             ; 0.156 V                             ; 3.46e-010 s                ; 3.24e-010 s                ; No                        ; Yes                       ;
; dac_FB2_dat[6]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB2_dat[7]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB2_dat[8]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB2_dat[9]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB2_dat[10]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB2_dat[11]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB2_dat[12]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB2_dat[13]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB3_dat[0]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB3_dat[1]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB3_dat[2]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB3_dat[3]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB3_dat[4]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB3_dat[5]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB3_dat[6]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB3_dat[7]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB3_dat[8]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB3_dat[9]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB3_dat[10]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB3_dat[11]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB3_dat[12]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB3_dat[13]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB4_dat[0]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB4_dat[1]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB4_dat[2]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB4_dat[3]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB4_dat[4]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB4_dat[5]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB4_dat[6]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB4_dat[7]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB4_dat[8]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB4_dat[9]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB4_dat[10]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB4_dat[11]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB4_dat[12]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB4_dat[13]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB5_dat[0]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB5_dat[1]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB5_dat[2]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB5_dat[3]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB5_dat[4]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB5_dat[5]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB5_dat[6]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB5_dat[7]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB5_dat[8]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB5_dat[9]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB5_dat[10]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB5_dat[11]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB5_dat[12]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB5_dat[13]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB6_dat[0]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB6_dat[1]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB6_dat[2]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB6_dat[3]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB6_dat[4]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB6_dat[5]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB6_dat[6]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB6_dat[7]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB6_dat[8]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB6_dat[9]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; dac_FB6_dat[10]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB6_dat[11]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; dac_FB6_dat[12]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB6_dat[13]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; dac_FB7_dat[0]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB7_dat[1]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB7_dat[2]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB7_dat[3]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB7_dat[4]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB7_dat[5]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB7_dat[6]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB7_dat[7]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB7_dat[8]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB7_dat[9]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB7_dat[10]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB7_dat[11]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB7_dat[12]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB7_dat[13]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; dac_FB8_dat[0]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB8_dat[1]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB8_dat[2]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; dac_FB8_dat[3]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB8_dat[4]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB8_dat[5]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB8_dat[6]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB8_dat[7]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB8_dat[8]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; dac_FB8_dat[9]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB8_dat[10]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB8_dat[11]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB8_dat[12]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; dac_FB8_dat[13]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; dac_FB_clk[0]      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB_clk[1]      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB_clk[2]      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB_clk[3]      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB_clk[4]      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_FB_clk[5]      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB_clk[6]      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_FB_clk[7]      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_clk[0]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_clk[1]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_clk[2]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_clk[3]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_clk[4]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_clk[5]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; dac_clk[6]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_clk[7]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; dac_dat[0]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; dac_dat[1]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_dat[2]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_dat[3]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_dat[4]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; dac_dat[5]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; dac_dat[6]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; dac_dat[7]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; bias_dac_ncs[0]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; bias_dac_ncs[1]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; bias_dac_ncs[2]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; bias_dac_ncs[3]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; bias_dac_ncs[4]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; bias_dac_ncs[5]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; bias_dac_ncs[6]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; bias_dac_ncs[7]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; offset_dac_ncs[0]  ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; offset_dac_ncs[1]  ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; offset_dac_ncs[2]  ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; offset_dac_ncs[3]  ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; offset_dac_ncs[4]  ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; offset_dac_ncs[5]  ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; offset_dac_ncs[6]  ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; offset_dac_ncs[7]  ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; lvds_txa           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; lvds_txb           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; ttl_dir1           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; ttl_out1           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; ttl_dir2           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; ttl_out2           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; ttl_dir3           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; ttl_out3           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; red_led            ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; ylw_led            ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; grn_led            ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; wdog               ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; smb_clk            ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; mictor[0]          ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; mictor[1]          ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; mictor[2]          ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; mictor[3]          ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; mictor[4]          ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; mictor[5]          ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; mictor[6]          ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; mictor[7]          ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; mictor[8]          ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; mictor[9]          ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; mictor[10]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.0192 V           ; 0.303 V                              ; 0.156 V                              ; 3.46e-010 s                 ; 3.24e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.0192 V          ; 0.303 V                             ; 0.156 V                             ; 3.46e-010 s                ; 3.24e-010 s                ; No                        ; Yes                       ;
; mictor[11]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; mictor[12]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; mictor[13]         ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; mem_addr[0]        ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.73 V                       ; 0.166 V                      ; 1.73 V              ; 0.166 V             ; 0 V                                  ; 0 V                                  ; 1.53e-010 s                 ; 1.67e-010 s                 ; Yes                        ; Yes                        ; 1.47 V                      ; 0.425 V                     ; 1.47 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 1.53e-010 s                ; 1.67e-010 s                ; Yes                       ; Yes                       ;
; mem_addr[1]        ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.73 V                       ; 0.166 V                      ; 1.73 V              ; 0.166 V             ; 0 V                                  ; 0 V                                  ; 1.53e-010 s                 ; 1.67e-010 s                 ; Yes                        ; Yes                        ; 1.47 V                      ; 0.425 V                     ; 1.47 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 1.53e-010 s                ; 1.67e-010 s                ; Yes                       ; Yes                       ;
; mem_addr[2]        ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.73 V                       ; 0.166 V                      ; 1.73 V              ; 0.166 V             ; 0 V                                  ; 0 V                                  ; 1.53e-010 s                 ; 1.67e-010 s                 ; Yes                        ; Yes                        ; 1.47 V                      ; 0.425 V                     ; 1.47 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 1.53e-010 s                ; 1.67e-010 s                ; Yes                       ; Yes                       ;
; mem_addr[3]        ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.73 V                       ; 0.166 V                      ; 1.73 V              ; 0.166 V             ; 0 V                                  ; 0 V                                  ; 1.53e-010 s                 ; 1.67e-010 s                 ; Yes                        ; Yes                        ; 1.47 V                      ; 0.425 V                     ; 1.47 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 1.53e-010 s                ; 1.67e-010 s                ; Yes                       ; Yes                       ;
; mem_addr[4]        ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.73 V                       ; 0.166 V                      ; 1.73 V              ; 0.166 V             ; 0 V                                  ; 0 V                                  ; 1.53e-010 s                 ; 1.67e-010 s                 ; Yes                        ; Yes                        ; 1.47 V                      ; 0.425 V                     ; 1.47 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 1.53e-010 s                ; 1.67e-010 s                ; Yes                       ; Yes                       ;
; mem_addr[5]        ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.73 V                       ; 0.166 V                      ; 1.73 V              ; 0.166 V             ; 0 V                                  ; 0 V                                  ; 1.53e-010 s                 ; 1.67e-010 s                 ; Yes                        ; Yes                        ; 1.47 V                      ; 0.425 V                     ; 1.47 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 1.53e-010 s                ; 1.67e-010 s                ; Yes                       ; Yes                       ;
; mem_addr[6]        ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.73 V                       ; 0.166 V                      ; 1.73 V              ; 0.166 V             ; 0 V                                  ; 0 V                                  ; 1.53e-010 s                 ; 1.67e-010 s                 ; Yes                        ; Yes                        ; 1.47 V                      ; 0.425 V                     ; 1.47 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 1.53e-010 s                ; 1.67e-010 s                ; Yes                       ; Yes                       ;
; mem_addr[7]        ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.73 V                       ; 0.166 V                      ; 1.73 V              ; 0.166 V             ; 0 V                                  ; 0 V                                  ; 1.53e-010 s                 ; 1.67e-010 s                 ; Yes                        ; Yes                        ; 1.47 V                      ; 0.425 V                     ; 1.47 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 1.53e-010 s                ; 1.67e-010 s                ; Yes                       ; Yes                       ;
; mem_addr[8]        ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.73 V                       ; 0.166 V                      ; 1.73 V              ; 0.166 V             ; 0 V                                  ; 0 V                                  ; 1.53e-010 s                 ; 1.67e-010 s                 ; Yes                        ; Yes                        ; 1.47 V                      ; 0.425 V                     ; 1.47 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 1.53e-010 s                ; 1.67e-010 s                ; Yes                       ; Yes                       ;
; mem_addr[9]        ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.73 V                       ; 0.166 V                      ; 1.73 V              ; 0.166 V             ; 0 V                                  ; 0 V                                  ; 1.53e-010 s                 ; 1.67e-010 s                 ; Yes                        ; Yes                        ; 1.47 V                      ; 0.425 V                     ; 1.47 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 1.53e-010 s                ; 1.67e-010 s                ; Yes                       ; Yes                       ;
; mem_addr[10]       ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.73 V                       ; 0.166 V                      ; 1.73 V              ; 0.166 V             ; 0 V                                  ; 0 V                                  ; 1.92e-010 s                 ; 2.1e-010 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.426 V                     ; 1.47 V             ; 0.426 V            ; 0 V                                 ; 0 V                                 ; 1.92e-010 s                ; 2.1e-010 s                 ; Yes                       ; Yes                       ;
; mem_addr[11]       ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.73 V                       ; 0.166 V                      ; 1.73 V              ; 0.166 V             ; 0 V                                  ; 0 V                                  ; 1.92e-010 s                 ; 2.1e-010 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.426 V                     ; 1.47 V             ; 0.426 V            ; 0 V                                 ; 0 V                                 ; 1.92e-010 s                ; 2.1e-010 s                 ; Yes                       ; Yes                       ;
; mem_addr[12]       ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.73 V                       ; 0.166 V                      ; 1.73 V              ; 0.166 V             ; 0 V                                  ; 0 V                                  ; 1.52e-010 s                 ; 1.67e-010 s                 ; Yes                        ; Yes                        ; 1.47 V                      ; 0.425 V                     ; 1.47 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 1.52e-010 s                ; 1.67e-010 s                ; Yes                       ; Yes                       ;
; mem_ba[0]          ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.73 V                       ; 0.166 V                      ; 1.73 V              ; 0.166 V             ; 0 V                                  ; 0 V                                  ; 1.92e-010 s                 ; 2.1e-010 s                  ; Yes                        ; Yes                        ; 1.47 V                      ; 0.426 V                     ; 1.47 V             ; 0.426 V            ; 0 V                                 ; 0 V                                 ; 1.92e-010 s                ; 2.1e-010 s                 ; Yes                       ; Yes                       ;
; mem_ba[1]          ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.73 V                       ; 0.166 V                      ; 1.73 V              ; 0.166 V             ; 0 V                                  ; 0 V                                  ; 1.52e-010 s                 ; 1.67e-010 s                 ; Yes                        ; Yes                        ; 1.47 V                      ; 0.425 V                     ; 1.47 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 1.52e-010 s                ; 1.67e-010 s                ; Yes                       ; Yes                       ;
; mem_cas_n          ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.73 V                       ; 0.166 V                      ; 1.73 V              ; 0.166 V             ; 0 V                                  ; 0 V                                  ; 1.53e-010 s                 ; 1.67e-010 s                 ; Yes                        ; Yes                        ; 1.47 V                      ; 0.425 V                     ; 1.47 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 1.53e-010 s                ; 1.67e-010 s                ; Yes                       ; Yes                       ;
; mem_cke[0]         ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.73 V                       ; 0.166 V                      ; 1.73 V              ; 0.166 V             ; 0 V                                  ; 0 V                                  ; 1.53e-010 s                 ; 1.67e-010 s                 ; Yes                        ; Yes                        ; 1.47 V                      ; 0.425 V                     ; 1.47 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 1.53e-010 s                ; 1.67e-010 s                ; Yes                       ; Yes                       ;
; mem_cs_n[0]        ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.73 V                       ; 0.166 V                      ; 1.73 V              ; 0.166 V             ; 0 V                                  ; 0 V                                  ; 1.53e-010 s                 ; 1.67e-010 s                 ; Yes                        ; Yes                        ; 1.47 V                      ; 0.425 V                     ; 1.47 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 1.53e-010 s                ; 1.67e-010 s                ; Yes                       ; Yes                       ;
; mem_dm[0]          ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.266 V                      ; 1.63 V              ; 0.266 V             ; 0 V                                  ; 0 V                                  ; 2.4e-010 s                  ; 2.54e-010 s                 ; Yes                        ; Yes                        ; 1.4 V                       ; 0.493 V                     ; 1.4 V              ; 0.493 V            ; 0 V                                 ; 0 V                                 ; 2.4e-010 s                 ; 2.54e-010 s                ; Yes                       ; Yes                       ;
; mem_dm[1]          ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.266 V                      ; 1.63 V              ; 0.266 V             ; 0 V                                  ; 0 V                                  ; 2.4e-010 s                  ; 2.54e-010 s                 ; Yes                        ; Yes                        ; 1.4 V                       ; 0.493 V                     ; 1.4 V              ; 0.493 V            ; 0 V                                 ; 0 V                                 ; 2.4e-010 s                 ; 2.54e-010 s                ; Yes                       ; Yes                       ;
; mem_odt[0]         ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.73 V                       ; 0.166 V                      ; 1.73 V              ; 0.166 V             ; 0 V                                  ; 0 V                                  ; 1.53e-010 s                 ; 1.67e-010 s                 ; Yes                        ; Yes                        ; 1.47 V                      ; 0.425 V                     ; 1.47 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 1.53e-010 s                ; 1.67e-010 s                ; Yes                       ; Yes                       ;
; mem_ras_n          ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.73 V                       ; 0.166 V                      ; 1.73 V              ; 0.166 V             ; 0 V                                  ; 0 V                                  ; 1.53e-010 s                 ; 1.67e-010 s                 ; Yes                        ; Yes                        ; 1.47 V                      ; 0.425 V                     ; 1.47 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 1.53e-010 s                ; 1.67e-010 s                ; Yes                       ; Yes                       ;
; mem_we_n           ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.73 V                       ; 0.166 V                      ; 1.73 V              ; 0.166 V             ; 0 V                                  ; 0 V                                  ; 1.53e-010 s                 ; 1.67e-010 s                 ; Yes                        ; Yes                        ; 1.47 V                      ; 0.425 V                     ; 1.47 V             ; 0.425 V            ; 0 V                                 ; 0 V                                 ; 1.53e-010 s                ; 1.67e-010 s                ; Yes                       ; Yes                       ;
; pnf                ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.0192 V           ; 0.303 V                              ; 0.156 V                              ; 3.46e-010 s                 ; 3.24e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.0192 V          ; 0.303 V                             ; 0.156 V                             ; 3.46e-010 s                ; 3.24e-010 s                ; No                        ; Yes                       ;
; pnf_per_byte[0]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; pnf_per_byte[1]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; pnf_per_byte[2]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; pnf_per_byte[3]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; pnf_per_byte[4]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; pnf_per_byte[5]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; pnf_per_byte[6]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.57e-006 V                  ; 3.51 V              ; -0.029 V            ; 0.361 V                              ; 0.208 V                              ; 4.9e-010 s                  ; 4.68e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.57e-006 V                 ; 3.51 V             ; -0.029 V           ; 0.361 V                             ; 0.208 V                             ; 4.9e-010 s                 ; 4.68e-010 s                ; No                        ; Yes                       ;
; pnf_per_byte[7]    ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; test_complete      ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; test_status[0]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; test_status[1]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.57e-006 V                  ; 3.51 V              ; -0.029 V            ; 0.361 V                              ; 0.208 V                              ; 4.9e-010 s                  ; 4.68e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.57e-006 V                 ; 3.51 V             ; -0.029 V           ; 0.361 V                             ; 0.208 V                             ; 4.9e-010 s                 ; 4.68e-010 s                ; No                        ; Yes                       ;
; test_status[2]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; test_status[3]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; test_status[4]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; test_status[5]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; test_status[6]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; test_status[7]     ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.54e-006 V                  ; 3.49 V              ; -0.022 V            ; 0.302 V                              ; 0.16 V                               ; 3.46e-010 s                 ; 3.25e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 2.54e-006 V                 ; 3.49 V             ; -0.022 V           ; 0.302 V                             ; 0.16 V                              ; 3.46e-010 s                ; 3.25e-010 s                ; No                        ; Yes                       ;
; card_id            ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.55e-006 V                  ; 3.49 V              ; -0.0263 V           ; 0.302 V                              ; 0.174 V                              ; 3.47e-010 s                 ; 3.28e-010 s                 ; No                         ; No                         ; 3.46 V                      ; 1.55e-006 V                 ; 3.49 V             ; -0.0263 V          ; 0.302 V                             ; 0.174 V                             ; 3.47e-010 s                ; 3.28e-010 s                ; No                        ; No                        ;
; smb_data           ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.56e-006 V                  ; 3.5 V               ; -0.029 V            ; 0.267 V                              ; 0.33 V                               ; 4.66e-010 s                 ; 3.83e-010 s                 ; No                         ; Yes                        ; 3.46 V                      ; 1.56e-006 V                 ; 3.5 V              ; -0.029 V           ; 0.267 V                             ; 0.33 V                              ; 4.66e-010 s                ; 3.83e-010 s                ; No                        ; Yes                       ;
; mem_clk[0]         ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.36 V                       ; -1.36 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.49e-010 s                 ; 2.49e-010 s                 ; Yes                        ; Yes                        ; 0.909 V                     ; -0.909 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.49e-010 s                ; 2.49e-010 s                ; Yes                       ; Yes                       ;
; mem_clk_n[0]       ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.36 V                       ; -1.36 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.49e-010 s                 ; 2.49e-010 s                 ; Yes                        ; Yes                        ; 0.909 V                     ; -0.909 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.49e-010 s                ; 2.49e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[0]          ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.266 V                      ; 1.63 V              ; 0.266 V             ; 0 V                                  ; 0 V                                  ; 2.4e-010 s                  ; 2.54e-010 s                 ; Yes                        ; Yes                        ; 1.4 V                       ; 0.493 V                     ; 1.4 V              ; 0.493 V            ; 0 V                                 ; 0 V                                 ; 2.4e-010 s                 ; 2.54e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[1]          ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.266 V                      ; 1.63 V              ; 0.266 V             ; 0 V                                  ; 0 V                                  ; 2.4e-010 s                  ; 2.54e-010 s                 ; Yes                        ; Yes                        ; 1.4 V                       ; 0.493 V                     ; 1.4 V              ; 0.493 V            ; 0 V                                 ; 0 V                                 ; 2.4e-010 s                 ; 2.54e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[2]          ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.266 V                      ; 1.63 V              ; 0.266 V             ; 0 V                                  ; 0 V                                  ; 2.4e-010 s                  ; 2.54e-010 s                 ; Yes                        ; Yes                        ; 1.4 V                       ; 0.493 V                     ; 1.4 V              ; 0.493 V            ; 0 V                                 ; 0 V                                 ; 2.4e-010 s                 ; 2.54e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[3]          ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.266 V                      ; 1.63 V              ; 0.266 V             ; 0 V                                  ; 0 V                                  ; 2.4e-010 s                  ; 2.54e-010 s                 ; Yes                        ; Yes                        ; 1.4 V                       ; 0.493 V                     ; 1.4 V              ; 0.493 V            ; 0 V                                 ; 0 V                                 ; 2.4e-010 s                 ; 2.54e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[4]          ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.266 V                      ; 1.63 V              ; 0.266 V             ; 0 V                                  ; 0 V                                  ; 2.4e-010 s                  ; 2.54e-010 s                 ; Yes                        ; Yes                        ; 1.4 V                       ; 0.493 V                     ; 1.4 V              ; 0.493 V            ; 0 V                                 ; 0 V                                 ; 2.4e-010 s                 ; 2.54e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[5]          ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.266 V                      ; 1.63 V              ; 0.266 V             ; 0 V                                  ; 0 V                                  ; 2.4e-010 s                  ; 2.54e-010 s                 ; Yes                        ; Yes                        ; 1.4 V                       ; 0.493 V                     ; 1.4 V              ; 0.493 V            ; 0 V                                 ; 0 V                                 ; 2.4e-010 s                 ; 2.54e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[6]          ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.266 V                      ; 1.63 V              ; 0.266 V             ; 0 V                                  ; 0 V                                  ; 2.4e-010 s                  ; 2.54e-010 s                 ; Yes                        ; Yes                        ; 1.4 V                       ; 0.493 V                     ; 1.4 V              ; 0.493 V            ; 0 V                                 ; 0 V                                 ; 2.4e-010 s                 ; 2.54e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[7]          ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.266 V                      ; 1.63 V              ; 0.266 V             ; 0 V                                  ; 0 V                                  ; 2.4e-010 s                  ; 2.54e-010 s                 ; Yes                        ; Yes                        ; 1.4 V                       ; 0.493 V                     ; 1.4 V              ; 0.493 V            ; 0 V                                 ; 0 V                                 ; 2.4e-010 s                 ; 2.54e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[8]          ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.266 V                      ; 1.63 V              ; 0.266 V             ; 0 V                                  ; 0 V                                  ; 2.4e-010 s                  ; 2.54e-010 s                 ; Yes                        ; Yes                        ; 1.4 V                       ; 0.493 V                     ; 1.4 V              ; 0.493 V            ; 0 V                                 ; 0 V                                 ; 2.4e-010 s                 ; 2.54e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[9]          ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.266 V                      ; 1.63 V              ; 0.266 V             ; 0 V                                  ; 0 V                                  ; 2.4e-010 s                  ; 2.54e-010 s                 ; Yes                        ; Yes                        ; 1.4 V                       ; 0.493 V                     ; 1.4 V              ; 0.493 V            ; 0 V                                 ; 0 V                                 ; 2.4e-010 s                 ; 2.54e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[10]         ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.266 V                      ; 1.63 V              ; 0.266 V             ; 0 V                                  ; 0 V                                  ; 2.4e-010 s                  ; 2.54e-010 s                 ; Yes                        ; Yes                        ; 1.4 V                       ; 0.493 V                     ; 1.4 V              ; 0.493 V            ; 0 V                                 ; 0 V                                 ; 2.4e-010 s                 ; 2.54e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[11]         ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.266 V                      ; 1.63 V              ; 0.266 V             ; 0 V                                  ; 0 V                                  ; 2.4e-010 s                  ; 2.54e-010 s                 ; Yes                        ; Yes                        ; 1.4 V                       ; 0.493 V                     ; 1.4 V              ; 0.493 V            ; 0 V                                 ; 0 V                                 ; 2.4e-010 s                 ; 2.54e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[12]         ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.266 V                      ; 1.63 V              ; 0.266 V             ; 0 V                                  ; 0 V                                  ; 2.4e-010 s                  ; 2.54e-010 s                 ; Yes                        ; Yes                        ; 1.4 V                       ; 0.493 V                     ; 1.4 V              ; 0.493 V            ; 0 V                                 ; 0 V                                 ; 2.4e-010 s                 ; 2.54e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[13]         ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.266 V                      ; 1.63 V              ; 0.266 V             ; 0 V                                  ; 0 V                                  ; 2.4e-010 s                  ; 2.54e-010 s                 ; Yes                        ; Yes                        ; 1.4 V                       ; 0.493 V                     ; 1.4 V              ; 0.493 V            ; 0 V                                 ; 0 V                                 ; 2.4e-010 s                 ; 2.54e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[14]         ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.266 V                      ; 1.63 V              ; 0.266 V             ; 0 V                                  ; 0 V                                  ; 2.4e-010 s                  ; 2.54e-010 s                 ; Yes                        ; Yes                        ; 1.4 V                       ; 0.493 V                     ; 1.4 V              ; 0.493 V            ; 0 V                                 ; 0 V                                 ; 2.4e-010 s                 ; 2.54e-010 s                ; Yes                       ; Yes                       ;
; mem_dq[15]         ; SSTL-18 Class I                 ; 0 s                 ; 0 s                 ; 1.63 V                       ; 0.266 V                      ; 1.63 V              ; 0.266 V             ; 0 V                                  ; 0 V                                  ; 2.4e-010 s                  ; 2.54e-010 s                 ; Yes                        ; Yes                        ; 1.4 V                       ; 0.493 V                     ; 1.4 V              ; 0.493 V            ; 0 V                                 ; 0 V                                 ; 2.4e-010 s                 ; 2.54e-010 s                ; Yes                       ; Yes                       ;
; mem_dqs[0]         ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.36 V                       ; -1.36 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.48e-010 s                 ; 2.48e-010 s                 ; Yes                        ; Yes                        ; 0.909 V                     ; -0.909 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.48e-010 s                ; 2.48e-010 s                ; Yes                       ; Yes                       ;
; mem_dqs[1]         ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.36 V                       ; -1.36 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.48e-010 s                 ; 2.48e-010 s                 ; Yes                        ; Yes                        ; 0.909 V                     ; -0.909 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.48e-010 s                ; 2.48e-010 s                ; Yes                       ; Yes                       ;
; mem_dqsn[0]        ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.36 V                       ; -1.36 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.48e-010 s                 ; 2.48e-010 s                 ; Yes                        ; Yes                        ; 0.909 V                     ; -0.909 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.48e-010 s                ; 2.48e-010 s                ; Yes                       ; Yes                       ;
; mem_dqsn[1]        ; Differential 1.8-V SSTL Class I ; 0 s                 ; 0 s                 ; 1.36 V                       ; -1.36 V                      ; -                   ; -                   ; -                                    ; -                                    ; 2.48e-010 s                 ; 2.48e-010 s                 ; Yes                        ; Yes                        ; 0.909 V                     ; -0.909 V                    ; -                  ; -                  ; -                                   ; -                                   ; 2.48e-010 s                ; 2.48e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_CRC_ERROR~ ; 3.3-V LVTTL                     ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.69e-006 V                  ; 3.5 V               ; -0.0225 V           ; 0.279 V                              ; 0.165 V                              ; 3.63e-010 s                 ; 4.41e-010 s                 ; Yes                        ; Yes                        ; 3.46 V                      ; 1.69e-006 V                 ; 3.5 V              ; -0.0225 V          ; 0.279 V                             ; 0.165 V                             ; 3.63e-010 s                ; 4.41e-010 s                ; Yes                       ; Yes                       ;
+--------------------+---------------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                                                                                                                               ; To Clock                                                                                                                                                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ; 22852897 ; 64       ; 8        ; 0        ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                                     ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ; 7        ; 0        ; 0        ; 0        ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                                                                     ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ; 1        ; 0        ; 0        ; 0        ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ; i_rc_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                                     ; 7        ; 0        ; 0        ; 0        ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                                     ; i_rc_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                                     ; 486      ; 0        ; 0        ; 0        ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                                                     ; 272      ; 0        ; 0        ; 0        ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                                                     ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                                                     ; 1392     ; 0        ; 0        ; 0        ;
; mem_dqs[0]                                                                                                                                                                                                                               ; mem_dqs[0]                                                                                                                                                                                                                               ; 0        ; 0        ; 8        ; 0        ;
; mem_dqs[1]                                                                                                                                                                                                                               ; mem_dqs[1]                                                                                                                                                                                                                               ; 0        ; 0        ; 8        ; 0        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; 28       ; 1        ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; 6        ; 0        ; 0        ; 0        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; 2        ; 1        ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; 31664    ; 0        ; 64       ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; 2        ; 0        ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]                                                                         ; 28       ; 28       ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]                                                                         ; 52       ; 52       ; 0        ; 0        ;
; mem_dqs[0]                                                                                                                                                                                                                               ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; 0        ; 16       ; 0        ; 0        ;
; mem_dqs[1]                                                                                                                                                                                                                               ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; 0        ; 16       ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; 66       ; 258      ; 96       ; 224      ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; 1        ; 0        ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; 138      ; 0        ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; 42       ; 0        ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; 3        ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                                                                                                                               ; To Clock                                                                                                                                                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ; 22852897 ; 64       ; 8        ; 0        ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                                     ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ; 7        ; 0        ; 0        ; 0        ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                                                                     ; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ; 1        ; 0        ; 0        ; 0        ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ; i_rc_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                                     ; 7        ; 0        ; 0        ; 0        ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                                     ; i_rc_pll|altpll_component|auto_generated|pll1|clk[2]                                                                                                                                                                                     ; 486      ; 0        ; 0        ; 0        ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                     ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                                                     ; 272      ; 0        ; 0        ; 0        ;
; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                                                     ; i_rc_pll|altpll_component|auto_generated|pll1|clk[3]                                                                                                                                                                                     ; 1392     ; 0        ; 0        ; 0        ;
; mem_dqs[0]                                                                                                                                                                                                                               ; mem_dqs[0]                                                                                                                                                                                                                               ; 0        ; 0        ; 8        ; 0        ;
; mem_dqs[1]                                                                                                                                                                                                                               ; mem_dqs[1]                                                                                                                                                                                                                               ; 0        ; 0        ; 8        ; 0        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; 28       ; 1        ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; 6        ; 0        ; 0        ; 0        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; 2        ; 1        ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; 31664    ; 0        ; 64       ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; 2        ; 0        ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]                                                                         ; 28       ; 28       ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]                                                                         ; 52       ; 52       ; 0        ; 0        ;
; mem_dqs[0]                                                                                                                                                                                                                               ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; 0        ; 16       ; 0        ; 0        ;
; mem_dqs[1]                                                                                                                                                                                                                               ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; 0        ; 16       ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; 66       ; 258      ; 96       ; 224      ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; 1        ; 0        ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; 138      ; 0        ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; 42       ; 0        ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; 3        ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                                                                                                                               ; To Clock                                                                                                                                                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; mem_dqs[0]                                                                                                                                                                                                                               ; 2        ; 0        ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; mem_dqs[1]                                                                                                                                                                                                                               ; 2        ; 0        ; 0        ; 0        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; 14       ; 0        ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; 1132     ; 0        ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; 45       ; 0        ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; 0        ; 0        ; 4        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; 0        ; 0        ; 0        ; 22       ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; 2        ; 0        ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; 24       ; 0        ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; 4        ; 0        ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; 42       ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                                                                                                                               ; To Clock                                                                                                                                                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; mem_dqs[0]                                                                                                                                                                                                                               ; 2        ; 0        ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; mem_dqs[1]                                                                                                                                                                                                                               ; 2        ; 0        ; 0        ; 0        ;
; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk ; 14       ; 0        ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; 1132     ; 0        ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; 45       ; 0        ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; 0        ; 0        ; 4        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]                                                                         ; 0        ; 0        ; 0        ; 22       ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; 2        ; 0        ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]                                                                         ; 24       ; 0        ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; 4        ; 0        ; 0        ; 0        ;
; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]                                                                         ; 42       ; 0        ; 0        ; 0        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design.


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design.


+-------------------------------------------------+
; Unconstrained Paths                             ;
+---------------------------------+-------+-------+
; Property                        ; Setup ; Hold  ;
+---------------------------------+-------+-------+
; Illegal Clocks                  ; 0     ; 0     ;
; Unconstrained Clocks            ; 0     ; 0     ;
; Unconstrained Input Ports       ; 139   ; 139   ;
; Unconstrained Input Port Paths  ; 33554 ; 33554 ;
; Unconstrained Output Ports      ; 228   ; 228   ;
; Unconstrained Output Port Paths ; 430   ; 430   ;
+---------------------------------+-------+-------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Fri Jan 23 13:22:05 2009
Info: Command: quartus_sta readout_card_stratix_iii -c readout_card_stratix_iii
Info: qsta_default_script.tcl version: #2
Info: Parallel compilation is enabled and will use up to 2 processors
Critical Warning: Synopsys Design Constraints File file not found: '../../ddr2_sdram_ctrl/micron_ctrl_phy_ddr_timing.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Critical Warning: Synopsys Design Constraints File file not found: '../../ddr2_sdram_ctrl/micron_ctrl_example_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Critical Warning: Synopsys Design Constraints File file not found: 'readout_card_stratix_iii.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 40.000 -waveform {0.000 20.000} -name inclk_ddr inclk_ddr
    Info: create_clock -period 40.000 -waveform {0.000 20.000} -name inclk inclk
    Info: create_generated_clock -source {i_rc_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]} {i_rc_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {i_rc_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]} {i_rc_pll|altpll_component|auto_generated|pll1|clk[2]}
    Info: create_generated_clock -source {i_rc_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {i_rc_pll|altpll_component|auto_generated|pll1|clk[3]} {i_rc_pll|altpll_component|auto_generated|pll1|clk[3]}
    Info: create_generated_clock -source {i_rc_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase 180.00 -duty_cycle 50.00 -name {i_rc_pll|altpll_component|auto_generated|pll1|clk[4]} {i_rc_pll|altpll_component|auto_generated|pll1|clk[4]}
    Info: create_generated_clock -source {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -phase 30.00 -duty_cycle 50.00 -name {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]} {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0]}
    Info: create_generated_clock -source {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 8 -duty_cycle 50.00 -name {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]} {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1]}
    Info: create_generated_clock -source {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 8 -phase -90.00 -duty_cycle 50.00 -name {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]} {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3]}
    Info: create_generated_clock -source {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 8 -duty_cycle 50.00 -name {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]} {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4]}
    Info: create_generated_clock -source {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]} {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5]}
    Info: create_generated_clock -source {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -phase 240.00 -duty_cycle 50.00 -name {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]} {micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk
    Info: create_clock -period 1.000 -name mem_dqs[0] mem_dqs[0]
    Info: create_clock -period 1.000 -name mem_dqs[1] mem_dqs[1]
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dm:dqs_group[0].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dm:dqs_group[0].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_ip|ddr_dqs_enable_ctrl_gen.dqs_enable_atom|dqsin  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[0].dqs_ip|ddr_dqs_enable_ctrl_gen.dqs_enable_atom~DFFIN
    Info: Cell: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_ip|gen_ddr_dqs_delay_chain.gen_dqs_delay_chain_no_offset.delay_chain  from: dqsin  to: dqsbusout
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_ip|half_rate_dqs_enable_gen.ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[0].dqs_ip|half_rate_dqs_enable_gen.ddio~dffhi1
    Info: Cell: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqs_op|half_rate_oe_ddio_gen.oe_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op|half_rate_oe_ddio_gen.oe_ddio~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqs_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op|half_rate_oe_ddio_gen.oe_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op|half_rate_oe_ddio_gen.oe_ddio~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dm:dqs_group[1].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dm:dqs_group[1].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_ip|ddr_dqs_enable_ctrl_gen.dqs_enable_atom|dqsin  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[1].dqs_ip|ddr_dqs_enable_ctrl_gen.dqs_enable_atom~DFFIN
    Info: Cell: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_ip|gen_ddr_dqs_delay_chain.gen_dqs_delay_chain_no_offset.delay_chain  from: dqsin  to: dqsbusout
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_ip|half_rate_dqs_enable_gen.ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[1].dqs_ip|half_rate_dqs_enable_gen.ddio~dffhi1
    Info: Cell: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqs_op|half_rate_oe_ddio_gen.oe_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op|half_rate_oe_ddio_gen.oe_ddio~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqs_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op|half_rate_oe_ddio_gen.oe_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op|half_rate_oe_ddio_gen.oe_ddio~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio~dffhi1
Warning: The following clock transfers have no clock uncertainty assignment
    Warning: From i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Warning: From i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Fall) to i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Warning: From i_rc_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Warning: From i_rc_pll|altpll_component|auto_generated|pll1|clk[4] (Rise) to i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Warning: From i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Fall) (setup and hold)
    Warning: From i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to i_rc_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Warning: From i_rc_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to i_rc_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Warning: From i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to i_rc_pll|altpll_component|auto_generated|pll1|clk[3] (Rise) (setup and hold)
    Warning: From i_rc_pll|altpll_component|auto_generated|pll1|clk[3] (Rise) to i_rc_pll|altpll_component|auto_generated|pll1|clk[3] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Warning: From micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Warning: From micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Fall) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Fall) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Fall) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Fall) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Fall) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Rise) (setup and hold)
    Warning: From mem_dqs[0] (Fall) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Rise) (setup and hold)
    Warning: From mem_dqs[1] (Fall) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Fall) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Fall) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Fall) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Fall) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Rise) (setup and hold)
    Warning: From micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Rise) to micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Rise) (setup and hold)
    Warning: From micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Fall) to micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Fall) (setup and hold)
    Warning: From micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Rise) to micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Fall) (setup and hold)
    Warning: From micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Fall) to micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Fall) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Rise) to mem_dqs[0] (Rise) (setup and hold)
    Warning: From mem_dqs[0] (Rise) to mem_dqs[0] (Fall) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Rise) to mem_dqs[1] (Rise) (setup and hold)
    Warning: From mem_dqs[1] (Rise) to mem_dqs[1] (Fall) (setup and hold)
Info: Analyzing Slow 1100mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -3.094
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.094       -19.553 micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk 
    Info:    -0.118        -0.118 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.074         0.000 mem_dqs[0] 
    Info:     0.074         0.000 mem_dqs[1] 
    Info:     0.878         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] 
    Info:     2.364         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] 
    Info:     2.846         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] 
    Info:     3.323         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     5.592         0.000 i_rc_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     6.661         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] 
    Info:     6.788         0.000 i_rc_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:    17.507         0.000 i_rc_pll|altpll_component|auto_generated|pll1|clk[3] 
Info: Worst-case hold slack is -0.724
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.724       -22.784 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] 
    Info:    -0.196        -0.259 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.063         0.000 micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk 
    Info:     0.383         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] 
    Info:     0.415         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] 
    Info:     0.464         0.000 i_rc_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.524         0.000 i_rc_pll|altpll_component|auto_generated|pll1|clk[3] 
    Info:     0.535         0.000 i_rc_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:     0.597         0.000 mem_dqs[0] 
    Info:     0.597         0.000 mem_dqs[1] 
    Info:     0.994         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     2.234         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] 
Info: Worst-case recovery slack is -2.050
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.050        -2.050 mem_dqs[0] 
    Info:    -2.030        -2.030 mem_dqs[1] 
    Info:    -0.489        -5.379 micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk 
    Info:     0.649         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] 
    Info:     1.717         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     3.272         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] 
    Info:     5.719         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] 
Info: Worst-case removal slack is 0.819
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.819         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.837         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] 
    Info:     0.892         0.000 micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk 
    Info:     1.129         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] 
    Info:     1.663         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] 
    Info:     2.420         0.000 mem_dqs[1] 
    Info:     2.440         0.000 mem_dqs[0] 
Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details.
Info: Analyzing Slow 1100mV 0C Model
Info: Started post-fitting delay annotation
Warning: Timing characteristics of device EP3SE50F780C4 are preliminary
Info: Delay annotation completed successfully
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dm:dqs_group[0].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dm:dqs_group[0].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_ip|ddr_dqs_enable_ctrl_gen.dqs_enable_atom|dqsin  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[0].dqs_ip|ddr_dqs_enable_ctrl_gen.dqs_enable_atom~DFFIN
    Info: Cell: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_ip|gen_ddr_dqs_delay_chain.gen_dqs_delay_chain_no_offset.delay_chain  from: dqsin  to: dqsbusout
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_ip|half_rate_dqs_enable_gen.ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[0].dqs_ip|half_rate_dqs_enable_gen.ddio~dffhi1
    Info: Cell: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqs_op|half_rate_oe_ddio_gen.oe_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op|half_rate_oe_ddio_gen.oe_ddio~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqs_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op|half_rate_oe_ddio_gen.oe_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op|half_rate_oe_ddio_gen.oe_ddio~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dm:dqs_group[1].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dm:dqs_group[1].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_ip|ddr_dqs_enable_ctrl_gen.dqs_enable_atom|dqsin  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[1].dqs_ip|ddr_dqs_enable_ctrl_gen.dqs_enable_atom~DFFIN
    Info: Cell: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_ip|gen_ddr_dqs_delay_chain.gen_dqs_delay_chain_no_offset.delay_chain  from: dqsin  to: dqsbusout
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_ip|half_rate_dqs_enable_gen.ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[1].dqs_ip|half_rate_dqs_enable_gen.ddio~dffhi1
    Info: Cell: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqs_op|half_rate_oe_ddio_gen.oe_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op|half_rate_oe_ddio_gen.oe_ddio~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqs_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op|half_rate_oe_ddio_gen.oe_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op|half_rate_oe_ddio_gen.oe_ddio~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio~dffhi1
Warning: The following clock transfers have no clock uncertainty assignment
    Warning: From i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Warning: From i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Fall) to i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Warning: From i_rc_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Warning: From i_rc_pll|altpll_component|auto_generated|pll1|clk[4] (Rise) to i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Warning: From i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Fall) (setup and hold)
    Warning: From i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to i_rc_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Warning: From i_rc_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to i_rc_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Warning: From i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to i_rc_pll|altpll_component|auto_generated|pll1|clk[3] (Rise) (setup and hold)
    Warning: From i_rc_pll|altpll_component|auto_generated|pll1|clk[3] (Rise) to i_rc_pll|altpll_component|auto_generated|pll1|clk[3] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Warning: From micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Warning: From micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Fall) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Fall) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Fall) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Fall) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Fall) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Rise) (setup and hold)
    Warning: From mem_dqs[0] (Fall) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Rise) (setup and hold)
    Warning: From mem_dqs[1] (Fall) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Fall) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Fall) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Fall) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Fall) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Rise) (setup and hold)
    Warning: From micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Rise) to micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Rise) (setup and hold)
    Warning: From micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Fall) to micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Fall) (setup and hold)
    Warning: From micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Rise) to micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Fall) (setup and hold)
    Warning: From micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Fall) to micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Fall) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Rise) to mem_dqs[0] (Rise) (setup and hold)
    Warning: From mem_dqs[0] (Rise) to mem_dqs[0] (Fall) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Rise) to mem_dqs[1] (Rise) (setup and hold)
    Warning: From mem_dqs[1] (Rise) to mem_dqs[1] (Fall) (setup and hold)
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.702
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -2.702       -16.836 micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk 
    Info:    -0.300        -0.300 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.111         0.000 mem_dqs[0] 
    Info:     0.111         0.000 mem_dqs[1] 
    Info:     0.730         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] 
    Info:     2.443         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] 
    Info:     2.965         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] 
    Info:     3.419         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     6.245         0.000 i_rc_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     6.772         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] 
    Info:     6.865         0.000 i_rc_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:    17.602         0.000 i_rc_pll|altpll_component|auto_generated|pll1|clk[3] 
Info: Worst-case hold slack is -0.412
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.412       -12.784 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] 
    Info:     0.042         0.000 micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk 
    Info:     0.080         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.359         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] 
    Info:     0.393         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] 
    Info:     0.403         0.000 i_rc_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.509         0.000 i_rc_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:     0.509         0.000 i_rc_pll|altpll_component|auto_generated|pll1|clk[3] 
    Info:     0.596         0.000 mem_dqs[0] 
    Info:     0.596         0.000 mem_dqs[1] 
    Info:     0.977         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     2.217         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] 
Info: Worst-case recovery slack is -1.614
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.614        -1.614 mem_dqs[0] 
    Info:    -1.594        -1.594 mem_dqs[1] 
    Info:    -0.417        -4.425 micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk 
    Info:     0.702         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] 
    Info:     1.776         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     3.400         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] 
    Info:     5.880         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] 
Info: Worst-case removal slack is 0.776
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.776         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.799         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] 
    Info:     0.845         0.000 micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk 
    Info:     1.036         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] 
    Info:     1.604         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] 
    Info:     2.050         0.000 mem_dqs[1] 
    Info:     2.070         0.000 mem_dqs[0] 
Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details.
Info: Analyzing Fast 1100mV 0C Model
Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dm:dqs_group[0].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dm:dqs_group[0].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[0].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[0].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[1].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[1].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[2].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[2].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[3].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[3].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[4].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[4].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[5].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[5].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[6].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[6].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dq[7].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[0].dq[7].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_ip|ddr_dqs_enable_ctrl_gen.dqs_enable_atom|dqsin  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[0].dqs_ip|ddr_dqs_enable_ctrl_gen.dqs_enable_atom~DFFIN
    Info: Cell: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_ip|gen_ddr_dqs_delay_chain.gen_dqs_delay_chain_no_offset.delay_chain  from: dqsin  to: dqsbusout
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_ip|half_rate_dqs_enable_gen.ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[0].dqs_ip|half_rate_dqs_enable_gen.ddio~dffhi1
    Info: Cell: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqs_op|half_rate_oe_ddio_gen.oe_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op|half_rate_oe_ddio_gen.oe_ddio~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqs_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqs_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op|half_rate_oe_ddio_gen.oe_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op|half_rate_oe_ddio_gen.oe_ddio~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[0].dqs_op_gen.dqsn_op_gen.dqsn_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dm:dqs_group[1].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dm:dqs_group[1].dm_gen.dm_pad_gen[0].dm_pad|half_rate.dqm_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[0].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[0].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[1].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[1].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[2].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[2].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[3].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[3].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[4].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[4].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[5].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[5].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[6].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[6].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|half_rate_dqo_gen.dqo_ddio_in_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|half_rate_dqoe_gen.dqoe_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dq[7].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dq_io:dqs_group[1].dq[7].dq_pad|oct_gen.half_rate_dqoct_gen.dqoct_ddio_in_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_ip|ddr_dqs_enable_ctrl_gen.dqs_enable_atom|dqsin  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[1].dqs_ip|ddr_dqs_enable_ctrl_gen.dqs_enable_atom~DFFIN
    Info: Cell: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_ip|gen_ddr_dqs_delay_chain.gen_dqs_delay_chain_no_offset.delay_chain  from: dqsin  to: dqsbusout
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_ip|half_rate_dqs_enable_gen.ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_ip:dqs_group[1].dqs_ip|half_rate_dqs_enable_gen.ddio~dffhi1
    Info: Cell: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqs_op|dqs_ddio_out_gen.ddr_ddio_phase_align_gen.dqs_ddio_inst  from: muxsel  to: dataout
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_h|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_h~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_l|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op|dqs_ddio_out_gen.dqs_ddio_out_half_rate_gen.o_ddio_l~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqs_op|half_rate_oe_ddio_gen.oe_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op|half_rate_oe_ddio_gen.oe_ddio~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqs_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqs_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op|half_rate_oe_ddio_gen.oe_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op|half_rate_oe_ddio_gen.oe_ddio~dffhi1
    Info: From: micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|dpio|dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio|clkhi  to: micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_dp_io:dpio|micron_ctrl_phy_alt_mem_phy_dqs_op:dqs_group[1].dqs_op_gen.dqsn_op_gen.dqsn_op|oct_ddio_gen.dqs_oct_half_rate_gen.oct_ddio~dffhi1
Warning: The following clock transfers have no clock uncertainty assignment
    Warning: From i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Warning: From i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Fall) to i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Warning: From i_rc_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Warning: From i_rc_pll|altpll_component|auto_generated|pll1|clk[4] (Rise) to i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Warning: From i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Fall) (setup and hold)
    Warning: From i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to i_rc_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Warning: From i_rc_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) to i_rc_pll|altpll_component|auto_generated|pll1|clk[2] (Rise) (setup and hold)
    Warning: From i_rc_pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to i_rc_pll|altpll_component|auto_generated|pll1|clk[3] (Rise) (setup and hold)
    Warning: From i_rc_pll|altpll_component|auto_generated|pll1|clk[3] (Rise) to i_rc_pll|altpll_component|auto_generated|pll1|clk[3] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Warning: From micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Warning: From micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Fall) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Fall) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Fall) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Fall) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Fall) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Rise) (setup and hold)
    Warning: From mem_dqs[0] (Fall) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Rise) (setup and hold)
    Warning: From mem_dqs[1] (Fall) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Fall) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Fall) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Fall) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Fall) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] (Rise) to micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Rise) (setup and hold)
    Warning: From micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Rise) to micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Rise) (setup and hold)
    Warning: From micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Fall) to micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Rise) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] (Rise) to micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Fall) (setup and hold)
    Warning: From micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Rise) to micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Fall) (setup and hold)
    Warning: From micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Fall) to micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk (Fall) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Rise) to mem_dqs[0] (Rise) (setup and hold)
    Warning: From mem_dqs[0] (Rise) to mem_dqs[0] (Fall) (setup and hold)
    Warning: From micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] (Rise) to mem_dqs[1] (Rise) (setup and hold)
    Warning: From mem_dqs[1] (Rise) to mem_dqs[1] (Fall) (setup and hold)
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -1.540
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.540        -8.971 micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk 
    Info:     0.014         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.213         0.000 mem_dqs[0] 
    Info:     0.213         0.000 mem_dqs[1] 
    Info:     0.534         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] 
    Info:     2.658         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] 
    Info:     3.738         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     4.312         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] 
    Info:     7.978         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] 
    Info:     8.204         0.000 i_rc_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     8.703         0.000 i_rc_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:    18.832         0.000 i_rc_pll|altpll_component|auto_generated|pll1|clk[3] 
Info: Worst-case hold slack is -0.025
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.025        -0.025 micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk 
    Info:     0.004         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] 
    Info:     0.093         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.180         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] 
    Info:     0.181         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] 
    Info:     0.211         0.000 i_rc_pll|altpll_component|auto_generated|pll1|clk[3] 
    Info:     0.214         0.000 i_rc_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.215         0.000 i_rc_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info:     0.603         0.000 mem_dqs[0] 
    Info:     0.603         0.000 mem_dqs[1] 
    Info:     0.896         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[1] 
    Info:     2.138         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[3] 
Info: Worst-case recovery slack is -0.459
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.459        -0.459 mem_dqs[0] 
    Info:    -0.439        -0.439 mem_dqs[1] 
    Info:     0.281         0.000 micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk 
    Info:     1.199         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] 
    Info:     3.151         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     4.561         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] 
    Info:     7.373         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] 
Info: Worst-case removal slack is 0.389
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.389         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.392         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[5] 
    Info:     0.417         0.000 micron_ctrl:micron_ctrl_inst|micron_ctrl_controller_phy:micron_ctrl_controller_phy_inst|micron_ctrl_phy:alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy:micron_ctrl_phy_alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_clk_reset:clk|scan_clk 
    Info:     0.512         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[4] 
    Info:     0.809         0.000 micron_ctrl_inst|micron_ctrl_controller_phy_inst|alt_mem_phy_inst|micron_ctrl_phy_alt_mem_phy_inst|clk|half_rate.pll|altpll_component|auto_generated|pll1|clk[6] 
    Info:     1.080         0.000 mem_dqs[1] 
    Info:     1.100         0.000 mem_dqs[0] 
Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Parallel compilation was enabled and used an average of 1.3 processors and a maximum of 2 processors out of 2 processors allowed
    Info: 27% of process time was spent using 2 processors
    Info: 73% of process time was spent using 1 processor
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 133 warnings
    Info: Peak virtual memory: 459 megabytes
    Info: Processing ended: Fri Jan 23 13:22:47 2009
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:00:50


