!PADS-POWERPCB-V9.5-MILS! DESIGN DATABASE ASCII FILE 1.0

*PCB*        GENERAL PARAMETERS OF THE PCB

UNITS 0
ORIGIN 0.0 0.0
MAXLAYER 12

*REMARK* Synthetic test for maximum layer count (12 layers)
*REMARK* Tests layer naming, layer types, and multi-layer copper pours

*LAYER*      LAYER DEFINITIONS

1 TOP
2 GROUND1
3 SIGNAL1
4 POWER1
5 SIGNAL2
6 GROUND2
7 SIGNAL3
8 POWER2
9 SIGNAL4
10 GROUND3
11 SIGNAL5
12 BOTTOM

*PART*       PART ITEMS

U1 BGA256 2500 2500 0 0 0

*NET*        NET LIST ITEMS

*SIGNAL* GND
U1.A1 U1.A2 U1.A3 U1.A4

*SIGNAL* VCC
U1.B1 U1.B2 U1.B3 U1.B4

*SIGNAL* SIG1
U1.C1 U1.C2

*ROUTE*      ROUTING ITEMS

*REMARK* Blind and buried via examples
SIG1 8.0 2 3
V 1500 1500 VIA1X2 1 2

SIG1 8.0 4 5
V 1600 1600 VIA4X5 4 5

SIG1 8.0 1 12
V 1700 1700 VIA_THRU 1 12

*LINES*      LINES ITEMS

BOARD_OUTLINE BOARD 0 0 1 0
CLOSED 5 10 0 0
0 0
5000 0
5000 5000
0 5000
0 0

GND_PLANE COPPER 100 100 1 0 2
CLOSED 5 10 0 2
0 0
4800 0
4800 4800
0 4800
0 0

VCC_PLANE COPPER 100 100 1 0 4
CLOSED 5 10 0 4
0 0
4800 0
4800 4800
0 4800
0 0

*TEXT*       TEXT ITEMS

*END*
