;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	SUB -100, -300
	SUB @125, 106
	SUB @125, 106
	ADD 240, @160
	SUB @121, 103
	MOV -5, <-20
	SUB 12, <10
	SUB @24, 16
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 106
	SUB @121, 106
	SUB @121, 103
	SUB @-127, 100
	SUB -100, -300
	MOV -5, <-20
	SPL <-100, 602
	SUB @121, 106
	JMZ -407, 600
	JMP -207, @-120
	SUB #0, @0
	SPL 0, <802
	ADD 240, @160
	SUB @-127, 100
	JMZ 407, 600
	SUB @-127, 100
	JMZ 407, 600
	SUB @121, 106
	SUB 10, 90
	ADD #270, <0
	SUB 7, 104
	MOV -5, <-20
	MOV -1, <-20
	SUB 240, 160
	SUB @-70, @42
	SUB 1, 9
	SUB @-70, @42
	SUB @-70, @42
	SUB 1, 9
	SPL 7, <887
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
