# -------------------------------------------------------------------------- #
#
# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# Date created = 08:47:45  April 30, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		hdmi_test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CEBA4F23C7
set_global_assignment -name TOP_LEVEL_ENTITY hdmi_test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "08:47:45  APRIL 30, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.1 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name DEVICE_FILTER_PACKAGE FBGA
set_global_assignment -name DEVICE_FILTER_PIN_COUNT 484
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE 7
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name ENABLE_CONFIGURATION_PINS OFF
set_global_assignment -name ENABLE_BOOT_SEL_PIN OFF
set_global_assignment -name STRATIXV_CONFIGURATION_SCHEME "PASSIVE SERIAL"
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name CRC_ERROR_OPEN_DRAIN ON
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name ACTIVE_SERIAL_CLOCK FREQ_100MHZ
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name SDC_FILE sdc/hdmi_test.out.sdc
set_global_assignment -name SYSTEMVERILOG_FILE rtl/hdmi_test_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE rtl/serializer.sv
set_global_assignment -name QIP_FILE ip/serializer/stx.qip
set_global_assignment -name QIP_FILE ip/pll/media_pll.qip
set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/tmds_channel.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/source_product_description_info_frame.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/packet_picker.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/packet_assembler.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/hdmi.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/auxiliary_video_information_info_frame.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/audio_sample_packet.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/audio_info_frame.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/audio_clock_regeneration_packet.sv
set_instance_assignment -name IO_STANDARD LVDS_E_3R -to O_TMDS_CLK
set_instance_assignment -name IO_STANDARD LVDS_E_3R -to O_TMDS_DATA[2]
set_instance_assignment -name IO_STANDARD LVDS_E_3R -to O_TMDS_DATA[1]
set_instance_assignment -name IO_STANDARD LVDS_E_3R -to O_TMDS_DATA[0]
set_location_assignment PIN_V15 -to I_CLK
set_location_assignment PIN_U7 -to I_RESET_N
set_location_assignment PIN_AA2 -to O_PLL_LOCKED
set_location_assignment PIN_U13 -to I_AUDIO_PITCH[0]
set_location_assignment PIN_V13 -to I_AUDIO_PITCH[1]
set_location_assignment PIN_T13 -to I_AUDIO_PITCH[2]
set_location_assignment PIN_T12 -to I_AUDIO_PITCH[3]
set_location_assignment PIN_T17 -to O_AUDIO
set_location_assignment PIN_T15 -to O_AUDIO_CLK
set_location_assignment PIN_T19 -to O_VIDEO_CLK
set_location_assignment PIN_M22 -to O_TMDS_CLK
set_location_assignment PIN_L22 -to "O_TMDS_CLK(n)"
set_location_assignment PIN_K17 -to O_TMDS_DATA[2]
set_location_assignment PIN_L17 -to "O_TMDS_DATA[2](n)"
set_location_assignment PIN_L19 -to O_TMDS_DATA[1]
set_location_assignment PIN_L18 -to "O_TMDS_DATA[1](n)"
set_location_assignment PIN_N20 -to O_TMDS_DATA[0]
set_location_assignment PIN_N21 -to "O_TMDS_DATA[0](n)"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top