Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Sep  3 11:15:54 2025
| Host         : LAPTOP-1SQM85NC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_Blocks_wrapper_control_sets_placed.rpt
| Design       : Main_Blocks_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            4 |
| No           | No                    | Yes                    |               9 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               7 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+---------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |                Enable Signal                |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+---------------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  sysclk_IBUF_BUFG | Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count_1 | Main_Blocks_i/UART_TXmod_0/U0/r_Clk_Count0 |                2 |              7 |         3.50 |
|  sysclk_IBUF_BUFG | Main_Blocks_i/UART_TXmod_0/U0/r_TX_Data_0   |                                            |                1 |              8 |         8.00 |
|  sysclk_IBUF_BUFG | Main_Blocks_i/sram_ctrl_0/U0/o_TX_data0     |                                            |                2 |              8 |         4.00 |
|  sysclk_IBUF_BUFG |                                             | Main_Blocks_i/sram_ctrl_0/U0/done_i_2_n_0  |                3 |              9 |         3.00 |
|  sysclk_IBUF_BUFG |                                             |                                            |                4 |             13 |         3.25 |
|  sysclk_IBUF_BUFG | Main_Blocks_i/sram_ctrl_0/U0/data_buf0      |                                            |                2 |             16 |         8.00 |
+-------------------+---------------------------------------------+--------------------------------------------+------------------+----------------+--------------+


