\hypertarget{struct_d_w_t___mem_map}{}\section{D\+W\+T\+\_\+\+Mem\+Map Struct Reference}
\label{struct_d_w_t___mem_map}\index{D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K70\+F12.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_d_w_t___mem_map_ab3581abb33e428126e7ec339e66514e4}{C\+T\+R\+L}
\item 
uint32\+\_\+t \hyperlink{struct_d_w_t___mem_map_adf38ec6a1c7381ff5e894b4f2fc2af1e}{C\+Y\+C\+C\+N\+T}
\item 
uint32\+\_\+t \hyperlink{struct_d_w_t___mem_map_ad09ed41fc08aebfa2c29e217afcf9a93}{C\+P\+I\+C\+N\+T}
\item 
uint32\+\_\+t \hyperlink{struct_d_w_t___mem_map_ae76c95a5c70db8790d92dbf9e404e3aa}{E\+X\+C\+C\+N\+T}
\item 
uint32\+\_\+t \hyperlink{struct_d_w_t___mem_map_a0c31354b6fe3f3dd79bc5b768bea4f46}{S\+L\+E\+E\+P\+C\+N\+T}
\item 
uint32\+\_\+t \hyperlink{struct_d_w_t___mem_map_a748bc2765a5d7f9813e099dcfdf55980}{L\+S\+U\+C\+N\+T}
\item 
uint32\+\_\+t \hyperlink{struct_d_w_t___mem_map_a74e31352303671690d8a8e173fae836e}{F\+O\+L\+D\+C\+N\+T}
\item 
uint32\+\_\+t \hyperlink{struct_d_w_t___mem_map_a58d461cd26674ff3bce87778c4b54164}{P\+C\+S\+R}
\item 
\hypertarget{struct_d_w_t___mem_map_a3fc408ba84e53b9c08c8fa9e476b5b6a}{}\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>uint32\_t \hyperlink{struct_d_w_t___mem_map_ae10b19c1d610d27a71a1dc34a84a0e60}{COMP}\\
\>uint32\_t \hyperlink{struct_d_w_t___mem_map_a34e5e25a9ec81fc61eca09c6d6adadfa}{MASK}\\
\>uint32\_t \hyperlink{struct_d_w_t___mem_map_ad60c09cefe311e7809d9a57fad402f5c}{FUNCTION}\\
\>uint8\_t {\bfseries RESERVED\_0} \mbox{[}4\mbox{]}\\
\} {\bfseries COMPARATOR} \mbox{[}4\mbox{]}\label{struct_d_w_t___mem_map_a3fc408ba84e53b9c08c8fa9e476b5b6a}
\\

\end{tabbing}\item 
uint32\+\_\+t \hyperlink{struct_d_w_t___mem_map_a6479f3227be2bba4bd2784301f522723}{P\+I\+D4}
\item 
uint32\+\_\+t \hyperlink{struct_d_w_t___mem_map_a8b21a1c5290151d5474deb51c391b85b}{P\+I\+D5}
\item 
uint32\+\_\+t \hyperlink{struct_d_w_t___mem_map_a7c3faa2d806e506a32d9d3283e3717c2}{P\+I\+D6}
\item 
uint32\+\_\+t \hyperlink{struct_d_w_t___mem_map_af0158099ec07706eef6138a50643e1c8}{P\+I\+D7}
\item 
uint32\+\_\+t \hyperlink{struct_d_w_t___mem_map_a822de5f73ae889eaedbe7ae65428b786}{P\+I\+D0}
\item 
uint32\+\_\+t \hyperlink{struct_d_w_t___mem_map_a3f93dbcfbf07c35986c4d989c0bde40e}{P\+I\+D1}
\item 
uint32\+\_\+t \hyperlink{struct_d_w_t___mem_map_a3feefc504238282fa83875bb6c754fd0}{P\+I\+D2}
\item 
uint32\+\_\+t \hyperlink{struct_d_w_t___mem_map_a121e1947f3f7b40e9dd704fe35cd39d2}{P\+I\+D3}
\item 
uint32\+\_\+t \hyperlink{struct_d_w_t___mem_map_aff62932c622d7a014e1a9be6c1ead135}{C\+I\+D0}
\item 
uint32\+\_\+t \hyperlink{struct_d_w_t___mem_map_a023bb3d410c13c5bd75ed9aedb0aed98}{C\+I\+D1}
\item 
uint32\+\_\+t \hyperlink{struct_d_w_t___mem_map_a79b7746489031d3b49004e1b2c400501}{C\+I\+D2}
\item 
uint32\+\_\+t \hyperlink{struct_d_w_t___mem_map_af719ff30fb65a86a545f97f5b556e0b9}{C\+I\+D3}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+W\+T -\/ Peripheral register structure 

\subsection{Field Documentation}
\hypertarget{struct_d_w_t___mem_map_aff62932c622d7a014e1a9be6c1ead135}{}\index{D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}!C\+I\+D0@{C\+I\+D0}}
\index{C\+I\+D0@{C\+I\+D0}!D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{C\+I\+D0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+W\+T\+\_\+\+Mem\+Map\+::\+C\+I\+D0}\label{struct_d_w_t___mem_map_aff62932c622d7a014e1a9be6c1ead135}
Component Identification Register 0., offset\+: 0x\+F\+F0 \hypertarget{struct_d_w_t___mem_map_a023bb3d410c13c5bd75ed9aedb0aed98}{}\index{D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}!C\+I\+D1@{C\+I\+D1}}
\index{C\+I\+D1@{C\+I\+D1}!D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{C\+I\+D1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+W\+T\+\_\+\+Mem\+Map\+::\+C\+I\+D1}\label{struct_d_w_t___mem_map_a023bb3d410c13c5bd75ed9aedb0aed98}
Component Identification Register 1., offset\+: 0x\+F\+F4 \hypertarget{struct_d_w_t___mem_map_a79b7746489031d3b49004e1b2c400501}{}\index{D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}!C\+I\+D2@{C\+I\+D2}}
\index{C\+I\+D2@{C\+I\+D2}!D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{C\+I\+D2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+W\+T\+\_\+\+Mem\+Map\+::\+C\+I\+D2}\label{struct_d_w_t___mem_map_a79b7746489031d3b49004e1b2c400501}
Component Identification Register 2., offset\+: 0x\+F\+F8 \hypertarget{struct_d_w_t___mem_map_af719ff30fb65a86a545f97f5b556e0b9}{}\index{D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}!C\+I\+D3@{C\+I\+D3}}
\index{C\+I\+D3@{C\+I\+D3}!D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{C\+I\+D3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+W\+T\+\_\+\+Mem\+Map\+::\+C\+I\+D3}\label{struct_d_w_t___mem_map_af719ff30fb65a86a545f97f5b556e0b9}
Component Identification Register 3., offset\+: 0x\+F\+F\+C \hypertarget{struct_d_w_t___mem_map_ae10b19c1d610d27a71a1dc34a84a0e60}{}\index{D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}!C\+O\+M\+P@{C\+O\+M\+P}}
\index{C\+O\+M\+P@{C\+O\+M\+P}!D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{C\+O\+M\+P}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+W\+T\+\_\+\+Mem\+Map\+::\+C\+O\+M\+P}\label{struct_d_w_t___mem_map_ae10b19c1d610d27a71a1dc34a84a0e60}
Comparator Register 0..Comparator Register 3, array offset\+: 0x20, array step\+: 0x10 \hypertarget{struct_d_w_t___mem_map_ad09ed41fc08aebfa2c29e217afcf9a93}{}\index{D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}!C\+P\+I\+C\+N\+T@{C\+P\+I\+C\+N\+T}}
\index{C\+P\+I\+C\+N\+T@{C\+P\+I\+C\+N\+T}!D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{C\+P\+I\+C\+N\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+W\+T\+\_\+\+Mem\+Map\+::\+C\+P\+I\+C\+N\+T}\label{struct_d_w_t___mem_map_ad09ed41fc08aebfa2c29e217afcf9a93}
C\+P\+I Count Register, offset\+: 0x8 \hypertarget{struct_d_w_t___mem_map_ab3581abb33e428126e7ec339e66514e4}{}\index{D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}!C\+T\+R\+L@{C\+T\+R\+L}}
\index{C\+T\+R\+L@{C\+T\+R\+L}!D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{C\+T\+R\+L}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+W\+T\+\_\+\+Mem\+Map\+::\+C\+T\+R\+L}\label{struct_d_w_t___mem_map_ab3581abb33e428126e7ec339e66514e4}
Control Register, offset\+: 0x0 \hypertarget{struct_d_w_t___mem_map_adf38ec6a1c7381ff5e894b4f2fc2af1e}{}\index{D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}!C\+Y\+C\+C\+N\+T@{C\+Y\+C\+C\+N\+T}}
\index{C\+Y\+C\+C\+N\+T@{C\+Y\+C\+C\+N\+T}!D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{C\+Y\+C\+C\+N\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+W\+T\+\_\+\+Mem\+Map\+::\+C\+Y\+C\+C\+N\+T}\label{struct_d_w_t___mem_map_adf38ec6a1c7381ff5e894b4f2fc2af1e}
Cycle Count Register, offset\+: 0x4 \hypertarget{struct_d_w_t___mem_map_ae76c95a5c70db8790d92dbf9e404e3aa}{}\index{D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}!E\+X\+C\+C\+N\+T@{E\+X\+C\+C\+N\+T}}
\index{E\+X\+C\+C\+N\+T@{E\+X\+C\+C\+N\+T}!D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{E\+X\+C\+C\+N\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+W\+T\+\_\+\+Mem\+Map\+::\+E\+X\+C\+C\+N\+T}\label{struct_d_w_t___mem_map_ae76c95a5c70db8790d92dbf9e404e3aa}
Exception Overhead Count Register, offset\+: 0x\+C \hypertarget{struct_d_w_t___mem_map_a74e31352303671690d8a8e173fae836e}{}\index{D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}!F\+O\+L\+D\+C\+N\+T@{F\+O\+L\+D\+C\+N\+T}}
\index{F\+O\+L\+D\+C\+N\+T@{F\+O\+L\+D\+C\+N\+T}!D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{F\+O\+L\+D\+C\+N\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+W\+T\+\_\+\+Mem\+Map\+::\+F\+O\+L\+D\+C\+N\+T}\label{struct_d_w_t___mem_map_a74e31352303671690d8a8e173fae836e}
Folded-\/instruction Count Register, offset\+: 0x18 \hypertarget{struct_d_w_t___mem_map_ad60c09cefe311e7809d9a57fad402f5c}{}\index{D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}!F\+U\+N\+C\+T\+I\+O\+N@{F\+U\+N\+C\+T\+I\+O\+N}}
\index{F\+U\+N\+C\+T\+I\+O\+N@{F\+U\+N\+C\+T\+I\+O\+N}!D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{F\+U\+N\+C\+T\+I\+O\+N}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+W\+T\+\_\+\+Mem\+Map\+::\+F\+U\+N\+C\+T\+I\+O\+N}\label{struct_d_w_t___mem_map_ad60c09cefe311e7809d9a57fad402f5c}
Function Register 0..Function Register 3, array offset\+: 0x28, array step\+: 0x10 \hypertarget{struct_d_w_t___mem_map_a748bc2765a5d7f9813e099dcfdf55980}{}\index{D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}!L\+S\+U\+C\+N\+T@{L\+S\+U\+C\+N\+T}}
\index{L\+S\+U\+C\+N\+T@{L\+S\+U\+C\+N\+T}!D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{L\+S\+U\+C\+N\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+W\+T\+\_\+\+Mem\+Map\+::\+L\+S\+U\+C\+N\+T}\label{struct_d_w_t___mem_map_a748bc2765a5d7f9813e099dcfdf55980}
L\+S\+U Count Register, offset\+: 0x14 \hypertarget{struct_d_w_t___mem_map_a34e5e25a9ec81fc61eca09c6d6adadfa}{}\index{D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}!M\+A\+S\+K@{M\+A\+S\+K}}
\index{M\+A\+S\+K@{M\+A\+S\+K}!D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{M\+A\+S\+K}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+W\+T\+\_\+\+Mem\+Map\+::\+M\+A\+S\+K}\label{struct_d_w_t___mem_map_a34e5e25a9ec81fc61eca09c6d6adadfa}
Mask Register 0..Mask Register 3, array offset\+: 0x24, array step\+: 0x10 \hypertarget{struct_d_w_t___mem_map_a58d461cd26674ff3bce87778c4b54164}{}\index{D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}!P\+C\+S\+R@{P\+C\+S\+R}}
\index{P\+C\+S\+R@{P\+C\+S\+R}!D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{P\+C\+S\+R}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+W\+T\+\_\+\+Mem\+Map\+::\+P\+C\+S\+R}\label{struct_d_w_t___mem_map_a58d461cd26674ff3bce87778c4b54164}
Program Counter Sample Register, offset\+: 0x1\+C \hypertarget{struct_d_w_t___mem_map_a822de5f73ae889eaedbe7ae65428b786}{}\index{D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}!P\+I\+D0@{P\+I\+D0}}
\index{P\+I\+D0@{P\+I\+D0}!D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D0}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+W\+T\+\_\+\+Mem\+Map\+::\+P\+I\+D0}\label{struct_d_w_t___mem_map_a822de5f73ae889eaedbe7ae65428b786}
Peripheral Identification Register 0., offset\+: 0x\+F\+E0 \hypertarget{struct_d_w_t___mem_map_a3f93dbcfbf07c35986c4d989c0bde40e}{}\index{D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}!P\+I\+D1@{P\+I\+D1}}
\index{P\+I\+D1@{P\+I\+D1}!D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D1}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+W\+T\+\_\+\+Mem\+Map\+::\+P\+I\+D1}\label{struct_d_w_t___mem_map_a3f93dbcfbf07c35986c4d989c0bde40e}
Peripheral Identification Register 1., offset\+: 0x\+F\+E4 \hypertarget{struct_d_w_t___mem_map_a3feefc504238282fa83875bb6c754fd0}{}\index{D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}!P\+I\+D2@{P\+I\+D2}}
\index{P\+I\+D2@{P\+I\+D2}!D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D2}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+W\+T\+\_\+\+Mem\+Map\+::\+P\+I\+D2}\label{struct_d_w_t___mem_map_a3feefc504238282fa83875bb6c754fd0}
Peripheral Identification Register 2., offset\+: 0x\+F\+E8 \hypertarget{struct_d_w_t___mem_map_a121e1947f3f7b40e9dd704fe35cd39d2}{}\index{D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}!P\+I\+D3@{P\+I\+D3}}
\index{P\+I\+D3@{P\+I\+D3}!D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D3}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+W\+T\+\_\+\+Mem\+Map\+::\+P\+I\+D3}\label{struct_d_w_t___mem_map_a121e1947f3f7b40e9dd704fe35cd39d2}
Peripheral Identification Register 3., offset\+: 0x\+F\+E\+C \hypertarget{struct_d_w_t___mem_map_a6479f3227be2bba4bd2784301f522723}{}\index{D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}!P\+I\+D4@{P\+I\+D4}}
\index{P\+I\+D4@{P\+I\+D4}!D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D4}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+W\+T\+\_\+\+Mem\+Map\+::\+P\+I\+D4}\label{struct_d_w_t___mem_map_a6479f3227be2bba4bd2784301f522723}
Peripheral Identification Register 4., offset\+: 0x\+F\+D0 \hypertarget{struct_d_w_t___mem_map_a8b21a1c5290151d5474deb51c391b85b}{}\index{D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}!P\+I\+D5@{P\+I\+D5}}
\index{P\+I\+D5@{P\+I\+D5}!D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D5}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+W\+T\+\_\+\+Mem\+Map\+::\+P\+I\+D5}\label{struct_d_w_t___mem_map_a8b21a1c5290151d5474deb51c391b85b}
Peripheral Identification Register 5., offset\+: 0x\+F\+D4 \hypertarget{struct_d_w_t___mem_map_a7c3faa2d806e506a32d9d3283e3717c2}{}\index{D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}!P\+I\+D6@{P\+I\+D6}}
\index{P\+I\+D6@{P\+I\+D6}!D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D6}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+W\+T\+\_\+\+Mem\+Map\+::\+P\+I\+D6}\label{struct_d_w_t___mem_map_a7c3faa2d806e506a32d9d3283e3717c2}
Peripheral Identification Register 6., offset\+: 0x\+F\+D8 \hypertarget{struct_d_w_t___mem_map_af0158099ec07706eef6138a50643e1c8}{}\index{D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}!P\+I\+D7@{P\+I\+D7}}
\index{P\+I\+D7@{P\+I\+D7}!D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{P\+I\+D7}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+W\+T\+\_\+\+Mem\+Map\+::\+P\+I\+D7}\label{struct_d_w_t___mem_map_af0158099ec07706eef6138a50643e1c8}
Peripheral Identification Register 7., offset\+: 0x\+F\+D\+C \hypertarget{struct_d_w_t___mem_map_a0c31354b6fe3f3dd79bc5b768bea4f46}{}\index{D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}!S\+L\+E\+E\+P\+C\+N\+T@{S\+L\+E\+E\+P\+C\+N\+T}}
\index{S\+L\+E\+E\+P\+C\+N\+T@{S\+L\+E\+E\+P\+C\+N\+T}!D\+W\+T\+\_\+\+Mem\+Map@{D\+W\+T\+\_\+\+Mem\+Map}}
\subsubsection[{S\+L\+E\+E\+P\+C\+N\+T}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t D\+W\+T\+\_\+\+Mem\+Map\+::\+S\+L\+E\+E\+P\+C\+N\+T}\label{struct_d_w_t___mem_map_a0c31354b6fe3f3dd79bc5b768bea4f46}
Sleep Count Register, offset\+: 0x10 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+Embedded Software U\+S/es18aut13/\+Project/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k70_f12_8h}{M\+K70\+F12.\+h}\end{DoxyCompactItemize}
