{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449867512808 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449867512810 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 15:58:32 2015 " "Processing started: Fri Dec 11 15:58:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449867512810 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449867512810 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vgaInstructable -c vgaInstructable " "Command: quartus_map --read_settings_files=on --write_settings_files=off vgaInstructable -c vgaInstructable" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449867512810 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." 0 0 "Quartus II" 0 -1 1449867514676 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1449867514812 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "simonSaysVGA.v(352) " "Verilog HDL information at simonSaysVGA.v(352): always construct contains both blocking and non-blocking assignments" {  } { { "simonSaysVGA.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/simonSaysVGA.v" 352 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449867514867 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "win WIN simonSaysVGA.v(57) " "Verilog HDL Declaration information at simonSaysVGA.v(57): object \"win\" differs only in case from object \"WIN\" in the same scope" {  } { { "simonSaysVGA.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/simonSaysVGA.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449867514868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simonsaysvga.v 1 1 " "Found 1 design units, including 1 entities, in source file simonsaysvga.v" { { "Info" "ISGN_ENTITY_NAME" "1 simonSaysVGA " "Found entity 1: simonSaysVGA" {  } { { "simonSaysVGA.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/simonSaysVGA.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449867514870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449867514870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roundwinstate.v 1 1 " "Found 1 design units, including 1 entities, in source file roundwinstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 RoundWinState " "Found entity 1: RoundWinState" {  } { { "RoundWinState.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/RoundWinState.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449867514889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449867514889 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(44) " "Verilog HDL Expression warning at textDisplay.v(44): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514915 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(45) " "Verilog HDL Expression warning at textDisplay.v(45): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 45 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514916 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(46) " "Verilog HDL Expression warning at textDisplay.v(46): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 46 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514916 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(47) " "Verilog HDL Expression warning at textDisplay.v(47): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514916 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(57) " "Verilog HDL Expression warning at textDisplay.v(57): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514916 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(58) " "Verilog HDL Expression warning at textDisplay.v(58): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514916 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(59) " "Verilog HDL Expression warning at textDisplay.v(59): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514916 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(60) " "Verilog HDL Expression warning at textDisplay.v(60): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514916 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(61) " "Verilog HDL Expression warning at textDisplay.v(61): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514916 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(62) " "Verilog HDL Expression warning at textDisplay.v(62): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514916 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(71) " "Verilog HDL Expression warning at textDisplay.v(71): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 71 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514918 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(72) " "Verilog HDL Expression warning at textDisplay.v(72): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 72 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514918 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(73) " "Verilog HDL Expression warning at textDisplay.v(73): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 73 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514918 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(74) " "Verilog HDL Expression warning at textDisplay.v(74): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 74 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514918 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(75) " "Verilog HDL Expression warning at textDisplay.v(75): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 75 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514918 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 textDisplay.v(76) " "Verilog HDL Expression warning at textDisplay.v(76): truncated literal to match 2 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 76 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514918 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 textDisplay.v(77) " "Verilog HDL Expression warning at textDisplay.v(77): truncated literal to match 2 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 77 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514918 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(77) " "Verilog HDL Expression warning at textDisplay.v(77): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 77 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514918 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 textDisplay.v(78) " "Verilog HDL Expression warning at textDisplay.v(78): truncated literal to match 2 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 78 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514918 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(78) " "Verilog HDL Expression warning at textDisplay.v(78): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 78 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514918 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 textDisplay.v(79) " "Verilog HDL Expression warning at textDisplay.v(79): truncated literal to match 2 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 79 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514918 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(79) " "Verilog HDL Expression warning at textDisplay.v(79): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 79 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514920 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 textDisplay.v(80) " "Verilog HDL Expression warning at textDisplay.v(80): truncated literal to match 2 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 80 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514920 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(80) " "Verilog HDL Expression warning at textDisplay.v(80): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 80 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514920 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(81) " "Verilog HDL Expression warning at textDisplay.v(81): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 81 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514920 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(90) " "Verilog HDL Expression warning at textDisplay.v(90): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 90 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514920 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(91) " "Verilog HDL Expression warning at textDisplay.v(91): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 91 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514920 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(92) " "Verilog HDL Expression warning at textDisplay.v(92): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 92 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514920 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(93) " "Verilog HDL Expression warning at textDisplay.v(93): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 93 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514920 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 textDisplay.v(95) " "Verilog HDL Expression warning at textDisplay.v(95): truncated literal to match 2 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 95 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514920 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(95) " "Verilog HDL Expression warning at textDisplay.v(95): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 95 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514920 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 textDisplay.v(96) " "Verilog HDL Expression warning at textDisplay.v(96): truncated literal to match 2 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 96 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514922 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(96) " "Verilog HDL Expression warning at textDisplay.v(96): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 96 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514922 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 textDisplay.v(97) " "Verilog HDL Expression warning at textDisplay.v(97): truncated literal to match 2 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 97 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514922 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(97) " "Verilog HDL Expression warning at textDisplay.v(97): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 97 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514922 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 textDisplay.v(98) " "Verilog HDL Expression warning at textDisplay.v(98): truncated literal to match 2 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 98 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514922 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(98) " "Verilog HDL Expression warning at textDisplay.v(98): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 98 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514922 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 textDisplay.v(99) " "Verilog HDL Expression warning at textDisplay.v(99): truncated literal to match 2 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 99 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514922 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(99) " "Verilog HDL Expression warning at textDisplay.v(99): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 99 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514922 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(108) " "Verilog HDL Expression warning at textDisplay.v(108): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 108 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514922 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(110) " "Verilog HDL Expression warning at textDisplay.v(110): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 110 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514922 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(211) " "Verilog HDL Expression warning at textDisplay.v(211): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 211 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514923 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(212) " "Verilog HDL Expression warning at textDisplay.v(212): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 212 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514923 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(213) " "Verilog HDL Expression warning at textDisplay.v(213): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 213 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514923 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(214) " "Verilog HDL Expression warning at textDisplay.v(214): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 214 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514924 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(215) " "Verilog HDL Expression warning at textDisplay.v(215): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 215 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514924 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(216) " "Verilog HDL Expression warning at textDisplay.v(216): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 216 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514924 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(217) " "Verilog HDL Expression warning at textDisplay.v(217): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 217 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514924 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(218) " "Verilog HDL Expression warning at textDisplay.v(218): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 218 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514924 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(221) " "Verilog HDL Expression warning at textDisplay.v(221): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 221 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514924 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(222) " "Verilog HDL Expression warning at textDisplay.v(222): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 222 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514924 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(223) " "Verilog HDL Expression warning at textDisplay.v(223): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 223 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514924 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(224) " "Verilog HDL Expression warning at textDisplay.v(224): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 224 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514925 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(225) " "Verilog HDL Expression warning at textDisplay.v(225): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 225 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514925 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(226) " "Verilog HDL Expression warning at textDisplay.v(226): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 226 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514925 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(227) " "Verilog HDL Expression warning at textDisplay.v(227): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 227 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514925 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(228) " "Verilog HDL Expression warning at textDisplay.v(228): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 228 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514925 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(231) " "Verilog HDL Expression warning at textDisplay.v(231): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 231 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514925 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(232) " "Verilog HDL Expression warning at textDisplay.v(232): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 232 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514925 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(233) " "Verilog HDL Expression warning at textDisplay.v(233): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 233 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514925 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(234) " "Verilog HDL Expression warning at textDisplay.v(234): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 234 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514925 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(235) " "Verilog HDL Expression warning at textDisplay.v(235): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 235 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514925 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(236) " "Verilog HDL Expression warning at textDisplay.v(236): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 236 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514927 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(237) " "Verilog HDL Expression warning at textDisplay.v(237): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 237 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514927 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(238) " "Verilog HDL Expression warning at textDisplay.v(238): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 238 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514927 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(241) " "Verilog HDL Expression warning at textDisplay.v(241): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 241 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514927 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(242) " "Verilog HDL Expression warning at textDisplay.v(242): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 242 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514927 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(243) " "Verilog HDL Expression warning at textDisplay.v(243): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 243 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514927 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(244) " "Verilog HDL Expression warning at textDisplay.v(244): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 244 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514927 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(245) " "Verilog HDL Expression warning at textDisplay.v(245): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 245 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514927 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(246) " "Verilog HDL Expression warning at textDisplay.v(246): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 246 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514927 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(247) " "Verilog HDL Expression warning at textDisplay.v(247): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 247 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514927 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(248) " "Verilog HDL Expression warning at textDisplay.v(248): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 248 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514929 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(251) " "Verilog HDL Expression warning at textDisplay.v(251): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 251 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514929 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(252) " "Verilog HDL Expression warning at textDisplay.v(252): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 252 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514929 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(253) " "Verilog HDL Expression warning at textDisplay.v(253): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 253 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514929 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(254) " "Verilog HDL Expression warning at textDisplay.v(254): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 254 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514929 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(255) " "Verilog HDL Expression warning at textDisplay.v(255): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 255 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514929 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(256) " "Verilog HDL Expression warning at textDisplay.v(256): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 256 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514929 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(257) " "Verilog HDL Expression warning at textDisplay.v(257): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 257 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514929 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(258) " "Verilog HDL Expression warning at textDisplay.v(258): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 258 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514929 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(261) " "Verilog HDL Expression warning at textDisplay.v(261): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 261 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514929 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(262) " "Verilog HDL Expression warning at textDisplay.v(262): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 262 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514930 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(263) " "Verilog HDL Expression warning at textDisplay.v(263): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 263 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514930 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(264) " "Verilog HDL Expression warning at textDisplay.v(264): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 264 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514930 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(265) " "Verilog HDL Expression warning at textDisplay.v(265): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 265 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514930 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(266) " "Verilog HDL Expression warning at textDisplay.v(266): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 266 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514930 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(267) " "Verilog HDL Expression warning at textDisplay.v(267): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 267 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514931 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(268) " "Verilog HDL Expression warning at textDisplay.v(268): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 268 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514931 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(271) " "Verilog HDL Expression warning at textDisplay.v(271): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 271 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514931 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(272) " "Verilog HDL Expression warning at textDisplay.v(272): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 272 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514931 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(273) " "Verilog HDL Expression warning at textDisplay.v(273): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 273 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514931 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(274) " "Verilog HDL Expression warning at textDisplay.v(274): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 274 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514931 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(275) " "Verilog HDL Expression warning at textDisplay.v(275): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 275 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514932 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(276) " "Verilog HDL Expression warning at textDisplay.v(276): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 276 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514932 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(277) " "Verilog HDL Expression warning at textDisplay.v(277): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 277 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514932 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(278) " "Verilog HDL Expression warning at textDisplay.v(278): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 278 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514932 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(281) " "Verilog HDL Expression warning at textDisplay.v(281): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 281 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514932 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(282) " "Verilog HDL Expression warning at textDisplay.v(282): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 282 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514932 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(283) " "Verilog HDL Expression warning at textDisplay.v(283): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 283 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514932 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(284) " "Verilog HDL Expression warning at textDisplay.v(284): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 284 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514932 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(285) " "Verilog HDL Expression warning at textDisplay.v(285): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 285 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514932 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(286) " "Verilog HDL Expression warning at textDisplay.v(286): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 286 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514932 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(287) " "Verilog HDL Expression warning at textDisplay.v(287): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 287 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514934 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(288) " "Verilog HDL Expression warning at textDisplay.v(288): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 288 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514934 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(291) " "Verilog HDL Expression warning at textDisplay.v(291): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 291 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514934 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(292) " "Verilog HDL Expression warning at textDisplay.v(292): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 292 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514934 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(293) " "Verilog HDL Expression warning at textDisplay.v(293): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 293 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514934 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(294) " "Verilog HDL Expression warning at textDisplay.v(294): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 294 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514934 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(295) " "Verilog HDL Expression warning at textDisplay.v(295): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 295 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514934 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(296) " "Verilog HDL Expression warning at textDisplay.v(296): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 296 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514934 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(297) " "Verilog HDL Expression warning at textDisplay.v(297): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 297 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514934 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(298) " "Verilog HDL Expression warning at textDisplay.v(298): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 298 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514934 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(301) " "Verilog HDL Expression warning at textDisplay.v(301): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 301 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514936 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(302) " "Verilog HDL Expression warning at textDisplay.v(302): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 302 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514936 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(303) " "Verilog HDL Expression warning at textDisplay.v(303): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 303 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514936 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(304) " "Verilog HDL Expression warning at textDisplay.v(304): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 304 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514936 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(305) " "Verilog HDL Expression warning at textDisplay.v(305): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 305 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514936 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(306) " "Verilog HDL Expression warning at textDisplay.v(306): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 306 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514936 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(307) " "Verilog HDL Expression warning at textDisplay.v(307): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 307 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514936 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(308) " "Verilog HDL Expression warning at textDisplay.v(308): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 308 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514936 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(311) " "Verilog HDL Expression warning at textDisplay.v(311): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 311 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514936 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(312) " "Verilog HDL Expression warning at textDisplay.v(312): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 312 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514936 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(313) " "Verilog HDL Expression warning at textDisplay.v(313): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 313 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514936 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(314) " "Verilog HDL Expression warning at textDisplay.v(314): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 314 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514937 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(315) " "Verilog HDL Expression warning at textDisplay.v(315): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 315 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514937 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(316) " "Verilog HDL Expression warning at textDisplay.v(316): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 316 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514937 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(317) " "Verilog HDL Expression warning at textDisplay.v(317): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 317 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514937 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(318) " "Verilog HDL Expression warning at textDisplay.v(318): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 318 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514938 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(321) " "Verilog HDL Expression warning at textDisplay.v(321): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 321 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514938 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(322) " "Verilog HDL Expression warning at textDisplay.v(322): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 322 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514938 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(323) " "Verilog HDL Expression warning at textDisplay.v(323): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 323 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514938 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(324) " "Verilog HDL Expression warning at textDisplay.v(324): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 324 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514938 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(325) " "Verilog HDL Expression warning at textDisplay.v(325): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 325 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514938 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(326) " "Verilog HDL Expression warning at textDisplay.v(326): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 326 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(327) " "Verilog HDL Expression warning at textDisplay.v(327): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 327 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(328) " "Verilog HDL Expression warning at textDisplay.v(328): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 328 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(331) " "Verilog HDL Expression warning at textDisplay.v(331): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 331 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(332) " "Verilog HDL Expression warning at textDisplay.v(332): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 332 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(333) " "Verilog HDL Expression warning at textDisplay.v(333): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 333 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(334) " "Verilog HDL Expression warning at textDisplay.v(334): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 334 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(335) " "Verilog HDL Expression warning at textDisplay.v(335): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 335 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(336) " "Verilog HDL Expression warning at textDisplay.v(336): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 336 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(337) " "Verilog HDL Expression warning at textDisplay.v(337): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 337 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514939 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(338) " "Verilog HDL Expression warning at textDisplay.v(338): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 338 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514941 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(341) " "Verilog HDL Expression warning at textDisplay.v(341): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 341 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514941 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(342) " "Verilog HDL Expression warning at textDisplay.v(342): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 342 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514941 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(343) " "Verilog HDL Expression warning at textDisplay.v(343): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 343 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514941 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(344) " "Verilog HDL Expression warning at textDisplay.v(344): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 344 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514941 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(345) " "Verilog HDL Expression warning at textDisplay.v(345): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 345 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514941 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(346) " "Verilog HDL Expression warning at textDisplay.v(346): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 346 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514941 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(347) " "Verilog HDL Expression warning at textDisplay.v(347): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 347 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514941 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(348) " "Verilog HDL Expression warning at textDisplay.v(348): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 348 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514941 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(351) " "Verilog HDL Expression warning at textDisplay.v(351): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 351 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514941 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(352) " "Verilog HDL Expression warning at textDisplay.v(352): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 352 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514943 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(353) " "Verilog HDL Expression warning at textDisplay.v(353): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 353 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514943 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(354) " "Verilog HDL Expression warning at textDisplay.v(354): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 354 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514943 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(355) " "Verilog HDL Expression warning at textDisplay.v(355): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 355 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514943 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(356) " "Verilog HDL Expression warning at textDisplay.v(356): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 356 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514943 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(357) " "Verilog HDL Expression warning at textDisplay.v(357): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 357 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514943 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(358) " "Verilog HDL Expression warning at textDisplay.v(358): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 358 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514943 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(361) " "Verilog HDL Expression warning at textDisplay.v(361): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 361 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514943 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(362) " "Verilog HDL Expression warning at textDisplay.v(362): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 362 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514943 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(363) " "Verilog HDL Expression warning at textDisplay.v(363): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 363 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514943 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(364) " "Verilog HDL Expression warning at textDisplay.v(364): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 364 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514943 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(365) " "Verilog HDL Expression warning at textDisplay.v(365): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 365 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514945 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(366) " "Verilog HDL Expression warning at textDisplay.v(366): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 366 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514945 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(367) " "Verilog HDL Expression warning at textDisplay.v(367): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 367 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514945 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(368) " "Verilog HDL Expression warning at textDisplay.v(368): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 368 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514945 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(371) " "Verilog HDL Expression warning at textDisplay.v(371): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 371 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514945 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(372) " "Verilog HDL Expression warning at textDisplay.v(372): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 372 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514945 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(373) " "Verilog HDL Expression warning at textDisplay.v(373): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 373 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514945 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(374) " "Verilog HDL Expression warning at textDisplay.v(374): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 374 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514945 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(375) " "Verilog HDL Expression warning at textDisplay.v(375): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 375 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514945 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(376) " "Verilog HDL Expression warning at textDisplay.v(376): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 376 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514945 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(377) " "Verilog HDL Expression warning at textDisplay.v(377): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 377 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514947 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(378) " "Verilog HDL Expression warning at textDisplay.v(378): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 378 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514947 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(381) " "Verilog HDL Expression warning at textDisplay.v(381): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 381 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514947 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(382) " "Verilog HDL Expression warning at textDisplay.v(382): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 382 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514947 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(383) " "Verilog HDL Expression warning at textDisplay.v(383): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 383 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514947 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(384) " "Verilog HDL Expression warning at textDisplay.v(384): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 384 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514947 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(385) " "Verilog HDL Expression warning at textDisplay.v(385): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 385 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514947 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(386) " "Verilog HDL Expression warning at textDisplay.v(386): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 386 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514947 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(387) " "Verilog HDL Expression warning at textDisplay.v(387): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 387 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514947 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(388) " "Verilog HDL Expression warning at textDisplay.v(388): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 388 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514947 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(391) " "Verilog HDL Expression warning at textDisplay.v(391): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 391 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514949 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(392) " "Verilog HDL Expression warning at textDisplay.v(392): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 392 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514949 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(393) " "Verilog HDL Expression warning at textDisplay.v(393): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 393 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514949 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(394) " "Verilog HDL Expression warning at textDisplay.v(394): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 394 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514949 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(395) " "Verilog HDL Expression warning at textDisplay.v(395): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 395 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514949 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(396) " "Verilog HDL Expression warning at textDisplay.v(396): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 396 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514949 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(397) " "Verilog HDL Expression warning at textDisplay.v(397): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 397 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514949 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(398) " "Verilog HDL Expression warning at textDisplay.v(398): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 398 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514949 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(401) " "Verilog HDL Expression warning at textDisplay.v(401): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 401 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514949 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(402) " "Verilog HDL Expression warning at textDisplay.v(402): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 402 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514949 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(403) " "Verilog HDL Expression warning at textDisplay.v(403): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 403 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514950 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(404) " "Verilog HDL Expression warning at textDisplay.v(404): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 404 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514950 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(405) " "Verilog HDL Expression warning at textDisplay.v(405): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 405 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514950 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(406) " "Verilog HDL Expression warning at textDisplay.v(406): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 406 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514950 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(407) " "Verilog HDL Expression warning at textDisplay.v(407): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 407 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514950 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(408) " "Verilog HDL Expression warning at textDisplay.v(408): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 408 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514950 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(411) " "Verilog HDL Expression warning at textDisplay.v(411): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 411 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514950 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(412) " "Verilog HDL Expression warning at textDisplay.v(412): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 412 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514950 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(413) " "Verilog HDL Expression warning at textDisplay.v(413): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 413 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514951 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(414) " "Verilog HDL Expression warning at textDisplay.v(414): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 414 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514951 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(415) " "Verilog HDL Expression warning at textDisplay.v(415): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 415 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514951 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(416) " "Verilog HDL Expression warning at textDisplay.v(416): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 416 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514952 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(417) " "Verilog HDL Expression warning at textDisplay.v(417): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 417 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514952 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(418) " "Verilog HDL Expression warning at textDisplay.v(418): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 418 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514952 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(421) " "Verilog HDL Expression warning at textDisplay.v(421): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 421 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514952 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(422) " "Verilog HDL Expression warning at textDisplay.v(422): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 422 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514952 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(423) " "Verilog HDL Expression warning at textDisplay.v(423): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 423 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514952 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(424) " "Verilog HDL Expression warning at textDisplay.v(424): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 424 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514952 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(425) " "Verilog HDL Expression warning at textDisplay.v(425): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 425 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514952 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(426) " "Verilog HDL Expression warning at textDisplay.v(426): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 426 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514952 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(427) " "Verilog HDL Expression warning at textDisplay.v(427): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 427 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514952 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(428) " "Verilog HDL Expression warning at textDisplay.v(428): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 428 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514954 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(431) " "Verilog HDL Expression warning at textDisplay.v(431): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 431 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514954 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(432) " "Verilog HDL Expression warning at textDisplay.v(432): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 432 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514954 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(433) " "Verilog HDL Expression warning at textDisplay.v(433): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 433 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514954 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(434) " "Verilog HDL Expression warning at textDisplay.v(434): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 434 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514954 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(435) " "Verilog HDL Expression warning at textDisplay.v(435): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 435 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514954 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(436) " "Verilog HDL Expression warning at textDisplay.v(436): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 436 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514954 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(437) " "Verilog HDL Expression warning at textDisplay.v(437): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 437 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514954 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(438) " "Verilog HDL Expression warning at textDisplay.v(438): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 438 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514954 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(441) " "Verilog HDL Expression warning at textDisplay.v(441): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 441 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514954 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(442) " "Verilog HDL Expression warning at textDisplay.v(442): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 442 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(443) " "Verilog HDL Expression warning at textDisplay.v(443): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 443 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514956 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(444) " "Verilog HDL Expression warning at textDisplay.v(444): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 444 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514956 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(445) " "Verilog HDL Expression warning at textDisplay.v(445): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 445 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514956 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(446) " "Verilog HDL Expression warning at textDisplay.v(446): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 446 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514956 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(447) " "Verilog HDL Expression warning at textDisplay.v(447): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 447 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514956 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(448) " "Verilog HDL Expression warning at textDisplay.v(448): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 448 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514956 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(451) " "Verilog HDL Expression warning at textDisplay.v(451): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 451 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514956 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(452) " "Verilog HDL Expression warning at textDisplay.v(452): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 452 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514956 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(453) " "Verilog HDL Expression warning at textDisplay.v(453): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 453 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514956 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(454) " "Verilog HDL Expression warning at textDisplay.v(454): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 454 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514957 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(455) " "Verilog HDL Expression warning at textDisplay.v(455): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 455 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514957 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(456) " "Verilog HDL Expression warning at textDisplay.v(456): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 456 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514957 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(457) " "Verilog HDL Expression warning at textDisplay.v(457): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 457 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514957 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(458) " "Verilog HDL Expression warning at textDisplay.v(458): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 458 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514957 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(461) " "Verilog HDL Expression warning at textDisplay.v(461): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 461 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514957 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(462) " "Verilog HDL Expression warning at textDisplay.v(462): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 462 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514957 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(463) " "Verilog HDL Expression warning at textDisplay.v(463): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 463 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514957 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(464) " "Verilog HDL Expression warning at textDisplay.v(464): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 464 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514958 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(465) " "Verilog HDL Expression warning at textDisplay.v(465): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 465 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514958 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(466) " "Verilog HDL Expression warning at textDisplay.v(466): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 466 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514958 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(467) " "Verilog HDL Expression warning at textDisplay.v(467): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 467 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514959 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(468) " "Verilog HDL Expression warning at textDisplay.v(468): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 468 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514959 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(471) " "Verilog HDL Expression warning at textDisplay.v(471): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 471 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514959 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(472) " "Verilog HDL Expression warning at textDisplay.v(472): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 472 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514959 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(473) " "Verilog HDL Expression warning at textDisplay.v(473): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 473 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514959 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(474) " "Verilog HDL Expression warning at textDisplay.v(474): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 474 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514959 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(475) " "Verilog HDL Expression warning at textDisplay.v(475): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 475 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514959 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(476) " "Verilog HDL Expression warning at textDisplay.v(476): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 476 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514959 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(477) " "Verilog HDL Expression warning at textDisplay.v(477): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 477 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514959 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(478) " "Verilog HDL Expression warning at textDisplay.v(478): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 478 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514959 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(481) " "Verilog HDL Expression warning at textDisplay.v(481): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 481 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514961 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(482) " "Verilog HDL Expression warning at textDisplay.v(482): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 482 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514961 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(483) " "Verilog HDL Expression warning at textDisplay.v(483): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 483 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514961 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(484) " "Verilog HDL Expression warning at textDisplay.v(484): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 484 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514961 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(485) " "Verilog HDL Expression warning at textDisplay.v(485): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 485 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514961 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(486) " "Verilog HDL Expression warning at textDisplay.v(486): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 486 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514961 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(487) " "Verilog HDL Expression warning at textDisplay.v(487): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 487 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514961 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 textDisplay.v(488) " "Verilog HDL Expression warning at textDisplay.v(488): truncated literal to match 3 bits" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 488 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1449867514961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "textdisplay.v 2 2 " "Found 2 design units, including 2 entities, in source file textdisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 textDisplay " "Found entity 1: textDisplay" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449867514962 ""} { "Info" "ISGN_ENTITY_NAME" "2 font_rom " "Found entity 2: font_rom" {  } { { "textDisplay.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/textDisplay.v" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449867514962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449867514962 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simonSaysVGA " "Elaborating entity \"simonSaysVGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449867515865 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "simonSaysVGA.v(163) " "Verilog HDL Case Statement information at simonSaysVGA.v(163): all case item expressions in this case statement are onehot" {  } { { "simonSaysVGA.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/simonSaysVGA.v" 163 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1449867515869 "|simonSaysVGA"}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "colorStore " "Can't recognize finite state machine \"colorStore\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Quartus II" 0 -1 1449867515895 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." 0 0 "Quartus II" 0 -1 1449867516464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_au14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_au14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_au14 " "Found entity 1: altsyncram_au14" {  } { { "db/altsyncram_au14.tdf" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/db/altsyncram_au14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449867517860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449867517860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_usc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_usc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_usc " "Found entity 1: mux_usc" {  } { { "db/mux_usc.tdf" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/db/mux_usc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449867518260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449867518260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449867518420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449867518420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dgi " "Found entity 1: cntr_dgi" {  } { { "db/cntr_dgi.tdf" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/db/cntr_dgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449867518699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449867518699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449867518795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449867518795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l6j " "Found entity 1: cntr_l6j" {  } { { "db/cntr_l6j.tdf" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/db/cntr_l6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449867518992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449867518992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/db/cntr_hgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449867519226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449867519226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449867519457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449867519457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449867519551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449867519551 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449867519692 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "colorStore.1000 colorStore.1000~_emulated colorStore.1000~1 " "Register \"colorStore.1000\" is converted into an equivalent circuit using register \"colorStore.1000~_emulated\" and latch \"colorStore.1000~1\"" {  } { { "simonSaysVGA.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/simonSaysVGA.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449867521155 "|simonSaysVGA|colorStore.1000"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "colorStore.0100 colorStore.0100~_emulated colorStore.0100~1 " "Register \"colorStore.0100\" is converted into an equivalent circuit using register \"colorStore.0100~_emulated\" and latch \"colorStore.0100~1\"" {  } { { "simonSaysVGA.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/simonSaysVGA.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449867521155 "|simonSaysVGA|colorStore.0100"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "colorStore.0010 colorStore.0010~_emulated colorStore.0010~1 " "Register \"colorStore.0010\" is converted into an equivalent circuit using register \"colorStore.0010~_emulated\" and latch \"colorStore.0010~1\"" {  } { { "simonSaysVGA.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/simonSaysVGA.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1449867521155 "|simonSaysVGA|colorStore.0010"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1449867521155 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449867521477 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "colorStore.0000 Low " "Register colorStore.0000 will power up to Low" {  } { { "simonSaysVGA.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/simonSaysVGA.v" 58 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1449867521589 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1449867521589 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449867522434 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "M:/vgaInstructable - RANDOM - 2.10.15 -/output_files/vgaInstructable.map.smsg " "Generated suppressed messages file M:/vgaInstructable - RANDOM - 2.10.15 -/output_files/vgaInstructable.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1449867522675 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 77 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 77 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1449867523661 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449867523728 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449867523728 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1349 " "Implemented 1349 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449867524349 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449867524349 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1287 " "Implemented 1287 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449867524349 ""} { "Info" "ICUT_CUT_TM_RAMS" "22 " "Implemented 22 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1449867524349 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449867524349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 273 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 273 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "647 " "Peak virtual memory: 647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449867524590 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 15:58:44 2015 " "Processing ended: Fri Dec 11 15:58:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449867524590 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449867524590 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449867524590 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449867524590 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449867527531 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449867527533 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 15:58:47 2015 " "Processing started: Fri Dec 11 15:58:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449867527533 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449867527533 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off vgaInstructable -c vgaInstructable --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off vgaInstructable -c vgaInstructable --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449867527533 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449867528965 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449867529007 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449867529054 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 77 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 77 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1449867529149 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1449867529151 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449867529227 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449867529227 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1349 " "Implemented 1349 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449867529577 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449867529577 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1287 " "Implemented 1287 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449867529577 ""} { "Info" "ICUT_CUT_TM_RAMS" "22 " "Implemented 22 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1449867529577 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449867529577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449867530179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 15:58:50 2015 " "Processing ended: Fri Dec 11 15:58:50 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449867530179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449867530179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449867530179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449867530179 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449867533852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449867533854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 15:58:52 2015 " "Processing started: Fri Dec 11 15:58:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449867533854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1449867533854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vgaInstructable -c vgaInstructable " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vgaInstructable -c vgaInstructable" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1449867533855 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1449867533908 ""}
{ "Info" "0" "" "Project  = vgaInstructable" {  } {  } 0 0 "Project  = vgaInstructable" 0 0 "Fitter" 0 0 1449867533909 ""}
{ "Info" "0" "" "Revision = vgaInstructable" {  } {  } 0 0 "Revision = vgaInstructable" 0 0 "Fitter" 0 0 1449867533909 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1449867535065 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vgaInstructable EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"vgaInstructable\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1449867535097 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449867535142 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1449867535142 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1449867535770 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1449867535778 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449867535848 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449867535848 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449867535848 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449867535848 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449867535848 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449867535848 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449867535848 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449867535848 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1449867535848 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1449867535848 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/vgaInstructable - RANDOM - 2.10.15 -/" { { 0 { 0 ""} 0 3124 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449867535852 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/vgaInstructable - RANDOM - 2.10.15 -/" { { 0 { 0 ""} 0 3126 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449867535852 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/vgaInstructable - RANDOM - 2.10.15 -/" { { 0 { 0 ""} 0 3128 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449867535852 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/vgaInstructable - RANDOM - 2.10.15 -/" { { 0 { 0 ""} 0 3130 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449867535852 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/vgaInstructable - RANDOM - 2.10.15 -/" { { 0 { 0 ""} 0 3132 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1449867535852 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1449867535852 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1449867535856 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1449867535866 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1449867537011 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449867537013 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449867537013 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1449867537013 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1449867537013 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vgaInstructable.sdc " "Synopsys Design Constraints File file not found: 'vgaInstructable.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1449867537019 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock25 " "Node: clock25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register pixel_y\[7\] clock25 " "Register pixel_y\[7\] is being clocked by clock25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449867537022 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1449867537022 "|simonSaysVGA|clock25"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock25 clk " "Register clock25 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449867537022 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1449867537022 "|simonSaysVGA|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "color\[0\] " "Node: color\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register colorStore.1000~_emulated color\[0\] " "Register colorStore.1000~_emulated is being clocked by color\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449867537022 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1449867537022 "|simonSaysVGA|color[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1449867537030 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1449867537030 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1449867537030 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1449867537032 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449867537033 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449867537033 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1449867537033 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1449867537033 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449867537083 ""}  } { { "simonSaysVGA.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/simonSaysVGA.v" 20 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/vgaInstructable - RANDOM - 2.10.15 -/" { { 0 { 0 ""} 0 3108 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449867537083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449867537083 ""}  } { { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/vgaInstructable - RANDOM - 2.10.15 -/" { { 0 { 0 ""} 0 941 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449867537083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock25  " "Automatically promoted node clock25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449867537083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clock25~0 " "Destination node clock25~0" {  } { { "simonSaysVGA.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/simonSaysVGA.v" 74 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock25~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/vgaInstructable - RANDOM - 2.10.15 -/" { { 0 { 0 ""} 0 932 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449867537083 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga_clk~output " "Destination node vga_clk~output" {  } { { "simonSaysVGA.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/simonSaysVGA.v" 25 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga_clk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/vgaInstructable - RANDOM - 2.10.15 -/" { { 0 { 0 ""} 0 3103 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449867537083 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449867537083 ""}  } { { "simonSaysVGA.v" "" { Text "M:/vgaInstructable - RANDOM - 2.10.15 -/simonSaysVGA.v" 74 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock25 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/vgaInstructable - RANDOM - 2.10.15 -/" { { 0 { 0 ""} 0 260 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449867537083 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1449867537085 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/vgaInstructable - RANDOM - 2.10.15 -/" { { 0 { 0 ""} 0 2471 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449867537085 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/vgaInstructable - RANDOM - 2.10.15 -/" { { 0 { 0 ""} 0 1439 9684 10422 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1449867537085 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1449867537085 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/vgaInstructable - RANDOM - 2.10.15 -/" { { 0 { 0 ""} 0 1902 9684 10422 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1449867537085 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1449867538028 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449867538030 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1449867538030 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449867538032 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1449867538035 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1449867538037 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1449867538038 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1449867538039 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1449867538067 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1449867538069 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1449867538069 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449867538119 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449867538119 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449867538119 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449867538119 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1449867538119 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1449867538119 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449867538119 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1449867538190 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1449867541018 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449867541295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1449867541338 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1449867542200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449867542200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1449867543209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "M:/vgaInstructable - RANDOM - 2.10.15 -/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 11 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1449867546373 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1449867546373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449867546769 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.29 " "Total time spent on timing analysis during the Fitter is 0.29 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1449867546802 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449867547040 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449867547457 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1449867547723 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1449867548149 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1449867548609 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1449867548880 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "M:/vgaInstructable - RANDOM - 2.10.15 -/output_files/vgaInstructable.fit.smsg " "Generated suppressed messages file M:/vgaInstructable - RANDOM - 2.10.15 -/output_files/vgaInstructable.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1449867549190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1443 " "Peak virtual memory: 1443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449867553108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 15:59:13 2015 " "Processing ended: Fri Dec 11 15:59:13 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449867553108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449867553108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449867553108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1449867553108 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1449867559529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449867559532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 15:59:19 2015 " "Processing started: Fri Dec 11 15:59:19 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449867559532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1449867559532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vgaInstructable -c vgaInstructable " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vgaInstructable -c vgaInstructable" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1449867559533 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1449867563377 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1449867563532 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "515 " "Peak virtual memory: 515 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449867566789 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 15:59:26 2015 " "Processing ended: Fri Dec 11 15:59:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449867566789 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449867566789 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449867566789 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1449867566789 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1449867567725 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1449867569856 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449867569859 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 15:59:28 2015 " "Processing started: Fri Dec 11 15:59:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449867569859 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449867569859 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vgaInstructable -c vgaInstructable " "Command: quartus_sta vgaInstructable -c vgaInstructable" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449867569860 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1449867569916 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1449867571181 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449867571228 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1449867571228 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1449867571684 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449867572154 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1449867572154 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1449867572154 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1449867572154 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vgaInstructable.sdc " "Synopsys Design Constraints File file not found: 'vgaInstructable.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1449867572161 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock25 " "Node: clock25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register pixel_y\[7\] clock25 " "Register pixel_y\[7\] is being clocked by clock25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449867572163 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1449867572163 "|simonSaysVGA|clock25"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock25 clk " "Register clock25 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449867572165 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1449867572165 "|simonSaysVGA|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "color\[0\] " "Node: color\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register colorStore.1000~_emulated color\[0\] " "Register colorStore.1000~_emulated is being clocked by color\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449867572165 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1449867572165 "|simonSaysVGA|color[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1449867572643 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1449867572643 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1449867572643 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1449867572644 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1449867572782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.705 " "Worst-case setup slack is 42.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867572961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867572961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.705               0.000 altera_reserved_tck  " "   42.705               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867572961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449867572961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867573019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867573019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867573019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449867573019 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.250 " "Worst-case recovery slack is 48.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867573153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867573153 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.250               0.000 altera_reserved_tck  " "   48.250               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867573153 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449867573153 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.001 " "Worst-case removal slack is 1.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867573218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867573218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.001               0.000 altera_reserved_tck  " "    1.001               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867573218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449867573218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.579 " "Worst-case minimum pulse width slack is 49.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867573300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867573300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.579               0.000 altera_reserved_tck  " "   49.579               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867573300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449867573300 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1449867573848 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1449867573873 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1449867574386 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock25 " "Node: clock25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register pixel_y\[7\] clock25 " "Register pixel_y\[7\] is being clocked by clock25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449867574701 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1449867574701 "|simonSaysVGA|clock25"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock25 clk " "Register clock25 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449867574701 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1449867574701 "|simonSaysVGA|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "color\[0\] " "Node: color\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register colorStore.1000~_emulated color\[0\] " "Register colorStore.1000~_emulated is being clocked by color\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449867574703 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1449867574703 "|simonSaysVGA|color[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1449867574706 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1449867574706 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1449867574706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.310 " "Worst-case setup slack is 43.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867574840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867574840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.310               0.000 altera_reserved_tck  " "   43.310               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867574840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449867574840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867574928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867574928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867574928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449867574928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.498 " "Worst-case recovery slack is 48.498" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867574999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867574999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.498               0.000 altera_reserved_tck  " "   48.498               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867574999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449867574999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.906 " "Worst-case removal slack is 0.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867575060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867575060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.906               0.000 altera_reserved_tck  " "    0.906               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867575060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449867575060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.503 " "Worst-case minimum pulse width slack is 49.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867575129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867575129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.503               0.000 altera_reserved_tck  " "   49.503               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867575129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449867575129 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1449867575646 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock25 " "Node: clock25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register pixel_y\[7\] clock25 " "Register pixel_y\[7\] is being clocked by clock25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449867576108 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1449867576108 "|simonSaysVGA|clock25"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock25 clk " "Register clock25 is being clocked by clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449867576108 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1449867576108 "|simonSaysVGA|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "color\[0\] " "Node: color\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register colorStore.1000~_emulated color\[0\] " "Register colorStore.1000~_emulated is being clocked by color\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1449867576108 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1449867576108 "|simonSaysVGA|color[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1449867576110 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1449867576110 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1449867576110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.478 " "Worst-case setup slack is 46.478" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867576176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867576176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.478               0.000 altera_reserved_tck  " "   46.478               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867576176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449867576176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867576240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867576240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867576240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449867576240 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.348 " "Worst-case recovery slack is 49.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867576317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867576317 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.348               0.000 altera_reserved_tck  " "   49.348               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867576317 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449867576317 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.490 " "Worst-case removal slack is 0.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867576378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867576378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490               0.000 altera_reserved_tck  " "    0.490               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867576378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449867576378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.460 " "Worst-case minimum pulse width slack is 49.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867576453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867576453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.460               0.000 altera_reserved_tck  " "   49.460               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1449867576453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1449867576453 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449867578313 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1449867578314 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "659 " "Peak virtual memory: 659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449867579427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 15:59:39 2015 " "Processing ended: Fri Dec 11 15:59:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449867579427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449867579427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449867579427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449867579427 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449867585293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449867585295 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 11 15:59:45 2015 " "Processing started: Fri Dec 11 15:59:45 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449867585295 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449867585295 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vgaInstructable -c vgaInstructable " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vgaInstructable -c vgaInstructable" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449867585295 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." 0 0 "Quartus II" 0 -1 1449867586440 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vgaInstructable_7_1200mv_85c_slow.vo M:/vgaInstructable - 2.8.15 - mess with always blocks/simulation/qsim// simulation " "Generated file vgaInstructable_7_1200mv_85c_slow.vo in folder \"M:/vgaInstructable - 2.8.15 - mess with always blocks/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449867588334 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vgaInstructable_7_1200mv_0c_slow.vo M:/vgaInstructable - 2.8.15 - mess with always blocks/simulation/qsim// simulation " "Generated file vgaInstructable_7_1200mv_0c_slow.vo in folder \"M:/vgaInstructable - 2.8.15 - mess with always blocks/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449867589531 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vgaInstructable_min_1200mv_0c_fast.vo M:/vgaInstructable - 2.8.15 - mess with always blocks/simulation/qsim// simulation " "Generated file vgaInstructable_min_1200mv_0c_fast.vo in folder \"M:/vgaInstructable - 2.8.15 - mess with always blocks/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449867590689 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vgaInstructable.vo M:/vgaInstructable - 2.8.15 - mess with always blocks/simulation/qsim// simulation " "Generated file vgaInstructable.vo in folder \"M:/vgaInstructable - 2.8.15 - mess with always blocks/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449867591928 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vgaInstructable_7_1200mv_85c_v_slow.sdo M:/vgaInstructable - 2.8.15 - mess with always blocks/simulation/qsim// simulation " "Generated file vgaInstructable_7_1200mv_85c_v_slow.sdo in folder \"M:/vgaInstructable - 2.8.15 - mess with always blocks/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449867592608 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vgaInstructable_7_1200mv_0c_v_slow.sdo M:/vgaInstructable - 2.8.15 - mess with always blocks/simulation/qsim// simulation " "Generated file vgaInstructable_7_1200mv_0c_v_slow.sdo in folder \"M:/vgaInstructable - 2.8.15 - mess with always blocks/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449867593263 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vgaInstructable_min_1200mv_0c_v_fast.sdo M:/vgaInstructable - 2.8.15 - mess with always blocks/simulation/qsim// simulation " "Generated file vgaInstructable_min_1200mv_0c_v_fast.sdo in folder \"M:/vgaInstructable - 2.8.15 - mess with always blocks/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449867593922 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vgaInstructable_v.sdo M:/vgaInstructable - 2.8.15 - mess with always blocks/simulation/qsim// simulation " "Generated file vgaInstructable_v.sdo in folder \"M:/vgaInstructable - 2.8.15 - mess with always blocks/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1449867594604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "499 " "Peak virtual memory: 499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449867595044 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 11 15:59:55 2015 " "Processing ended: Fri Dec 11 15:59:55 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449867595044 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449867595044 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449867595044 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449867595044 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 311 s " "Quartus II Full Compilation was successful. 0 errors, 311 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449867595957 ""}
