#pragma once

#include <arancini/ir/port.h>
#include <arancini/output/dynamic/machine-code-writer.h>
#include <arancini/output/dynamic/arm64/arm64-assembler.h>
#include <arancini/output/dynamic/arm64/arm64-instruction.h>

#include <vector>
#include <atomic>
#include <cstdlib>
#include <type_traits>
#include <unordered_map>
#include <unordered_set>

namespace arancini::output::dynamic::arm64 {

class value final {
public:
    // TODO: do we need this?
    value() = default;

    value(const register_operand& reg):
        values_{reg}
    { }

    value(std::initializer_list<register_operand> regs):
        values_(regs)
    { }

    template <typename It>
    value(It begin, It end):
        values_(begin, end)
    { }

    [[nodiscard]]
    operator const register_operand&() const {
        [[unlikely]]
        if (values_.size() > 1)
            throw backend_exception("Accessing register set of {} registers as single register",
                                    values_.size());
        return values_[0];
    }

    [[nodiscard]]
    operator const std::vector<register_operand>&() const {
        return values_;
    }

    [[nodiscard]]
    register_operand& operator[](std::size_t i) { return values_[i]; }

    [[nodiscard]]
    const register_operand& operator[](std::size_t i) const { return values_[i]; }

    [[nodiscard]]
    register_operand& front() { return values_[0]; }

    [[nodiscard]]
    const register_operand& front() const { return values_[0]; }

    [[nodiscard]]
    register_operand& back() { return values_.back(); }

    [[nodiscard]]
    const register_operand& back() const { return values_.back(); }

    [[nodiscard]]
    std::size_t size() const { return values_.size(); }

    void push_back(const register_operand& reg) { values_.push_back(reg); }

    void push_back(register_operand&& reg) { values_.push_back(std::move(reg)); }

    [[nodiscard]]
    ir::value_type type() const {
        if (values_.size() == 1)
            return values_[0].type();
            
        // Big scalars
        return ir::value_type(values_[0].type().type_class(),
                              values_[0].type().width() * values_.size());
    }

    using iterator = std::vector<register_operand>::iterator;
    using const_iterator = std::vector<register_operand>::const_iterator;

    [[nodiscard]] iterator begin() { return values_.begin(); }
    [[nodiscard]] const_iterator begin() const { return values_.begin(); }
    [[nodiscard]] const_iterator cbegin() const { return values_.cbegin(); }

    [[nodiscard]] iterator end() { return values_.end(); }
    [[nodiscard]] const_iterator end() const { return values_.end(); }
    [[nodiscard]] const_iterator cend() const { return values_.cend(); }
private:
    std::vector<register_operand> values_;
};

class variable {
    std::vector<value> values_;
public:
    variable(const register_operand& reg):
        values_({{reg}})
    { } 

    variable(const value& regseq):
        values_({regseq})
    {
        [[unlikely]]
        if (regseq.type().is_vector())
            throw backend_exception("Attempting to create variable from vector value");

        // TODO: may prefer to relax this constraint
        [[unlikely]]
        if (!regseq.size())
            throw backend_exception("Attempting to create variable from empty value");
    } 

    variable(const std::vector<value>& emulated_vector):
        values_(emulated_vector)
    { 
        [[unlikely]]
        if (emulated_vector.size() && emulated_vector[0].type().is_vector())
            throw backend_exception("Attempting to create variable from vector value");
    } 

    [[nodiscard]]
    operator const register_operand&() const {
        return values_[0];
    }

    [[nodiscard]]
    operator const value&() const {
        if (values_.size() != 1)
            throw backend_exception("Cannot treat vector type {} as scalar", type());
        return values_[0];
    }

    [[nodiscard]]
    register_operand& operator[](std::size_t idx) {
        auto value_idx = idx / values_[0].size();
        auto reg_idx = idx % values_[0].size();

        return values_[value_idx][reg_idx];
    }

    [[nodiscard]]
    const register_operand& operator[](std::size_t idx) const {
        auto value_idx = idx / values_[0].size();
        auto reg_idx = idx % values_[0].size();

        return values_[value_idx][reg_idx];
    }

    [[nodiscard]]
    bool is_native_vector() const {
        return type().is_vector() && values_.size() == 1;
    }

    // Returns count of backing register operands
    [[nodiscard]]
    std::size_t size() const { 
        return values_.size() ? values_.size() * values_[0].size() : 0;
    }

    [[nodiscard]]
    ir::value_type type() const {
        if (values_.size() == 1) {
            // For normal scalars, real vectors and big scalars
            return values_[0].type();
        }
        
        // For emulated vectors
        return ir::value_type::vector(values_[0].type(), values_.size());
    }

    using register_iterator = value::iterator;
    using const_register_iterator = value::const_iterator;

    [[nodiscard]] register_iterator begin() { return values_begin()->begin(); }
    [[nodiscard]] const_register_iterator begin() const { return values_begin()->begin(); }
    [[nodiscard]] const_register_iterator cbegin() const { return values_cbegin()->begin(); }
    [[nodiscard]] register_iterator end() { return std::prev(values_end())->end(); }
    [[nodiscard]] const_register_iterator end() const { return std::prev(values_end())->end(); }
    [[nodiscard]] const_register_iterator cend() const { return std::prev(values_cend())->end(); }

    using value_iterator = std::vector<value>::iterator;
    using const_value_iterator = std::vector<value>::const_iterator;

    [[nodiscard]] value_iterator values_begin() { return values_.begin(); }
    [[nodiscard]] const_value_iterator values_begin() const { return values_.begin(); }
    [[nodiscard]] const_value_iterator values_cbegin() const { return values_.cbegin(); }
    [[nodiscard]] value_iterator values_end() { return values_.end(); }
    [[nodiscard]] const_value_iterator values_end() const { return values_.end(); }
    [[nodiscard]] const_value_iterator values_cend() const { return values_.cend(); }
};

class virtual_register_allocator final {
public:
    [[nodiscard]]
    value allocate([[maybe_unused]] ir::value_type type);

    [[nodiscard]]
    variable allocate_variable(ir::value_type type);

    void reset() { next_vreg_ = 33; }
private:
    std::size_t next_vreg_ = 33; // TODO: formalize this

    [[nodiscard]]
    bool base_representable(const ir::value_type& type) {
        return type.width() <= 64; // TODO: formalize this
    }
};

static inline bool is_big_scalar(ir::value_type type) {
    return !type.is_vector() && type.width() > 64;
}

class instruction_builder final {
public:
    struct immediates_upgrade_policy final {
        friend instruction_builder;

        reg_or_imm operator()(const reg_or_imm& op) {
            if (std::holds_alternative<register_operand>(op.get()))
                return op;

            return builder_->move_immediate(op, reg_type_);
        }
    protected:
        immediates_upgrade_policy(instruction_builder* builder, ir::value_type imm_type, ir::value_type reg_type):
            builder_(builder),
            imm_type_(imm_type),
            reg_type_(reg_type)
        { }
    private:
        instruction_builder* builder_;
        ir::value_type imm_type_;
        ir::value_type reg_type_;
    };

    struct immediates_strict_policy final {
        friend instruction_builder;

        [[nodiscard]]
        reg_or_imm operator()(const reg_or_imm& op) {
            if (std::holds_alternative<register_operand>(op.get()))
                return op;

            const immediate_operand& imm = op;
            if (!immediate_operand::fits(imm.value(), imm_type_))
                throw backend_exception("immediate {} cannot fit into {} (strict requirement)");

            return op;
        }
    protected:
        immediates_strict_policy(instruction_builder* builder, ir::value_type imm_type, ir::value_type reg_type):
            imm_type_(imm_type)
        { }

        immediates_strict_policy(ir::value_type imm_type):
            imm_type_(imm_type)
        { }

        ir::value_type imm_type_;
    };

    void bound_to_type(const register_operand& var, ir::value_type type) {
        // if (is_bignum(var.type()) || type.is_vector())
        //     throw backend_exception("Cannot bound big scalar of type {} to type {}", var.type(), type);

        auto mask_immediate = 1 << (var.type().width() - 1);
        auto mask = move_immediate(mask_immediate, var.type());
        append(arm64_assembler::and_(var, var, mask));
    }

	instruction& add(const register_operand &dst,
                      const register_operand &src1,
                      const reg_or_imm &src2) {
		return append(arm64_assembler::add(dst, src1, src2));
    }

    instruction& add(const register_operand &dst,
                      const register_operand &src1,
                      const reg_or_imm &src2,
                      const shift_operand &shift) {
        return append(arm64_assembler::add(dst, src1, src2, shift));
    }

	instruction& adds(const register_operand &dst,
                      const register_operand &src1,
                      const reg_or_imm &src2) {
        return append(arm64_assembler::adds(dst, src1, src2));
    }

    instruction& adds(const register_operand &dst,
                      const register_operand &src1,
                      const reg_or_imm &src2,
                      const shift_operand &shift) {
        return append(arm64_assembler::adds(dst, src1, src2, shift));
    }

	instruction& adcs(const register_operand &dst,
                      const register_operand &src1,
                      const reg_or_imm &src2) {
        return append(arm64_assembler::adcs(dst, src1, src2));
    }

	instruction& sub(const register_operand &dst,
                      const register_operand &src1,
                      const reg_or_imm &src2) {
        return append(arm64_assembler::sub(dst, src1, src2));
    }

    instruction& sub(const register_operand &dst,
                      const register_operand &src1,
                      const reg_or_imm &src2,
                      const shift_operand &shift) {
        return append(arm64_assembler::sub(dst, src1, src2, shift));
    }

	instruction& subs(const register_operand &dst,
                      const register_operand &src1,
                      const reg_or_imm &src2) {
        return append(arm64_assembler::subs(dst, src1, src2));
    }

    instruction& subs(const register_operand &dst,
                      const register_operand &src1,
                      const reg_or_imm &src2,
                      const shift_operand &shift) {
        return append(arm64_assembler::subs(dst, src1, src2, shift));
    }

	instruction& sbc(const register_operand &dst,
                      const register_operand &src1,
                      const reg_or_imm &src2) {
        return append(arm64_assembler::sbc(dst, src1, src2));
    }

	instruction& sbcs(const register_operand &dst,
                      const register_operand &src1,
                      const reg_or_imm &src2) {
        return append(arm64_assembler::sbcs(dst, src1, src2));
    }

    instruction& clz(const register_operand &dst,
                     const register_operand &src1) {
        return append(arm64_assembler::clz(dst, src1));
    }

    instruction& rbit(const register_operand &dst,
                      const register_operand &src1) {
        return append(arm64_assembler::rbit(dst, src1));
    }

    template <typename ImmediatesPolicy = immediates_upgrade_policy>
    instruction& orr_(const register_operand &dst,
                      const register_operand &src1,
                      const reg_or_imm &src2) {
        // TODO: this checks that the immediate is between immr:imms (bits [21:10])
        // However, for 64-bit orr, we have N:immr:imms, which gives us bits [22:10])
        ImmediatesPolicy policy(this, ir::value_type(ir::value_type_class::unsigned_integer, 12), dst.type());
        return append(arm64_assembler::orr(dst, src1, policy(src2)));
    }

    template <typename ImmediatesPolicy = immediates_upgrade_policy>
    instruction& and_(const register_operand &dst,
                      const register_operand &src1,
                      const register_operand &src2) {
        return append(arm64_assembler::and_(dst, src1, src2));
    }

    template <typename ImmediatesPolicy = immediates_upgrade_policy>
    instruction& and_(const register_operand &dst,
                      const register_operand &src1,
                      const immediate_operand &src2) {
        auto reg_or_imm = move_immediate(src2, ir::value_type::u(12), src1.type());
        return append(arm64_assembler::and_(dst, src1, reg_or_imm));
    }

    // TODO: refactor this; there should be only a single version and the comment should be removed
    template <typename ImmediatesPolicy = immediates_upgrade_policy>
    instruction& ands(const register_operand &dst,
                      const register_operand &src1,
                      const reg_or_imm &src2) {
        // TODO: this checks that the immediate is between immr:imms (bits [21:10])
        // However, for 64-bit ands, we have N:immr:imms, which gives us bits [22:10])
        ImmediatesPolicy policy(this, ir::value_type(ir::value_type_class::unsigned_integer, 12), dst.type());
        return append(arm64_assembler::ands(dst, src1, policy(src2)));
    }

    void exclusive_or(const variable& out, const variable& lhs, const variable& rhs) {
        // TODO: compare all 3 types
        if (out.type().is_vector()) {
            if (out.is_native_vector()) {
                throw backend_exception("Cannot XOR native vectors of type {} = {} xor {}",
                                        out.type(), lhs.type(), rhs.type());
            }

            for (auto out_it = out.values_begin(), lhs_it = lhs.values_begin(), rhs_it = rhs.values_begin(); 
                 out_it != out.values_end(); ++out_it, ++lhs_it, ++rhs_it) 
            {
                exclusive_or(*out_it, *lhs_it, *rhs_it);
            }
        }

        if (out.type().type_class() == ir::value_type_class::floating_point) {
            auto lhs_casted = lhs;
            auto rhs_casted = rhs;
            auto out_casted = out;
            auto type = out[0].type();

            for (std::size_t i = 0; i < out.size(); ++i) {
                // TODO: move these to zero-extend logic
                lhs_casted[i].cast(ir::value_type::vector(ir::value_type::f64(), 2));
                rhs_casted[i].cast(ir::value_type::vector(ir::value_type::f64(), 2));
                out_casted[i].cast(ir::value_type::vector(ir::value_type::f64(), 2));
                append(arm64_assembler::eor(out_casted[i], lhs_casted[i], rhs_casted[i]));
            }

            return;
        }

        for (std::size_t i = 0; i < out.size(); ++i)
            append(arm64_assembler::eor(out[i], lhs[i], rhs[i]));
    }

    void inverse(const variable& out, const variable& source) {
        // TODO: compare types without signs
        if (out.type().is_vector()) {
            if (out.is_native_vector())
                throw backend_exception("Cannot inverse native vectors");

            for (auto out_it = out.values_begin(), src_it = source.values_begin(); 
                 out_it != out.values_end(); ++out_it, ++src_it) 
            {
                inverse_scalar(*out_it, *src_it);
            }
        }

        return inverse_scalar(out, source);
    }

    void negate(const variable& out, const variable& source) {
        // TODO: compare types without signs
        if (out.type().is_vector()) {
            if (out.is_native_vector())
                throw backend_exception("Cannot negate native vectors");

            for (auto out_it = out.begin(), src_it = source.begin(); out_it != out.end(); ++out_it, ++src_it)
                negate_scalar(*out_it, *src_it);
        }

        return negate_scalar(out, source);
    }

    void move(const variable& out, const variable& source) {
        [[unlikely]]
        if (out.size() != source.size())
            throw backend_exception("Cannot move from {} to {} (different sizes not supported)", 
                                    out.type(), source.type());

        // TODO: checks
        if (out.type().is_vector() && source.type().is_vector()) {
            if (out.is_native_vector() || source.is_native_vector()) {
                throw backend_exception("Cannot move from {} to {} (native vectors not supported)", 
                                        out.type(), source.type());
            }

            for (auto out_it = out.values_begin(), src_it = source.values_begin(); 
                 out_it != out.values_end(); ++out_it, ++src_it) 
            {
                move(*out_it, *src_it);
            }

            return;
        }

        [[unlikely]]
        if (out.type().is_vector() || source.type().is_vector())
            throw backend_exception("Cannot move from {} to {} (mixed scalar-vector moves not supported)", 
                                    out.type(), source.type());
        
        if (out.type().is_floating_point() && out.size() == 1 && source.size() == 1) {
            append(arm64_assembler::fmov(out, source));
            return;
        }
        
        for (std::size_t i = 0; i < out.size(); ++i) {
            if (out[i].type().is_floating_point() || source[i].type().is_floating_point())
                append(arm64_assembler::fmov(out[i], source[i]));
            else
                append(arm64_assembler::mov(out[i], source[i]));
        }
    }

    void move(const variable& out, const immediate_operand& imm) {
        if (imm.type().is_floating_point()) {
            append(arm64_assembler::fmov(out, imm));
            return;
        }

        if (out.type().is_floating_point()) {
            auto int_type = ir::value_type::u(out[0].type().element_width());
            auto tmp = vreg_alloc_.allocate(int_type);
            move(variable(tmp), immediate_operand(imm.value(), int_type));
            move(out[0], variable(tmp));
            for (std::size_t i = 1; i < out.size(); ++i) {
                auto tmp = vreg_alloc_.allocate(ir::value_type::u(out[i].type().element_width()));
                move(variable(tmp), immediate_operand(0, tmp.type()));
                move(out[i], variable(tmp));
            }
            return;
        }

        auto reg_or_imm = move_immediate(imm, ir::value_type::u(12));
        if (auto* imm = std::get_if<immediate_operand>(&reg_or_imm.get()); imm) {
            append(arm64_assembler::mov(out[0], *imm));
        } else {
            move(out[0], variable(std::get<register_operand>(reg_or_imm.get())));
        }

        for (std::size_t i = 1; i < out.size(); ++i) {
            append(arm64_assembler::mov(out[i], 0));
        }
    }

    void load(const variable& out, const memory_operand& address) {
        if (out.type().is_vector()) {
            if (out.is_native_vector())
                throw backend_exception("Cannot load native vectors");

            std::size_t offset = 0;
            for (auto vec_elem_it = out.values_begin(); vec_elem_it != out.values_end(); ++vec_elem_it) {
                memory_operand elem_address(address.base_register(), address.offset().value() + offset);
                load_scalar(*vec_elem_it, elem_address);
                offset += vec_elem_it->type().width() / 8;
            }
            return;
        }

        return load_scalar(out, address);
    }

    void store(const variable& source, const memory_operand& address) {
        if (source.type().is_vector()) {
            if (source.is_native_vector())
                throw backend_exception("Cannot store native vectors");

            std::size_t offset = 0;
            for (auto vec_elem_it = source.values_begin(); vec_elem_it != source.values_end(); ++vec_elem_it) {
                memory_operand elem_address(address.base_register(), address.offset().value() + offset);
                store_scalar(*vec_elem_it, elem_address);
                offset += vec_elem_it->type().width() / 8;
            }
            return;
        }

        return store_scalar(source, address);
    }

    instruction& branch(const label_operand &label) {
        auto destination = format_label(label.name());
        label_refcount_[destination.name()]++;
		return append(arm64_assembler::b(destination));
    }

    instruction& branch(label_operand &label, const cond_operand& cond) {
        auto destination = format_label(label.name());
        label_refcount_[destination.name()]++;

        if (cond.condition() == "eq")
            return append(arm64_assembler::beq(destination));

        if (cond.condition() == "ne")
            return append(arm64_assembler::bne(destination));
        
        [[likely]]
        if (cond.condition() == "lt")
            return append(arm64_assembler::bl(destination));

        throw backend_exception("Cannot branch with condition {}", cond);
    }

    // Check reg == 0 and jump if true
    // Otherwise, continue to the next instruction
    // Does not affect condition flags (can be used to compare-and-branch with 1 instruction)
    instruction& zero_compare_and_branch(const register_operand &reg, 
                                         const label_operand &label,
                                         const cond_operand& cond) 
    {
        auto destination = format_label(label.name());
        label_refcount_[destination.name()]++;

        if (cond.condition() == "eq")
            return append(arm64_assembler::cbz(reg, destination));

        [[likely]]
        if (cond.condition() == "ne")
            return append(arm64_assembler::cbnz(reg, destination));

        throw backend_exception("Cannot zero-compare-and-branch on condition {}", cond);
    }

    void compare(const variable& source1, const variable& source2) {
        // TODO: check types
        if (source1.type().is_vector())
            throw backend_exception("Cannot compare vectors");

        if (source1.type().is_floating_point()) {
            append(arm64_assembler::fcmp(source1, source2));
            return;
        }

        append(arm64_assembler::cmp(source1, source2));
    }

    void compare(const variable& source1, const immediate_operand& source2) {
        // TODO: check types
        if (source1.type().is_vector())
            throw backend_exception("Cannot compare vectors");

        if (source1.type().is_floating_point()) {
            append(arm64_assembler::fcmp(source1, source2));
            return;
        }

        auto immediate = move_immediate(source2, ir::value_type::u(12), source1.type());
        append(arm64_assembler::cmp(source1, immediate));
    }

    void shift_left(const variable& out, const variable& input, const variable& amount) {
        if (out.type().is_vector())
            throw backend_exception("Cannot shift left vector of type {}", out.type());

        append(arm64_assembler::lsl(out, input, amount));
    }

    void shift_left(const variable& out, const variable& input, immediate_operand amount) {
        if (out.type().is_vector())
            throw backend_exception("Cannot shift left vector of type {}", out.type());

        std::size_t size = out.type().element_width() <= 32 ? 5 : 6;
        auto immediate = move_immediate(amount, ir::value_type::u(size), out.type());
        append(arm64_assembler::lsl(out, input, immediate));
    }

    void logical_shift_right(const variable& out, const variable& input, const variable& amount) {
        if (out.type().is_vector())
            throw backend_exception("Cannot logically shift right vector of type {}", out.type());

        append(arm64_assembler::lsr(out, input, amount));
    }

    void logical_shift_right(const variable& out, const variable& input, immediate_operand amount) {
        if (out.type().is_vector())
            throw backend_exception("Cannot logically shift right vector of type {}", out.type());


        if (out.type().width() == 128) {
            if (amount.value() < 64) {
                append(arm64_assembler::extr(out[0], input[1], input[0], amount));
                append(arm64_assembler::lsr(out[1], input[1], amount));
                return;
            } else if (amount.value() == 64) {
                append(arm64_assembler::mov(out[0], input[1]));
                append(arm64_assembler::mov(out[1], 0));
                return;
            }

            throw backend_exception("Unsupported logical right-shift operation with amount {}", amount);
        } 

        std::size_t size = out.type().element_width() <= 32 ? 5 : 6;
        immediates_upgrade_policy policy(this, ir::value_type(ir::value_type_class::unsigned_integer, size), out.type());
        append(arm64_assembler::lsr(out, input, policy(amount)));
    }

    void arithmetic_shift_right(const variable& out, const variable& input, const variable& amount) {
        if (out.type().is_vector())
            throw backend_exception("Cannot arithmetically shift right vector of type {}", out.type());

        append(arm64_assembler::asr(out, input, amount));
    }

    void arithmetic_shift_right(const variable& out, const variable& input, immediate_operand amount) {
        if (out.type().is_vector())
            throw backend_exception("Cannot arithmetically shift right vector of type {}", out.type());

        std::size_t size = out.type().element_width() <= 32 ? 5 : 6;
        auto immediate = move_immediate(amount, ir::value_type::u(size), out.type());
        append(arm64_assembler::asr(out, input, immediate));
    }

    void conditional_select(const variable& out, const variable& true_val, 
                            const variable& false_val, const cond_operand& cond) {
        if (out.type().is_vector()) 
            throw backend_exception("Cannot conditionally select between vectors");

        for (std::size_t i = 0; i < out.size(); ++i) {
            if (out[i].type().is_floating_point())
                append(arm64_assembler::fcsel(out[i], true_val[i], false_val[i], cond));
            else
                append(arm64_assembler::csel(out[i], true_val[i], false_val[i], cond));
        }
    }

    void conditional_set(const variable &out, const cond_operand &cond) {
        if (out.type().is_vector()) 
            throw backend_exception("Cannot conditionally set vector");

        append(arm64_assembler::cset(out[0], cond));
        for (std::size_t i = 1; i < out.size(); ++i) {
            append(arm64_assembler::mov(out[i], 0));
        }
    }

    instruction& bfxil(const register_operand &dst,
                       const register_operand &src1,
                       const immediate_operand &lsb,
                       const immediate_operand &width)
    {
        return append(arm64_assembler::bfxil(dst, src1, lsb, width));
    }

    instruction& ubfx(const register_operand &dst,
                      const register_operand &src1,
                      const immediate_operand &lsb,
                      const immediate_operand &width)
    {
        return append(arm64_assembler::ubfx(dst, src1, lsb, width));
    }

    instruction& bfi(const register_operand &dst,
                     const register_operand &src1,
                     const immediate_operand &lsb,
                     const immediate_operand &width)
    {
        return append(arm64_assembler::bfi(dst, src1, lsb, width));
    }

    instruction& mul(const register_operand &dest,
             const register_operand &src1,
             const register_operand &src2) {
        return append(arm64_assembler::mul(dest, src1, src2));
    }

    instruction& smulh(const register_operand &dest,
               const register_operand &src1,
               const register_operand &src2) {
        return append(arm64_assembler::smulh(dest, src1, src2));
    }

    instruction& smull(const register_operand &dest,
               const register_operand &src1,
               const register_operand &src2) {
        return append(arm64_assembler::smull(dest, src1, src2));
    }

    instruction& umulh(const register_operand &dest,
               const register_operand &src1,
               const register_operand &src2) {
        return append(arm64_assembler::umulh(dest, src1, src2));
    }

    instruction& umull(const register_operand &dest,
               const register_operand &src1,
               const register_operand &src2) {
        return append(arm64_assembler::umull(dest, src1, src2));
    }

    instruction& sdiv(const register_operand &dest,
              const register_operand &src1,
              const register_operand &src2) {
        return append(arm64_assembler::sdiv(dest, src1, src2));
    }

    instruction& udiv(const register_operand &dest,
              const register_operand &src1,
              const register_operand &src2) {
        return append(arm64_assembler::udiv(dest, src1, src2));
    }

    instruction& fadd(const register_operand &dest,
                      const register_operand &src1,
                      const register_operand &src2) {
        return append(arm64_assembler::fadd(dest, src1, src2));
    }

    instruction& fsub(const register_operand &dest,
                      const register_operand &src1,
                      const register_operand &src2) {
        return append(arm64_assembler::fsub(dest, src1, src2));
    }

    instruction& fmul(const register_operand &dest,
                      const register_operand &src1,
                      const register_operand &src2) {
        return append(arm64_assembler::fmul(dest, src1, src2));
    }

    instruction& fdiv(const register_operand &dest,
                      const register_operand &src1,
                      const register_operand &src2) {
        return append(arm64_assembler::fdiv(dest, src1, src2));
    }

    instruction& fcvt(const register_operand &dest,
                      const register_operand &src) 
    {
        return append(arm64_assembler::fcvt(dest, src));
    }

    instruction& fcvtzs(const register_operand &dest, const register_operand &src) {
        return append(arm64_assembler::fcvtzs(dest, src));
    }

    instruction& fcvtzu(const register_operand &dest, const register_operand &src) {
        return append(arm64_assembler::fcvtzu(dest, src));
    }

    instruction& fcvtas(const register_operand &dest, const register_operand &src) {
        return append(arm64_assembler::fcvtas(dest, src));
    }

    instruction& fcvtau(const register_operand &dest, const register_operand &src) {
        return append(arm64_assembler::fcvtau(dest, src));
    }

    // TODO: this also has an immediate variant
    instruction& fcmp(const register_operand &dest, const register_operand &src) {
        return append(arm64_assembler::fcmp(dest, src));
    }

    instruction& scvtf(const register_operand &dest, const register_operand &src) {
        return append(arm64_assembler::scvtf(dest, src));
    }

    instruction& ucvtf(const register_operand &dest, const register_operand &src) {
        return append(arm64_assembler::ucvtf(dest, src));
    }

    instruction& mrs(const register_operand &dest,
             const register_operand &src) {
        return append(arm64_assembler::mrs(dest, src));
    }

    instruction& msr(const register_operand &dest,
                     const register_operand &src) {
        return append(arm64_assembler::msr(dest, src));
    }

    instruction& ret() {
        return append(arm64_assembler::ret());
    }

    instruction& brk(const immediate_operand &imm) {
        return append(arm64_assembler::brk(imm));
    }

    void label(const label_operand &label) {
        auto unique_label = format_label(label.name());
        if (!labels_.count(unique_label.name())) {
            labels_.insert(unique_label.name());
            append(instruction(unique_label));
            return;
        }
        logger.debug("Label {} already inserted\nCurrent labels:\n{}",
                     unique_label, fmt::format("{}", fmt::join(labels_.begin(), labels_.end(), "\n")));
    }

	instruction& setz(const register_operand &dst) {
        return append(arm64_assembler::cset(dst, cond_operand::eq())
                      .implicitly_reads({register_operand(register_operand::nzcv)}));
    }

	instruction& sets(const register_operand &dst) {
        return append(arm64_assembler::cset(dst, cond_operand::mi())
                      .implicitly_reads({register_operand(register_operand::nzcv)}));
    }

	instruction& setc(const register_operand &dst) {
        return append(arm64_assembler::cset(dst, cond_operand::cs())
                      .implicitly_reads({register_operand(register_operand::nzcv)}));
    }

	instruction& setcc(const register_operand &dst) {
        return append(arm64_assembler::cset(dst, cond_operand::cc())
                      .implicitly_reads({register_operand(register_operand::nzcv)}));
    }
	instruction& seto(const register_operand &dst) {
        return append(arm64_assembler::cset(dst, cond_operand::vs())
                      .implicitly_reads({register_operand(register_operand::nzcv)}));
    }

    instruction& cfinv() {
        return append(instruction("cfinv"));
    }

    void zero_extend(const value& out, const value& source) {
        if (out.type().width() == source.type().width()) {
            move(variable(out), variable(source));
            return;
        }
    
        if (out.type().width() < source.type().width()) {
            auto src = source[0];
            src.cast(out[0].type());
            move(variable(out[0]), variable(src));
            return;
        }
    
        insert_comment("zero-extend from {} to {}", source[0].type(), out.type());
        if (source[0].type().width() <= 8) {
            append(arm64_assembler::uxtb(out[0], source[0]));
        } else if (source[0].type().width() <= 16) {
            append(arm64_assembler::uxth(out[0], source[0]));
        } else if (source[0].type().width() <= 32) {
            append(arm64_assembler::uxtw(out[0], source[0]));
        } else {
            append(arm64_assembler::mov(out[0], source[0]));
        }

        for (std::size_t i = 1; i < std::min(out.size(), source.size()); ++i) {
            append(arm64_assembler::mov(out[i], source[i]));
        }

        for (std::size_t i = source.size(); i < out.size(); ++i) {
            append(arm64_assembler::mov(out[i], 0));
        }
    }

    void sign_extend(const value& out, const value& source) {
        // Sanity check
        // TODO: more missing sanity checks
        [[unlikely]]
        if (out.type().width() < source.type().width())
            throw backend_exception("Cannot sign-extend {} to smaller size {}",
                                    source.type(), out.type());
        if (source.size() == 0)
            throw backend_exception("Cannot sign-extend source of type {}", source.type());

        if (out.type().width() == source.type().width()) {
            append(arm64_assembler::mov(out, source));
            return;
        }

        insert_comment("sign-extend from {} to {}", source.type(), out.type());

        auto extension_start_idx = source.size();
        for (std::size_t i = 0; i < extension_start_idx; ++i) {
            append(arm64_assembler::mov(out[i], source[i]));
        }

        const auto& last_source_value = source[extension_start_idx-1];
        if (last_source_value.type().width() <= 64) {
            if (last_source_value.type().width() < 8) {
                append(arm64_assembler::sxtb(out[0], last_source_value));
                bound_to_type(out[0], last_source_value.type());
            } else if (last_source_value.type().width() == 8) {
                append(arm64_assembler::sxtb(out[0], last_source_value));
            } else if (last_source_value.type().width() <= 16) {
                append(arm64_assembler::sxth(out[0], last_source_value));
            } else if (last_source_value.type().width() <= 32) {
                append(arm64_assembler::sxtw(out[0], last_source_value));
            } else {
                append(arm64_assembler::mov(out[0], last_source_value));
            }
        }

        for (std::size_t i = extension_start_idx; i < out.size(); ++i) {
            append(arm64_assembler::asr(out[i], out[i], 63));
        }
    }

    void extend(const value& out, const value& source) {
        if (source.type().is_signed())
            return sign_extend(out, source);
        return zero_extend(out, source);
    }

    void atomic_load(const register_operand& out, const memory_operand& address, 
                     std::memory_order mem_order = std::memory_order_acquire) {
        if (mem_order != std::memory_order_acquire && mem_order != std::memory_order_relaxed)
            throw backend_exception("Memory order {} not supported for atomic load (only acquire and relaxed supported)",
                                    util::to_underlying(mem_order));

        [[unlikely]]
        if (mem_order == std::memory_order_relaxed) {
            if (out.type().width() <= 8) {
                append(arm64_assembler::ldxrb(out, address));
                return;
            } else if (out.type().width() <= 16) {
                append(arm64_assembler::ldxrh(out, address));
                return;
            }
    
            append(arm64_assembler::ldxr(out, address));
            return;
        }
    
        // Acquire
        switch (out.type().element_width()) {
        case 8:
            append(arm64_assembler::ldaxrb(out, address));
            return;
        case 16:
            append(arm64_assembler::ldaxrh(out, address));
            return;
        case 32:
        case 64:
            append(arm64_assembler::ldaxr(out, address));
            return;
        default:
            throw backend_exception("Cannot load atomically type {}", out.type());
        }
    }

    void atomic_store(const register_operand& status, const register_operand& source,
                      const memory_operand& address, 
                      std::memory_order mem_order = std::memory_order_release) {

        if (mem_order != std::memory_order_release && mem_order != std::memory_order_relaxed)
            throw backend_exception("Memory order {} not supported for atomic store (only release and relaxed supported)",
                                    util::to_underlying(mem_order));

        [[unlikely]]
        if (mem_order == std::memory_order_relaxed) {
            if (source.type().width() <= 8) {
                append(arm64_assembler::stxrb(status, source, address));
                return;
            } else if (source.type().width() <= 16) {
                append(arm64_assembler::stxrh(status, source, address));
                return;
            }
    
            append(arm64_assembler::stxr(status, source, address));
            return;
        }
    
        // Release
        switch (source.type().element_width()) {
        case 8:
            append(arm64_assembler::stlxrb(status, source, address));
            return;
        case 16:
            append(arm64_assembler::stlxrh(status, source, address));
            return;
        case 32:
        case 64:
            append(arm64_assembler::stlxr(status, source, address));
            return;
        default:
            throw backend_exception("Cannot store atomically type {}", source.type());
        }
    }

    void atomic_block(const register_operand &data, const memory_operand &mem,
                      std::function<void()> atomic_logic, 
                      std::memory_order load_mem_order = std::memory_order_acquire,
                      std::memory_order store_mem_order = std::memory_order_release) {
        if (data.type().width() == 64) {
            if (const char *guest_cpus = std::getenv("ARANCINI_GUEST_CPUS");
                guest_cpus && std::atoi(guest_cpus) == 1) {
                load(variable(data), mem);
                atomic_logic();
                store(variable(data), mem);
                return;
            }
        }

        auto status = vreg_alloc_.allocate(ir::value_type::u32());
        auto loop_label = format_label("loop");
        auto success_label = format_label("success");
        label(loop_label);
        atomic_load(data, mem, load_mem_order);

        atomic_logic();

        atomic_store(status, data, mem, store_mem_order);
        zero_compare_and_branch(status, success_label, cond_operand::eq());
        branch(loop_label);
        label(success_label);
        return;
    }

    static constexpr auto default_memory_order = std::memory_order_acq_rel;
    void atomic_add(const register_operand& out, const register_operand& source,
                    const memory_operand& address,
                    std::memory_order mem_order = default_memory_order)
    {
        if (!asm_.supports_lse()) {
            auto [load_mem_order, store_mem_order] = determine_memory_order(mem_order);
            atomic_block(out, address, [this, &out, &source]() {
                adds(out, source, out);
            }, load_mem_order, store_mem_order);
            return;
        }

        switch (out.type().element_width()) {
        case 8:
            switch (mem_order) {
            case std::memory_order_relaxed:
                append(arm64_assembler::ldaddb(out, source, address));
                break;
            case std::memory_order_acquire:
                append(arm64_assembler::ldaddab(out, source, address));
                break;
            case std::memory_order_acq_rel:
                append(arm64_assembler::ldaddalb(out, source, address));
                break;
            default:
                throw backend_exception("Cannot atomically add byte for memory order {}", util::to_underlying(mem_order));
            }
            return;
        case 16:
            switch (mem_order) {
            case std::memory_order_relaxed:
                append(arm64_assembler::ldaddh(out, source, address));
                break;
            case std::memory_order_acquire:
                append(arm64_assembler::ldaddah(out, source, address));
                break;
            case std::memory_order_acq_rel:
                append(arm64_assembler::ldaddalh(out, source, address));
                break;
            default:
                throw backend_exception("Cannot atomically add halfword for memory order {}", util::to_underlying(mem_order));
            }
            return;
        case 32:
        case 64:
            switch (mem_order) {
            case std::memory_order_relaxed:
                append(arm64_assembler::ldadd(out, source, address));
                break;
            case std::memory_order_acquire:
                append(arm64_assembler::ldadda(out, source, address));
                break;
            case std::memory_order_acq_rel:
                append(arm64_assembler::ldaddal(out, source, address));
                break;
            default:
                throw backend_exception("Cannot atomically add for memory order {}", util::to_underlying(mem_order));
            }
            return;
        default:
            throw backend_exception("Cannot atomically add type {}", source.type());
        }
    }

    void atomic_sub(const register_operand& out, const register_operand& source,
                    const memory_operand &address, 
                    std::memory_order mem_order = default_memory_order)
    {
        auto negated = vreg_alloc_.allocate(source.type());
        negate(negated, source);
        atomic_add(out, negated, address, mem_order);
    }

    void atomic_xadd(const register_operand& out, const register_operand& source,
                     const memory_operand& address,
                     std::memory_order mem_order = default_memory_order)
    {
        register_operand old = vreg_alloc_.allocate(out.type());
        append(arm64_assembler::mov(old, out));
        atomic_add(out, source, address, mem_order);
        append(arm64_assembler::mov(source, old));
    }

    void atomic_clr(const register_operand& out, const register_operand& source,
        const memory_operand &mem, std::memory_order mem_order = default_memory_order)
    {
        if (!asm_.supports_lse()) {
            auto [load_mem_order, store_mem_order] = determine_memory_order(mem_order);

            atomic_block(out, mem, [this, &out, &source]() {
                auto negated = vreg_alloc_.allocate(source.type());
                inverse(negated, source);
                ands(out, out, negated);
            }, load_mem_order, store_mem_order);
            return;
        }

        switch (out.type().element_width()) {
        case 8:
            switch (mem_order) {
            case std::memory_order_relaxed:
                append(arm64_assembler::ldclrb(out, source, mem));
                break;
            case std::memory_order_acquire:
                append(arm64_assembler::ldclrab(out, source, mem));
                break;
            case std::memory_order_release:
                append(arm64_assembler::ldclrlb(out, source, mem));
                break;
            case std::memory_order_acq_rel:
                append(arm64_assembler::ldclralb(out, source, mem));
                break;
            default:
                throw backend_exception("Cannot atomically clear byte for memory order {}", util::to_underlying(mem_order));
            }
            return;
        case 16:
            switch (mem_order) {
            case std::memory_order_relaxed:
                append(arm64_assembler::ldclrh(out, source, mem));
                break;
            case std::memory_order_acquire:
                append(arm64_assembler::ldclrah(out, source, mem));
                break;
            case std::memory_order_release:
                append(arm64_assembler::ldclrlh(out, source, mem));
                break;
            case std::memory_order_acq_rel:
                append(arm64_assembler::ldclralh(out, source, mem));
                break;
            default:
                throw backend_exception("Cannot atomically clear byte for memory order {}", util::to_underlying(mem_order));
            }
            return;
        case 32:
        case 64:
            switch (mem_order) {
            case std::memory_order_relaxed:
                append(arm64_assembler::ldclr(out, source, mem));
                break;
            case std::memory_order_acquire:
                append(arm64_assembler::ldclra(out, source, mem));
                break;
            case std::memory_order_release:
                append(arm64_assembler::ldclrl(out, source, mem));
                break;
            case std::memory_order_acq_rel:
                append(arm64_assembler::ldclral(out, source, mem));
                break;
            default:
                throw backend_exception("Cannot atomically clear byte for memory order {}", util::to_underlying(mem_order));
            }
            return;
        default:
            throw backend_exception("Cannot atomically clear type {}", source.type());
        }
    }

    void atomic_and(const register_operand& out, const register_operand& source,
            const memory_operand &mem, std::memory_order mem_order = default_memory_order)
    {
        auto complemented = vreg_alloc_.allocate(source.type());
        inverse(complemented, source);
        atomic_clr(out, complemented, mem, mem_order);
    }

    void atomic_xor(const register_operand& out, const register_operand& source,
            const register_operand& mem, std::memory_order mem_order = default_memory_order)
    {
        if (!asm_.supports_lse()) {
            auto [load_mem_order, store_mem_order] = determine_memory_order(mem_order);

            atomic_block(out, mem, [this, &out, &source]() {
                append(arm64_assembler::eor(out, out, source));
            }, load_mem_order, store_mem_order);
            return;
        }

        switch (out.type().element_width()) {
        case 8:
            switch (mem_order) {
            case std::memory_order_relaxed:
                append(arm64_assembler::ldeorb(out, source, mem));
                break;
            case std::memory_order_acquire:
                append(arm64_assembler::ldeorab(out, source, mem));
                break;
            case std::memory_order_release:
                append(arm64_assembler::ldeorlb(out, source, mem));
                break;
            case std::memory_order_acq_rel:
                append(arm64_assembler::ldeoralb(out, source, mem));
                break;
            default:
                throw backend_exception("Cannot atomically XOR byte for memory order {}", util::to_underlying(mem_order));
            }
            return;
        case 16:
            switch (mem_order) {
            case std::memory_order_relaxed:
                append(arm64_assembler::ldeorh(out, source, mem));
                break;
            case std::memory_order_acquire:
                append(arm64_assembler::ldeorah(out, source, mem));
                break;
            case std::memory_order_release:
                append(arm64_assembler::ldeorlh(out, source, mem));
                break;
            case std::memory_order_acq_rel:
                append(arm64_assembler::ldeoralh(out, source, mem));
                break;
            default:
                throw backend_exception("Cannot atomically XOR byte for memory order {}", util::to_underlying(mem_order));
            }
            return;
        case 32:
        case 64:
            switch (mem_order) {
            case std::memory_order_relaxed:
                append(arm64_assembler::ldeor(out, source, mem));
                break;
            case std::memory_order_acquire:
                append(arm64_assembler::ldeora(out, source, mem));
                break;
            case std::memory_order_release:
                append(arm64_assembler::ldeorl(out, source, mem));
                break;
            case std::memory_order_acq_rel:
                append(arm64_assembler::ldeoral(out, source, mem));
                break;
            default:
                throw backend_exception("Cannot atomically XOR byte for memory order {}", util::to_underlying(mem_order));
            }
            return;
        default:
            throw backend_exception("Cannot atomically XOR type {}", source.type());
        }
    }

    void atomic_or(const register_operand& out, const register_operand& source,
            const register_operand& mem, std::memory_order mem_order = default_memory_order)
    {
        if (!asm_.supports_lse()) {
            auto [load_mem_order, store_mem_order] = determine_memory_order(mem_order);

            atomic_block(out, mem, [this, &out, &source]() {
                append(arm64_assembler::orr(out, out, source));
            }, load_mem_order, store_mem_order);
            return;
        }

        switch (out.type().element_width()) {
        case 8:
            switch (mem_order) {
            case std::memory_order_relaxed:
                append(arm64_assembler::ldsetb(out, source, mem));
                break;
            case std::memory_order_acquire:
                append(arm64_assembler::ldsetab(out, source, mem));
                break;
            case std::memory_order_release:
                append(arm64_assembler::ldsetlb(out, source, mem));
                break;
            case std::memory_order_acq_rel:
                append(arm64_assembler::ldsetalb(out, source, mem));
                break;
            default:
                throw backend_exception("Cannot atomically OR byte for memory order {}", util::to_underlying(mem_order));
            }
            return;
        case 16:
            switch (mem_order) {
            case std::memory_order_relaxed:
                append(arm64_assembler::ldseth(out, source, mem));
                break;
            case std::memory_order_acquire:
                append(arm64_assembler::ldsetah(out, source, mem));
                break;
            case std::memory_order_release:
                append(arm64_assembler::ldsetlh(out, source, mem));
                break;
            case std::memory_order_acq_rel:
                append(arm64_assembler::ldsetalh(out, source, mem));
                break;
            default:
                throw backend_exception("Cannot atomically OR halfword for memory order {}", util::to_underlying(mem_order));
            }
            return;
        case 32:
        case 64:
            switch (mem_order) {
            case std::memory_order_relaxed:
                append(arm64_assembler::ldset(out, source, mem));
                break;
            case std::memory_order_acquire:
                append(arm64_assembler::ldseta(out, source, mem));
                break;
            case std::memory_order_release:
                append(arm64_assembler::ldsetl(out, source, mem));
                break;
            case std::memory_order_acq_rel:
                append(arm64_assembler::ldsetal(out, source, mem));
                break;
            default:
                throw backend_exception("Cannot atomically OR for memory order {}", util::to_underlying(mem_order));
            }
            return;
        default:
            throw backend_exception("Cannot atomically clear type {}", out.type());
        }
    }

    void atomic_swap(const register_operand& out, const register_operand& source,
                     const memory_operand &mem, 
                     std::memory_order mem_order = std::memory_order_acq_rel)
    {
        if (!asm_.supports_lse()) {
            auto [load_mem_order, store_mem_order] = determine_memory_order(mem_order);

            atomic_block(out, mem, [this, &out, &source]() {
                auto old = vreg_alloc_.allocate(out.type());
                append(arm64_assembler::mov(old, out));
                append(arm64_assembler::mov(out, source));
                append(arm64_assembler::mov(source, old));
            }, load_mem_order, store_mem_order);
            return;
        }

        switch (out.type().element_width()) {
        case 8:
            switch (mem_order) {
            case std::memory_order_relaxed:
                append(arm64_assembler::swpb(out, source, mem));
                break;
            case std::memory_order_acquire:
                append(arm64_assembler::swpab(out, source, mem));
                break;
            case std::memory_order_release:
                append(arm64_assembler::swplb(out, source, mem));
                break;
            case std::memory_order_acq_rel:
                append(arm64_assembler::swpalb(out, source, mem));
                break;
            default:
                throw backend_exception("Cannot atomically swap byte for memory order {}", util::to_underlying(mem_order));
            }
            return;
        case 16:
            switch (mem_order) {
            case std::memory_order_relaxed:
                append(arm64_assembler::swph(out, source, mem));
                break;
            case std::memory_order_acquire:
                append(arm64_assembler::swpah(out, source, mem));
                break;
            case std::memory_order_release:
                append(arm64_assembler::swplh(out, source, mem));
                break;
            case std::memory_order_acq_rel:
                append(arm64_assembler::swpalh(out, source, mem));
                break;
            default:
                throw backend_exception("Cannot atomically swap halfword for memory order {}", util::to_underlying(mem_order));
            }
            return;
        case 32:
        case 64:
            switch (mem_order) {
            case std::memory_order_relaxed:
                append(arm64_assembler::swp(out, source, mem));
                break;
            case std::memory_order_acquire:
                append(arm64_assembler::swpa(out, source, mem));
                break;
            case std::memory_order_release:
                append(arm64_assembler::swpl(out, source, mem));
                break;
            case std::memory_order_acq_rel:
                append(arm64_assembler::swpal(out, source, mem));
                break;
            default:
                throw backend_exception("Cannot atomically swap for memory order {}", util::to_underlying(mem_order));
            }
            return;
        default:
            throw backend_exception("Cannot atomically swap type {}", source.type());
        }
    }

    void atomic_cmpxchg(const register_operand& current, const register_operand& acc,
                const register_operand& src, const memory_operand &mem,
                std::memory_order mem_order = default_memory_order)
    {
        if (!asm_.supports_lse()) {
            if (const char *guest_cpus = std::getenv("ARANCINI_GUEST_CPUS");
                guest_cpus && std::atoi(guest_cpus) == 1) {
                auto done_label = format_label("done");
                load(variable(current), mem);
                compare(current, acc);
                branch(done_label, cond_operand::ne());
                store(variable(src), mem);
                label(done_label);
                compare(current, acc);
                return;
            }

            auto [load_mem_order, store_mem_order] = determine_memory_order(mem_order);
            auto status = vreg_alloc_.allocate(ir::value_type::u32());
            auto store_value = vreg_alloc_.allocate(src.type());
            auto loop_label = format_label("loop");
            auto success_label = format_label("success");

            label(loop_label);
            atomic_load(current, mem, load_mem_order);
            compare(current, acc);
            append(arm64_assembler::csel(store_value, current, src,
                                         cond_operand::ne()))
                .add_comment("store source only when accumulator matches memory");
            atomic_store(status, store_value, mem, store_mem_order);
            zero_compare_and_branch(status, success_label, cond_operand::eq());
            branch(loop_label);
            label(success_label);
            compare(current, acc);
            return;
        }

        insert_comment("Atomic CMPXCHG using CAS (enabled on systems with LSE support");
        switch (mem_order) {
        case std::memory_order_relaxed:
            append(arm64_assembler::cas(acc, src, mem));
            break;
        case std::memory_order_acquire:
            append(arm64_assembler::casa(acc, src, mem));
            break;
        case std::memory_order_release:
            append(arm64_assembler::casl(acc, src, mem));
            break;
        case std::memory_order_acq_rel:
            append(arm64_assembler::casal(acc, src, mem));
            break;
        default:
            throw backend_exception("Cannot perform CAS for memory order of type {}", util::to_underlying(mem_order));
        }

        append(arm64_assembler::cmp(acc, 0));
        append(arm64_assembler::mov(current, acc));

        throw backend_exception("Cannot generate non-exclusive atomic accesses");
    }

    template <typename... Args>
    void insert_comment(std::string_view format, Args&&... args) {
        append(instruction(fmt::format("// {}", fmt::format(format, std::forward<Args>(args)...))));
    }

	void allocate();

	void emit(machine_code_writer &writer);

	void dump(std::ostream &os) const;

    std::size_t size() const { return instructions_.size(); }

    using instruction_stream = std::vector<instruction>;

    using instruction_stream_iterator = instruction_stream::iterator;
    using const_instruction_stream_iterator = instruction_stream::const_iterator;

    [[nodiscard]]
    instruction_stream_iterator instruction_begin() { return instructions_.begin(); }

    [[nodiscard]]
    const_instruction_stream_iterator instruction_begin() const { return instructions_.begin(); }

    [[nodiscard]]
    const_instruction_stream_iterator instruction_cbegin() const { return instructions_.cbegin(); }

    [[nodiscard]]
    instruction_stream_iterator instruction_end() { return instructions_.end(); }

    [[nodiscard]]
    const_instruction_stream_iterator instruction_end() const { return instructions_.end(); }

    [[nodiscard]]
    const_instruction_stream_iterator instruction_cend() const { return instructions_.cend(); }

    virtual_register_allocator& register_allocator() { return vreg_alloc_; }

    const virtual_register_allocator& register_allocator() const { return vreg_alloc_; }

    register_operand move_to_register(immediate_operand immediate) {
        auto reg_type = register_type_for_immediate(immediate);
        return move_to_register(immediate, reg_type);
    }

    register_operand move_to_register(immediate_operand imm, ir::value_type out_type) {
        // Sanity checks
        static_assert (sizeof(std::uint64_t) <= sizeof(unsigned long long),
                       "Arm DBT expects unsigned long long to be at least as large as 64-bits");

        [[unlikely]]
        if (out_type.is_vector())
            throw backend_exception("Cannot move immediate {} into vector type {}", imm, out_type);

        // Can be moved in one go
        // TODO: implement optimization to support more immediates via shifts
        if (imm.type().width() < 12) {
            insert_comment("Move immediate {} directly as < 12-bits", imm);
            auto reg = vreg_alloc_.allocate(out_type);
            append(arm64_assembler::mov(reg, imm));
            return reg;
        }

        // Determine how many 16-bit chunks we need to move
        std::size_t move_count = imm.type().width() / 16 + (imm.type().width() % 16 != 0);
        logger.debug("Moving value {} requires {} 16-bit moves\n", imm, move_count);

        // Can be moved in multiple operations
        // NOTE: this assumes that we're only working with 64-bit registers or smaller
        auto reg = vreg_alloc_.allocate(out_type);
        insert_comment("Move immediate {} > 12-bits with sequence of movz/movk operations", imm);
        append(arm64_assembler::movz(reg, immediate_operand(imm.value(), ir::value_type::u(16)), shift_operand::lsl(0)));
        for (std::size_t i = 1; i < move_count; ++i) {
            auto offset = i * 16;
            immediate_operand value_portion(imm.value() >> (offset & 0xFFFF), ir::value_type::u(16));
            append(arm64_assembler::movk(reg, value_portion, shift_operand::lsl(offset)));
        }

        return reg;
    }

    static label_operand format_label(const std::string& label, std::size_t uuid) {
        return fmt::format("{}_{}", label, uuid);
    }

    label_operand format_label(const std::string& label) {
        return format_label(label, instruction_block_);
    }

    void clear() {
        instructions_.clear();
        vreg_alloc_.reset();
        label_refcount_.clear();
        labels_.clear();
    }

    void begin_instruction_block(std::string_view comment = "") {
        instruction_block_++;
        if (!comment.empty())
            insert_comment(comment);
    }

    void end_instruction_block() { }

	instruction& append(const instruction &i) {
        instructions_.push_back(i);
        return instructions_.back();
    }
private:
    arm64_assembler asm_;
    std::size_t instruction_block_ = 0;
	std::vector<instruction> instructions_;
    virtual_register_allocator vreg_alloc_;
    std::unordered_map<std::string, std::size_t> label_refcount_;
    std::unordered_set<std::string> labels_;

    void spill();

    reg_or_imm move_immediate(immediate_operand imm, ir::value_type max_imm_type, ir::value_type reg_type) {
        if (imm.type().width() < max_imm_type.width()) {
            logger.debug("Immediate {} fits within {}\n", imm, max_imm_type);
            return imm;
        }

        return move_to_register(imm, reg_type);
    }

    reg_or_imm move_immediate(immediate_operand imm, ir::value_type max_imm_type) {
        return move_immediate(imm, max_imm_type, register_type_for_immediate(imm));
    }

    void load_scalar(const value& out, const memory_operand& address) {
        for (std::size_t i = 0; i < out.size(); ++i) {
            if (out[i].type().element_width() <= 8) {
                memory_operand memory(address.base_register(), address.offset().value() + i);
                append(arm64_assembler::ldrb(out[i], memory));
            } else if (out[i].type().element_width() <= 16) {
                memory_operand memory(address.base_register(), address.offset().value() + i * 2);
                append(arm64_assembler::ldrh(out[i], memory));
            } else {
                auto offset = i * (out[i].type().element_width() < 64 ? 4 : 8);
                memory_operand memory(address.base_register(), address.offset().value() + offset);
                append(arm64_assembler::ldr(out[i], memory));
            }
        }
    }

    void store_scalar(const value& source, const memory_operand& address) {
        for (std::size_t i = 0; i < source.size(); ++i) {
            if (source[i].type().element_width() <= 8) {
                memory_operand memory(address.base_register(), address.offset().value() + i);
                append(arm64_assembler::strb(source[i], memory));
            } else if (source[i].type().element_width() <= 16) {
                memory_operand memory(address.base_register(), address.offset().value() + i * 2);
                append(arm64_assembler::strh(source[i], memory));
            } else {
                auto offset = i * (source[i].type().element_width() < 64 ? 4 : 8);
                memory_operand memory(address.base_register(), address.offset().value() + offset);
                append(arm64_assembler::str(source[i], memory));
            }
        }
    }

    void inverse_scalar(const value &out, const value &source) {
        if (out.type().width() == 1) {
            append(arm64_assembler::eor(out, source, source));
            return;
        }

        for (auto out_it = out.begin(), src_it = source.begin(); out_it != out.end(); ++out_it, ++src_it)
            append(arm64_assembler::mvn(*out_it, *src_it));
    }

    void negate_scalar(const value &out, const value &source) {
        if (out.type().width() == 1) {
            append(arm64_assembler::eor(out, source, source));
            return;
        }

        append(arm64_assembler::neg(out, source));
    }

    ir::value_type register_type_for_immediate(immediate_operand immediate) {
        if (immediate.type().element_width() <= 32)
            return ir::value_type(immediate.type().type_class(), 32);
        else if (immediate.type().element_width() <= 64)
            return ir::value_type(immediate.type().type_class(), 64);
        throw backend_exception("Cannot move immediate of type {} to variable", 
                                immediate.type());
    }

    static std::pair<std::memory_order, std::memory_order> 
    determine_memory_order(const std::memory_order& mem_order) {
        std::memory_order load_mem_order;
        std::memory_order store_mem_order;
        switch (mem_order) {
        case std::memory_order_relaxed:
            load_mem_order = std::memory_order_relaxed;
            store_mem_order = std::memory_order_relaxed;
            break;
        case std::memory_order_acquire:
            load_mem_order = std::memory_order_acquire;
            store_mem_order = std::memory_order_relaxed;
            break;
        case std::memory_order_release:
            load_mem_order = std::memory_order_relaxed;
            store_mem_order = std::memory_order_release;
            break;
        case std::memory_order_acq_rel:
            load_mem_order = std::memory_order_acquire;
            store_mem_order = std::memory_order_release;
            break;
        default:
            throw backend_exception("Cannot support memory order {} for atomic operation",
                                    util::to_underlying(mem_order));
        }

        return {load_mem_order, store_mem_order};
    }
};

} // namespace arancini::output::dynamic::arm64
