
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001189                       # Number of seconds simulated
sim_ticks                                  1189248500                       # Number of ticks simulated
final_tick                               2262441002000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               33034560                       # Simulator instruction rate (inst/s)
host_op_rate                                 33034487                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              333242059                       # Simulator tick rate (ticks/s)
host_mem_usage                                 741904                       # Number of bytes of host memory used
host_seconds                                     3.57                       # Real time elapsed on the host
sim_insts                                   117890694                       # Number of instructions simulated
sim_ops                                     117890694                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       181824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       246016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        74368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       138048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data         2496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       240320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       693248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1579584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       181824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        74368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       240320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        499776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       666880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          666880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         2157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data           39                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         3755                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        10832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               24681                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10420                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10420                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    152889829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    206866773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     62533608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    116080029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      2744590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      2098804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    202077194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    582929472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1328220300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    152889829                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     62533608                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      2744590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    202077194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        420245222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       560757487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            560757487                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       560757487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    152889829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    206866773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     62533608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    116080029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      2744590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      2098804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    202077194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    582929472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1888977787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       24681                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10420                       # Number of write requests accepted
system.mem_ctrls.readBursts                     24681                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10420                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1575232                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  665344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1579584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               666880                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     68                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           59                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2447                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              960                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1189161000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 24681                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10420                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      67                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    242.475943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.375418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   293.734748                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4424     47.94%     47.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2237     24.24%     72.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          726      7.87%     80.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          407      4.41%     84.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          238      2.58%     87.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          163      1.77%     88.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          151      1.64%     90.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          113      1.22%     91.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          769      8.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9228                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          643                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.234837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.605323                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.282836                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             44      6.84%      6.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           189     29.39%     36.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            96     14.93%     51.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            82     12.75%     63.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            68     10.58%     74.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            41      6.38%     80.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            31      4.82%     85.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            24      3.73%     89.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            13      2.02%     91.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            12      1.87%     93.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            19      2.95%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           11      1.71%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.31%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.31%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            3      0.47%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.31%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.16%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.16%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::216-223            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           643                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          643                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.167963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.156414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.643515                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              595     92.53%     92.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      1.56%     94.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               20      3.11%     97.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      2.49%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           643                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    515323500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               976817250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  123065000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20937.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39687.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1324.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       559.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1328.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    560.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.37                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    18341                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7425                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                71.26                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      33878.27                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 27336960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 14916000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                83522400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               22096800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             77301120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            783126990                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             23308500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1031608770                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            871.460478                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     33791500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      39520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1110472250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 42101640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 22972125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               107725800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               44958240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             77301120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            788268105                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             18798750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1102125780                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            931.030335                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     26091750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      39520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1118172000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       597                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     168     46.28%     46.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.28%     46.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.28%     46.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    193     53.17%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 363                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      168     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.30%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     167     49.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  337                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               495914000     88.31%     88.31% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 852500      0.15%     88.46% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1936000      0.34%     88.81% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               62861500     11.19%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           561564000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.865285                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.928375                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.26%      0.26% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.08%      3.34% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.51%      3.86% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  342     87.92%     91.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                      2      0.51%     92.29% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.26%     92.54% # number of callpals executed
system.cpu0.kern.callpal::rti                      19      4.88%     97.43% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.31%     99.74% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.26%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   389                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               32                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.562500                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.714286                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         244404000     73.98%     73.98% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            85943500     26.02%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements             4849                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          504.888015                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              55835                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4849                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.514745                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    23.987339                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   480.900676                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.046850                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.939259                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.986109                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          491                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           288348                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          288348                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        32703                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          32703                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        13660                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         13660                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          535                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          535                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          594                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        46363                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           46363                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        46363                       # number of overall hits
system.cpu0.dcache.overall_hits::total          46363                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         8762                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         8762                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        14425                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        14425                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          159                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           25                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        23187                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         23187                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        23187                       # number of overall misses
system.cpu0.dcache.overall_misses::total        23187                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    541377469                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    541377469                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   1107103967                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1107103967                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     11049749                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11049749                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       228503                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       228503                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1648481436                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1648481436                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1648481436                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1648481436                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        41465                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        41465                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        28085                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        28085                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          694                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        69550                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        69550                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        69550                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        69550                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.211311                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.211311                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.513619                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.513619                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.229107                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.229107                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.040388                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.040388                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.333386                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.333386                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.333386                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.333386                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 61786.974321                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61786.974321                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 76748.975182                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76748.975182                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 69495.276730                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 69495.276730                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  9140.120000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9140.120000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 71095.072066                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 71095.072066                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 71095.072066                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71095.072066                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        97481                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets           27                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1983                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.158346                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           27                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2795                       # number of writebacks
system.cpu0.dcache.writebacks::total             2795                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         5978                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5978                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        12347                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        12347                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           56                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           56                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18325                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18325                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18325                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18325                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         2784                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2784                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         2078                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2078                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          103                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          103                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           25                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           25                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4862                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4862                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4862                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4862                       # number of overall MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    198424276                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    198424276                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    177020787                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    177020787                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      7452751                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7452751                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       190997                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       190997                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    375445063                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    375445063                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    375445063                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    375445063                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       671000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       671000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data       671000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       671000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.067141                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067141                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.073990                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.073990                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.148415                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.148415                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.040388                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.040388                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.069907                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.069907                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.069907                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.069907                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 71273.087644                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 71273.087644                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 85188.059192                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 85188.059192                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 72356.805825                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72356.805825                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  7639.880000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7639.880000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 77220.292678                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 77220.292678                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 77220.292678                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 77220.292678                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223666.666667                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223666.666667                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 223666.666667                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 223666.666667                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3513                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.675197                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             260945                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3513                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            74.279818                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    20.061416                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   491.613780                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.039182                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.960183                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999366                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          467                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            86163                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           86163                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        37013                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          37013                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        37013                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           37013                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        37013                       # number of overall hits
system.cpu0.icache.overall_hits::total          37013                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4309                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4309                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4309                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4309                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4309                       # number of overall misses
system.cpu0.icache.overall_misses::total         4309                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    315451351                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    315451351                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    315451351                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    315451351                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    315451351                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    315451351                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        41322                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        41322                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        41322                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        41322                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        41322                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        41322                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.104279                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.104279                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.104279                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.104279                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.104279                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.104279                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 73207.554189                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73207.554189                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 73207.554189                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73207.554189                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 73207.554189                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73207.554189                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          779                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           41                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          790                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          790                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          790                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          790                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          790                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          790                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         3519                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3519                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         3519                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3519                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         3519                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3519                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    258842116                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    258842116                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    258842116                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    258842116                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    258842116                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    258842116                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.085160                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.085160                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.085160                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.085160                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.085160                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.085160                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 73555.588519                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 73555.588519                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 73555.588519                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 73555.588519                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 73555.588519                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 73555.588519                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       819                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     105     45.45%     45.45% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.43%     45.89% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.30%     47.19% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    122     52.81%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 231                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      105     49.30%     49.30% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.47%     49.77% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.41%     51.17% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     104     48.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  213                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               727582000     94.68%     94.68% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 870000      0.11%     94.80% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2827500      0.37%     95.17% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               37148000      4.83%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           768427500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.852459                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.922078                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.33%      0.33% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     18.95%     19.28% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.63%     20.92% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  158     51.63%     72.55% # number of callpals executed
system.cpu1.kern.callpal::rdps                      3      0.98%     73.53% # number of callpals executed
system.cpu1.kern.callpal::rti                      70     22.88%     96.41% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.94%     99.35% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.65%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   306                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697436                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         165335500     11.68%     11.68% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            49640000      3.51%     15.18% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1200872500     84.82%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             2865                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          459.069822                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              34450                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2865                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.024433                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    98.261677                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   360.808145                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.191917                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.704703                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.896621                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          450                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           210435                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          210435                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        26711                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          26711                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         9503                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          9503                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          486                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          486                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          470                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          470                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        36214                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           36214                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        36214                       # number of overall hits
system.cpu1.dcache.overall_hits::total          36214                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7086                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7086                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         7489                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         7489                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           81                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           81                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           30                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           30                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14575                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14575                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14575                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14575                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    375930674                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    375930674                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    581546593                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    581546593                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      5246247                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5246247                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       205003                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       205003                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        17500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        17500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    957477267                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    957477267                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    957477267                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    957477267                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        33797                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        33797                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        16992                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        16992                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          567                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          500                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          500                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        50789                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        50789                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        50789                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        50789                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.209664                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.209664                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.440737                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.440737                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.060000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.060000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.286972                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.286972                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.286972                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.286972                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 53052.593000                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 53052.593000                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 77653.437442                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77653.437442                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 64768.481481                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 64768.481481                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  6833.433333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6833.433333                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 65693.122950                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65693.122950                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 65693.122950                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65693.122950                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        65407                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          234                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1595                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    41.007524                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    46.800000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1236                       # number of writebacks
system.cpu1.dcache.writebacks::total             1236                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         5113                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5113                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         6457                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         6457                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           38                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           38                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11570                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11570                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11570                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11570                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1973                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1973                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         1032                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         1032                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           30                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           30                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3005                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3005                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3005                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3005                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    124529281                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    124529281                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     92543446                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     92543446                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      1938253                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1938253                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       161497                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       161497                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    217072727                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    217072727                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    217072727                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    217072727                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       896500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       896500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data       896500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       896500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.058378                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.058378                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.060734                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.060734                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.075838                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.075838                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.060000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.060000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.059166                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.059166                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.059166                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.059166                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 63116.716168                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 63116.716168                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 89673.881783                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 89673.881783                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 45075.651163                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45075.651163                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  5383.233333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5383.233333                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 72237.180366                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72237.180366                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 72237.180366                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72237.180366                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       224125                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224125                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       224125                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       224125                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2285                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.479025                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              38665                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2285                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            16.921225                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   158.330762                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   353.148263                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.309240                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.689743                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998982                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          480                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            70350                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           70350                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        31350                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          31350                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        31350                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           31350                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        31350                       # number of overall hits
system.cpu1.icache.overall_hits::total          31350                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2682                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2682                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2682                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2682                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2682                       # number of overall misses
system.cpu1.icache.overall_misses::total         2682                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    149524846                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    149524846                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    149524846                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    149524846                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    149524846                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    149524846                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        34032                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        34032                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        34032                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        34032                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        34032                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        34032                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.078808                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.078808                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.078808                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.078808                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.078808                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.078808                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 55751.247576                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 55751.247576                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 55751.247576                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 55751.247576                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 55751.247576                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 55751.247576                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          723                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    48.200000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          396                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          396                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          396                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          396                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          396                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          396                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         2286                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2286                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         2286                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2286                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         2286                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2286                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    123873872                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    123873872                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    123873872                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    123873872                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    123873872                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    123873872                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.067172                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.067172                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.067172                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.067172                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.067172                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.067172                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 54188.045494                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54188.045494                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 54188.045494                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54188.045494                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 54188.045494                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54188.045494                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               759230500     98.99%     98.99% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 719000      0.09%     99.09% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 786000      0.10%     99.19% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                6203500      0.81%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           766939000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu2.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    19                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements                7                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          342.373255                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                 42                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                7                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    6                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   305.588470                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data    36.784785                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.596852                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.071845                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.668698                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          293                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             5613                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            5613                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data          997                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total            997                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data          232                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           232                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           24                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            4                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data         1229                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            1229                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data         1229                       # number of overall hits
system.cpu2.dcache.overall_hits::total           1229                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data          107                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          107                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            8                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            6                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            7                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data          115                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           115                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data          115                       # number of overall misses
system.cpu2.dcache.overall_misses::total          115                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data      6743977                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      6743977                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       469254                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       469254                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data       341999                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       341999                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       115502                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       115502                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data      7213231                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      7213231                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data      7213231                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      7213231                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data         1104                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         1104                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           30                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data         1344                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         1344                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data         1344                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         1344                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.096920                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.096920                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.085565                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.085565                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.085565                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.085565                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 63027.822430                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 63027.822430                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 58656.750000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 58656.750000                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 56999.833333                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 56999.833333                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 16500.285714                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 16500.285714                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 62723.747826                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 62723.747826                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 62723.747826                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 62723.747826                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          308                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           46                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          154                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           46                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu2.dcache.writebacks::total                6                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data           42                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data            1                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data           43                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           43                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data           43                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           43                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data           65                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data           72                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           72                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data           72                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           72                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data      5154267                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      5154267                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       356496                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       356496                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data       329001                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       329001                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       106498                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       106498                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data      5510763                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      5510763                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data      5510763                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      5510763                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       447500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       447500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data       447500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       447500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.058877                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.058877                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.166667                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.053571                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.053571                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.053571                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.053571                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 79296.415385                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 79296.415385                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        50928                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        50928                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 65800.200000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65800.200000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data        15214                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total        15214                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 76538.375000                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 76538.375000                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 76538.375000                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 76538.375000                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       223750                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223750                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       223750                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       223750                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              167                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              11813                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              167                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            70.736527                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   420.834160                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    91.165840                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.821942                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.178058                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          360                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             2437                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            2437                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          926                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            926                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          926                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             926                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          926                       # number of overall hits
system.cpu2.icache.overall_hits::total            926                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst          209                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          209                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst          209                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           209                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst          209                       # number of overall misses
system.cpu2.icache.overall_misses::total          209                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     13006861                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     13006861                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     13006861                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     13006861                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     13006861                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     13006861                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst         1135                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         1135                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst         1135                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         1135                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst         1135                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         1135                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.184141                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.184141                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.184141                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.184141                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.184141                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.184141                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 62233.784689                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62233.784689                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 62233.784689                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62233.784689                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 62233.784689                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62233.784689                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           66                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           66                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           42                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           42                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           42                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           42                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst          167                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          167                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst          167                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          167                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst          167                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          167                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     10230348                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     10230348                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     10230348                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     10230348                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     10230348                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     10230348                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.147137                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.147137                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.147137                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.147137                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.147137                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.147137                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 61259.568862                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61259.568862                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 61259.568862                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61259.568862                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 61259.568862                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61259.568862                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1223                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     252     49.32%     49.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.20%     49.51% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     49.71% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    257     50.29%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 511                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      250     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     249     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  501                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1348720000     96.78%     96.78% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 815000      0.06%     96.84% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 493500      0.04%     96.87% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               43579500      3.13%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1393608000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992063                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.968872                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.980431                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.51%      0.51% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.04%      9.56% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  408     69.62%     79.18% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.51%     79.69% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.17%     79.86% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     17.24%     97.10% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.56%     99.66% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.34%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   586                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.627451                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.772000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1212864500     85.50%     85.50% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           205715000     14.50%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements            12183                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.475467                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             129403                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12183                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.621604                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   184.608725                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   304.866743                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.360564                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.595443                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956007                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          354                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           773195                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          773195                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        84064                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          84064                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        35528                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         35528                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1241                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1241                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1265                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       119592                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          119592                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       119592                       # number of overall hits
system.cpu3.dcache.overall_hits::total         119592                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        16353                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        16353                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        51540                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51540                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          211                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          211                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           25                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        67893                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         67893                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        67893                       # number of overall misses
system.cpu3.dcache.overall_misses::total        67893                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1017624690                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1017624690                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   3985933836                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3985933836                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     14437746                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     14437746                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       224504                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       224504                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        16000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        16000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   5003558526                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5003558526                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   5003558526                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5003558526                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       100417                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       100417                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        87068                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        87068                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       187485                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       187485                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       187485                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       187485                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.162851                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.162851                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.591951                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.591951                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.145317                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.145317                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.019380                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.019380                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.362125                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.362125                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.362125                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.362125                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 62228.624106                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 62228.624106                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 77336.706170                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77336.706170                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 68425.336493                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 68425.336493                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  8980.160000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8980.160000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 73697.708541                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 73697.708541                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 73697.708541                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 73697.708541                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       295521                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          490                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             5105                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    57.888541                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   163.333333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7590                       # number of writebacks
system.cpu3.dcache.writebacks::total             7590                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        10906                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        10906                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        44761                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        44761                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          105                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          105                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        55667                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        55667                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        55667                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        55667                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5447                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5447                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         6779                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6779                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          106                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          106                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           25                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           25                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        12226                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        12226                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        12226                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        12226                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    388892767                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    388892767                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    614285118                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    614285118                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      7316003                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      7316003                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       188496                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       188496                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1003177885                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1003177885                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1003177885                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1003177885                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1118000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1118000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1118000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1118000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.054244                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054244                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.077859                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.077859                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.073003                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.073003                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.019380                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.019380                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.065211                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.065211                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.065211                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.065211                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 71395.771434                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 71395.771434                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 90615.889954                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 90615.889954                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 69018.896226                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69018.896226                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  7539.840000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7539.840000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 82052.828807                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 82052.828807                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 82052.828807                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 82052.828807                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       223600                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223600                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       223600                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       223600                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             5880                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.248246                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             107497                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5880                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            18.281803                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   212.854292                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   298.393955                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.415731                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.582801                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998532                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          438                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           203396                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          203396                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        91637                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          91637                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        91637                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           91637                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        91637                       # number of overall hits
system.cpu3.icache.overall_hits::total          91637                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         7118                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         7118                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         7118                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          7118                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         7118                       # number of overall misses
system.cpu3.icache.overall_misses::total         7118                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    426255590                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    426255590                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    426255590                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    426255590                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    426255590                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    426255590                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        98755                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        98755                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        98755                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        98755                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        98755                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        98755                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.072077                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.072077                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.072077                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.072077                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.072077                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.072077                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 59884.179545                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59884.179545                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 59884.179545                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59884.179545                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 59884.179545                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59884.179545                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1850                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    54.411765                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         1232                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1232                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         1232                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1232                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         1232                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1232                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         5886                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5886                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         5886                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5886                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         5886                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5886                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    345279627                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    345279627                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    345279627                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    345279627                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    345279627                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    345279627                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.059602                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.059602                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.059602                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.059602                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.059602                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.059602                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 58661.166667                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58661.166667                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 58661.166667                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58661.166667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 58661.166667                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58661.166667                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  14                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 14                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                28000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     25749                       # number of replacements
system.l2.tags.tagsinuse                  2462.217266                       # Cycle average of tags in use
system.l2.tags.total_refs                        7870                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25749                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.305643                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      951.909667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        52.202658                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       146.058816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.450921                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        24.933813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        16.825015                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         7.377473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        11.306160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   225.001375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   139.291037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    96.508630                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   104.905303                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     4.943643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data     5.076057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   313.991823                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   361.434876                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.058100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.003186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.008915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.001027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.013733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.008502                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.005890                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.006403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.000310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.019165                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.022060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.150282                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2141                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          218                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          686                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           75                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.130676                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    726418                       # Number of tag accesses
system.l2.tags.data_accesses                   726418                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst          601                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          533                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         1058                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          622                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst           55                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data           15                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         2054                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1085                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6023                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11626                       # number of Writeback hits
system.l2.Writeback_hits::total                 11626                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          177                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          244                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   463                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst          601                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          710                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1058                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          664                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst           55                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data           15                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2054                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1329                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6486                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          601                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          710                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1058                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          664                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst           55                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data           15                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2054                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1329                       # number of overall hits
system.l2.overall_hits::total                    6486                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         2914                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2049                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1227                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1223                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst          112                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           49                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         3824                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         4362                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15760                       # number of ReadReq misses
system.l2.Writeback_misses::writebacks              1                       # number of Writeback misses
system.l2.Writeback_misses::total                   1                       # number of Writeback misses
system.l2.UpgradeReq_misses::switch_cpus0.data           19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 43                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          951                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6481                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9244                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         2914                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3859                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1227                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2174                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          112                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           51                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         3824                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10843                       # number of demand (read+write) misses
system.l2.demand_misses::total                  25004                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2914                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3859                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1227                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2174                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          112                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           51                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         3824                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10843                       # number of overall misses
system.l2.overall_misses::total                 25004                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    248936500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    196457250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    110393500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    117224500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      9451250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data      5183000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    317722000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    377944750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1383312750                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       124497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data        61998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       155995                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       342490                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        62498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       156995                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    171996000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     90461000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       194000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    604088998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     866739998                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    248936500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    368453250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    110393500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    207685500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      9451250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data      5377000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    317722000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    982033748                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2250052748                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    248936500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    368453250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    110393500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    207685500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      9451250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data      5377000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    317722000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    982033748                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2250052748                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         3515                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         2582                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         2285                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1845                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst          167                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data           64                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         5878                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5447                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21783                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11627                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11627                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               52                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         1987                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          993                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6725                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9707                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         3515                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4569                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2285                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2838                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst          167                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data           66                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         5878                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12172                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                31490                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3515                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4569                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2285                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2838                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst          167                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data           66                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         5878                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12172                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               31490                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.829018                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.793571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.536980                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.662873                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.670659                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.765625                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.650561                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.800808                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.723500                       # miss rate for ReadReq accesses
system.l2.Writeback_miss_rate::writebacks     0.000086                       # miss rate for Writeback accesses
system.l2.Writeback_miss_rate::total         0.000086                       # miss rate for Writeback accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.950000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.692308                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.826923                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.875000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.910921                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.957704                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.963717                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.952302                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.829018                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.844605                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.536980                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.766032                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.670659                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.772727                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.650561                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.890815                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.794030                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.829018                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.844605                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.536980                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.766032                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.670659                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.772727                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.650561                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.890815                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.794030                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 85427.762526                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 95879.575403                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 89970.252649                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 95849.959117                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 84386.160714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 105775.510204                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 83086.297071                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 86644.830353                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 87773.651650                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  6552.473684                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  6888.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data 15599.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7964.883721                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  7874.750000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data 20832.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 10499.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  7874.750000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 11213.928571                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 95025.414365                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 95121.976866                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        97000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 93209.226663                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93762.440286                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 85427.762526                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 95478.945323                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 89970.252649                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 95531.508740                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 84386.160714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 105431.372549                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 83086.297071                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 90568.454118                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89987.711886                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 85427.762526                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 95478.945323                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 89970.252649                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 95531.508740                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 84386.160714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 105431.372549                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 83086.297071                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 90568.454118                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89987.711886                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10419                       # number of writebacks
system.l2.writebacks::total                     10419                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           73                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           65                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           17                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           61                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           69                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                320                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           73                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           65                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           69                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 320                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           73                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           65                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           69                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                320                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         2841                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2035                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         1162                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1206                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           51                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         3755                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         4353                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15440                       # number of ReadReq MSHR misses
system.l2.Writeback_mshr_misses::writebacks            1                       # number of Writeback MSHR misses
system.l2.Writeback_mshr_misses::total              1                       # number of Writeback MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            43                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         1810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          951                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         6481                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9244                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         2841                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3845                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2157                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         3755                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10834                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24684                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         2841                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3845                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2157                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         3755                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10834                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24684                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           14                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           14                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    207664750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    169596500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     90777500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    100574750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      4316750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      3535500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    265075750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    322600250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1164141750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       341016                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       165507                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data        89504                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       179009                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       775036                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data        73003                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        53003                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        57002                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        71504                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       254512                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    149573000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     78662000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       168000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    524007002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    752410002                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    207664750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    319169500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     90777500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    179236750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      4316750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      3703500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    265075750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    846607252                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1916551752                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    207664750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    319169500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     90777500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    179236750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      4316750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      3703500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    265075750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    846607252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1916551752                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       632000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       844000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       421000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1053000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2950000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data       632000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data       844000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data       421000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1053000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2950000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.808250                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.788149                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.508534                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.653659                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.305389                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.578125                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.638823                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.799155                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.708810                       # mshr miss rate for ReadReq accesses
system.l2.Writeback_mshr_miss_rate::writebacks     0.000086                       # mshr miss rate for Writeback accesses
system.l2.Writeback_mshr_miss_rate::total     0.000086                       # mshr miss rate for Writeback accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.950000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.692308                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.826923                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.910921                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.957704                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.963717                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.952302                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.808250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.841541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.508534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.760042                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.305389                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.590909                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.638823                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.890076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.783868                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.808250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.841541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.508534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.760042                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.305389                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.590909                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.638823                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.890076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.783868                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 73095.652939                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83339.803440                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 78121.772806                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 83395.315091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 84642.156863                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 95554.054054                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 70592.743009                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 74109.866759                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75397.781736                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17948.210526                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18389.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17900.800000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17900.900000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18024.093023                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18250.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17667.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 19000.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        17876                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18179.428571                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 82637.016575                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 82715.036803                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        84000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 80852.800802                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81394.418217                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 73095.652939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 83008.972692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 78121.772806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 83095.387112                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 84642.156863                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 94961.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 70592.743009                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 78143.552889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77643.483714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 73095.652939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 83008.972692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 78121.772806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 83095.387112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 84642.156863                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 94961.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 70592.743009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 78143.552889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77643.483714                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210666.666667                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       211000                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       210600                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210714.285714                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210666.666667                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       211000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       210600                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210714.285714                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               15440                       # Transaction distribution
system.membus.trans_dist::ReadResp              15439                       # Transaction distribution
system.membus.trans_dist::WriteReq                 14                       # Transaction distribution
system.membus.trans_dist::WriteResp                14                       # Transaction distribution
system.membus.trans_dist::Writeback             10420                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              151                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             82                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              59                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9245                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9242                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        60077                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        60107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  60107                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2246464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2246576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2246576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              177                       # Total snoops (count)
system.membus.snoop_fanout::samples             35352                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   35352    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               35352                       # Request fanout histogram
system.membus.reqLayer0.occupancy               29500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            83522500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          131148700                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             11.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          63418                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        50984                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         3931                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        50061                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          17420                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    34.797547                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           4088                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          195                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               53817                       # DTB read hits
system.switch_cpus0.dtb.read_misses               441                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           11528                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              31446                       # DTB write hits
system.switch_cpus0.dtb.write_misses               52                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  25                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           5546                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               85263                       # DTB hits
system.switch_cpus0.dtb.data_misses               493                       # DTB misses
system.switch_cpus0.dtb.data_acv                   25                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           17074                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              13185                       # ITB hits
system.switch_cpus0.itb.fetch_misses              201                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  14                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          13386                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  709225                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       127182                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                311954                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              63418                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        21508                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               289307                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          10000                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          145                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         4323                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles           53                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines            41322                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         2732                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       426054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.732194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.084822                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          368861     86.58%     86.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            4912      1.15%     87.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            5872      1.38%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            3995      0.94%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            9799      2.30%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2843      0.67%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            3365      0.79%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1544      0.36%     94.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           24863      5.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       426054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.089419                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.439852                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           94187                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       281241                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            40179                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         6078                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          4368                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         3858                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          643                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        263771                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2111                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          4368                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           98133                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          79326                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       129112                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            41994                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        73120                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        249801                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          718                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          4116                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          9015                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         56442                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       169750                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       313571                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       313310                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          239                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       112927                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           56823                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         5796                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          979                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            41046                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        50459                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        34443                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8032                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         4126                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            226036                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         7107                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           216579                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          422                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        68015                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        33981                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4800                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       426054                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.508337                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.243815                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       339278     79.63%     79.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        33668      7.90%     87.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        17306      4.06%     91.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        13116      3.08%     94.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        12011      2.82%     97.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         5673      1.33%     98.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         3138      0.74%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1198      0.28%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          666      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       426054                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            412      5.33%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      5.33% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          4943     63.90%     69.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         2380     30.77%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       124100     57.30%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          183      0.08%     57.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     57.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd           44      0.02%     57.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     57.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     57.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     57.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     57.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     57.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     57.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     57.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     57.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     57.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     57.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     57.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     57.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     57.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     57.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     57.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     57.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        56641     26.15%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        32290     14.91%     98.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         3321      1.53%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        216579                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.305374                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               7735                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.035714                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       866619                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       301015                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       199092                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads          750                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          486                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          322                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        223913                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses            401                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2280                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        15948                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          354                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5717                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        10848                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          4368                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          20438                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        47922                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       237586                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1280                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        50459                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        34443                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         5556                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           196                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        47677                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          354                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          917                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         3320                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         4237                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       212472                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        54413                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         4107                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 4443                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               85977                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           28946                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             31564                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.299583                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                200781                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               199414                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            95195                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           123140                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.281172                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.773063                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        68806                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2307                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         3896                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       413680                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.406101                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.361980                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       355552     85.95%     85.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        26657      6.44%     92.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2         9687      2.34%     94.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4678      1.13%     95.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         4201      1.02%     96.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         2046      0.49%     97.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         2185      0.53%     97.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         1605      0.39%     98.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         7069      1.71%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       413680                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       167996                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        167996                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 63237                       # Number of memory references committed
system.switch_cpus0.commit.loads                34511                       # Number of loads committed
system.switch_cpus0.commit.membars                976                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             22838                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               246                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           161989                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         2107                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass         2869      1.71%      1.71% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        97116     57.81%     59.52% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          164      0.10%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd           31      0.02%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.63% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        35487     21.12%     80.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        29008     17.27%     98.02% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         3321      1.98%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       167996                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         7069                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              640707                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             486086                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2563                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 283171                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              413219                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             165127                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               165127                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      4.295027                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                4.295027                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.232827                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.232827                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          275268                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         139748                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              179                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             105                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          12642                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2909                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          53748                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        45147                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         2506                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        39430                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          16593                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    42.082171                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           3166                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          169                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               48692                       # DTB read hits
system.switch_cpus1.dtb.read_misses              1088                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            3638                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              18942                       # DTB write hits
system.switch_cpus1.dtb.write_misses              169                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  21                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           1199                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               67634                       # DTB hits
system.switch_cpus1.dtb.data_misses              1257                       # DTB misses
system.switch_cpus1.dtb.data_acv                   39                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            4837                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               8022                       # ITB hits
system.switch_cpus1.itb.fetch_misses              374                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           8396                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  460480                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles        90579                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                269109                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              53748                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        19759                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               232503                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles           8056                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          258                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         7355                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles           53                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            34035                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         1602                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       334846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.803680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.153792                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          285353     85.22%     85.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            2383      0.71%     85.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            7612      2.27%     88.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            2634      0.79%     88.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4            8493      2.54%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            1819      0.54%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5290      1.58%     93.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            1303      0.39%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           19959      5.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       334846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.116722                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.584410                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles           67189                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       224140                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            34785                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         5035                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          3696                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         2152                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          341                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        218869                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1143                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          3696                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles           70651                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          53090                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       132548                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            36339                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        38521                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        204209                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           522                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents           803                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         27285                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       140093                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       244403                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       244159                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          168                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       103577                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           36516                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        10144                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          867                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            39574                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        40179                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        20836                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         5951                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         2473                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            183381                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         6790                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           186028                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          496                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        45088                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        22960                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4738                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       334846                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.555563                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.250729                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       261081     77.97%     77.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        24724      7.38%     85.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        15164      4.53%     89.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        14393      4.30%     94.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        13736      4.10%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         2997      0.90%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         1787      0.53%     99.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          566      0.17%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          398      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       334846                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            119      1.47%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          5828     71.82%     73.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         2168     26.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       107135     57.59%     57.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          122      0.07%     57.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     57.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           26      0.01%     57.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     57.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     57.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     57.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     57.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     57.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     57.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     57.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     57.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     57.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     57.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     57.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     57.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     57.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     57.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     57.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     57.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        52646     28.30%     85.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        19579     10.52%     96.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         6511      3.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        186028                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.403987                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               8115                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.043622                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads       714832                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       235163                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       164980                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          681                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          342                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          297                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        193774                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            363                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          765                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        11552                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          248                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         3269                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        15274                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          3696                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           9646                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        38751                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       194559                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1538                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        40179                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        20836                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         5460                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           155                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        38586                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          248                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect          719                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         2559                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         3278                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       182954                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        50363                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         3074                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 4388                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs               69685                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           24938                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             19322                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.397312                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                167388                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               165277                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers            74639                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers            92234                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.358923                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.809235                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        45176                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2052                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         2993                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       326329                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.453257                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.434802                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       272722     83.57%     83.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        25636      7.86%     91.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        11644      3.57%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         2882      0.88%     95.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         2161      0.66%     96.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         1633      0.50%     97.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         1382      0.42%     97.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7          912      0.28%     97.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8         7357      2.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       326329                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       147911                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        147911                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 46194                       # Number of memory references committed
system.switch_cpus1.commit.loads                28627                       # Number of loads committed
system.switch_cpus1.commit.membars               1088                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             21062                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               296                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           142070                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         1429                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         2835      1.92%      1.92% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu        91134     61.61%     63.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          107      0.07%     63.60% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     63.60% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           25      0.02%     63.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     63.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     63.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     63.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     63.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     63.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     63.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     63.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     63.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     63.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     63.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     63.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     63.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     63.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     63.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     63.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     63.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        29715     20.09%     83.71% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        17581     11.89%     95.60% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         6511      4.40%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       147911                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events         7357                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              505387                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             394812                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1280                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 125634                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles              663635                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             145082                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               145082                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      3.173929                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                3.173929                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.315067                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.315067                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          227582                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         119273                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              154                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             155                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          15332                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4454                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups           1942                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted         1418                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect          207                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups         1561                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits            269                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    17.232543                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS            183                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect           21                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                1197                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 7                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               7                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                370                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                1567                       # DTB hits
system.switch_cpus2.dtb.data_misses                 7                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               7                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                146                       # ITB hits
system.switch_cpus2.itb.fetch_misses                2                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses            148                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                   19872                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles         4957                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                  8500                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches               1942                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches          452                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles                 3851                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles            476                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.CacheLines             1135                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes          156                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples         9113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.932733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.351138                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0            7631     83.74%     83.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1              71      0.78%     84.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2             199      2.18%     86.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3              97      1.06%     87.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4             189      2.07%     89.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5              78      0.86%     90.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6              81      0.89%     91.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7              28      0.31%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8             739      8.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total         9113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.097725                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.427738                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles            3282                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles         4490                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles             1025                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          113                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles           202                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved          103                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred           36                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts          6416                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles           202                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles            3362                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles            490                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         3680                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles             1063                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles          315                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts          5916                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents             1                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents           173                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents             4                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands         4364                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups         6806                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups         6804                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps         1515                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps            2849                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          177                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           37                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts              708                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads         1499                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores          496                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          221                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores           53                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded              5111                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          274                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued             4274                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued           32                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined         3256                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined         1493                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          213                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples         9113                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.469000                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.148991                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0         7214     79.16%     79.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1          851      9.34%     88.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2          407      4.47%     92.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3          259      2.84%     95.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4          208      2.28%     98.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5           91      1.00%     99.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6           47      0.52%     99.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7           25      0.27%     99.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8           11      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total         9113                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu              5      3.73%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      3.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead            96     71.64%     75.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite           33     24.63%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu         2467     57.72%     57.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            7      0.16%     57.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     57.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     57.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     57.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     57.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     57.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     57.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     57.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     57.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     57.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     57.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     57.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     57.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     57.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     57.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     57.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     57.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     57.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     57.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead         1316     30.79%     88.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite          390      9.12%     97.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess           94      2.20%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total          4274                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.215076                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt                134                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.031352                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads        17827                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes         8653                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses         3816                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses          4408                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads           43                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads          995                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores          241                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           20                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles           202                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles            453                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles           34                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts         5435                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           77                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts         1499                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts          496                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          227                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents             5                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           31                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect           35                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect          179                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts          214                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts         4056                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts         1204                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          218                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   50                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs                1577                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches             577                       # Number of branches executed
system.switch_cpus2.iew.exec_stores               373                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.204106                       # Inst execution rate
system.switch_cpus2.iew.wb_sent                  3883                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count                 3816                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers             1776                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers             2268                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.192029                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.783069                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts         3297                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           61                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts          192                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples         8498                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.251942                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     0.948701                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0         7558     88.94%     88.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1          476      5.60%     94.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2          198      2.33%     96.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3           94      1.11%     97.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4           51      0.60%     98.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5           40      0.47%     99.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6           24      0.28%     99.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7           17      0.20%     99.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8           40      0.47%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total         8498                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts         2141                       # Number of instructions committed
system.switch_cpus2.commit.committedOps          2141                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                   759                       # Number of memory references committed
system.switch_cpus2.commit.loads                  504                       # Number of loads committed
system.switch_cpus2.commit.membars                 25                       # Number of memory barriers committed
system.switch_cpus2.commit.branches               335                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts             2040                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls           42                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass           13      0.61%      0.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu         1245     58.15%     58.76% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult            5      0.23%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.99% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead          529     24.71%     83.70% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite          255     11.91%     95.61% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess           94      4.39%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total         2141                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events           40                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads               13868                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes              11491                       # The number of ROB writes
system.switch_cpus2.timesIdled                    100                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  10759                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             1101344                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts               2128                       # Number of Instructions Simulated
system.switch_cpus2.committedOps                 2128                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      9.338346                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                9.338346                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.107085                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.107085                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads            4823                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes           2936                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads          10105                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes            76                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         134951                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       110250                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7281                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        90369                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          52793                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    58.419369                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           8352                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          245                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              123093                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1735                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           46443                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              94062                       # DTB write hits
system.switch_cpus3.dtb.write_misses              967                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          18724                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              217155                       # DTB hits
system.switch_cpus3.dtb.data_misses              2702                       # DTB misses
system.switch_cpus3.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           65167                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              37965                       # ITB hits
system.switch_cpus3.itb.fetch_misses              563                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   8                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          38528                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1470615                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       249365                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                774672                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             134951                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        61145                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               822075                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          19084                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          263                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        21625                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles          133                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            98756                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         4462                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      1103003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.702330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.009195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          956092     86.68%     86.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           10232      0.93%     87.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           17215      1.56%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           11789      1.07%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           30103      2.73%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            6631      0.60%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10342      0.94%     94.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            5768      0.52%     95.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           54831      4.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      1103003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.091765                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.526767                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          179059                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       802265                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            87651                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25284                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          8743                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         7631                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          827                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        671793                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2525                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          8743                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles          191321                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         370117                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       255032                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            99873                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       177916                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        640139                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          657                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         21125                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents          7647                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        130432                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       424657                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       845093                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       842154                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         2610                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       293970                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          130679                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        15631                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1974                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           159010                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       120410                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       101221                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23212                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        13764                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            589009                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        12954                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           553985                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1219                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       158125                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        96056                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         8379                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      1103003                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.502252                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.231603                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       879320     79.72%     79.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        87638      7.95%     87.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        43872      3.98%     91.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        36685      3.33%     94.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        27084      2.46%     97.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        15957      1.45%     98.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8196      0.74%     99.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2757      0.25%     99.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1494      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      1103003                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            811      4.17%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         10354     53.26%     57.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8274     42.56%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          454      0.08%      0.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       315905     57.02%     57.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          540      0.10%     57.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     57.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd         1196      0.22%     57.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     57.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     57.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     57.42% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv          227      0.04%     57.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     57.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     57.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     57.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     57.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     57.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     57.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     57.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     57.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     57.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     57.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     57.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     57.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       130488     23.55%     81.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        96111     17.35%     98.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         9064      1.64%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        553985                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.376703                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              19439                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035089                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      2223637                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       756534                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       515588                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         7993                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         4082                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         3821                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        568809                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           4161                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         5041                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        36563                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          557                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12756                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        19890                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          8743                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         137397                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       207719                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       613690                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2509                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       120410                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       101221                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9959                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1098                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       206151                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          557                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         2270                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         6235                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         8505                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       545912                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       125334                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         8072                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                11727                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              220548                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           72816                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             95214                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.371213                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                524261                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               519409                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           255734                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           350909                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.353192                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.728776                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       153956                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         4575                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         7705                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      1077043                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.420686                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.335917                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       912906     84.76%     84.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        74411      6.91%     91.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        28923      2.69%     94.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        13817      1.28%     95.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        16402      1.52%     97.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         5132      0.48%     97.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         5545      0.51%     98.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4405      0.41%     98.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        15502      1.44%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      1077043                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       453097                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        453097                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                172312                       # Number of memory references committed
system.switch_cpus3.commit.loads                83847                       # Number of loads committed
system.switch_cpus3.commit.membars               2428                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             58840                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           435442                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         4291                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         9718      2.14%      2.14% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       257590     56.85%     59.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          519      0.11%     59.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     59.11% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd         1172      0.26%     59.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     59.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     59.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     59.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv          227      0.05%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        86275     19.04%     78.46% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        88532     19.54%     98.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         9064      2.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       453097                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        15502                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             1660311                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            1240331                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3964                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 367612                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles              907882                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             443833                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               443833                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      3.313442                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.313442                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.301801                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.301801                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          737696                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         350708                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             2545                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          17955                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          7530                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              22381                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             22380                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                14                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               14                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            11627                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             158                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            84                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            242                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9742                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9742                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         7034                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4571                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         7176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          334                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11764                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        32148                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75581                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       224960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       471256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       146240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       260768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        10688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       376192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1264808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2759536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             810                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            44009                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  44009    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              44009                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33638999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5848384                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7968490                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3662628                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           4905226                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            277152                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            125738                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9576373                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          20055243                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.7                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.138998                       # Number of seconds simulated
sim_ticks                                138997987000                       # Number of ticks simulated
final_tick                               2402612769000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 497843                       # Simulator instruction rate (inst/s)
host_op_rate                                   497843                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               72647277                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757264                       # Number of bytes of host memory used
host_seconds                                  1913.33                       # Real time elapsed on the host
sim_insts                                   952536401                       # Number of instructions simulated
sim_ops                                     952536401                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      1226624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data      9412224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      1153856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     10561472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      7954048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     23300736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      1629568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     11261760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           66500864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      1226624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      1153856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      7954048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      1629568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11964096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     27064384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        27064384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        19166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       147066                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        18029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       165023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       124282                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       364074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst        25462                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       175965                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1039076                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        422881                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             422881                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      8824761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     67714822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      8301243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     75982913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     57224196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    167633622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     11723681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     81021029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            4144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             478430411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      8824761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      8301243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     57224196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     11723681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         86073880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       194710618                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            194710618                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       194710618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      8824761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     67714822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      8301243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     75982913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     57224196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    167633622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     11723681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     81021029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           4144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            673141029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1039076                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     494241                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1039076                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   494241                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               65857024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  643840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                28400960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                66500864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             31631424                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  10060                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 50483                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         9085                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             59714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             75235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             83946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             68524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             68085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             67362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             50918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             55378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             55316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             51029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            75832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            72435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            67399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            59837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            47478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            70528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             23581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             36889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             30462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             27230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             26487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             28118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            33155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            34354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            21807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            29204                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       371                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  138997910000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1039076                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               494241                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  488033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  289028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  138564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   74216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   21454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     871                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     414                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  21528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  26287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  26664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1453                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       388878                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    242.391701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   147.785492                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   280.860990                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       171170     44.02%     44.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       102199     26.28%     70.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        37196      9.56%     79.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        19675      5.06%     84.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12487      3.21%     88.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         7487      1.93%     90.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6010      1.55%     91.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4967      1.28%     92.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        27687      7.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       388878                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        25186                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.856547                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     53.977055                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          14790     58.72%     58.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          6261     24.86%     83.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          2061      8.18%     91.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          885      3.51%     95.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          469      1.86%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          216      0.86%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          116      0.46%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           69      0.27%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           51      0.20%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           38      0.15%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           37      0.15%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           31      0.12%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           31      0.12%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           38      0.15%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           47      0.19%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           27      0.11%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           11      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            4      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         25186                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        25186                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.619511                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.803598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     18.218843                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         25022     99.35%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            76      0.30%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            13      0.05%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             2      0.01%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            3      0.01%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            6      0.02%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            7      0.03%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            4      0.02%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            2      0.01%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            7      0.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            1      0.00%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            2      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.00%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            3      0.01%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            3      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            5      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            7      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            5      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            2      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            4      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            4      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         25186                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  20169886436                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             39463936436                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 5145080000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19601.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38351.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       473.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       204.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    478.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    227.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.60                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   754109                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  329798                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.32                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      90651.78                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1573946640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                858800250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              4300709400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1504234800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           9232906800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          43583397570                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          46584726750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           107638722210                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            761.453062                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  77171197813                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    4641520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   57187420437                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               1505823480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                821629875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              4105007400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1503347040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           9232906800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          43683101685                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          46497267000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           107349083280                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            759.404112                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  77024689250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    4641520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   57333922750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     306                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   1154234                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                  373908     49.84%     49.84% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      4      0.00%     49.84% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    143      0.02%     49.86% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    290      0.04%     49.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 375904     50.10%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total              750249                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                   373908     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       4      0.00%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     143      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     290      0.04%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                  373653     49.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total               747998                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            117499773000     84.15%     84.15% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                4283500      0.00%     84.16% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               72055000      0.05%     84.21% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              169747500      0.12%     84.33% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31            21879149000     15.67%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        139625008000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.994012                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.997000                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::71                        1     25.00%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::73                        2     50.00%     75.00% # number of syscalls executed
system.cpu0.kern.syscall::74                        1     25.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     4                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  141      0.01%      0.01% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  758      0.07%      0.08% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.00%      0.08% # number of callpals executed
system.cpu0.kern.callpal::swpipl               378292     33.68%     33.76% # number of callpals executed
system.cpu0.kern.callpal::rdps                    291      0.03%     33.79% # number of callpals executed
system.cpu0.kern.callpal::rti                  371534     33.08%     66.86% # number of callpals executed
system.cpu0.kern.callpal::callsys              371088     33.04%     99.90% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.00%     99.90% # number of callpals executed
system.cpu0.kern.callpal::rdunique               1120      0.10%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total               1123226                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel           372293                       # number of protection mode switches
system.cpu0.kern.mode_switch::user             371181                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel             371181                      
system.cpu0.kern.mode_good::user               371181                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.997013                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.998504                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       89113867500     64.10%     64.10% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         49918468000     35.90%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     758                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements           456114                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          490.363470                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           64889242                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           456114                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           142.265403                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   490.363470                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.957741                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.957741                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          454                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        266686508                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       266686508                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     43597830                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       43597830                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     21179191                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      21179191                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         8839                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         8839                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         6040                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         6040                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     64777021                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        64777021                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     64777021                       # number of overall hits
system.cpu0.dcache.overall_hits::total       64777021                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       630131                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       630131                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       293341                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       293341                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data       372789                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       372789                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data       373699                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       373699                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       923472                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        923472                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       923472                       # number of overall misses
system.cpu0.dcache.overall_misses::total       923472                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  25375900845                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  25375900845                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  17275173773                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  17275173773                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data   1524984231                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   1524984231                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data   1507958373                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total   1507958373                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data       183001                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       183001                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  42651074618                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  42651074618                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  42651074618                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  42651074618                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     44227961                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     44227961                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     21472532                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     21472532                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       381628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       381628                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       379739                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       379739                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     65700493                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     65700493                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     65700493                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     65700493                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014247                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014247                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.013661                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.013661                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.976839                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.976839                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.984094                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.984094                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.014056                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.014056                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.014056                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.014056                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 40270.833914                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 40270.833914                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 58891.098663                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 58891.098663                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data  4090.743641                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  4090.743641                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  4035.221858                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4035.221858                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 46185.563415                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46185.563415                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 46185.563415                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46185.563415                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       782511                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       151859                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            27927                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1585                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    28.019873                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    95.810095                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        65228                       # number of writebacks
system.cpu0.dcache.writebacks::total            65228                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       206442                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       206442                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       242393                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       242393                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          402                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          402                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       448835                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       448835                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       448835                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       448835                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data       423689                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       423689                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data        50948                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        50948                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data       372387                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total       372387                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data       373660                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total       373660                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data       474637                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       474637                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data       474637                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       474637                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          745                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          745                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          818                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          818                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         1563                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         1563                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  14033378204                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  14033378204                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   3180190387                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3180190387                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data    952657018                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    952657018                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data    947480127                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    947480127                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data       166499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       166499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  17213568591                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  17213568591                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  17213568591                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  17213568591                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    167506000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    167506000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    183222000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total    183222000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    350728000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    350728000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009580                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009580                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.002373                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.002373                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.975785                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.975785                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.983992                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.983992                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.007224                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.007224                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.007224                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.007224                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 33121.884694                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 33121.884694                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 62420.318501                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 62420.318501                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data  2558.244563                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2558.244563                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  2535.674482                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  2535.674482                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 36266.807246                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 36266.807246                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 36266.807246                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 36266.807246                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224840.268456                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224840.268456                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223987.775061                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223987.775061                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224394.113884                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224394.113884                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            91794                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.428455                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           28798402                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            91794                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           313.728588                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.428455                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.998884                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998884                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          421                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         58763005                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        58763005                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     29237156                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       29237156                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     29237156                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        29237156                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     29237156                       # number of overall hits
system.cpu0.icache.overall_hits::total       29237156                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        98437                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        98437                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        98437                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         98437                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        98437                       # number of overall misses
system.cpu0.icache.overall_misses::total        98437                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst   3233275520                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   3233275520                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst   3233275520                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   3233275520                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst   3233275520                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   3233275520                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     29335593                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     29335593                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     29335593                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     29335593                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     29335593                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     29335593                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.003356                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003356                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.003356                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003356                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.003356                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003356                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 32846.140374                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 32846.140374                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 32846.140374                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 32846.140374                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 32846.140374                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 32846.140374                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1170                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    29.250000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         6618                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         6618                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         6618                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         6618                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         6618                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         6618                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst        91819                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        91819                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst        91819                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        91819                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst        91819                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        91819                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst   2853490061                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2853490061                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst   2853490061                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2853490061                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst   2853490061                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2853490061                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.003130                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003130                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.003130                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003130                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.003130                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003130                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 31077.337599                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 31077.337599                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 31077.337599                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 31077.337599                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 31077.337599                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 31077.337599                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     290                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    781652                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                  250121     49.77%     49.77% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    143      0.03%     49.80% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    229      0.05%     49.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                 252044     50.15%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total              502537                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                   250121     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     143      0.03%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     229      0.05%     50.06% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                  249895     49.94%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total               500388                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            123922764500     89.16%     89.16% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               70258000      0.05%     89.21% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              115482500      0.08%     89.29% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31            14887145500     10.71%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        138995650500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.991474                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.995724                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                  155      0.02%      0.02% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  594      0.08%      0.10% # number of callpals executed
system.cpu1.kern.callpal::tbi                       3      0.00%      0.10% # number of callpals executed
system.cpu1.kern.callpal::swpipl               254310     33.84%     33.94% # number of callpals executed
system.cpu1.kern.callpal::rdps                    302      0.04%     33.98% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.00%     33.98% # number of callpals executed
system.cpu1.kern.callpal::rti                  247855     32.98%     66.96% # number of callpals executed
system.cpu1.kern.callpal::callsys              247337     32.91%     99.88% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.00%     99.88% # number of callpals executed
system.cpu1.kern.callpal::rdunique                926      0.12%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                751485                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel           248030                       # number of protection mode switches
system.cpu1.kern.mode_switch::user             247535                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                420                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel             247656                      
system.cpu1.kern.mode_good::user               247535                      
system.cpu1.kern.mode_good::idle                  121                      
system.cpu1.kern.mode_switch_good::kernel     0.998492                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.288095                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.998643                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       29805164500     21.55%     21.55% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         39676909000     28.69%     50.24% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         68809783000     49.76%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     594                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements           461811                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          476.805302                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           48538888                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           461811                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           105.105526                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   476.805302                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.931260                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.931260                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          178                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          276                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        201121343                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       201121343                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     33461472                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33461472                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     15034460                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      15034460                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8253                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8253                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         6196                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         6196                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     48495932                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        48495932                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     48495932                       # number of overall hits
system.cpu1.dcache.overall_hits::total       48495932                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       591198                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       591198                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       499031                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       499031                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data       249533                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       249533                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data       249845                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       249845                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      1090229                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1090229                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      1090229                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1090229                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  23115207652                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  23115207652                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  35324545024                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  35324545024                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data   1043682729                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   1043682729                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data   1008977766                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   1008977766                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data       138501                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       138501                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  58439752676                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  58439752676                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  58439752676                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  58439752676                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     34052670                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     34052670                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     15533491                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     15533491                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       257786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       257786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       256041                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       256041                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     49586161                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     49586161                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     49586161                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     49586161                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017361                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017361                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.032126                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032126                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.967985                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.967985                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.975801                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.975801                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021987                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021987                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021987                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021987                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 39098.927351                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39098.927351                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 70786.273847                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70786.273847                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data  4182.543908                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  4182.543908                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  4038.414881                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4038.414881                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 53603.190409                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 53603.190409                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 53603.190409                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 53603.190409                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2051772                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       140760                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            42522                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1546                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    48.252011                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    91.047865                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        89495                       # number of writebacks
system.cpu1.dcache.writebacks::total            89495                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       188385                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       188385                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       422197                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       422197                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data          614                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          614                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       610582                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       610582                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       610582                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       610582                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       402813                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       402813                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data        76834                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        76834                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data       248919                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total       248919                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data       249817                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       249817                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       479647                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       479647                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       479647                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       479647                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          527                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          527                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data          527                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          527                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  13209408682                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  13209408682                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   5834258947                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   5834258947                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data    650441265                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    650441265                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data    634268234                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    634268234                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data       121999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       121999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  19043667629                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  19043667629                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  19043667629                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  19043667629                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    118136500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total    118136500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data    118136500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    118136500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.011829                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011829                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.004946                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.004946                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.965603                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.965603                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.975691                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.975691                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.009673                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.009673                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.009673                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.009673                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 32792.905596                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 32792.905596                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 75933.297069                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75933.297069                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data  2613.063949                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2613.063949                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  2538.931434                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  2538.931434                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 39703.506181                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 39703.506181                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 39703.506181                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 39703.506181                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 224167.931689                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224167.931689                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 224167.931689                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 224167.931689                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            81713                       # number of replacements
system.cpu1.icache.tags.tagsinuse          510.899794                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20923363                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            81713                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           256.059171                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   510.899794                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.997851                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.997851                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          243                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          198                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         43304606                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        43304606                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     21523381                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       21523381                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     21523381                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        21523381                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     21523381                       # number of overall hits
system.cpu1.icache.overall_hits::total       21523381                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        88028                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        88028                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        88028                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         88028                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        88028                       # number of overall misses
system.cpu1.icache.overall_misses::total        88028                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst   3015934621                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   3015934621                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst   3015934621                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   3015934621                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst   3015934621                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   3015934621                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     21611409                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21611409                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     21611409                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21611409                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     21611409                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21611409                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.004073                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004073                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.004073                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004073                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.004073                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004073                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 34261.083076                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 34261.083076                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 34261.083076                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 34261.083076                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 34261.083076                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 34261.083076                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1666                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               31                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    53.741935                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst         6241                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6241                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst         6241                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6241                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst         6241                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6241                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst        81787                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        81787                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst        81787                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        81787                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst        81787                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        81787                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst   2649299304                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2649299304                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst   2649299304                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2649299304                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst   2649299304                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2649299304                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.003784                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003784                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.003784                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003784                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.003784                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003784                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 32392.670033                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 32392.670033                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 32392.670033                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 32392.670033                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 32392.670033                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 32392.670033                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     526                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   1183788                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  379532     49.66%     49.66% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    122      0.02%     49.68% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    143      0.02%     49.70% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    179      0.02%     49.72% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 384263     50.28%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              764239                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   379517     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     122      0.02%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     143      0.02%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     179      0.02%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  379372     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               759333                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            113705629000     81.44%     81.44% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21              128536000      0.09%     81.53% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               81568500      0.06%     81.59% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               94727500      0.07%     81.65% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            25615937500     18.35%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        139626398500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999960                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.987272                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.993581                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      0.14%      0.14% # number of syscalls executed
system.cpu2.kern.syscall::3                       546     76.26%     76.40% # number of syscalls executed
system.cpu2.kern.syscall::4                         8      1.12%     77.51% # number of syscalls executed
system.cpu2.kern.syscall::6                        22      3.07%     80.59% # number of syscalls executed
system.cpu2.kern.syscall::17                       16      2.23%     82.82% # number of syscalls executed
system.cpu2.kern.syscall::45                       21      2.93%     85.75% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      0.14%     85.89% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.14%     86.03% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      0.14%     86.17% # number of syscalls executed
system.cpu2.kern.syscall::71                       48      6.70%     92.88% # number of syscalls executed
system.cpu2.kern.syscall::73                       15      2.09%     94.97% # number of syscalls executed
system.cpu2.kern.syscall::74                       33      4.61%     99.58% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.14%     99.72% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.14%     99.86% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.14%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   716                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  453      0.04%      0.04% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  904      0.08%      0.12% # number of callpals executed
system.cpu2.kern.callpal::tbi                       7      0.00%      0.12% # number of callpals executed
system.cpu2.kern.callpal::swpipl               390264     33.98%     34.09% # number of callpals executed
system.cpu2.kern.callpal::rdps                    951      0.08%     34.18% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     34.18% # number of callpals executed
system.cpu2.kern.callpal::rti                  373539     32.52%     66.70% # number of callpals executed
system.cpu2.kern.callpal::callsys              372553     32.43%     99.13% # number of callpals executed
system.cpu2.kern.callpal::imb                       3      0.00%     99.13% # number of callpals executed
system.cpu2.kern.callpal::rdunique               9963      0.87%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total               1148639                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel           374442                       # number of protection mode switches
system.cpu2.kern.mode_switch::user             373186                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel             373185                      
system.cpu2.kern.mode_good::user               373186                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.996643                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.998319                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       80668460000     56.96%     56.96% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         60966313500     43.04%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     904                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements           711516                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          501.828879                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           73345943                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           711516                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           103.084039                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     1.044059                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   500.784820                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.002039                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.978095                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.980135                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          254                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          202                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        306429825                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       306429825                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     48708385                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       48708385                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     24156510                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      24156510                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        46359                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        46359                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        44645                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        44645                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     72864895                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        72864895                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     72864895                       # number of overall hits
system.cpu2.dcache.overall_hits::total       72864895                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1545740                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1545740                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      1078893                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1078893                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data       377671                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       377671                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data       374632                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       374632                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      2624633                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2624633                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      2624633                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2624633                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  86198321998                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  86198321998                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data  72241956544                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  72241956544                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data   1726451670                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1726451670                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data   1511294359                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   1511294359                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        82501                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        82501                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 158440278542                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 158440278542                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 158440278542                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 158440278542                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     50254125                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     50254125                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     25235403                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     25235403                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       424030                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       424030                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       419277                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       419277                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     75489528                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     75489528                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     75489528                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     75489528                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.030758                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.030758                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.042753                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.042753                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.890670                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.890670                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.893519                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.893519                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.034768                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.034768                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.034768                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.034768                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 55765.084683                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 55765.084683                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 66959.333821                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 66959.333821                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data  4571.311194                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  4571.311194                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  4034.077065                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4034.077065                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 60366.641181                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 60366.641181                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 60366.641181                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 60366.641181                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      5196675                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       150689                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           105922                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1633                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    49.061338                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    92.277404                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       202540                       # number of writebacks
system.cpu2.dcache.writebacks::total           202540                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       975489                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       975489                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data       918706                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       918706                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         1717                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         1717                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data      1894195                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1894195                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data      1894195                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1894195                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       570251                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       570251                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       160187                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       160187                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data       375954                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       375954                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data       374607                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       374607                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       730438                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       730438                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       730438                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       730438                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data         1234                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         1234                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data         2769                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         2769                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data         4003                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         4003                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  24845240023                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  24845240023                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  11983243533                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  11983243533                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data   1071642578                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   1071642578                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data    949394141                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    949394141                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        70499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        70499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  36828483556                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  36828483556                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  36828483556                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  36828483556                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    203478500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    203478500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    501024500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    501024500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    704503000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    704503000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.011347                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.011347                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.006348                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.006348                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.886621                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.886621                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.893459                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.893459                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.009676                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.009676                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.009676                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.009676                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 43568.954764                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 43568.954764                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 74807.840418                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 74807.840418                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data  2850.461966                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2850.461966                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  2534.373733                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  2534.373733                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 50419.725639                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 50419.725639                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 50419.725639                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 50419.725639                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 164893.435981                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 164893.435981                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 180940.592272                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 180940.592272                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 175993.754684                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 175993.754684                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           293058                       # number of replacements
system.cpu2.icache.tags.tagsinuse          510.837161                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           35298837                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           293058                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           120.450003                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.788893                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   510.048267                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.001541                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.996188                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.997729                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          387                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         71469417                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        71469417                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     35270088                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       35270088                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     35270088                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        35270088                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     35270088                       # number of overall hits
system.cpu2.icache.overall_hits::total       35270088                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       318038                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       318038                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       318038                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        318038                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       318038                       # number of overall misses
system.cpu2.icache.overall_misses::total       318038                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  14658987465                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  14658987465                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  14658987465                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  14658987465                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  14658987465                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  14658987465                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     35588126                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     35588126                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     35588126                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     35588126                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     35588126                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     35588126                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.008937                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.008937                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.008937                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.008937                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.008937                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.008937                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 46091.937017                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 46091.937017                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 46091.937017                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 46091.937017                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 46091.937017                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 46091.937017                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         9287                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs              215                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    43.195349                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst        24873                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        24873                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst        24873                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        24873                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst        24873                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        24873                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       293165                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       293165                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       293165                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       293165                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       293165                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       293165                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  13007614381                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  13007614381                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  13007614381                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  13007614381                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  13007614381                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  13007614381                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.008238                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.008238                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.008238                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.008238                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.008238                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.008238                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 44369.602036                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 44369.602036                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 44369.602036                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 44369.602036                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 44369.602036                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 44369.602036                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     327                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    786965                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                  251636     49.73%     49.73% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    143      0.03%     49.76% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    337      0.07%     49.83% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                 253847     50.17%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total              505963                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                   251634     49.97%     49.97% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     143      0.03%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     337      0.07%     50.06% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                  251466     49.94%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total               503580                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            123907258500     88.74%     88.74% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               72716000      0.05%     88.80% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              176355500      0.13%     88.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31            15468088000     11.08%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        139624418000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999992                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.990620                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995290                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                        77     86.52%     86.52% # number of syscalls executed
system.cpu3.kern.syscall::6                         2      2.25%     88.76% # number of syscalls executed
system.cpu3.kern.syscall::45                        3      3.37%     92.13% # number of syscalls executed
system.cpu3.kern.syscall::71                        4      4.49%     96.63% # number of syscalls executed
system.cpu3.kern.syscall::73                        3      3.37%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    89                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                  183      0.02%      0.02% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  826      0.11%      0.13% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.00%      0.13% # number of callpals executed
system.cpu3.kern.callpal::swpipl               256869     33.92%     34.06% # number of callpals executed
system.cpu3.kern.callpal::rdps                    345      0.05%     34.10% # number of callpals executed
system.cpu3.kern.callpal::rti                  248695     32.84%     66.95% # number of callpals executed
system.cpu3.kern.callpal::callsys              248157     32.77%     99.72% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.00%     99.72% # number of callpals executed
system.cpu3.kern.callpal::rdunique               2134      0.28%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                757211                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel           249520                       # number of protection mode switches
system.cpu3.kern.mode_switch::user             248357                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel             248356                      
system.cpu3.kern.mode_good::user               248357                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.995335                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.997662                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       96536445000     69.03%     69.03% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         43304699500     30.97%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     826                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements           475546                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          487.716485                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           53459036                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           475546                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           112.416120                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   487.716485                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.952571                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.952571                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          199                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          231                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        221317781                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       221317781                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     37724827                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       37724827                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     15654832                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      15654832                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        13834                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        13834                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        10722                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        10722                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     53379659                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        53379659                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     53379659                       # number of overall hits
system.cpu3.dcache.overall_hits::total       53379659                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       760053                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       760053                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       479083                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       479083                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data       250658                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       250658                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data       250877                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       250877                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      1239136                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1239136                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      1239136                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1239136                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  34501633708                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  34501633708                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data  31257287641                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  31257287641                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data   1073253715                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   1073253715                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data   1017146382                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   1017146382                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data       109500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       109500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  65758921349                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  65758921349                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  65758921349                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  65758921349                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     38484880                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     38484880                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     16133915                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     16133915                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data       264492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       264492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data       261599                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       261599                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     54618795                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     54618795                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     54618795                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     54618795                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.019749                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019749                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.029694                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.029694                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.947696                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.947696                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.959014                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.959014                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.022687                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022687                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.022687                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022687                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 45393.720843                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 45393.720843                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 65243.992463                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 65243.992463                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data  4281.745306                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  4281.745306                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  4054.362823                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  4054.362823                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 53068.364852                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 53068.364852                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 53068.364852                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 53068.364852                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1694043                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       180532                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            39732                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1956                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    42.636741                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    92.296524                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        90901                       # number of writebacks
system.cpu3.dcache.writebacks::total            90901                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       338660                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       338660                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       403354                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       403354                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          828                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          828                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       742014                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       742014                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       742014                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       742014                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data       421393                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       421393                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data        75729                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        75729                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data       249830                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       249830                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data       250842                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total       250842                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data       497122                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       497122                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data       497122                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       497122                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data           40                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total           40                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          712                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          712                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          752                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          752                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  14496503771                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  14496503771                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   5267268522                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   5267268522                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data    659324028                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    659324028                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data    640895618                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    640895618                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        94500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        94500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  19763772293                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  19763772293                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  19763772293                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  19763772293                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data      6194000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      6194000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    150537001                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total    150537001                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data    156731001                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    156731001                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.010950                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.010950                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.004694                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.004694                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.944565                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.944565                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.958880                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.958880                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.009102                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.009102                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.009102                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.009102                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 34401.387235                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 34401.387235                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 69554.180327                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69554.180327                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data  2639.090694                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2639.090694                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  2554.977308                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  2554.977308                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 39756.382323                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 39756.382323                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 39756.382323                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 39756.382323                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       154850                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       154850                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 211428.372191                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 211428.372191                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 208418.884309                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 208418.884309                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           102170                       # number of replacements
system.cpu3.icache.tags.tagsinuse          510.969663                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           24186939                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           102170                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           236.732299                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   510.969663                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.997988                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.997988                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          276                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          152                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         49354774                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        49354774                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     24515691                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       24515691                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     24515691                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        24515691                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     24515691                       # number of overall hits
system.cpu3.icache.overall_hits::total       24515691                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       110578                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       110578                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       110578                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        110578                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       110578                       # number of overall misses
system.cpu3.icache.overall_misses::total       110578                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst   3930953999                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   3930953999                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst   3930953999                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   3930953999                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst   3930953999                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   3930953999                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     24626269                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     24626269                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     24626269                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     24626269                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     24626269                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     24626269                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.004490                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004490                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.004490                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004490                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.004490                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004490                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 35549.150817                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 35549.150817                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 35549.150817                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 35549.150817                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 35549.150817                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 35549.150817                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         3102                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               80                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    38.775000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         8342                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         8342                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         8342                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         8342                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         8342                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         8342                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst       102236                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       102236                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst       102236                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       102236                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst       102236                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       102236                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst   3439379862                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   3439379862                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst   3439379862                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   3439379862                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst   3439379862                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   3439379862                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.004152                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004152                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.004152                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004152                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.004152                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004152                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 33641.573047                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 33641.573047                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 33641.573047                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 33641.573047                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 33641.573047                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 33641.573047                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 2217                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2216                       # Transaction distribution
system.iobus.trans_dist::WriteReq               76186                       # Transaction distribution
system.iobus.trans_dist::WriteResp               4826                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        71360                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5612                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           30                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1975                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        13689                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       143116                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       143116                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  156805                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        22448                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           43                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          987                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        27636                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568624                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568624                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4596260                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              5486000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               162000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               26000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1239000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4758000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           414984053                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             8862000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            71761184                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                71558                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                71558                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               644022                       # Number of tag accesses
system.iocache.tags.data_accesses              644022                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          198                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              198                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        71360                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        71360                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          198                       # number of demand (read+write) misses
system.iocache.demand_misses::total               198                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          198                       # number of overall misses
system.iocache.overall_misses::total              198                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     26199007                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     26199007                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  15693254862                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  15693254862                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     26199007                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     26199007                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     26199007                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     26199007                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          198                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            198                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        71360                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        71360                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          198                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             198                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          198                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            198                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 132318.217172                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 132318.217172                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 219916.688089                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 219916.688089                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 132318.217172                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 132318.217172                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 132318.217172                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 132318.217172                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        146440                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                22582                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.484811                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           71360                       # number of writebacks
system.iocache.writebacks::total                71360                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          198                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          198                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        71360                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        71360                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          198                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          198                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          198                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          198                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     15656749                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     15656749                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  11981909488                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  11981909488                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     15656749                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     15656749                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     15656749                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     15656749                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 79074.489899                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 79074.489899                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 167907.924439                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 167907.924439                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 79074.489899                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 79074.489899                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 79074.489899                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 79074.489899                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   1096523                       # number of replacements
system.l2.tags.tagsinuse                  2384.880179                       # Cycle average of tags in use
system.l2.tags.total_refs                     1638685                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1096523                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.494437                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      767.416603                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   105.857039                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   172.531770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    96.587166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   149.232360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   350.524615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   496.840925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    77.350712                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   168.538990                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.046839                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.006461                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.010531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.005895                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.009108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.021394                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.030325                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.004721                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.010287                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.145562                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3412                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          808                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1763                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          662                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.208252                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51516913                       # Number of tag accesses
system.l2.tags.data_accesses                 51516913                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst        68950                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data       292584                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst        59634                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data       279758                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       164724                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data       322050                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst        73042                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data       283040                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1543782                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           448160                       # number of Writeback hits
system.l2.Writeback_hits::total                448160                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data          575                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          597                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          609                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          472                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2253                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          120                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          107                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          114                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           90                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                431                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         7134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         8226                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        16249                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         8215                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 39824                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst        68950                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       299718                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        59634                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       287984                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       164724                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       338299                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst        73042                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       291255                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1583606                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        68950                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       299718                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        59634                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       287984                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       164724                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       338299                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst        73042                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       291255                       # number of overall hits
system.l2.overall_hits::total                 1583606                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst        22846                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data       121115                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst        22081                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data       113542                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst       128329                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data       238663                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst        29121                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data       126879                       # number of ReadReq misses
system.l2.ReadReq_misses::total                802576                       # number of ReadReq misses
system.l2.Writeback_misses::writebacks              4                       # number of Writeback misses
system.l2.Writeback_misses::total                   4                       # number of Writeback misses
system.l2.UpgradeReq_misses::switch_cpus0.data         1950                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         1660                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         1731                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         2027                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               7368                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          407                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          290                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          393                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          430                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1520                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        34219                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        59660                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       134281                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        56571                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              284731                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst        22846                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       155334                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        22081                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       173202                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       128329                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       372944                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        29121                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       183450                       # number of demand (read+write) misses
system.l2.demand_misses::total                1087307                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        22846                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       155334                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        22081                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       173202                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       128329                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       372944                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        29121                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       183450                       # number of overall misses
system.l2.overall_misses::total               1087307                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst   2033528249                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  10506636500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst   1937267000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   9843854000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst  10978974372                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data  20949807002                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst   2566057590                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data  11076243250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     69892367963                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      8945759                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      9852713                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data     10911946                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      7693796                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     37404214                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      1136469                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data      1095966                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data      1728451                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data      1350462                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5311348                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data   2975744992                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   5596299189                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  11575026692                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data   5019498739                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   25166569612                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst   2033528249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  13482381492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst   1937267000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  15440153189                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst  10978974372                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  32524833694                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst   2566057590                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data  16095741989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      95058937575                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst   2033528249                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  13482381492                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst   1937267000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  15440153189                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst  10978974372                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  32524833694                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst   2566057590                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data  16095741989                       # number of overall miss cycles
system.l2.overall_miss_latency::total     95058937575                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst        91796                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data       413699                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst        81715                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data       393300                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       293053                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data       560713                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst       102163                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data       409919                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2346358                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       448164                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            448164                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         2525                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         2257                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         2340                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         2499                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             9621                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          527                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          397                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          507                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          520                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1951                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data        41353                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data        67886                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       150530                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data        64786                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            324555                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        91796                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data       455052                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        81715                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       461186                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       293053                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       711243                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       102163                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data       474705                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2670913                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        91796                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data       455052                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        81715                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       461186                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       293053                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       711243                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       102163                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data       474705                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2670913                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.248878                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.292761                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.270220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.288691                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.437904                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.425642                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.285044                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.309522                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.342052                       # miss rate for ReadReq accesses
system.l2.Writeback_miss_rate::writebacks     0.000009                       # miss rate for Writeback accesses
system.l2.Writeback_miss_rate::total         0.000009                       # miss rate for Writeback accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.772277                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.735490                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.739744                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.811124                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.765825                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.772296                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.730479                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.775148                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.826923                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.779088                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.827485                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.878826                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.892055                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.873198                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.877297                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.248878                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.341354                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.270220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.375558                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.437904                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.524355                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.285044                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.386451                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.407092                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.248878                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.341354                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.270220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.375558                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.437904                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.524355                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.285044                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.386451                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.407092                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 89010.253392                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 86749.258969                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 87734.568181                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 86697.909144                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 85553.338466                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 87779.869532                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 88117.083548                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 87297.687167                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 87085.046105                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  4587.568718                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  5935.369277                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  6303.839399                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  3795.656635                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5076.576276                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  2792.307125                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  3779.193103                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  4398.094148                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  3140.609302                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3494.307895                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 86961.775388                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 93803.204643                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 86200.033452                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 88729.185254                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88387.178115                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 89010.253392                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 86796.074858                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 87734.568181                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 89145.351607                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 85553.338466                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 87211.038907                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 88117.083548                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 87739.122317                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87426.032919                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 89010.253392                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 86796.074858                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 87734.568181                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 89145.351607                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 85553.338466                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 87211.038907                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 88117.083548                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 87739.122317                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87426.032919                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               351517                       # number of writebacks
system.l2.writebacks::total                    351517                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst         3680                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data         8259                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst         4052                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data         8109                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst         4044                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data         8777                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst         3659                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data         7450                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              48030                       # number of ReadReq MSHR hits
system.l2.UpgradeReq_mshr_hits::switch_cpus0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::switch_cpus2.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               5                       # number of UpgradeReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                2                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst         3680                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data         8259                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst         4052                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data         8110                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst         4044                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data         8777                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst         3659                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         7451                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               48032                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst         3680                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data         8259                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst         4052                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data         8110                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst         4044                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data         8777                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst         3659                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         7451                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              48032                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst        19166                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data       112856                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst        18029                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data       105433                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst       124285                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data       229886                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst        25462                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data       119429                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           754546                       # number of ReadReq MSHR misses
system.l2.Writeback_mshr_misses::writebacks            4                       # number of Writeback MSHR misses
system.l2.Writeback_mshr_misses::total              4                       # number of Writeback MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         1947                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         1660                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data         1729                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         2027                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          7363                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          407                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          290                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data          393                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          430                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1520                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data        34219                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        59659                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       134281                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data        56570                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         284729                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst        19166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data       147075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst        18029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data       165092                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst       124285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       364167                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst        25462                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data       175999                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1039275                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst        19166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data       147075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst        18029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data       165092                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst       124285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       364167                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst        25462                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data       175999                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1039275                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          745                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data         1234                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data           40                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2019                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          818                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          527                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data         2769                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          712                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         4826                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         1563                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data          527                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data         4003                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          752                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         6845                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst   1517627251                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   8577071500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst   1408591750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   8022766500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst   9112657628                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data  17524746248                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst   1968168160                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   9113357500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  57244986537                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     35617188                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     30215429                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data     31373074                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     36684277                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    133889968                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      7338374                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      5256264                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data      7107860                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      7805882                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     27508380                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data   2549344508                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   4857974561                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data   9910098808                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data   4317175261                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  21634593138                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst   1517627251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data  11126416008                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst   1408591750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  12880741061                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst   9112657628                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  27434845056                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst   1968168160                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data  13430532761                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  78879579675                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst   1517627251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data  11126416008                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst   1408591750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  12880741061                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst   9112657628                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  27434845056                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst   1968168160                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data  13430532761                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  78879579675                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    157083500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    186202000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data      5634000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    348919500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    172549500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    111226500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    464990000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    141201500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    889967500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    329633000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data    111226500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    651192000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data    146835500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1238887000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.208789                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.272797                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.220633                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.268073                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.424104                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.409989                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.249229                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.291348                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.321582                       # mshr miss rate for ReadReq accesses
system.l2.Writeback_mshr_miss_rate::writebacks     0.000009                       # mshr miss rate for Writeback accesses
system.l2.Writeback_mshr_miss_rate::total     0.000009                       # mshr miss rate for Writeback accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.771089                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.735490                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.738889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.811124                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.765305                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.772296                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.730479                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.775148                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.826923                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.779088                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.827485                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.878812                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.892055                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.873182                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.877290                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.208789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.323205                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.220633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.357973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.424104                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.512015                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.249229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.370754                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.389109                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.208789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.323205                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.220633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.357973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.424104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.512015                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.249229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.370754                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.389109                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 79183.306428                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 76000.137343                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 78129.222364                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 76093.504880                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 73320.655172                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 76232.333626                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 77298.254654                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 76307.743513                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75866.794784                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18293.368259                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18202.065663                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18145.213418                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18097.817958                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18184.159718                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18030.402948                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18125.048276                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18086.157761                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18153.213953                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18097.618421                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 74500.847716                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 81429.031010                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 73801.199038                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 76315.631271                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75983.103716                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 79183.306428                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 75651.307211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 78129.222364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 78021.594390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 73320.655172                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 75335.890007                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 77298.254654                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 76310.278814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75898.659811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 79183.306428                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 75651.307211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 78129.222364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 78021.594390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 73320.655172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 75335.890007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 77298.254654                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 76310.278814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75898.659811                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210850.335570                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 150893.030794                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       140850                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 172817.979198                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210940.709046                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211055.977230                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 167927.049476                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 198316.713483                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 184411.002901                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210897.632758                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211055.977230                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 162675.993005                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 195259.973404                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 180991.526662                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              756761                       # Transaction distribution
system.membus.trans_dist::ReadResp             756753                       # Transaction distribution
system.membus.trans_dist::WriteReq               4826                       # Transaction distribution
system.membus.trans_dist::WriteResp              4826                       # Transaction distribution
system.membus.trans_dist::Writeback            422881                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        71360                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        71360                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            29842                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq        1248455                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            9085                       # Transaction distribution
system.membus.trans_dist::ReadExReq            284706                       # Transaction distribution
system.membus.trans_dist::ReadExResp           284533                       # Transaction distribution
system.membus.trans_dist::BadAddressError            7                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       214287                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       214287                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        13689                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3717213                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           14                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3730916                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3945203                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      9134656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      9134656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        27636                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     88997632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     89025268                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                98159924                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                          1269577                       # Total snoops (count)
system.membus.snoop_fanout::samples           2819202                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 2819202    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2819202                       # Request fanout histogram
system.membus.reqLayer0.occupancy            13584987                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3773809835                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           72785816                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy         5533841895                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       43370885                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     36995052                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       135806                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     14118192                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       10988319                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    77.830922                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        1296029                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect         2553                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            45526564                       # DTB read hits
system.switch_cpus0.dtb.read_misses             97654                       # DTB read misses
system.switch_cpus0.dtb.read_acv                   49                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        24871704                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           22389615                       # DTB write hits
system.switch_cpus0.dtb.write_misses            12845                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses        3909956                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            67916179                       # DTB hits
system.switch_cpus0.dtb.data_misses            110499                       # DTB misses
system.switch_cpus0.dtb.data_acv                   49                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        28781660                       # DTB accesses
system.switch_cpus0.itb.fetch_hits           21519816                       # ITB hits
system.switch_cpus0.itb.fetch_misses              471                       # ITB misses
system.switch_cpus0.itb.fetch_acv              246624                       # ITB acv
system.switch_cpus0.itb.fetch_accesses       21520287                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               187102473                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     32909551                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             291218307                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           43370885                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12284348                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            129403091                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        2676920                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles                21                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        11282                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles     20716645                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles         7812                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         29335594                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        85180                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    184386945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.579387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.968164                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       137590180     74.62%     74.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2691434      1.46%     76.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2620189      1.42%     77.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3562986      1.93%     79.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         5242052      2.84%     82.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1233311      0.67%     82.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1764265      0.96%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2583040      1.40%     85.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        27099488     14.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    184386945                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.231803                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.556464                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        26089191                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    118467412                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         33464883                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles      5032552                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       1332907                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3724347                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5599                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     246347730                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        13692                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       1332907                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        28894425                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       10309813                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles     89321901                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         35577701                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     18950198                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     233145832                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      1669906                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       3490251                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       4355962                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        550868                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    177309290                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    308587100                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    232611944                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups     75602946                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    169143202                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8166021                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts     10495422                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       754176                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         43577036                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     45787074                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     22552078                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads      2226003                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1425969                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         224166173                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded      5566306                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        224234007                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        21894                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     12043635                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4692867                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved      2931375                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    184386945                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.216106                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.943474                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    111215917     60.32%     60.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     19985675     10.84%     71.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     15455356      8.38%     79.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     12612466      6.84%     86.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7463368      4.05%     90.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      8583545      4.66%     95.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3418082      1.85%     96.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      2999755      1.63%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      2652781      1.44%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    184386945                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         393143      3.53%      3.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult         12236      0.11%      3.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      3.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd       399353      3.59%      7.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      7.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt       358861      3.22%     10.45% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult      3121317     28.03%     38.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv       133510      1.20%     39.67% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt         4240      0.04%     39.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     39.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     39.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     39.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     39.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     39.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     39.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     39.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     39.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     39.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     39.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     39.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     39.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     39.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     39.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     39.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     39.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     39.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     39.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     39.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       3994434     35.86%     75.57% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      2720414     24.43%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     96466195     43.02%     43.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1451042      0.65%     43.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     43.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     25848235     11.53%     55.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp       762914      0.34%     55.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt      9836883      4.39%     59.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     13727710      6.12%     66.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv       171363      0.08%     66.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt        58006      0.03%     66.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     66.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     66.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     66.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     66.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     66.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     66.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     66.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     66.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     66.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     66.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     66.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.15% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     46093379     20.56%     86.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     22417404     10.00%     96.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess      7400876      3.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     224234007                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.198456                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt           11137508                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.049669                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    521109528                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178929357                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    163863925                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads    122904833                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes     62869428                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     58918565                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     171612458                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses       63759057                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       797727                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1361382                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         3613                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        23058                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       327424                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        42520                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        89102                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       1332907                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3320405                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      1561550                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    232011869                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        43453                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     45787074                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     22552078                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts      5174519                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        101152                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents      1402030                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        23058                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        81405                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1213803                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1295208                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    223177318                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     45633868                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1056689                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop              2279390                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            68039166                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        22903659                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          22405298                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.192808                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             222937580                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            222782490                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        113845371                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        131970604                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.190698                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.862657                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts     12196820                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls      2634930                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1284487                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    181862291                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.203094                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.465726                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    125375290     68.94%     68.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21854781     12.02%     80.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7204566      3.96%     84.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4222090      2.32%     87.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      1757464      0.97%     88.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1102234      0.61%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2024254      1.11%     89.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1392178      0.77%     90.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     16929434      9.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    181862291                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    218797451                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     218797451                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              66650323                       # Number of memory references committed
system.switch_cpus0.commit.loads             44425678                       # Number of loads committed
system.switch_cpus0.commit.membars             387298                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          21921328                       # Number of branches committed
system.switch_cpus0.commit.fp_insts          57431680                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        173702443                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       885441                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass      1108691      0.51%      0.51% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu     93031988     42.52%     43.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      1306155      0.60%     43.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     43.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     24977092     11.42%     55.04% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp       762428      0.35%     55.39% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt      9644037      4.41%     59.80% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     13305256      6.08%     65.88% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv       168488      0.08%     65.95% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt        53548      0.02%     65.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     65.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     65.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     65.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     65.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     65.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     65.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     65.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     65.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     65.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     65.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     65.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     65.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     65.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     65.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     65.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     65.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     65.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     65.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead     44812976     20.48%     86.46% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     22225916     10.16%     96.62% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess      7400876      3.38%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    218797451                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     16929434                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads           395522163                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          464514590                       # The number of ROB writes
system.switch_cpus0.timesIdled                  51410                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2715528                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            92148017                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          217688760                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            217688760                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.859495                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.859495                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.163473                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.163473                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       228089293                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      117788945                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads         73401331                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        54988111                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads       75695096                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes       6695196                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups       23335597                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     18434428                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       124725                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     11536382                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        9089837                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    78.792788                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS         917945                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect         2464                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            35234614                       # DTB read hits
system.switch_cpus1.dtb.read_misses             95706                       # DTB read misses
system.switch_cpus1.dtb.read_acv                  633                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        21230665                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           16197561                       # DTB write hits
system.switch_cpus1.dtb.write_misses            20317                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  31                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses        3671431                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            51432175                       # DTB hits
system.switch_cpus1.dtb.data_misses            116023                       # DTB misses
system.switch_cpus1.dtb.data_acv                  664                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        24902096                       # DTB accesses
system.switch_cpus1.itb.fetch_hits           16260239                       # ITB hits
system.switch_cpus1.itb.fetch_misses           256795                       # ITB misses
system.switch_cpus1.itb.fetch_acv               82611                       # ITB acv
system.switch_cpus1.itb.fetch_accesses       16517034                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               139766376                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     24551187                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             210136756                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23335597                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10007782                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             91067804                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1905214                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles               256                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles         9620                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles     20557585                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles         7067                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles          101                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         21611409                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        68383                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes              2                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    137146227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.532210                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.914441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       102604413     74.81%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2074226      1.51%     76.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2354266      1.72%     78.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2759014      2.01%     80.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3923106      2.86%     82.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1078743      0.79%     83.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1351773      0.99%     84.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2125309      1.55%     86.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18875377     13.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    137146227                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.166961                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.503486                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20963428                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     85846188                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25576443                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles      3813299                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        946869                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2979856                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         5788                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     188388572                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        13756                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        946869                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        23114782                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        9348309                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     60461479                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27138006                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     16136782                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     180823139                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      1332428                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       3188856                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents       4048818                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       1528314                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands    138932947                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    241073138                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    179661281                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups     61163430                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps    131654628                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         7278321                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      6877390                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       507114                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         31554681                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     35454506                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     16368755                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads      2070258                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1193484                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         174146591                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded      3565925                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        173443788                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20358                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      9907846                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4592887                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved      1797249                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    137146227                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.264663                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.970315                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     80977422     59.04%     59.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     14547565     10.61%     69.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12491208      9.11%     78.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     10000515      7.29%     86.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      5396505      3.93%     89.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      6604847      4.82%     94.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2717018      1.98%     96.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      2289277      1.67%     98.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      2121870      1.55%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    137146227                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         270399      3.45%      3.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult         11000      0.14%      3.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd       244141      3.12%      6.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      6.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt       215335      2.75%      9.45% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult      2320895     29.62%     39.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv       121791      1.55%     40.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt         2881      0.04%     40.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     40.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       2782374     35.51%     76.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      1866997     23.83%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     75180108     43.35%     43.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1394409      0.80%     44.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     44.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     20761968     11.97%     56.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp       462479      0.27%     56.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt      7539825      4.35%     60.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     10941319      6.31%     67.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv       163622      0.09%     67.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt        55204      0.03%     67.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     67.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     67.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     67.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     67.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     67.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     67.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     67.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     67.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     67.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     67.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     67.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     35672933     20.57%     87.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     16232483      9.36%     97.09% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess      5039432      2.91%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     173443788                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.240955                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            7835813                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.045178                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    393093522                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    136363218                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    124992691                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads     98796453                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes     51279262                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     47489872                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     130184605                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses       51094990                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       775426                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1321483                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         3497                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        22359                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       330804                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads        41335                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       129497                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        946869                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2469639                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles      2009442                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    179740284                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        38884                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     35454506                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     16368755                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts      3298511                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         97521                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents      1860144                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        22359                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        70087                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       841478                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       911565                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    172907945                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     35338618                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       535844                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop              2027768                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            51558847                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17896028                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          16220229                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.237121                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             172640723                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            172482563                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92082223                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        107639967                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.234078                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.855465                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts      9722708                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls      1768676                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       900639                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135409391                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.248213                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.516880                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     92677620     68.44%     68.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     16165405     11.94%     80.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      5429957      4.01%     84.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      3049451      2.25%     86.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      1291704      0.95%     87.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       847733      0.63%     88.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1504616      1.11%     89.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1130282      0.83%     90.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     13312623      9.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135409391                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    169019807                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     169019807                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              50170974                       # Number of memory references committed
system.switch_cpus1.commit.loads             34133023                       # Number of loads committed
system.switch_cpus1.commit.membars             263479                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17059007                       # Number of branches committed
system.switch_cpus1.commit.fp_insts          46074572                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        133181840                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       631419                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass      1215139      0.72%      0.72% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu     72566026     42.93%     43.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult      1255490      0.74%     44.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     44.40% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     19935319     11.79%     56.19% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp       462048      0.27%     56.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt      7358675      4.35%     60.82% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     10539670      6.24%     67.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv       160834      0.10%     67.15% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt        51088      0.03%     67.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead     34396502     20.35%     87.53% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     16039585      9.49%     97.02% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess      5039431      2.98%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    169019807                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     13312623                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads           300446068                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          359223366                       # The number of ROB writes
system.switch_cpus1.timesIdled                  46748                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2620149                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles           138221629                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          167804674                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            167804674                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.832911                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.832911                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.200608                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.200608                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       176029262                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       91110982                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads         59061323                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        44034163                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads       61029144                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes       4540703                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       49333357                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     41755901                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       288570                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     21861914                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       14018903                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    64.124774                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        1736693                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         8019                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            52919608                       # DTB read hits
system.switch_cpus2.dtb.read_misses            108923                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   62                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        30899486                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           26413874                       # DTB write hits
system.switch_cpus2.dtb.write_misses            25439                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  26                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        6986408                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            79333482                       # DTB hits
system.switch_cpus2.dtb.data_misses            134362                       # DTB misses
system.switch_cpus2.dtb.data_acv                   88                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        37885894                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           26311835                       # ITB hits
system.switch_cpus2.itb.fetch_misses             3911                       # ITB misses
system.switch_cpus2.itb.fetch_acv              213057                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       26315746                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               232984298                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     44326754                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             339041932                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           49333357                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15755596                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            154037476                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        3066618                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles               377                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        21593                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles     17936868                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        57084                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles          350                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         35588129                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       166742                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    217913811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.555853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.928132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       162498369     74.57%     74.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3088035      1.42%     75.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3154929      1.45%     77.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4425657      2.03%     79.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         7026564      3.22%     82.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1887976      0.87%     83.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         2506887      1.15%     84.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2823542      1.30%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        30501852     14.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    217913811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.211745                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.455214                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        34113169                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    136898460                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         39068726                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles      6321055                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       1512401                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4287451                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        21156                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     290059405                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        63985                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       1512401                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37464838                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       18675794                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     93869759                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         41900192                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     24490827                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     276000807                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      1747982                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       5540232                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       5633091                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       2290954                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    210863264                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    370888463                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    296945714                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups     73568486                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    197640895                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        13222365                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts     10740378                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       802736                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         50699672                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     53236891                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     26800415                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads      3698229                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2351021                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         265256553                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded      5958043                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        262715044                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        40549                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17866026                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      9764162                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved      3185133                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    217913811                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.205592                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.919955                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    131381838     60.29%     60.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23811311     10.93%     71.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     18203547      8.35%     79.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     14882404      6.83%     86.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9541687      4.38%     90.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      9665196      4.44%     95.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      4375402      2.01%     97.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      3315121      1.52%     98.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      2737305      1.26%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    217913811                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         534247      5.01%      5.01% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult         12437      0.12%      5.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      5.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd       269370      2.53%      7.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp          105      0.00%      7.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt       246185      2.31%      9.97% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult      2343828     21.99%     31.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv       117320      1.10%     33.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt         3435      0.03%     33.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     33.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     33.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     33.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     33.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     33.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     33.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     33.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     33.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     33.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     33.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     33.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     33.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     33.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     33.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     33.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     33.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     33.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     33.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     33.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       4193965     39.35%     72.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      2936354     27.55%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass           74      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126279741     48.07%     48.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1865110      0.71%     48.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     48.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     24589929      9.36%     58.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp       842940      0.32%     58.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt      8792983      3.35%     61.80% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult     12485055      4.75%     66.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv       182091      0.07%     66.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt        72169      0.03%     66.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     66.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     66.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     66.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     66.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     66.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     66.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     66.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     66.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     66.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     66.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     66.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     53609726     20.41%     87.06% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     26474848     10.08%     97.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess      7520378      2.86%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     262715044                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.127608                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt           10657246                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.040566                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    636176273                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    225895355                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    203896848                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads    117865421                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes     63217515                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     56885386                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     212630165                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses       60742051                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      1916091                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2173236                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         4543                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        32646                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       769393                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads        42853                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       342954                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       1512401                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        7197809                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles      4757647                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    274356917                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        94637                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     53236891                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     26800415                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      5489946                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        147902                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents      4524695                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        32646                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       149347                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1320632                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1469979                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    261513468                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     53049797                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1201576                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop              3142321                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            79492893                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        26890514                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          26443096                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.122451                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             260982098                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            260782234                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        136326901                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        161592477                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.119312                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.843646                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts     18121571                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls      2772910                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1451450                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    214535205                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.189626                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.430685                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    148013412     68.99%     68.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     25582606     11.92%     80.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8324818      3.88%     84.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4925698      2.30%     87.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2105254      0.98%     88.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2300794      1.07%     89.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      3156022      1.47%     90.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1666711      0.78%     91.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8     18459890      8.60%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    214535205                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    255216551                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     255216551                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              77094677                       # Number of memory references committed
system.switch_cpus2.commit.loads             51063655                       # Number of loads committed
system.switch_cpus2.commit.membars             453881                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          25635476                       # Number of branches committed
system.switch_cpus2.commit.fp_insts          55031271                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        211536538                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1211618                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass      1868056      0.73%      0.73% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    121211308     47.49%     48.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult      1712182      0.67%     48.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     48.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     23665379      9.27%     58.17% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp       826141      0.32%     58.49% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt      8564521      3.36%     61.85% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult     12049485      4.72%     66.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv       179500      0.07%     66.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt        67912      0.03%     66.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     51517536     20.19%     86.85% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     26034159     10.20%     97.05% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess      7520372      2.95%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    255216551                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events     18459890                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads           468953497                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          550057933                       # The number of ROB writes
system.switch_cpus2.timesIdled                 211412                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               15070487                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            46270022                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          253348568                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            253348568                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.919620                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.919620                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.087406                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.087406                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       288551661                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      150726071                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads         69742513                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        52476223                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads       76076166                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes       6841541                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups       25603064                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     20367446                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       142365                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     13881374                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       10516282                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    75.758221                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS         942892                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect         3114                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            39920381                       # DTB read hits
system.switch_cpus3.dtb.read_misses             93817                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   51                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        25568848                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           16813152                       # DTB write hits
system.switch_cpus3.dtb.write_misses            17747                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses        4165549                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            56733533                       # DTB hits
system.switch_cpus3.dtb.data_misses            111564                       # DTB misses
system.switch_cpus3.dtb.data_acv                   51                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        29734397                       # DTB accesses
system.switch_cpus3.itb.fetch_hits           19070225                       # ITB hits
system.switch_cpus3.itb.fetch_misses           260805                       # ITB misses
system.switch_cpus3.itb.fetch_acv                 948                       # ITB acv
system.switch_cpus3.itb.fetch_accesses       19331030                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               149833532                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles     28043337                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             239093557                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           25603064                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11459174                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            103154327                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1955540                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles               690                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles        11327                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles     14082964                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles        10205                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles          106                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         24626269                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        76815                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes              2                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    146280726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.634484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.978645                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       106938912     73.11%     73.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2291062      1.57%     74.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2663066      1.82%     76.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3096713      2.12%     78.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         4788496      3.27%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1102552      0.75%     82.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1627409      1.11%     83.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2425102      1.66%     85.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        21347414     14.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    146280726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.170877                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.595728                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        23974519                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     87657822                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         29788643                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles      3889570                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        970172                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3191306                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         7683                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     215637152                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        19989                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        970172                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        26154545                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       10241178                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     61304094                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         31393269                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     16217468                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     207937131                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      1512826                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       3513197                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       4180189                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       1146221                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    163597950                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    279571226                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    205628920                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups     73692855                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    156282324                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         7315625                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      6923166                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts       514387                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         32100240                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     40165228                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     16993384                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads      2409860                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1413563                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         201402889                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      3607123                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        200707401                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        23476                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      9960917                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4595931                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved      1816578                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    146280726                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.372070                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.039299                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     83104812     56.81%     56.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     15235127     10.41%     67.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13643870      9.33%     76.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     11715450      8.01%     84.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6164839      4.21%     88.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      7803615      5.33%     94.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3334169      2.28%     96.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      2875013      1.97%     98.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      2403831      1.64%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    146280726                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         293579      3.24%      3.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult         11445      0.13%      3.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      3.36% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd       410710      4.53%      7.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      7.89% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt       369431      4.07%     11.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult      3084320     34.00%     45.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv       122636      1.35%     47.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt         3923      0.04%     47.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     47.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       2892092     31.88%     79.23% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      1884057     20.77%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass           64      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     87630484     43.66%     43.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1366902      0.68%     44.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     44.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     25270522     12.59%     56.93% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp       783763      0.39%     57.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt      9741444      4.85%     62.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult     13422370      6.69%     68.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv       158369      0.08%     68.94% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt        53483      0.03%     68.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     68.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     68.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     68.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     68.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     68.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     68.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     68.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     68.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     68.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     68.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     68.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     40370478     20.11%     89.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     16848646      8.39%     97.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess      5060876      2.52%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     200707401                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.339536                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            9072193                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.045201                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    436611185                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    153701752                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    142144278                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads    120180012                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes     61292484                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     57592012                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     147402942                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses       62376588                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      1031367                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      1347679                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         3578                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        23572                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       348418                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads        38992                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked       121370                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        970172                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        2942091                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles      2456969                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    206825662                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        47675                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     40165228                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     16993384                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      3330019                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        102451                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents      2296984                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        23572                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        85134                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       848181                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       933315                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    200159484                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     40025137                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       547917                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop              1815650                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            56859141                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19663446                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          16834004                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.335879                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             199893773                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            199736290                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        111577805                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        129025720                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.333055                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.864772                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts      9820285                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls      1790545                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       921732                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    144514668                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.356610                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.612609                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     96121411     66.51%     66.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     17868379     12.36%     78.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      5927912      4.10%     82.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      3258728      2.25%     85.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      1463935      1.01%     86.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1160243      0.80%     87.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1820370      1.26%     88.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1179110      0.82%     89.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     15714580     10.87%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    144514668                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    196049972                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     196049972                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              55462514                       # Number of memory references committed
system.switch_cpus3.commit.loads             38817548                       # Number of loads committed
system.switch_cpus3.commit.membars             272222                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18825684                       # Number of branches committed
system.switch_cpus3.commit.fp_insts          56204488                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        152968227                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       648388                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass      1000941      0.51%      0.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu     84972607     43.34%     43.85% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      1232785      0.63%     44.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     44.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd     24462248     12.48%     56.96% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp       783288      0.40%     57.36% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt      9561623      4.88%     62.24% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult     13033936      6.65%     68.88% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv       155761      0.08%     68.96% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt        49452      0.03%     68.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     68.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     68.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     68.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     68.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     68.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     68.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     68.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     68.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     68.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     68.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     68.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     68.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     68.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     68.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     68.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     68.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     68.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     68.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead     39089770     19.94%     88.93% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     16646687      8.49%     97.42% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess      5060874      2.58%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    196049972                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     15714580                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads           334280491                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          413508234                       # The number of ROB writes
system.switch_cpus3.timesIdled                  60953                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3552806                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles           129418562                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          195049095                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            195049095                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.768184                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.768184                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.301772                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.301772                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       201890222                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      105940451                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads         71638732                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        53836388                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads       71762435                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       4545177                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            3636132                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3635926                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              4826                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             4826                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           448164                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        71588                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           31898                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq       1248886                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        1280784                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           40                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           40                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           332241                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          332241                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            7                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       183615                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1747153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       163503                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1532815                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       586218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2405652                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       204399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1567963                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8391318                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      5874944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     33303458                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      5229824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     35247736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     18755392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     58494882                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6538432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     36203448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              199648116                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2636281                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          5773775                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.012433                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.110809                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                5701989     98.76%     98.76% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  71786      1.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5773775                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3301673795                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         142590937                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1477110255                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         127419945                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1238576998                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         465637363                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1904565530                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy         159523138                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1268010810                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.9                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116377                       # Number of seconds simulated
sim_ticks                                116377170000                       # Number of ticks simulated
final_tick                               2518989939000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 817998                       # Simulator instruction rate (inst/s)
host_op_rate                                   817998                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               52039939                       # Simulator tick rate (ticks/s)
host_mem_usage                                 763408                       # Number of bytes of host memory used
host_seconds                                  2236.30                       # Real time elapsed on the host
sim_insts                                  1829293348                       # Number of instructions simulated
sim_ops                                    1829293348                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      2558592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     27339904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      2345408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     27854016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      4919808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     52700928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      2225856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     27968640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          147913152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      2558592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      2345408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      4919808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      2225856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12049664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     38480512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        38480512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        39978                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       427186                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        36647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       435219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        76872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       823452                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst        34779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       437010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2311143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        601258                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             601258                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     21985343                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    234924977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     20153506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    239342613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     42274683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    452845932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     19126226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    240327549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1270980829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     21985343                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     20153506                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     42274683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     19126226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        103539758                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       330653443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            330653443                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       330653443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     21985343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    234924977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     20153506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    239342613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     42274683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    452845932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     19126226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    240327549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1601634272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2311143                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     603178                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2311143                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   603178                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              145227520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2685632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                38478272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               147913152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             38603392                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  41963                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1951                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs         7349                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            163989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            138697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            205162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            142212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            173914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            144979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            115633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            120087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            109793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            122865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           173558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           142810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           157853                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           124637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            71266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           161725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             26299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             23067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             37647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             39293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             44671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             57236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            48655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            41307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            23674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            30803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            42244                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        44                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  116377163000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2311143                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               603178                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1034490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  649294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  324012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  155019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   58750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   25819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   11637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2511                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  34961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  36978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  37563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  37811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  37990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  38245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  38814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  40608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  38944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  38948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  39433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  37755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  37438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  36677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    238                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       746474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    246.097959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   157.614715                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   263.682576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       291022     38.99%     38.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       205842     27.58%     66.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        90983     12.19%     78.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        49992      6.70%     85.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        29331      3.93%     89.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17202      2.30%     91.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11321      1.52%     93.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8375      1.12%     94.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        42406      5.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       746474                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        36521                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      62.132499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     42.875917                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     73.303521                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          13069     35.78%     35.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         13383     36.64%     72.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          5413     14.82%     87.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         1695      4.64%     91.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          679      1.86%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          367      1.00%     94.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          271      0.74%     95.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255          280      0.77%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287          255      0.70%     96.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319          190      0.52%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          158      0.43%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          153      0.42%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415          177      0.48%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447          180      0.49%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          134      0.37%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           61      0.17%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543           30      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575           11      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           11      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         36521                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        36521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.462392                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.434686                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.995755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            29095     79.67%     79.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              744      2.04%     81.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4748     13.00%     94.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1355      3.71%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              399      1.09%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              129      0.35%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               38      0.10%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                9      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         36521                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  39990871500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             82537996500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                11345900000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17623.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36373.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1247.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       330.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1270.98                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    331.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.86                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.45                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1699209                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  424721                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.64                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      39932.86                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4555308240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2485535250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             13697010600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3282955920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          16833844560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         117620885385                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          51463537500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           209939077455                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            814.560579                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   7612358750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3885960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  104874970500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               4167797760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2274096000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             12408091800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3620654640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          16833844560                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         117081321390                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          51936839250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           208322645400                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            808.288846                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   8576131500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3885960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  103911462000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     156                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    154765                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    3185     35.90%     35.90% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      1      0.01%     35.91% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    119      1.34%     37.25% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    149      1.68%     38.93% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   5419     61.07%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                8873                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     3185     48.96%     48.96% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       1      0.02%     48.98% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     119      1.83%     50.81% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     149      2.29%     53.10% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    3051     46.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 6505                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            113606632500     97.98%     97.98% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                 696500      0.00%     97.98% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              113588500      0.10%     98.08% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               84521500      0.07%     98.15% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             2145409500      1.85%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        115950848500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.563019                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.733123                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                        12    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                  113      0.98%      0.98% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  595      5.16%      6.14% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 7436     64.44%     70.58% # number of callpals executed
system.cpu0.kern.callpal::rdps                    245      2.12%     72.70% # number of callpals executed
system.cpu0.kern.callpal::rti                    1172     10.16%     82.86% # number of callpals executed
system.cpu0.kern.callpal::callsys                 902      7.82%     90.68% # number of callpals executed
system.cpu0.kern.callpal::rdunique               1076      9.32%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 11539                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             1766                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                993                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                993                      
system.cpu0.kern.mode_good::user                  993                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.562288                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.719826                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       39827363500     34.26%     34.26% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         76431110500     65.74%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     595                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements          1905017                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          502.127238                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           46054666                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1905017                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            24.175462                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   502.127238                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.980717                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.980717                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          341                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           97                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        197387763                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       197387763                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     34107208                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       34107208                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     11638110                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      11638110                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         8381                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         8381                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         5304                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5304                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     45745318                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        45745318                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     45745318                       # number of overall hits
system.cpu0.dcache.overall_hits::total       45745318                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      2392789                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2392789                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       708822                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       708822                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         3092                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         3092                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         3489                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         3489                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      3101611                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3101611                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      3101611                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3101611                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  76522077417                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  76522077417                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data  41519113740                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  41519113740                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     61839639                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     61839639                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data     25548301                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     25548301                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data      1023002                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1023002                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 118041191157                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 118041191157                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 118041191157                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 118041191157                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     36499997                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     36499997                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     12346932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     12346932                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        11473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        11473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         8793                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         8793                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     48846929                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     48846929                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     48846929                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     48846929                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.065556                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.065556                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.057409                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.057409                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.269502                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.269502                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.396793                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.396793                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.063497                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.063497                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.063497                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.063497                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31980.286359                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31980.286359                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 58574.809670                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 58574.809670                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 19999.883247                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 19999.883247                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  7322.528232                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7322.528232                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 38058.025702                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 38058.025702                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 38058.025702                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 38058.025702                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1954068                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       510957                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            97869                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6059                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    19.966159                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.330253                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       167640                       # number of writebacks
system.cpu0.dcache.writebacks::total           167640                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       583523                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       583523                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data       594261                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       594261                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          510                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          510                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data      1177784                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1177784                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data      1177784                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1177784                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data      1809266                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1809266                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data       114561                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       114561                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data         2582                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         2582                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data         3452                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         3452                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      1923827                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1923827                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      1923827                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1923827                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data           83                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total           83                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          410                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          410                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          493                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          493                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  50568447237                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  50568447237                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data   6477007060                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6477007060                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data     44658843                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total     44658843                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     20491199                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     20491199                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data       901498                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       901498                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  57045454297                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  57045454297                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  57045454297                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  57045454297                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     18933000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     18933000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     92072500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     92072500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    111005500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    111005500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.049569                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.049569                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.009278                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.009278                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.225050                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.225050                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.392585                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.392585                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.039385                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.039385                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.039385                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.039385                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 27949.702939                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 27949.702939                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 56537.626767                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 56537.626767                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 17296.221146                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17296.221146                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  5936.036790                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5936.036790                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29652.070741                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29652.070741                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29652.070741                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29652.070741                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 228108.433735                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 228108.433735                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224567.073171                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224567.073171                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 225163.286004                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 225163.286004                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           261428                       # number of replacements
system.cpu0.icache.tags.tagsinuse          509.938863                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           23958055                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           261428                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            91.643034                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   509.938863                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.995974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.995974                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          145                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         48934550                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        48934550                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     24057161                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       24057161                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     24057161                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        24057161                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     24057161                       # number of overall hits
system.cpu0.icache.overall_hits::total       24057161                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       279381                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       279381                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       279381                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        279381                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       279381                       # number of overall misses
system.cpu0.icache.overall_misses::total       279381                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst   8435343623                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8435343623                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst   8435343623                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8435343623                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst   8435343623                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8435343623                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     24336542                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     24336542                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     24336542                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     24336542                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     24336542                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     24336542                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.011480                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011480                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.011480                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011480                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.011480                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011480                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 30192.975267                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 30192.975267                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 30192.975267                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 30192.975267                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 30192.975267                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 30192.975267                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1002                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               34                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    29.470588                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst        17915                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        17915                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst        17915                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        17915                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst        17915                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        17915                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       261466                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       261466                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       261466                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       261466                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       261466                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       261466                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst   7445523001                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7445523001                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst   7445523001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7445523001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst   7445523001                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7445523001                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.010744                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.010744                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.010744                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.010744                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.010744                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.010744                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 28476.065726                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 28476.065726                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 28476.065726                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 28476.065726                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 28476.065726                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 28476.065726                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     157                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    153723                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    2579     36.96%     36.96% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    119      1.71%     38.66% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    128      1.83%     40.50% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   4152     59.50%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                6978                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     2579     48.80%     48.80% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     119      2.25%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     128      2.42%     53.47% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2459     46.53%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 5285                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            114175630000     98.47%     98.47% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              109775000      0.09%     98.56% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               72984500      0.06%     98.63% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             1594291000      1.37%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        115952680500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.592245                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.757380                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         8    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     8                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   94      1.00%      1.00% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  481      5.14%      6.14% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 5729     61.17%     67.31% # number of callpals executed
system.cpu1.kern.callpal::rdps                    250      2.67%     69.98% # number of callpals executed
system.cpu1.kern.callpal::rti                    1003     10.71%     80.69% # number of callpals executed
system.cpu1.kern.callpal::callsys                 754      8.05%     88.75% # number of callpals executed
system.cpu1.kern.callpal::rdunique               1054     11.25%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  9365                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             1207                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                842                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                277                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                918                      
system.cpu1.kern.mode_good::user                  842                      
system.cpu1.kern.mode_good::idle                   76                      
system.cpu1.kern.mode_switch_good::kernel     0.760563                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.274368                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.789338                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        2454666500      2.11%      2.11% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user         77014814000     66.27%     68.38% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         36748480500     31.62%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     481                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements          1910902                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          495.872715                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           45969224                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1910902                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            24.056296                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   495.872715                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.968501                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.968501                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          326                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          111                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        197850522                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       197850522                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     34215063                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       34215063                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     11677687                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      11677687                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         6969                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6969                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         4196                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4196                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     45892750                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        45892750                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     45892750                       # number of overall hits
system.cpu1.dcache.overall_hits::total       45892750                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      2385182                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2385182                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data       686765                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       686765                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         2551                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         2551                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         2978                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2978                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      3071947                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3071947                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      3071947                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3071947                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  75666263944                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  75666263944                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  39936194613                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  39936194613                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     50310630                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     50310630                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     21004730                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     21004730                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data      1007003                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1007003                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 115602458557                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 115602458557                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 115602458557                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 115602458557                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     36600245                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     36600245                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     12364452                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12364452                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9520                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         7174                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7174                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     48964697                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     48964697                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     48964697                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     48964697                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.065168                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.065168                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.055544                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.055544                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.267962                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.267962                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.415110                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.415110                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.062738                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.062738                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.062738                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.062738                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31723.476005                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31723.476005                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 58151.179243                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 58151.179243                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 19721.924735                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 19721.924735                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  7053.300873                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7053.300873                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 37631.657889                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 37631.657889                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 37631.657889                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 37631.657889                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2034107                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       410199                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            99211                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5049                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    20.502837                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    81.243613                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       162853                       # number of writebacks
system.cpu1.dcache.writebacks::total           162853                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       570788                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       570788                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data       571877                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       571877                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data          470                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          470                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data      1142665                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1142665                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data      1142665                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1142665                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data      1814394                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1814394                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       114888                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       114888                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data         2081                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         2081                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         2943                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2943                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data      1929282                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1929282                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data      1929282                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1929282                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          340                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          340                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data          340                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          340                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  50901400371                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  50901400371                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   6522966170                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6522966170                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     35986110                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     35986110                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     16706770                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     16706770                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data       886997                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       886997                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  57424366541                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  57424366541                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  57424366541                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  57424366541                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     76441500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     76441500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     76441500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     76441500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.049573                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.049573                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.009292                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.009292                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.218592                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.218592                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.410231                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.410231                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.039401                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.039401                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.039401                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.039401                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 28054.215551                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28054.215551                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 56776.740565                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 56776.740565                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 17292.700625                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17292.700625                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  5676.782195                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5676.782195                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 29764.630853                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29764.630853                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 29764.630853                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 29764.630853                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 224827.941176                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224827.941176                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 224827.941176                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 224827.941176                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           248182                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.310716                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           24067851                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           248182                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            96.976618                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.310716                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.998654                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998654                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          146                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         48730918                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        48730918                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     23976537                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23976537                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     23976537                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23976537                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     23976537                       # number of overall hits
system.cpu1.icache.overall_hits::total       23976537                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       264807                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       264807                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       264807                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        264807                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       264807                       # number of overall misses
system.cpu1.icache.overall_misses::total       264807                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst   8089313992                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   8089313992                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst   8089313992                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   8089313992                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst   8089313992                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   8089313992                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     24241344                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     24241344                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     24241344                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     24241344                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     24241344                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     24241344                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.010924                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010924                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.010924                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010924                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.010924                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010924                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 30547.961315                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 30547.961315                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 30547.961315                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 30547.961315                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 30547.961315                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 30547.961315                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          418                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    26.125000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst        16577                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        16577                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst        16577                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        16577                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst        16577                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        16577                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst       248230                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       248230                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst       248230                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       248230                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst       248230                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       248230                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst   7149809741                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   7149809741                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst   7149809741                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   7149809741                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst   7149809741                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   7149809741                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.010240                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.010240                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.010240                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.010240                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.010240                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.010240                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 28803.165375                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 28803.165375                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 28803.165375                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 28803.165375                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 28803.165375                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 28803.165375                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      72                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    173803                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    5625     43.77%     43.77% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      4      0.03%     43.81% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    119      0.93%     44.73% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     69      0.54%     45.27% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   7033     54.73%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               12850                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     5617     49.41%     49.41% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       4      0.04%     49.44% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     119      1.05%     50.49% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      69      0.61%     51.10% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    5560     48.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                11369                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            113936881000     97.90%     97.90% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                5104000      0.00%     97.91% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              124157500      0.11%     98.01% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               37698500      0.03%     98.05% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             2272381000      1.95%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        116376222000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998578                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.790559                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.884747                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         6      0.97%      0.97% # number of syscalls executed
system.cpu2.kern.syscall::3                       308     49.68%     50.65% # number of syscalls executed
system.cpu2.kern.syscall::4                       228     36.77%     87.42% # number of syscalls executed
system.cpu2.kern.syscall::6                         9      1.45%     88.87% # number of syscalls executed
system.cpu2.kern.syscall::17                       12      1.94%     90.81% # number of syscalls executed
system.cpu2.kern.syscall::45                        9      1.45%     92.26% # number of syscalls executed
system.cpu2.kern.syscall::71                       10      1.61%     93.87% # number of syscalls executed
system.cpu2.kern.syscall::73                       38      6.13%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   620                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  203      0.94%      0.94% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  415      1.91%      2.85% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      2.85% # number of callpals executed
system.cpu2.kern.callpal::swpipl                10729     49.46%     52.31% # number of callpals executed
system.cpu2.kern.callpal::rdps                    755      3.48%     55.79% # number of callpals executed
system.cpu2.kern.callpal::rti                    1930      8.90%     64.69% # number of callpals executed
system.cpu2.kern.callpal::callsys                1331      6.14%     70.82% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     70.83% # number of callpals executed
system.cpu2.kern.callpal::rdunique               6329     29.17%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 21694                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             2345                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               1849                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               1849                      
system.cpu2.kern.mode_good::user                 1849                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.788486                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.881736                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       11191854000      9.62%      9.62% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        105184368000     90.38%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     415                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements          2349966                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.901474                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           72565916                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2349966                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            30.879560                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.901474                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.997854                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.997854                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          181                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          118                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        322634735                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       322634735                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     56759218                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       56759218                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     15818131                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      15818131                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        32432                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        32432                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        28950                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        28950                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     72577349                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        72577349                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     72577349                       # number of overall hits
system.cpu2.dcache.overall_hits::total       72577349                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      4069449                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4069449                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      3351133                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      3351133                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         5563                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         5563                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         2906                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2906                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      7420582                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       7420582                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      7420582                       # number of overall misses
system.cpu2.dcache.overall_misses::total      7420582                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 178201731851                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 178201731851                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 218951411178                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 218951411178                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data    203297378                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    203297378                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data     19593715                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     19593715                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data      1211502                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1211502                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 397153143029                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 397153143029                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 397153143029                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 397153143029                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     60828667                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     60828667                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     19169264                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     19169264                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        37995                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        37995                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        31856                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        31856                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     79997931                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     79997931                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     79997931                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     79997931                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.066900                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.066900                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.174818                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.174818                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.146414                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.146414                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.091223                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.091223                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.092760                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.092760                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.092760                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.092760                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 43790.137645                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 43790.137645                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 65336.532802                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 65336.532802                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 36544.558332                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 36544.558332                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  6742.503441                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6742.503441                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 53520.484381                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 53520.484381                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 53520.484381                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 53520.484381                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      7239465                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      6856464                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           181161                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          67745                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    39.961498                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   101.209890                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       399899                       # number of writebacks
system.cpu2.dcache.writebacks::total           399899                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data      2039325                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2039325                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data      3016337                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      3016337                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         1958                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         1958                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data      5055662                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      5055662                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data      5055662                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      5055662                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      2030124                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2030124                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       334796                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       334796                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         3605                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3605                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data         2863                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2863                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      2364920                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2364920                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      2364920                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2364920                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data           42                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           42                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          461                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          461                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          503                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          503                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  66137977538                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  66137977538                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  24953110206                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  24953110206                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     94771349                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     94771349                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data     15429285                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     15429285                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data      1077998                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1077998                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  91091087744                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  91091087744                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  91091087744                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  91091087744                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      6927500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      6927500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     99258500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     99258500                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    106186000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    106186000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.033374                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.033374                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.017465                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.017465                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.094881                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.094881                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.089873                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.089873                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.029562                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.029562                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.029562                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.029562                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 32578.294497                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 32578.294497                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 74532.282960                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 74532.282960                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 26288.862413                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26288.862413                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  5389.201886                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5389.201886                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 38517.619092                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 38517.619092                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 38517.619092                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 38517.619092                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 164940.476190                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 164940.476190                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 215311.279826                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 215311.279826                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 211105.367793                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 211105.367793                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           358391                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.765777                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           37781451                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           358391                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           105.419642                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.765777                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999543                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999543                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           75                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         76908504                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        76908504                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     37890911                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       37890911                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     37890911                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        37890911                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     37890911                       # number of overall hits
system.cpu2.icache.overall_hits::total       37890911                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       384119                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       384119                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       384119                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        384119                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       384119                       # number of overall misses
system.cpu2.icache.overall_misses::total       384119                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  12926998634                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  12926998634                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  12926998634                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  12926998634                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  12926998634                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  12926998634                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     38275030                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     38275030                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     38275030                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     38275030                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     38275030                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     38275030                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.010036                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.010036                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.010036                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.010036                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.010036                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.010036                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 33653.629823                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 33653.629823                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 33653.629823                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 33653.629823                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 33653.629823                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 33653.629823                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         4343                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               93                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    46.698925                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst        25674                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        25674                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst        25674                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        25674                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst        25674                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        25674                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       358445                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       358445                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       358445                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       358445                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       358445                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       358445                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  11379128137                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  11379128137                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  11379128137                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  11379128137                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  11379128137                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  11379128137                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.009365                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.009365                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.009365                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.009365                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.009365                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.009365                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 31745.813547                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 31745.813547                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 31745.813547                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 31745.813547                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 31745.813547                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 31745.813547                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     172                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    155210                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    2542     37.86%     37.86% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    119      1.77%     39.63% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    190      2.83%     42.46% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   3863     57.54%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                6714                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     2542     48.06%     48.06% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     119      2.25%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     190      3.59%     53.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    2438     46.10%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 5289                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            114238128500     98.52%     98.52% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              111611000      0.10%     98.62% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               86498500      0.07%     98.69% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             1513985000      1.31%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        115950223000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.631116                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.787757                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         6     66.67%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::71                        1     11.11%     77.78% # number of syscalls executed
system.cpu3.kern.syscall::73                        1     11.11%     88.89% # number of syscalls executed
system.cpu3.kern.syscall::74                        1     11.11%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     9                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   80      0.88%      0.88% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  487      5.39%      6.27% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 5368     59.37%     65.65% # number of callpals executed
system.cpu3.kern.callpal::rdps                    248      2.74%     68.39% # number of callpals executed
system.cpu3.kern.callpal::rti                    1077     11.91%     80.30% # number of callpals executed
system.cpu3.kern.callpal::callsys                 806      8.91%     89.22% # number of callpals executed
system.cpu3.kern.callpal::rdunique                975     10.78%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  9041                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             1565                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                894                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                895                      
system.cpu3.kern.mode_good::user                  894                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.571885                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.727532                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       37942763000     32.86%     32.86% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user         77541286000     67.14%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     487                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements          1926439                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          502.881850                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           46312106                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1926439                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            24.040266                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   502.881850                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.982191                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.982191                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          287                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          115                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        199079595                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       199079595                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     34419855                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       34419855                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     11711661                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      11711661                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         6371                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         6371                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         3607                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         3607                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     46131516                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        46131516                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     46131516                       # number of overall hits
system.cpu3.dcache.overall_hits::total       46131516                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      2419152                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2419152                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       718132                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       718132                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         2809                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2809                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         3224                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         3224                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      3137284                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3137284                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      3137284                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3137284                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  77240669475                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  77240669475                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data  43891850643                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  43891850643                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     54042840                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     54042840                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data     21762235                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     21762235                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data      1221501                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1221501                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 121132520118                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 121132520118                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 121132520118                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 121132520118                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     36839007                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     36839007                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     12429793                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     12429793                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         9180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         9180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         6831                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         6831                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     49268800                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     49268800                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     49268800                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     49268800                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.065668                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.065668                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.057775                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.057775                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.305991                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.305991                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.471966                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.471966                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.063677                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.063677                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.063677                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.063677                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 31928.820295                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 31928.820295                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 61119.474753                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 61119.474753                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 19239.174083                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 19239.174083                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6750.072891                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6750.072891                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 38610.632674                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 38610.632674                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 38610.632674                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 38610.632674                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2023276                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       510703                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            97733                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5833                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    20.702076                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    87.554089                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       165601                       # number of writebacks
system.cpu3.dcache.writebacks::total           165601                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       592294                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       592294                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data       600960                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       600960                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          518                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          518                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data      1193254                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1193254                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data      1193254                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1193254                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data      1826858                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1826858                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data       117172                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       117172                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data         2291                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         2291                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data         3167                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         3167                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      1944030                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1944030                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      1944030                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1944030                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data          349                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          349                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          349                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          349                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  51156734573                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  51156734573                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data   6975572707                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   6975572707                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data     38754125                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     38754125                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data     17162765                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     17162765                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data      1069999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1069999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  58132307280                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  58132307280                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  58132307280                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  58132307280                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     78395000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     78395000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     78395000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     78395000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.049590                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.049590                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.009427                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.009427                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.249564                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.249564                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.463622                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.463622                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.039458                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.039458                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.039458                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.039458                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 28002.578511                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 28002.578511                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 59532.761300                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 59532.761300                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 16915.811873                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16915.811873                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  5419.250079                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5419.250079                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 29902.988781                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 29902.988781                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 29902.988781                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 29902.988781                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 224627.507163                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 224627.507163                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 224627.507163                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 224627.507163                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           258492                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.899374                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           24019033                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           258492                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            92.919831                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.899374                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999803                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999803                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          308                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          146                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         49452495                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        49452495                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     24321413                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       24321413                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     24321413                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        24321413                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     24321413                       # number of overall hits
system.cpu3.icache.overall_hits::total       24321413                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       275571                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       275571                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       275571                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        275571                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       275571                       # number of overall misses
system.cpu3.icache.overall_misses::total       275571                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst   8240920778                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   8240920778                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst   8240920778                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   8240920778                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst   8240920778                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   8240920778                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     24596984                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     24596984                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     24596984                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     24596984                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     24596984                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     24596984                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.011203                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.011203                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.011203                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.011203                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.011203                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.011203                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 29904.891219                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 29904.891219                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 29904.891219                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 29904.891219                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 29904.891219                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 29904.891219                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          527                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               25                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    21.080000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst        17044                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        17044                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst        17044                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        17044                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst        17044                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        17044                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst       258527                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       258527                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst       258527                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       258527                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst       258527                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       258527                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst   7281765764                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   7281765764                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst   7281765764                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   7281765764                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst   7281765764                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   7281765764                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.010511                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.010511                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.010511                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.010511                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.010511                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.010511                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 28166.364689                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 28166.364689                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 28166.364689                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 28166.364689                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 28166.364689                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 28166.364689                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  14                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         16                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  130                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 131                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3480                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1560                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1920                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2938                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          223                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3371                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3850                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    7221                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        11752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        12016                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122920                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   134936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2933000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                 6000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                9000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              141000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              156000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            11137498                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1812000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1930014                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1925                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1925                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17325                       # Number of tag accesses
system.iocache.tags.data_accesses               17325                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            5                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                5                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1920                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1920                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            5                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 5                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            5                       # number of overall misses
system.iocache.overall_misses::total                5                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       625992                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       625992                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    423092492                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    423092492                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       625992                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       625992                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       625992                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       625992                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            5                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              5                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1920                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1920                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            5                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               5                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            5                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              5                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 125198.400000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 125198.400000                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 220360.672917                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 220360.672917                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 125198.400000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 125198.400000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 125198.400000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 125198.400000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          3676                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  549                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.695811                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            5                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            5                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1920                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1920                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            5                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            5                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            5                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            5                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       358000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       358000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    323232512                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    323232512                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       358000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       358000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       358000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       358000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        71600                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        71600                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 168350.266667                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 168350.266667                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        71600                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        71600                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        71600                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        71600                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2417087                       # number of replacements
system.l2.tags.tagsinuse                  3043.659458                       # Cycle average of tags in use
system.l2.tags.total_refs                     6771399                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2417087                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.801471                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      558.054266                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    82.739637                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   469.804111                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    67.835834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   471.033069                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   139.875202                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   701.774395                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    69.684120                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   482.858825                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.034061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.005050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.028675                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.004140                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.028750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.008537                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.042833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.004253                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.029471                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.185770                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3583                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          157                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          553                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1970                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          903                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.218689                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 165059587                       # Number of tag accesses
system.l2.tags.data_accesses                165059587                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst       201487                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data      1392956                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst       189463                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data      1394776                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       259280                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data      1432210                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst       199385                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data      1404209                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 6473766                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           895992                       # number of Writeback hits
system.l2.Writeback_hits::total                895992                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data          643                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          652                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          375                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          527                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2197                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          235                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          209                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          178                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data          204                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                826                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data        36544                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        35061                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        43860                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        34640                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                150105                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst       201487                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      1429500                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       189463                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      1429837                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       259280                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      1476070                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       199385                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      1438849                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6623871                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       201487                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      1429500                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       189463                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      1429837                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       259280                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      1476070                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       199385                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      1438849                       # number of overall hits
system.l2.overall_hits::total                 6623871                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst        59946                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data       406768                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst        58722                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data       410802                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        99104                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data       590518                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst        59102                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data       414148                       # number of ReadReq misses
system.l2.ReadReq_misses::total               2099110                       # number of ReadReq misses
system.l2.Writeback_misses::writebacks              1                       # number of Writeback misses
system.l2.Writeback_misses::total                   1                       # number of Writeback misses
system.l2.UpgradeReq_misses::switch_cpus0.data         1722                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         1543                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         1147                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         1627                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               6039                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          330                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          254                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          229                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          254                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1067                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data        67743                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        70506                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       283464                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data        73716                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              495429                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst        59946                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       474511                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        58722                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       481308                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        99104                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       873982                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        59102                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       487864                       # number of demand (read+write) misses
system.l2.demand_misses::total                2594539                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        59946                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       474511                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        58722                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       481308                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        99104                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       873982                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        59102                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       487864                       # number of overall misses
system.l2.overall_misses::total               2594539                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst   5051932000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  34032576250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst   4894919250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data  34333054250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst   8280215500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data  48994194750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst   4911449000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data  34473946000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    174972287000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      9364246                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      9194761                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      7183293                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      7375294                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     33117594                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      1970438                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data      1312960                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data      1207462                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data       971969                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      5462829                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data   5902077232                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   5961818167                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  24089829926                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data   6419967477                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   42373692802                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst   5051932000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  39934653482                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst   4894919250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  40294872417                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   8280215500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  73084024676                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst   4911449000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data  40893913477                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     217345979802                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst   5051932000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  39934653482                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst   4894919250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  40294872417                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   8280215500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  73084024676                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst   4911449000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data  40893913477                       # number of overall miss cycles
system.l2.overall_miss_latency::total    217345979802                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst       261433                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data      1799724                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst       248185                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data      1805578                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       358384                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data      2022728                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst       258487                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data      1818357                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             8572876                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       895993                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            895993                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         2365                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         2195                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         1522                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         2154                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8236                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          565                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          463                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          407                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          458                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1893                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       104287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       105567                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       327324                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       108356                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            645534                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       261433                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      1904011                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       248185                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      1911145                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       358384                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      2350052                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       258487                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      1926713                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9218410                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       261433                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      1904011                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       248185                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      1911145                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       358384                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      2350052                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       258487                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      1926713                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9218410                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.229298                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.226017                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.236606                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.227518                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.276530                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.291941                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.228646                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.227759                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.244855                       # miss rate for ReadReq accesses
system.l2.Writeback_miss_rate::writebacks     0.000001                       # miss rate for Writeback accesses
system.l2.Writeback_miss_rate::total         0.000001                       # miss rate for Writeback accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.728118                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.702961                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.753614                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.755339                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.733244                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.584071                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.548596                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.562654                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.554585                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.563656                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.649582                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.667879                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.866004                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.680313                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.767472                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.229298                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.249217                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.236606                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.251843                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.276530                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.371899                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.228646                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.253211                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.281452                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.229298                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.249217                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.236606                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.251843                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.276530                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.371899                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.228646                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.253211                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.281452                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 84274.713909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 83665.815035                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 83357.502299                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 83575.674534                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 83550.769898                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 82968.164815                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 83101.231769                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 83240.643441                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 83355.463506                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  5438.005807                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  5959.015554                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  6262.679163                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  4533.063307                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5483.953304                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  5971.024242                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  5169.133858                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  5272.759825                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  3826.649606                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5119.802249                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 87124.532896                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 84557.600304                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 84983.736651                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 87090.556691                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85529.294414                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 84274.713909                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 84159.594787                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 83357.502299                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 83719.515190                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 83550.769898                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 83621.887723                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 83101.231769                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 83822.363357                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83770.558007                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 84274.713909                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 84159.594787                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 83357.502299                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 83719.515190                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 83550.769898                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 83621.887723                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 83101.231769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 83822.363357                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83770.558007                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               599337                       # number of writebacks
system.l2.writebacks::total                    599337                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst        19968                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data        47297                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst        22075                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data        45992                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst        22231                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data        50382                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst        24323                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data        50821                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total             283089                       # number of ReadReq MSHR hits
system.l2.UpgradeReq_mshr_hits::switch_cpus0.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::switch_cpus3.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               5                       # number of UpgradeReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst        19968                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data        47297                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst        22075                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data        45993                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst        22231                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data        50382                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst        24323                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data        50821                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              283090                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst        19968                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data        47297                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst        22075                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data        45993                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst        22231                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data        50382                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst        24323                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data        50821                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             283090                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst        39978                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data       359471                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst        36647                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data       364810                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst        76873                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data       540136                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst        34779                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data       363327                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1816021                       # number of ReadReq MSHR misses
system.l2.Writeback_mshr_misses::writebacks            1                       # number of Writeback MSHR misses
system.l2.Writeback_mshr_misses::total              1                       # number of Writeback MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         1718                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         1543                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data         1147                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         1626                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          6034                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data          330                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data          254                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data          229                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data          254                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1067                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data        67743                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        70505                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       283464                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data        73716                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         495428                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst        39978                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data       427214                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst        36647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data       435315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        76873                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       823600                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst        34779                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data       437043                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2311449                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst        39978                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data       427214                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst        36647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data       435315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        76873                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       823600                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst        34779                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data       437043                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2311449                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data           83                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data           42                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          125                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          410                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          340                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          461                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data          349                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1560                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          493                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data          340                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          503                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          349                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1685                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst   3094647500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data  26593373000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst   2811203250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data  26926414750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst   5703750250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data  39085550500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst   2689748500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data  26777436750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 133682124500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     31344010                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     28003851                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data     20723035                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data     29512449                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    109583345                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      5971799                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data      4593231                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data      4115218                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data      4589731                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     19269979                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data   5059772268                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   5088264583                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  20566930574                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data   5504341023                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  36219308448                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst   3094647500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data  31653145268                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst   2811203250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  32014679333                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst   5703750250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  59652481074                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst   2689748500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data  32281777773                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 169901432948                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst   3094647500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data  31653145268                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst   2811203250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  32014679333                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst   5703750250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  59652481074                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst   2689748500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data  32281777773                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 169901432948                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     17757000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      6339500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     24096500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     86657000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     71914000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     93166000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     73755000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    325492000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    104414000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     71914000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     99505500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     73755000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    349588500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.152919                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.199737                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.147660                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.202046                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.214499                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.267033                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.134548                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.199811                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.211833                       # mshr miss rate for ReadReq accesses
system.l2.Writeback_mshr_miss_rate::writebacks     0.000001                       # mshr miss rate for Writeback accesses
system.l2.Writeback_mshr_miss_rate::total     0.000001                       # mshr miss rate for Writeback accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.726427                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.702961                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.753614                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.754875                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.732637                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.584071                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.548596                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.562654                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.554585                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.563656                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.649582                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.667870                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.866004                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.680313                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.767470                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.152919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.224376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.147660                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.227777                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.214499                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.350460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.134548                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.226833                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.250743                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.152919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.224376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.147660                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.227777                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.214499                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.350460                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.134548                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.226833                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.250743                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 77408.762319                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 73979.188864                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 76710.324174                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 73809.420657                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 74197.055533                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 72362.424463                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 77338.293223                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 73700.651892                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73612.653433                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18244.476135                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18148.963707                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18067.162162                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18150.337638                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18160.978621                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18096.360606                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18083.586614                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17970.384279                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18069.807087                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18059.961575                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 74690.702626                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 72168.847358                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 72555.705747                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 74669.556446                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73107.108294                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 77408.762319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 74092.013061                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 76710.324174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 73543.708195                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 74197.055533                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 72428.947394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 77338.293223                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 73864.076928                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73504.296633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 77408.762319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 74092.013061                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 76710.324174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 73543.708195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 74197.055533                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 72428.947394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 77338.293223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 73864.076928                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73504.296633                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 213939.759036                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 150940.476190                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total       192772                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211358.536585                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211511.764706                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 202095.444685                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 211332.378223                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 208648.717949                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 211793.103448                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211511.764706                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 197824.055666                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 211332.378223                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 207470.919881                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             1816150                       # Transaction distribution
system.membus.trans_dist::ReadResp            1816149                       # Transaction distribution
system.membus.trans_dist::WriteReq               1560                       # Transaction distribution
system.membus.trans_dist::WriteResp              1560                       # Transaction distribution
system.membus.trans_dist::Writeback            601258                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1920                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1920                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            23505                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          11248                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            7349                       # Transaction distribution
system.membus.trans_dist::ReadExReq            495301                       # Transaction distribution
system.membus.trans_dist::ReadExResp           495185                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3371                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5263902                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5267277                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5273042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       245760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        12016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    186270784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    186282800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               186528560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            27585                       # Total snoops (count)
system.membus.snoop_fanout::samples           2950986                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 2950986    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2950986                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3636977                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          5924157058                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1958986                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        12249185652                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             10.5                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       28256778                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     23838357                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       579242                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     13904517                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        8247791                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    59.317350                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS         823989                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect         2461                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            40740669                       # DTB read hits
system.switch_cpus0.dtb.read_misses            443228                       # DTB read misses
system.switch_cpus0.dtb.read_acv                  949                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        40250532                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           13229225                       # DTB write hits
system.switch_cpus0.dtb.write_misses            68604                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   6                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       12983279                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            53969894                       # DTB hits
system.switch_cpus0.dtb.data_misses            511832                       # DTB misses
system.switch_cpus0.dtb.data_acv                  955                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        53233811                       # DTB accesses
system.switch_cpus0.itb.fetch_hits           23965675                       # ITB hits
system.switch_cpus0.itb.fetch_misses              340                       # ITB misses
system.switch_cpus0.itb.fetch_acv                 456                       # ITB acv
system.switch_cpus0.itb.fetch_accesses       23966015                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               159664420                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     31634820                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             261441992                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28256778                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      9071780                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            120388336                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1897078                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles               191                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        12970                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        24222                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles         3593                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         24336543                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       288752                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    153012699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.708629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.032895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       110603925     72.28%     72.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2877457      1.88%     74.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2425236      1.58%     75.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2063675      1.35%     77.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4229505      2.76%     79.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2708013      1.77%     81.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         2781608      1.82%     83.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2210935      1.44%     84.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        23112345     15.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    153012699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.176976                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.637447                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        20578748                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     97284564                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         22359838                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     11855017                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        934532                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3273733                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        14070                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     242355826                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        34635                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        934532                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        25126382                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       39481251                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles     16173950                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         29195222                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     42101362                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     236592015                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      3822995                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      18058932                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      16218948                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       2573450                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    195029812                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    352262334                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    209486938                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups    142773675                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    159258688                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35771191                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts      1896714                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        13194                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         63034125                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     42174631                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     14049802                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads     10560313                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      5812696                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         227919911                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded      1334179                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        213443661                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        71835                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     40072220                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     25874907                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved      1295094                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    153012699                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.394941                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.811694                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     74568984     48.73%     48.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22357550     14.61%     63.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     19963721     13.05%     76.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     14564643      9.52%     85.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     10309670      6.74%     92.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      5304601      3.47%     96.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3196475      2.09%     98.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1452235      0.95%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      1294820      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    153012699                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          69821      0.77%      0.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult         47669      0.53%      1.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      1.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        64403      0.71%      2.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp          244      0.00%      2.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt        21914      0.24%      2.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult      6218988     68.98%     71.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv       622134      6.90%     78.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt        17407      0.19%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1397225     15.50%     93.84% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       555188      6.16%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     80949617     37.93%     37.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      5746380      2.69%     40.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     40.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     38937951     18.24%     58.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp       418222      0.20%     59.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt      6718629      3.15%     62.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     23186954     10.86%     73.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv       838669      0.39%     73.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt       294935      0.14%     73.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     73.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     73.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     73.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     73.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     73.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     73.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     73.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     73.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     73.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     73.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     73.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     41530958     19.46%     93.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     13336829      6.25%     99.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess      1484517      0.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     213443661                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.336827                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            9014993                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.042236                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    396607075                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    156993826                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    119543230                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads    192379774                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes    112430244                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     90998264                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     122124709                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses      100333945                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      3852073                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6577377                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        16130                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation        98352                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1692361                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads       204412                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked       205155                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        934532                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       11801495                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      6221860                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    231469073                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       149497                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     42174631                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     14049802                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts      1315412                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        506889                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents      5454581                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents        98352                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       331711                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       426073                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       757784                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    212114505                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     41210472                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1329156                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop              2214983                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            54510471                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20313174                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          13299999                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.328502                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             211224792                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            210541494                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        158583577                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        200642134                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.318650                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.790380                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts     35600543                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        39086                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       720000                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    147860626                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.292399                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.581236                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    101198049     68.44%     68.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     17661461     11.94%     80.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      5132745      3.47%     83.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2760224      1.87%     85.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      1327199      0.90%     86.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1641909      1.11%     87.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1033914      0.70%     88.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1675485      1.13%     89.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     15429640     10.44%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    147860626                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    191094963                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     191094963                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              47954718                       # Number of memory references committed
system.switch_cpus0.commit.loads             35597268                       # Number of loads committed
system.switch_cpus0.commit.membars              14577                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17409196                       # Number of branches committed
system.switch_cpus0.commit.fp_insts          83542406                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        129802645                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       606102                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass      1913009      1.00%      1.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu     71465776     37.40%     38.40% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult      5052493      2.64%     41.04% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     41.04% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     34761035     18.19%     59.23% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp       398345      0.21%     59.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt      5784298      3.03%     62.47% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     21167188     11.08%     73.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv       823187      0.43%     73.98% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt       274288      0.14%     74.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     74.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     74.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     74.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     74.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     74.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     74.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     74.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     74.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     74.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     74.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     74.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.12% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead     35611845     18.64%     92.76% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     12358984      6.47%     99.22% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess      1484515      0.78%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    191094963                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     15429640                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads           357261919                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          458550875                       # The number of ROB writes
system.switch_cpus0.timesIdled                 141567                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                6651721                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            72237402                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          189181954                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            189181954                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.843973                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.843973                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.184872                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.184872                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       189974828                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       97551422                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads        130504292                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        79592213                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads      111076935                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        636618                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups       28025463                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     23623614                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       553174                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     13659010                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits        8205260                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    60.072143                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS         809903                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect         1916                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits            40838949                       # DTB read hits
system.switch_cpus1.dtb.read_misses            450050                       # DTB read misses
system.switch_cpus1.dtb.read_acv                 1285                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        40497405                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           13227018                       # DTB write hits
system.switch_cpus1.dtb.write_misses            68170                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       13053642                       # DTB write accesses
system.switch_cpus1.dtb.data_hits            54065967                       # DTB hits
system.switch_cpus1.dtb.data_misses            518220                       # DTB misses
system.switch_cpus1.dtb.data_acv                 1290                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        53551047                       # DTB accesses
system.switch_cpus1.itb.fetch_hits           23961510                       # ITB hits
system.switch_cpus1.itb.fetch_misses             5739                       # ITB misses
system.switch_cpus1.itb.fetch_acv                 268                       # ITB acv
system.switch_cpus1.itb.fetch_accesses       23967249                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               159456242                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     31217338                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             260908562                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           28025463                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9015163                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            119929359                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1834910                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles                96                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles        12097                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       756916                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles         3714                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles            7                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         24241344                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       278665                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    152836982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.707104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.033156                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       110564816     72.34%     72.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2886565      1.89%     74.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2348568      1.54%     75.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2028638      1.33%     77.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         4275805      2.80%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2681625      1.75%     81.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         2725634      1.78%     83.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2228850      1.46%     84.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        23096481     15.11%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    152836982                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.175756                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.636239                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20286901                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     97417513                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22338187                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     11890172                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        904209                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3281281                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        13289                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     242755340                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        34827                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        904209                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        24849368                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       39750613                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     15771393                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29187285                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     42374114                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     237255966                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      3834334                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      18007190                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      16243536                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       2757353                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands    195686879                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    353379399                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    209833114                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups    143544847                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps    159959728                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        35727151                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      1876726                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        11116                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         63254477                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     42247904                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     14024843                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads     10466568                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      5812396                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         228651030                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded      1322273                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        214155705                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        66916                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     40038500                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     25880108                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved      1291333                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    152836982                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.401203                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.813611                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     74255094     48.58%     48.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22272094     14.57%     63.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     19962943     13.06%     76.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     14673215      9.60%     85.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     10405140      6.81%     92.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      5336711      3.49%     96.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3186172      2.08%     98.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1447971      0.95%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      1297642      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    152836982                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          67247      0.75%      0.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult         46242      0.51%      1.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        68474      0.76%      2.02% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp          262      0.00%      2.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt        22070      0.25%      2.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult      6264791     69.64%     71.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv       605670      6.73%     78.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt        16622      0.18%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1373237     15.27%     94.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       531217      5.91%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            1      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     81092248     37.87%     37.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      5784956      2.70%     40.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     40.57% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     39187020     18.30%     58.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp       422879      0.20%     59.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt      6760320      3.16%     62.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     23324887     10.89%     73.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv       843262      0.39%     73.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt       296870      0.14%     73.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     73.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     73.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     73.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     73.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     73.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     73.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     73.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     73.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     73.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     73.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     73.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     41627398     19.44%     93.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     13330368      6.22%     99.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess      1485496      0.69%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     214155705                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.343037                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            8995832                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.042006                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    396724299                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    157153159                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    119734599                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads    193486841                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes    112952450                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses     91557005                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     122251727                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses      100899809                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      3853631                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6538871                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses        14996                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        94419                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1651743                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads       206718                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       200602                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        904209                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       11740029                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles      6245377                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    232189407                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       142645                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     42247904                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     14024843                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts      1308326                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        501845                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents      5468153                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        94419                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       306790                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       424194                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       730984                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    212861505                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     41315033                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1294200                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop              2216104                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            54612013                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20342924                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          13296980                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.334921                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             211976158                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            211291604                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        159256754                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        201468860                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.325076                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.790478                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts     35491050                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        30940                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       693651                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    147723918                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.298772                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.586314                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    100917266     68.31%     68.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     17651784     11.95%     80.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      5216249      3.53%     83.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2758246      1.87%     85.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      1276633      0.86%     86.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1697121      1.15%     87.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1029326      0.70%     88.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1685823      1.14%     89.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     15491470     10.49%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    147723918                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    191859634                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     191859634                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              48082133                       # Number of memory references committed
system.switch_cpus1.commit.loads             35709033                       # Number of loads committed
system.switch_cpus1.commit.membars              11220                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17441465                       # Number of branches committed
system.switch_cpus1.commit.fp_insts          84088830                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        130177586                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       599693                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass      1924831      1.00%      1.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu     71646645     37.34%     38.35% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult      5084569      2.65%     41.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     41.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     34989289     18.24%     59.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp       402985      0.21%     59.44% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt      5821985      3.03%     62.48% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     21304807     11.10%     73.58% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv       828611      0.43%     74.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt       276176      0.14%     74.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead     35720253     18.62%     92.78% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     12373987      6.45%     99.23% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess      1485496      0.77%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    191859634                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     15491470                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads           357705575                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          459822218                       # The number of ROB writes
system.switch_cpus1.timesIdled                 136306                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                6619260                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            72449494                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          189934803                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            189934803                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.839531                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.839531                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.191141                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.191141                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       190379663                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       97769280                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads        131344281                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes        80084323                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads      111723796                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        631175                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       36383786                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     30486317                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       696603                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     28433890                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       13800076                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    48.533901                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        1358211                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         4458                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            66193560                       # DTB read hits
system.switch_cpus2.dtb.read_misses            482346                       # DTB read misses
system.switch_cpus2.dtb.read_acv                 2739                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        65126804                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           20168519                       # DTB write hits
system.switch_cpus2.dtb.write_misses            94360                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  19                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       19213492                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            86362079                       # DTB hits
system.switch_cpus2.dtb.data_misses            576706                       # DTB misses
system.switch_cpus2.dtb.data_acv                 2758                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        84340296                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           36969247                       # ITB hits
system.switch_cpus2.itb.fetch_misses             2436                       # ITB misses
system.switch_cpus2.itb.fetch_acv                1742                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       36971683                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               227610050                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     48117510                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             388067372                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           36383786                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15158287                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            167124575                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        2191532                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles                16                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        15693                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       106403                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles         3248                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles          184                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         38275030                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       349591                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    216463395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.792762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.062693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       152391134     70.40%     70.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         4857569      2.24%     72.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3013659      1.39%     74.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2838893      1.31%     75.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         9512065      4.39%     79.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3470256      1.60%     81.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         3511481      1.62%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2749324      1.27%     84.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        34119014     15.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    216463395                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.159851                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.704966                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33142759                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    128252110                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         40568342                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     13423178                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       1077006                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4065097                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        18921                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     366255907                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        50204                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       1077006                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        38424197                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       55656639                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     18653634                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         48144354                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     54507565                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     359571152                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      4316498                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      19581955                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      16978236                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      11824176                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    300734871                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    518290517                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    320166371                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups    198121851                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    261999901                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        38734969                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      2114818                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        41385                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         71916924                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     67283203                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     21117849                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     10959137                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      6116103                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         348358957                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded      1580696                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        333359484                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        89768                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     43331064                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     27866552                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved      1470077                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    216463395                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.540027                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.011226                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    105634737     48.80%     48.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     27952351     12.91%     61.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     25013028     11.56%     73.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     20801207      9.61%     82.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     16270726      7.52%     90.39% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      8068409      3.73%     94.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      5461823      2.52%     96.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      3307343      1.53%     98.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      3953771      1.83%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    216463395                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         263944      2.59%      2.59% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult         51777      0.51%      3.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      3.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd        90773      0.89%      3.98% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp          410      0.00%      3.99% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt       159827      1.57%      5.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult      6371395     62.41%     67.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv       621850      6.09%     74.05% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt        16527      0.16%     74.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     74.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1834353     17.97%     92.19% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       797758      7.81%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass          274      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    126701776     38.01%     38.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      5909801      1.77%     39.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     39.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     60169027     18.05%     57.83% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp       924987      0.28%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt     17139784      5.14%     63.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult     32362629      9.71%     72.96% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv       849238      0.25%     73.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt       299159      0.09%     73.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     73.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     73.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     73.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     73.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     73.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     73.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     73.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     73.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     73.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     73.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     73.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     67098048     20.13%     93.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     20308160      6.09%     99.52% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess      1596601      0.48%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     333359484                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.464608                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt           10208614                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.030623                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    598013812                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    228346655                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    187459536                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads    295466932                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes    165026360                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    142214042                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     191485331                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses      152082493                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      4460570                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7147126                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        15621                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation       103054                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      1914188                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads       208171                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       797934                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       1077006                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       19219401                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles     10981684                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    353869112                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       179994                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     67283203                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     21117849                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      1522439                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        576826                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents     10095000                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents       103054                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       437629                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       463686                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       901315                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    331925032                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     66711089                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1434451                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop              3929459                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            86975662                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        27405277                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          20264573                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.458306                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             330458848                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            329673578                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        243204767                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        296066452                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.448414                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.821453                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts     38681757                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       110619                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       851646                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    210813647                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.471334                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.761153                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    140394560     66.60%     66.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24816279     11.77%     78.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      6029877      2.86%     81.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4587291      2.18%     83.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      1844424      0.87%     84.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2112406      1.00%     85.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2343204      1.11%     86.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1944357      0.92%     87.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8     26741249     12.68%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    210813647                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    310177347                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     310177347                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              79339738                       # Number of memory references committed
system.switch_cpus2.commit.loads             60136077                       # Number of loads committed
system.switch_cpus2.commit.membars              51641                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          24311334                       # Number of branches committed
system.switch_cpus2.commit.fp_insts         134467180                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        216192876                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1102351                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass      3569035      1.15%      1.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    116043962     37.41%     38.56% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult      5198750      1.68%     40.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     40.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     55885094     18.02%     58.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp       882401      0.28%     58.54% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt     16166458      5.21%     63.75% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult     30328616      9.78%     73.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv       835111      0.27%     73.80% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt       278608      0.09%     73.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     73.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     73.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     73.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     73.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     73.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     73.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     73.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     73.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     73.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     73.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     73.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.89% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     60187718     19.40%     93.29% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     19204994      6.19%     99.49% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess      1596600      0.51%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    310177347                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events     26741249                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads           530952600                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          703377976                       # The number of ROB writes
system.switch_cpus2.timesIdled                 210180                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               11146655                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             5144770                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          306608586                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            306608586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.742347                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.742347                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.347078                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.347078                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       299382460                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      154357226                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads        185011706                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       126998789                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads      174811860                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        737644                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups       28309683                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     23886369                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       591468                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     17512714                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits        8390834                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    47.912814                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS         814709                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect         1931                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            41105648                       # DTB read hits
system.switch_cpus3.dtb.read_misses            455418                       # DTB read misses
system.switch_cpus3.dtb.read_acv                 1006                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        40787951                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           13304098                       # DTB write hits
system.switch_cpus3.dtb.write_misses            67090                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   3                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       13138771                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            54409746                       # DTB hits
system.switch_cpus3.dtb.data_misses            522508                       # DTB misses
system.switch_cpus3.dtb.data_acv                 1009                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        53926722                       # DTB accesses
system.switch_cpus3.itb.fetch_hits           24327459                       # ITB hits
system.switch_cpus3.itb.fetch_misses             5938                       # ITB misses
system.switch_cpus3.itb.fetch_acv                 274                       # ITB acv
system.switch_cpus3.itb.fetch_accesses       24333397                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               160517098                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles     31828002                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             264455172                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           28309683                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9205543                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            120299300                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1927020                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles                77                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles        11717                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       773905                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles         4162                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         24596985                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       284883                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    153880694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.718573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.040039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       110974002     72.12%     72.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2938353      1.91%     74.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2546263      1.65%     75.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1957782      1.27%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         4356651      2.83%     79.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2632532      1.71%     81.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         2771864      1.80%     83.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2295477      1.49%     84.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        23407770     15.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    153880694                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.176366                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.647520                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20697530                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     97678602                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         22634502                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     11919662                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        950398                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3297528                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        13166                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     244923658                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        35761                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        950398                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        25262097                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       40241321                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     15828525                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         29508473                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     42089880                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     238947615                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      4000189                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      17734576                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      16050979                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       2897445                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    197078557                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    355878759                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    211253754                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups    144623487                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    160887935                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        36190623                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      1927593                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        10754                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         63216039                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     42556668                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     14133881                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     10446835                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      5862395                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         230205320                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      1330596                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        215533428                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        71779                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     40504312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     26194495                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved      1301017                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    153880694                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.400653                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.817247                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     75034736     48.76%     48.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22244024     14.46%     63.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     19976213     12.98%     76.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     14693010      9.55%     85.75% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     10508886      6.83%     92.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      5411190      3.52%     96.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3232074      2.10%     98.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      1470478      0.96%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      1310083      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    153880694                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          71459      0.78%      0.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult         49962      0.55%      1.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        65700      0.72%      2.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp          286      0.00%      2.05% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt        22137      0.24%      2.29% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult      6356730     69.47%     71.76% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv       624865      6.83%     78.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt        18526      0.20%     78.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1384223     15.13%     93.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       555957      6.08%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     81586527     37.85%     37.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      5820034      2.70%     40.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     40.55% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     39452788     18.30%     58.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp       425311      0.20%     59.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt      6806874      3.16%     62.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult     23475655     10.89%     73.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv       848729      0.39%     73.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt       299125      0.14%     73.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     73.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     73.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     73.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     73.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     73.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     73.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     73.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     73.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     73.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     73.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     73.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     41907731     19.44%     93.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     13407615      6.22%     99.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess      1503039      0.70%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     215533428                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.342744                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            9149845                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.042452                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    399240617                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    158202926                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    120437628                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads    194928557                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes    113935825                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses     92186525                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     123001586                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses      101681687                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      3877830                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6645140                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses        15133                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation        99106                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      1695698                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads       211306                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked       201176                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        950398                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       11852527                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles      6268650                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    233767729                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       157421                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     42556668                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     14133881                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      1317390                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        489573                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents      5510790                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents        99106                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       353955                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       417669                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       771624                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    214210269                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     41587086                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1323159                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop              2231813                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            54960090                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        20466142                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          13373004                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.334501                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             213319467                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            212624153                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        160306878                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        202699013                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.324620                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.790862                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts     35932898                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        29579                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       733566                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    148666612                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.298014                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.590168                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    101884329     68.53%     68.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     17552119     11.81%     80.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      5090651      3.42%     83.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      2774021      1.87%     85.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      1292372      0.87%     86.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1687713      1.14%     87.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1047238      0.70%     88.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1681036      1.13%     89.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     15657133     10.53%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    148666612                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    192971281                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     192971281                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              48349712                       # Number of memory references committed
system.switch_cpus3.commit.loads             35911529                       # Number of loads committed
system.switch_cpus3.commit.membars              10597                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17536817                       # Number of branches committed
system.switch_cpus3.commit.fp_insts          84627567                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        130892865                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       600316                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass      1939677      1.01%      1.01% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu     72020764     37.32%     38.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      5114962      2.65%     40.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     40.98% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd     35213743     18.25%     59.23% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp       405294      0.21%     59.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt      5859362      3.04%     62.47% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult     21441600     11.11%     73.58% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv       833912      0.43%     74.02% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt       277968      0.14%     74.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.16% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead     35922126     18.62%     92.78% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     12438834      6.45%     99.22% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess      1503039      0.78%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    192971281                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     15657133                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads           360011965                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          463030725                       # The number of ROB writes
system.switch_cpus3.timesIdled                 141556                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                6636404                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            71380568                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          191031604                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            191031604                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.840265                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.840265                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.190101                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.190101                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       191536111                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       98347855                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads        132211871                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes        80638242                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads      112520915                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes        638294                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            8616609                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           8616602                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1560                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1560                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           895993                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1945                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           25459                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         12074                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          37533                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          351                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          351                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           657738                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          657738                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            2                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       522899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4005491                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       496415                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4011723                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       716828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      5124414                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       517014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      4045220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              19440004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     16731712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    132588811                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     15883840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132738592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     22936512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    176000093                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     16543168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    133910952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              647333680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           85512                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         10211729                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.000191                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013817                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7               10209779     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1950      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10211729                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6001860603                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         406258248                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2969996015                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         386437259                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2978450442                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         559834861                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        3710077237                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy         402256736                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        3003530731                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002074                       # Number of seconds simulated
sim_ticks                                  2073799000                       # Number of ticks simulated
final_tick                               2521063738000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              274223886                       # Simulator instruction rate (inst/s)
host_op_rate                                274223566                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              310578604                       # Simulator tick rate (ticks/s)
host_mem_usage                                 763408                       # Number of bytes of host memory used
host_seconds                                     6.68                       # Real time elapsed on the host
sim_insts                                  1831046806                       # Number of instructions simulated
sim_ops                                    1831046806                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       241600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       684032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst         1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       360000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       700992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        73152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       118592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2180416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       241600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst         1728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       360000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        73152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        676480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       865280                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          865280                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         3775                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        10688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         5625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        10953                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         1143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               34069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         13520                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              13520                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    116501165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    329844889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst       833253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       154306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    173594452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    338023116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     35274393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     57185870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1051411443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    116501165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst       833253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    173594452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     35274393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        326203263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       417243908                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            417243908                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       417243908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    116501165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    329844889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst       833253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       154306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    173594452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    338023116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     35274393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     57185870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1468655352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       34069                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13520                       # Number of write requests accepted
system.mem_ctrls.readBursts                     34069                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    13520                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2174784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5632                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  865344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2180416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               865280                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     88                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          284                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1718                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              535                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              554                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2073884000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 34069                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                13520                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   18921                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    214.277339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   130.471308                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   265.292263                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7272     51.24%     51.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3461     24.39%     75.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1139      8.03%     83.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          507      3.57%     87.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          380      2.68%     89.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          249      1.75%     91.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          187      1.32%     92.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          144      1.01%     93.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          853      6.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14192                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          836                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.711722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.281136                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.230436                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15             87     10.41%     10.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           296     35.41%     45.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           205     24.52%     70.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           112     13.40%     83.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            70      8.37%     92.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            28      3.35%     95.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           12      1.44%     96.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12      1.44%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            5      0.60%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.36%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            4      0.48%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           836                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          836                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.173445                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.162385                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.628515                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              766     91.63%     91.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               15      1.79%     93.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               42      5.02%     98.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      1.08%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.12%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           836                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    620285250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1257429000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  169905000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18253.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37003.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1048.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       417.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1051.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    417.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    24879                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8441                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.45                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      43579.06                       # Average gap between requests
system.mem_ctrls.pageHitRate                    70.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               4603820760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2512005375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             13824314400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             3323222640                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          16969630080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         118967724135                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          51529457250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           211730174640                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            814.936558                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    100985750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      69420000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1908523000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               4226727960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2306250375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             12546237600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             3668004000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          16969630080                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         118451530710                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          51982285500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           210150666225                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            808.856986                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     67074750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      69420000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1942217250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1475                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     362     47.69%     47.69% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.40%     48.09% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      2      0.26%     48.35% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.13%     48.48% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    391     51.52%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 759                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      360     49.66%     49.66% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.41%     50.07% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       2      0.28%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.14%     50.48% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     359     49.52%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  725                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0              2360952000     94.51%     94.51% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2619000      0.10%     94.62% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1420500      0.06%     94.67% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1020500      0.04%     94.71% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              132049000      5.29%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          2498061000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.994475                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.918159                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.955204                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.36%      0.36% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      6.35%      6.71% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  648     77.60%     84.31% # number of callpals executed
system.cpu0.kern.callpal::rdps                      8      0.96%     85.27% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.12%     85.39% # number of callpals executed
system.cpu0.kern.callpal::rti                     105     12.57%     97.96% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      1.80%     99.76% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.24%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   835                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              157                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.611465                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.759843                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        2697087000     92.77%     92.77% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           210174000      7.23%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements            12385                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          472.613256                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             165478                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            12897                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.830736                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   472.613256                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.923073                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.923073                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          368                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           819184                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          819184                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        90865                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          90865                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        39869                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         39869                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1463                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1463                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1377                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1377                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       130734                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          130734                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       130734                       # number of overall hits
system.cpu0.dcache.overall_hits::total         130734                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16442                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16442                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        51370                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        51370                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          244                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          244                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           34                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           34                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        67812                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         67812                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        67812                       # number of overall misses
system.cpu0.dcache.overall_misses::total        67812                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1016727725                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1016727725                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   3924468023                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3924468023                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     16755500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     16755500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       307004                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       307004                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4941195748                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4941195748                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4941195748                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4941195748                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       107307                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       107307                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        91239                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        91239                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1707                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1411                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1411                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       198546                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       198546                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       198546                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       198546                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.153224                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.153224                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.563027                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.563027                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.142941                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.142941                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.024096                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.024096                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.341543                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.341543                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.341543                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.341543                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 61837.229352                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61837.229352                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 76396.107125                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76396.107125                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 68670.081967                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 68670.081967                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  9029.529412                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9029.529412                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 72866.096679                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72866.096679                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 72866.096679                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72866.096679                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       290075                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         2462                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             5091                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             20                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.978000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   123.100000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7720                       # number of writebacks
system.cpu0.dcache.writebacks::total             7720                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10796                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10796                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        44544                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        44544                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          120                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          120                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        55340                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        55340                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        55340                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        55340                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5646                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5646                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         6826                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         6826                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          124                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          124                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           34                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           34                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        12472                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        12472                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        12472                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        12472                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          285                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          285                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          110                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          110                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          395                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          395                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    389320262                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    389320262                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    603951842                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    603951842                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      7629750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7629750                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       255996                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       255996                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    993272104                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    993272104                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    993272104                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    993272104                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     64164500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     64164500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     24622500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     24622500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     88787000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     88787000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.052615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.052615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.074814                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.074814                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.072642                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.072642                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.024096                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.024096                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.062817                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.062817                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.062817                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.062817                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 68955.058803                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 68955.058803                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 88478.148550                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 88478.148550                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 61530.241935                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61530.241935                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  7529.294118                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7529.294118                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 79640.162284                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79640.162284                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 79640.162284                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79640.162284                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 225138.596491                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 225138.596491                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223840.909091                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223840.909091                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224777.215190                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224777.215190                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             6121                       # number of replacements
system.cpu0.icache.tags.tagsinuse          510.985403                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             647799                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             6631                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            97.692505                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   510.985403                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.998018                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998018                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           228678                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          228678                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       104040                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         104040                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       104040                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          104040                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       104040                       # number of overall hits
system.cpu0.icache.overall_hits::total         104040                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         7236                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         7236                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         7236                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          7236                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         7236                       # number of overall misses
system.cpu0.icache.overall_misses::total         7236                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    417167478                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    417167478                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    417167478                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    417167478                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    417167478                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    417167478                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       111276                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       111276                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       111276                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       111276                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       111276                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       111276                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.065027                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.065027                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.065027                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.065027                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.065027                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.065027                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 57651.669154                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 57651.669154                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 57651.669154                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 57651.669154                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 57651.669154                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 57651.669154                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1113                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               27                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.222222                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         1110                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1110                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         1110                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1110                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         1110                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1110                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         6126                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6126                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         6126                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6126                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         6126                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6126                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    347529020                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    347529020                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    347529020                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    347529020                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    347529020                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    347529020                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.055052                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.055052                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.055052                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.055052                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.055052                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.055052                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 56730.169768                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56730.169768                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 56730.169768                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56730.169768                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 56730.169768                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56730.169768                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                        40                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       9     25.00%     25.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      2      5.56%     30.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      2.78%     33.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                     24     66.67%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                  36                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        9     45.00%     45.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       2     10.00%     55.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      5.00%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                       8     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                   20                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0              1944030000     99.76%     99.76% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 889500      0.05%     99.81% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1424000      0.07%     99.88% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                2298500      0.12%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total          1948642000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.555556                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                   30     81.08%     81.08% # number of callpals executed
system.cpu1.kern.callpal::rdps                      4     10.81%     91.89% # number of callpals executed
system.cpu1.kern.callpal::rti                       3      8.11%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                    37                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  3                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements                5                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          431.347884                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              27042                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              428                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            63.182243                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   431.347884                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.842476                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.842476                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          423                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          315                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          104                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses             5356                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses            5356                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data          856                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total            856                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data          412                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           412                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           11                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            8                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            8                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data         1268                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            1268                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data         1268                       # number of overall hits
system.cpu1.dcache.overall_hits::total           1268                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data           36                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data            5                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            4                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            4                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data           41                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data           41                       # number of overall misses
system.cpu1.dcache.overall_misses::total           41                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data      1406750                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      1406750                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data       168504                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total       168504                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data       211000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       211000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data        75001                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        75001                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data      1575254                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      1575254                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data      1575254                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      1575254                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data          892                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total          892                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data          417                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          417                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           12                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data         1309                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         1309                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data         1309                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         1309                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.040359                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.040359                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.011990                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.011990                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.266667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.266667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.333333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.333333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.031322                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.031322                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.031322                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.031322                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 39076.388889                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 39076.388889                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 33700.800000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33700.800000                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data        52750                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        52750                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 18750.250000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 18750.250000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 38420.829268                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38420.829268                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 38420.829268                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38420.829268                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           19                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           19                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu1.dcache.writebacks::total                3                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data           27                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           27                       # number of ReadReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data            1                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data           27                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           27                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data           27                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           27                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data            9                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total            9                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data           14                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data           14                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            3                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            3                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data       389750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       389750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       160996                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       160996                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data       111750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       111750                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data        68999                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        68999                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data       550746                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total       550746                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data       550746                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total       550746                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       675000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       675000                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data       675000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       675000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.010090                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010090                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.011990                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.011990                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.010695                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.010695                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.010695                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.010695                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 43305.555556                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 43305.555556                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 32199.200000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 32199.200000                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data        37250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        37250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 17249.750000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 17249.750000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data        39339                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total        39339                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data        39339                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total        39339                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       225000                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       225000                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       225000                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       225000                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements               44                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 510                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             551429                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              554                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           995.359206                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          510                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.996094                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.996094                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          143                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             1790                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            1790                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst          823                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            823                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst          823                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             823                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst          823                       # number of overall hits
system.cpu1.icache.overall_hits::total            823                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           50                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3543489                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3543489                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3543489                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3543489                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3543489                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3543489                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst          873                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          873                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst          873                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          873                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst          873                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          873                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.057274                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.057274                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.057274                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.057274                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.057274                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.057274                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 70869.780000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70869.780000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 70869.780000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70869.780000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 70869.780000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70869.780000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3109760                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3109760                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3109760                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3109760                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3109760                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3109760                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.050401                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.050401                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.050401                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.050401                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.050401                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.050401                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 70676.363636                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70676.363636                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 70676.363636                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70676.363636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 70676.363636                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70676.363636                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      2316                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     730     47.77%     47.77% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      2      0.13%     47.91% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.07%     47.97% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    795     52.03%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                1528                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      730     49.93%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       2      0.14%     50.07% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.07%     50.14% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     729     49.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 1462                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1350678500     88.46%     88.46% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                1386000      0.09%     88.55% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1492500      0.10%     88.65% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              173302000     11.35%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1526859000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.916981                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.956806                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      9.09%      9.09% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      9.09%     18.18% # number of syscalls executed
system.cpu2.kern.syscall::4                         4     36.36%     54.55% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      9.09%     63.64% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      9.09%     72.73% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      9.09%     81.82% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      9.09%     90.91% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      9.09%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    11                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.06%      0.06% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   20      1.24%      1.30% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.12%      1.43% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 1485     92.18%     93.61% # number of callpals executed
system.cpu2.kern.callpal::rdps                      4      0.25%     93.85% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.06%     93.92% # number of callpals executed
system.cpu2.kern.callpal::rti                      40      2.48%     96.40% # number of callpals executed
system.cpu2.kern.callpal::callsys                  20      1.24%     97.64% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.31%     97.95% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 33      2.05%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  1611                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel               61                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 37                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 38                      
system.cpu2.kern.mode_good::user                   37                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.622951                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.765306                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel         582151500     47.82%     47.82% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           635176500     52.18%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      20                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements            13019                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          486.519478                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             424425                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            13447                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            31.562802                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   486.519478                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.950233                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.950233                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          428                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          420                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1489899                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1489899                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       203905                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         203905                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       107863                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        107863                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         7278                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         7278                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         7282                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         7282                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       311768                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          311768                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       311768                       # number of overall hits
system.cpu2.dcache.overall_hits::total         311768                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        25858                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        25858                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        16361                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        16361                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          571                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          571                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           46                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           46                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        42219                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         42219                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        42219                       # number of overall misses
system.cpu2.dcache.overall_misses::total        42219                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1885383496                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1885383496                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   1115628906                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1115628906                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     38302000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     38302000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       430006                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       430006                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   3001012402                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   3001012402                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   3001012402                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   3001012402                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       229763                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       229763                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       124224                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       124224                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         7849                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         7849                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         7328                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         7328                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       353987                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       353987                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       353987                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       353987                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.112542                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.112542                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.131706                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.131706                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.072748                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.072748                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.006277                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.006277                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.119267                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.119267                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.119267                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.119267                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 72912.966819                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 72912.966819                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 68188.307927                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 68188.307927                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 67078.809107                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 67078.809107                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  9347.956522                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9347.956522                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 71082.034203                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 71082.034203                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 71082.034203                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 71082.034203                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       108396                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         2761                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             2485                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             25                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    43.620121                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   110.440000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7524                       # number of writebacks
system.cpu2.dcache.writebacks::total             7524                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        15514                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        15514                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        13620                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        13620                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          288                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          288                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        29134                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        29134                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        29134                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        29134                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        10344                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        10344                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data         2741                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         2741                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          283                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          283                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data           46                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           46                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        13085                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        13085                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        13085                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        13085                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            7                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            7                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            7                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            7                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    762482298                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    762482298                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    204227158                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    204227158                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     18493750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     18493750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       360994                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       360994                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    966709456                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    966709456                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    966709456                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    966709456                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      1567000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      1567000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data      1567000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      1567000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.045020                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.045020                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.022065                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.022065                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.036056                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.036056                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.006277                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.006277                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.036965                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.036965                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.036965                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.036965                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 73712.519142                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 73712.519142                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 74508.266326                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 74508.266326                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 65348.939929                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 65348.939929                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  7847.695652                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7847.695652                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 73879.209476                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 73879.209476                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 73879.209476                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 73879.209476                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 223857.142857                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223857.142857                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 223857.142857                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 223857.142857                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             7492                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.854906                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             300188                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             8004                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            37.504748                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.854906                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999717                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999717                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          461                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           402637                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          402637                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       188694                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         188694                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       188694                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          188694                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       188694                       # number of overall hits
system.cpu2.icache.overall_hits::total         188694                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         8874                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         8874                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         8874                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          8874                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         8874                       # number of overall misses
system.cpu2.icache.overall_misses::total         8874                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst    589883453                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    589883453                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst    589883453                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    589883453                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst    589883453                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    589883453                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       197568                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       197568                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       197568                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       197568                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       197568                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       197568                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.044916                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.044916                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.044916                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.044916                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.044916                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.044916                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 66473.231125                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 66473.231125                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 66473.231125                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 66473.231125                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 66473.231125                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 66473.231125                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1087                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               19                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    57.210526                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         1374                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1374                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         1374                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1374                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         1374                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1374                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst         7500                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         7500                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst         7500                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         7500                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst         7500                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         7500                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst    496330290                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    496330290                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst    496330290                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    496330290                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst    496330290                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    496330290                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.037962                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.037962                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.037962                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.037962                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.037962                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.037962                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 66177.372000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 66177.372000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 66177.372000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 66177.372000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 66177.372000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 66177.372000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       871                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     125     44.64%     44.64% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      2      0.71%     45.36% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      1.07%     46.43% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    150     53.57%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 280                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      125     49.21%     49.21% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       2      0.79%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      1.18%     51.18% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     124     48.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  254                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1910217500     97.76%     97.76% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 999000      0.05%     97.81% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                3189500      0.16%     97.98% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               39539500      2.02%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1953945500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.826667                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.907143                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.28%      0.28% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58     16.29%     16.57% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      1.40%     17.98% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  205     57.58%     75.56% # number of callpals executed
system.cpu3.kern.callpal::rdps                      5      1.40%     76.97% # number of callpals executed
system.cpu3.kern.callpal::rti                      71     19.94%     96.91% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      2.53%     99.44% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.56%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   356                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              129                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.519380                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.683673                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        2148518000     97.75%     97.75% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            49547000      2.25%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements             2597                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          458.968732                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              94532                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             3064                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            30.852480                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   458.968732                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.896423                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.896423                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          460                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           208742                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          208742                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        25489                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          25489                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        10075                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         10075                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          517                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          517                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          482                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          482                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        35564                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           35564                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        35564                       # number of overall hits
system.cpu3.dcache.overall_hits::total          35564                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7536                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7536                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         7270                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         7270                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           85                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           85                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           25                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14806                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14806                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14806                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14806                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    401014330                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    401014330                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    467841802                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    467841802                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      6120750                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6120750                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       177502                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       177502                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    868856132                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    868856132                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    868856132                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    868856132                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        33025                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        33025                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        17345                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        17345                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          602                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          602                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          507                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          507                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        50370                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        50370                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        50370                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        50370                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.228191                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.228191                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.419141                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.419141                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.141196                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.141196                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.049310                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.049310                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.293945                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.293945                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.293945                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.293945                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 53213.154193                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 53213.154193                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 64352.379917                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 64352.379917                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 72008.823529                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 72008.823529                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  7100.080000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7100.080000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 58682.705120                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 58682.705120                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 58682.705120                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 58682.705120                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        56631                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          547                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1469                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    38.550715                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    78.142857                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1284                       # number of writebacks
system.cpu3.dcache.writebacks::total             1284                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         5555                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         5555                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         6233                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         6233                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           38                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           38                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        11788                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        11788                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        11788                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        11788                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         1981                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         1981                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         1037                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         1037                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           47                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           25                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           25                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3018                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3018                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3018                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3018                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    125726370                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    125726370                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     74882934                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     74882934                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      2530750                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2530750                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       139998                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       139998                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    200609304                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    200609304                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    200609304                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    200609304                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1119500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1119500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1119500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1119500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.059985                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.059985                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.059787                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.059787                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.078073                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.078073                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.049310                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.049310                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.059917                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.059917                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.059917                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.059917                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 63466.113074                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 63466.113074                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 72211.122469                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 72211.122469                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 53845.744681                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53845.744681                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  5599.920000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5599.920000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 66470.942346                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 66470.942346                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 66470.942346                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 66470.942346                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       223900                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223900                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       223900                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       223900                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             2186                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.506205                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             670992                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2696                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           248.884273                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.506205                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999036                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999036                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          489                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            68612                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           68612                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        30697                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          30697                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        30697                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           30697                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        30697                       # number of overall hits
system.cpu3.icache.overall_hits::total          30697                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         2516                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2516                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         2516                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2516                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         2516                       # number of overall misses
system.cpu3.icache.overall_misses::total         2516                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    142383955                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    142383955                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    142383955                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    142383955                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    142383955                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    142383955                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        33213                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        33213                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        33213                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        33213                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        33213                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        33213                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.075753                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.075753                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.075753                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.075753                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.075753                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.075753                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 56591.397059                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 56591.397059                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 56591.397059                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 56591.397059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 56591.397059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 56591.397059                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          260                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    43.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          330                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          330                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          330                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          330                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          330                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          330                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         2186                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2186                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         2186                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2186                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         2186                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2186                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    119643043                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    119643043                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    119643043                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    119643043                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    119643043                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    119643043                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.065818                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.065818                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.065818                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.065818                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.065818                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.065818                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 54731.492681                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 54731.492681                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 54731.492681                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 54731.492681                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 54731.492681                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 54731.492681                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  285                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 285                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 125                       # Transaction distribution
system.iobus.trans_dist::WriteResp                125                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           42                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          820                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     820                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          168                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          377                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          578                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      578                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                39000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               21000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              475000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              695000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     37447                       # number of replacements
system.l2.tags.tagsinuse                  3804.035906                       # Cycle average of tags in use
system.l2.tags.total_refs                       19289                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     40113                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.480867                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      904.390700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   225.139981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   255.745610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    14.335244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    26.494401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   612.401051                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1602.513328                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    80.187670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    82.827920                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.055200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.013741                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.015609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.001617                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.037378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.097810                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.004894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.005055                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.232180                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2666                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          191                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          775                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1417                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          283                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.162720                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1022349                       # Number of tag accesses
system.l2.tags.data_accesses                  1022349                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         2326                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         1285                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst           11                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst         1836                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         1632                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         1006                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          644                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    8743                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            16531                       # number of Writeback hits
system.l2.Writeback_hits::total                 16531                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           95                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  104                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  8                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          405                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          459                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          106                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   970                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         2326                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1690                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst           11                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst         1836                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2091                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1006                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          750                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9713                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2326                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1690                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst           11                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data            3                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst         1836                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2091                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1006                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          750                       # number of overall hits
system.l2.overall_hits::total                    9713                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         3791                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4354                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data            5                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         5657                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         8866                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         1179                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1280                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 25165                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data           26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           99                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          117                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                247                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               16                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         6343                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         2152                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          691                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9186                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         3791                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10697                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data            5                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         5657                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        11018                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1179                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1971                       # number of demand (read+write) misses
system.l2.demand_misses::total                  34351                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         3791                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10697                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data            5                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         5657                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        11018                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1179                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1971                       # number of overall misses
system.l2.overall_misses::total                 34351                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    316913000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    376538250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2947250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data       452000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    469474500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    752114000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    106857500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    118948500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2144245000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       155995                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       563983                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       159495                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       879473                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        33500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        30500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data        30999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        94999                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    591183750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    193022733                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     67594748                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     851801231                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    316913000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    967722000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2947250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data       452000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    469474500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    945136733                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    106857500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    186543248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2996046231                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    316913000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    967722000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2947250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data       452000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    469474500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    945136733                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    106857500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    186543248                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2996046231                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         6117                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5639                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data            8                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst         7493                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        10498                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         2185                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         1924                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               33908                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        16531                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             16531                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          104                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          212                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              351                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         6748                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         2611                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          797                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10156                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         6117                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        12387                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data            8                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst         7493                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        13109                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         2185                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2721                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                44064                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         6117                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        12387                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data            8                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst         7493                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        13109                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         2185                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2721                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               44064                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.619748                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.772123                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.750000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.625000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.754971                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.844542                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.539588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.665281                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.742155                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.866667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.951923                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.551887                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.703704                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.714286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.636364                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.939982                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.824205                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.867001                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.904490                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.619748                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.863567                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.750000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.625000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.754971                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.840491                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.539588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.724366                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.779571                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.619748                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.863567                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.750000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.625000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.754971                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.840491                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.539588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.724366                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.779571                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 83596.148773                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 86480.994488                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 89310.606061                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data        90400                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 82990.012374                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 84831.265509                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 90634.011874                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 92928.515625                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85207.430956                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  5999.807692                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  5696.797980                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  1363.205128                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3560.619433                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data         6700                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data        15250                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  4428.428571                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5937.437500                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 93202.546114                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 89694.578532                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 97821.632417                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92728.198454                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 83596.148773                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 90466.672899                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 89310.606061                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data        90400                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 82990.012374                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 85781.152024                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 90634.011874                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 94643.961441                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87218.602981                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 83596.148773                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 90466.672899                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 89310.606061                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data        90400                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 82990.012374                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 85781.152024                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 90634.011874                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 94643.961441                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87218.602981                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                13520                       # number of writebacks
system.l2.writebacks::total                     13520                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           33                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           45                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           36                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data          116                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                261                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data          116                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 261                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data          116                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                261                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         3775                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4345                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data            5                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         5624                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         8821                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         1143                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1164                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            24904                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data           99                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data          117                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           247                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           16                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         6343                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         2152                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          691                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9186                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         3775                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        10688                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         5624                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        10973                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         1143                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1855                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             34090                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         3775                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        10688                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         5624                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        10973                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         1143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1855                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            34090                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          285                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          285                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          110                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            7                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          125                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          395                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            7                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          410                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    268290750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    321133000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2162500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data       389000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    396504500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    639200250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     89737000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     97175250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1814592250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       464524                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data        90004                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      1853083                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      2233092                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      4640703                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data        94004                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        36501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       127506                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       293513                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    512884250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    166286767                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     59034252                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    738205269                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    268290750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    834017250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2162500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data       389000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    396504500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    805487017                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     89737000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    156209502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2552797519                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    268290750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    834017250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2162500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data       389000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    396504500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    805487017                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     89737000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    156209502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2552797519                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     60172000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     60172000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     23192000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       634000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data      1476000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1054500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     26356500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     83364000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data       634000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data      1476000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1054500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     86528500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.617133                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.770527                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.613636                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.625000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.750567                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.840255                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.523112                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.604990                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.734458                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.866667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.951923                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.551887                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.703704                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.714286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.636364                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.939982                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.824205                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.867001                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.904490                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.617133                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.862840                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.613636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.625000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.750567                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.837059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.523112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.681735                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.773647                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.617133                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.862840                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.613636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.625000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.750567                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.837059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.523112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.681735                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.773647                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 71070.397351                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 73908.630610                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 80092.592593                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data        77800                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 70502.222617                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 72463.467861                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 78510.061242                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 83483.891753                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72863.485785                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17866.307692                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18000.800000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18718.010101                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 19086.256410                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18788.271255                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18800.800000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18250.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18215.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18344.562500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 80858.308371                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 77270.802509                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 85433.070912                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80361.993142                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 71070.397351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 78033.051085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 80092.592593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data        77800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 70502.222617                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 73406.271485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 78510.061242                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 84209.974124                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74884.057466                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 71070.397351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 78033.051085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 80092.592593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data        77800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 70502.222617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 73406.271485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 78510.061242                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 84209.974124                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74884.057466                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211129.824561                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 211129.824561                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210836.363636                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211333.333333                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 210857.142857                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       210900                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210852                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 211048.101266                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211333.333333                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 210857.142857                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       210900                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 211045.121951                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               25190                       # Transaction distribution
system.membus.trans_dist::ReadResp              25189                       # Transaction distribution
system.membus.trans_dist::WriteReq                125                       # Transaction distribution
system.membus.trans_dist::WriteResp               125                       # Transaction distribution
system.membus.trans_dist::Writeback             13520                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              353                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            101                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             284                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9175                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9165                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        82406                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        83228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  83228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          578                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3045696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3046274                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3046274                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              180                       # Total snoops (count)
system.membus.snoop_fanout::samples             48464                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   48464    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               48464                       # Request fanout histogram
system.membus.reqLayer0.occupancy              659500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           111449500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          182359265                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              8.8                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         159575                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       129929                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         6728                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       109889                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          64961                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    59.115107                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS          10762                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          199                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              133866                       # DTB read hits
system.switch_cpus0.dtb.read_misses              1470                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    3                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           45512                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              97670                       # DTB write hits
system.switch_cpus0.dtb.write_misses              987                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          18471                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              231536                       # DTB hits
system.switch_cpus0.dtb.data_misses              2457                       # DTB misses
system.switch_cpus0.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           63983                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              40892                       # ITB hits
system.switch_cpus0.itb.fetch_misses              533                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   6                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          41425                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1717923                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       274490                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                833370                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             159575                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        75723                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              1033541                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          18694                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles          290                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        20106                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles           92                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           32                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines           111277                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         4219                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      1337899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.622895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.881754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         1173424     87.71%     87.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           11755      0.88%     88.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           24316      1.82%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           14262      1.07%     91.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           32183      2.41%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            8084      0.60%     94.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           11759      0.88%     95.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            6437      0.48%     95.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           55679      4.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      1337899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.092888                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.485103                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles          195524                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1008634                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            97936                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        27083                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          8722                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         8694                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          638                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        719065                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1867                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          8722                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles          208503                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         447365                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       369936                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           111273                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       192100                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        686107                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1135                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         23739                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          7980                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        140091                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       455901                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       894052                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       891107                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         2612                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       331509                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          124384                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        17262                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2016                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           171383                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       129573                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       104347                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        37379                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        27603                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            633320                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        16157                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           601378                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1138                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       154972                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        94946                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        10392                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      1337899                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.449494                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.162552                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1089720     81.45%     81.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        99630      7.45%     88.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        50441      3.77%     92.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        39158      2.93%     95.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        30301      2.26%     97.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        15762      1.18%     99.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         8421      0.63%     99.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         2876      0.21%     99.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1590      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      1337899                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           1283      7.49%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      7.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          9725     56.75%     64.24% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         6129     35.76%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass          455      0.08%      0.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       347491     57.78%     57.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          543      0.09%     57.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     57.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd         1180      0.20%     58.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     58.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     58.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     58.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv          227      0.04%     58.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     58.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     58.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     58.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     58.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     58.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     58.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     58.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     58.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     58.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     58.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     58.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     58.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       141713     23.56%     81.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        99687     16.58%     98.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess        10082      1.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        601378                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.350061                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              17137                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.028496                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      2551236                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       801057                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       561324                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads         7693                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         4004                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         3765                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        614153                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           3907                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         5318                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        35733                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          626                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        11482                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          287                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        22788                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          8722                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         227198                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       193989                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       661573                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         3061                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       129573                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       104347                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        12091                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1443                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents       191742                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          626                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         3176                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         5182                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         8358                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       593637                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       135841                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         7740                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                12096                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              234688                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           82770                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             98847                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.345555                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                569914                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               565089                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           281269                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           383010                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.328937                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.734365                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts       150553                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         5765                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         7578                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      1312510                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.384052                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.280697                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1129238     86.04%     86.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        82472      6.28%     92.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        32493      2.48%     94.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        19128      1.46%     96.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        14999      1.14%     97.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         6515      0.50%     97.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         4123      0.31%     98.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         6415      0.49%     98.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        17127      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      1312510                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       504072                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        504072                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                186705                       # Number of memory references committed
system.switch_cpus0.commit.loads                93840                       # Number of loads committed
system.switch_cpus0.commit.membars               3233                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             69133                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           484451                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         7068                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass        10025      1.99%      1.99% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu       292027     57.93%     59.92% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          530      0.11%     60.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     60.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd         1172      0.23%     60.26% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     60.26% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     60.26% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     60.26% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv          227      0.05%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        97073     19.26%     79.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        92936     18.44%     98.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess        10082      2.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       504072                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events        17127                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads             1941682                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            1334874                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4299                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 380024                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles             3282643                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             494501                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               494501                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      3.474054                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                3.474054                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.287848                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.287848                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          792471                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         384315                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             2505                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          20122                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          8477                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups           1490                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted         1200                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect           61                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups         1060                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits            528                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    49.811321                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS             97                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                 960                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 8                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               8                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                485                       # DTB write hits
system.switch_cpus1.dtb.write_misses                2                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              2                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                1445                       # DTB hits
system.switch_cpus1.dtb.data_misses                10                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses              10                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                137                       # ITB hits
system.switch_cpus1.itb.fetch_misses               40                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses            177                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                   10724                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles         2665                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                  6194                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches               1490                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches          625                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles                 2704                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles            226                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles           40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         2353                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles           69                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.CacheLines              873                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes           33                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples         7944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.779708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.087066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0            6720     84.59%     84.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1              86      1.08%     85.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2             226      2.84%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3              86      1.08%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4             204      2.57%     92.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5              62      0.78%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6              65      0.82%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7              78      0.98%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8             417      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total         7944                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.138941                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.577583                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles            1616                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles         5158                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles              962                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles           96                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles           112                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved           75                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts          5425                       # Number of instructions handled by decode
system.switch_cpus1.rename.SquashCycles           112                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles            1703                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles            146                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles         4769                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles              971                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles          243                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts          4961                       # Number of instructions processed by rename
system.switch_cpus1.rename.LQFullEvents             1                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.RenamedOperands         3336                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups         5746                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups         5743                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps         2497                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps             839                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          275                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           17                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts             1022                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads         1029                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores          565                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          177                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores          109                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded              4328                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          359                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued             4141                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued           27                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined         1255                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined          518                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          274                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples         7944                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.521274                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.179817                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0         6034     75.96%     75.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1          908     11.43%     87.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2          406      5.11%     92.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3          229      2.88%     95.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4          219      2.76%     98.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5           76      0.96%     99.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6           40      0.50%     99.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7           18      0.23%     99.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8           14      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total         7944                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu              7      5.19%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead            83     61.48%     66.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite           45     33.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu         2425     58.56%     58.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult           12      0.29%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead         1023     24.70%     83.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite          510     12.32%     95.87% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess          171      4.13%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total          4141                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.386143                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt                135                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.032601                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads        16388                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes         5958                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses         3947                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses          4276                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads           41                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads          264                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores          130                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           12                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles           112                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles            143                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles            0                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts         4743                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           66                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts         1029                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts          565                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          327                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents             0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect           50                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect           64                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts          114                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts         4024                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts          968                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts          117                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   56                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs                1458                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches             576                       # Number of branches executed
system.switch_cpus1.iew.exec_stores               490                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.375233                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                  3979                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count                 3947                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers             1878                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers             2554                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.368053                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.735317                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts         1286                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls           85                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts          100                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples         7700                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.447792                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.290609                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0         6259     81.29%     81.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1          756      9.82%     91.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2          233      3.03%     94.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3          163      2.12%     96.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4           78      1.01%     97.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5           56      0.73%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6           35      0.45%     98.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7           25      0.32%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8           95      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total         7700                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts         3448                       # Number of instructions committed
system.switch_cpus1.commit.committedOps          3448                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                  1200                       # Number of memory references committed
system.switch_cpus1.commit.loads                  765                       # Number of loads committed
system.switch_cpus1.commit.membars                 27                       # Number of memory barriers committed
system.switch_cpus1.commit.branches               465                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts             3290                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls           73                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass           16      0.46%      0.46% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu         2024     58.70%     59.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult           10      0.29%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead          792     22.97%     82.42% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite          435     12.62%     95.04% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess          171      4.96%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total         3448                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events           95                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads               12297                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes               9710                       # The number of ROB writes
system.switch_cpus1.timesIdled                     23                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                   2780                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles             3886560                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts               3432                       # Number of Instructions Simulated
system.switch_cpus1.committedOps                 3432                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      3.124709                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                3.124709                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.320030                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.320030                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads            4907                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes           2880                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads          10942                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           118                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups         341951                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted       288135                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect         9181                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       206224                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         112339                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    54.474261                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS          19823                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect          276                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              261796                       # DTB read hits
system.switch_cpus2.dtb.read_misses              1275                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   46                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses          129830                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             143061                       # DTB write hits
system.switch_cpus2.dtb.write_misses              189                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  50                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          80721                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              404857                       # DTB hits
system.switch_cpus2.dtb.data_misses              1464                       # DTB misses
system.switch_cpus2.dtb.data_acv                   96                       # DTB access violations
system.switch_cpus2.dtb.data_accesses          210551                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             112959                       # ITB hits
system.switch_cpus2.itb.fetch_misses              652                       # ITB misses
system.switch_cpus2.itb.fetch_acv                  53                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         113611                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 2469378                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles       386886                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1583696                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             341951                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       132162                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              1474616                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          26194                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles          560                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        19129                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles           67                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines           197570                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes         6009                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      1894442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.835970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.184328                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1593891     84.14%     84.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           29345      1.55%     85.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           29697      1.57%     87.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           36953      1.95%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           35546      1.88%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           20224      1.07%     92.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           13953      0.74%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           21588      1.14%     94.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          113245      5.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      1894442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.138477                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.641334                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles          280638                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      1357778                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           222013                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        22084                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         11929                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        23334                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1189                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1419805                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4157                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         11929                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles          296633                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         175175                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1075736                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           227254                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       107715                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1376105                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         3452                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          7199                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         10884                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         62734                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands       945099                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      1732109                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      1731463                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups          583                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps       781060                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          164044                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        26073                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         8241                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           143411                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       261528                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       152688                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        34757                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        29155                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1278834                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36641                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1249710                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1527                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       208814                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       105513                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        18438                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      1894442                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.659672                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.538019                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1472680     77.74%     77.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       136574      7.21%     84.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2        77380      4.08%     89.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        60337      3.18%     92.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        52517      2.77%     94.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        37520      1.98%     96.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        29577      1.56%     98.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        20621      1.09%     99.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         7236      0.38%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      1894442                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          11593     28.77%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         19539     48.49%     77.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         9161     22.74%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass           42      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       813860     65.12%     65.13% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         1729      0.14%     65.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     65.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd          143      0.01%     65.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            2      0.00%     65.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt           18      0.00%     65.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            1      0.00%     65.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv           20      0.00%     65.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     65.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     65.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     65.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     65.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     65.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     65.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     65.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     65.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     65.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     65.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     65.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     65.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.28% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       275960     22.08%     87.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       145718     11.66%     99.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess        12217      0.98%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1249710                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.506083                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              40293                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.032242                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4433730                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1524289                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1210652                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads         1953                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         1031                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses          882                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1288929                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses           1032                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         8266                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        43040                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          137                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1076                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        21089                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          149                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        17480                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         11929                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          55503                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        53454                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1341299                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         3066                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       261528                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       152688                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        26767                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           474                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents        52814                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1076                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         3980                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         7150                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        11130                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1237284                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       263608                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        12427                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                25824                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              407112                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          217613                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            143504                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.501051                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1215627                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1211534                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           649417                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers           878818                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.490623                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.738966                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts       210269                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        18203                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        10329                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      1859265                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.606816                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.769505                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1532423     82.42%     82.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       134440      7.23%     89.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        52734      2.84%     92.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        16069      0.86%     93.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        19549      1.05%     94.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        14164      0.76%     95.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         8247      0.44%     95.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        11494      0.62%     96.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        70145      3.77%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      1859265                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1128231                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1128231                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                350087                       # Number of memory references committed
system.switch_cpus2.commit.loads               218488                       # Number of loads committed
system.switch_cpus2.commit.membars               8894                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            200689                       # Number of branches committed
system.switch_cpus2.commit.fp_insts               835                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1086944                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        15281                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass        21607      1.92%      1.92% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu       733316     65.00%     66.91% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult         1646      0.15%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     67.06% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd          138      0.01%     67.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            1      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt           17      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            1      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv           20      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead       227382     20.15%     87.23% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite       131886     11.69%     98.92% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess        12217      1.08%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total      1128231                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events        70145                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads             3118452                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2712295                       # The number of ROB writes
system.switch_cpus2.timesIdled                   5813                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 574936                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles              580986                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts            1106666                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1106666                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      2.231367                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.231367                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.448156                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.448156                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         1602058                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes         861283                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads              531                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes             446                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads          35335                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         20589                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          50077                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        42541                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         1913                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        29483                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          19674                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    66.729980                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           2665                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          127                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               46529                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1044                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            3426                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              18833                       # DTB write hits
system.switch_cpus3.dtb.write_misses              183                       # DTB write misses
system.switch_cpus3.dtb.write_acv                  21                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses           1210                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               65362                       # DTB hits
system.switch_cpus3.dtb.data_misses              1227                       # DTB misses
system.switch_cpus3.dtb.data_acv                   39                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            4636                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               7730                       # ITB hits
system.switch_cpus3.itb.fetch_misses              574                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   6                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           8304                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  461803                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles        91507                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                253884                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              50077                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        22339                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               212539                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           6946                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          174                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        25124                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles           84                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.CacheLines            33213                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         1249                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       332901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.762641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.072132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          283819     85.26%     85.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            2660      0.80%     86.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2            9040      2.72%     88.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            2667      0.80%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            8822      2.65%     92.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            1766      0.53%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            5309      1.59%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            1373      0.41%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           17445      5.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       332901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.108438                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.549767                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           68639                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       221319                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            34747                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         4922                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          3274                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         1978                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          201                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        210489                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts          638                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          3274                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           71858                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          51348                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       134384                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            36452                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        35585                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        197055                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           610                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           766                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         24157                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       133858                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       235009                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       234778                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups          154                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       106252                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           27606                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        10454                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          816                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            38703                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        38413                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        20330                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         6263                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         2339                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            178313                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         7094                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           181928                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          354                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        36548                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        18573                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4966                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       332901                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.546493                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.227953                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       259115     77.84%     77.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        25588      7.69%     85.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        15477      4.65%     90.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        14484      4.35%     94.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        13053      3.92%     98.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         2642      0.79%     99.24% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         1657      0.50%     99.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          510      0.15%     99.89% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          375      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       332901                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            136      1.80%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      1.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          5293     70.05%     71.85% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         2127     28.15%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       105656     58.08%     58.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          126      0.07%     58.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     58.15% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           27      0.01%     58.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     58.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     58.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     58.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            3      0.00%     58.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     58.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     58.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     58.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     58.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     58.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     58.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     58.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     58.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     58.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     58.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     58.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     58.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        49969     27.47%     85.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        19415     10.67%     96.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         6726      3.70%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        181928                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.393952                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               7556                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.041533                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       703985                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       221848                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       163647                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          682                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          328                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          298                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        189115                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            363                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          702                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads         8858                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          226                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2400                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        13799                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          3274                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          12420                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        32595                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       189637                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1258                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        38413                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        20330                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         5797                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           197                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        32356                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          226                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         1004                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         1849                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         2853                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       179582                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        48144                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         2346                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                 4230                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               67360                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           24740                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             19216                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.388871                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                165863                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               163945                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers            74569                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers            92209                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.355011                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.808695                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        36536                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         2128                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         2585                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       325918                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.465445                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.447863                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       270666     83.05%     83.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        26371      8.09%     91.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        12177      3.74%     94.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         3028      0.93%     95.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         2166      0.66%     96.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         1683      0.52%     96.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         1472      0.45%     97.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7          863      0.26%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         7492      2.30%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       325918                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       151697                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        151697                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 47485                       # Number of memory references committed
system.switch_cpus3.commit.loads                29555                       # Number of loads committed
system.switch_cpus3.commit.membars               1103                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             21741                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               296                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           145710                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         1493                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         2844      1.87%      1.87% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu        93384     61.56%     63.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          113      0.07%     63.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     63.51% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           25      0.02%     63.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     63.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     63.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     63.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            3      0.00%     63.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     63.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     63.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     63.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     63.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     63.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     63.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     63.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     63.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     63.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     63.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     63.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     63.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        30658     20.21%     83.74% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        17944     11.83%     95.57% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         6726      4.43%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       151697                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         7492                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              499960                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             383539                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1392                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 128902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles             3446088                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             148859                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               148859                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      3.102285                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.102285                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.322343                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.322343                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          223501                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         117997                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads              154                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes             155                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          16648                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          4584                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              34575                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             34575                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               125                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              125                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            16531                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             436                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           109                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            545                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10176                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10176                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        12243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        33564                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side           88                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side           45                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        14994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        34176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4371                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         7321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                106802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       391488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1287327                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         2816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side          728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       479616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1320483                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       139840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       256360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3878658                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             572                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            61952                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  61952    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              61952                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           47569500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           9940980                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20740266                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy             72740                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy             24505                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          12373710                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          21978808                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3500457                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           4699971                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
