From a9948dbda4f7869c8227a9e949f380200e848767 Mon Sep 17 00:00:00 2001
From: Joseph Liu <kwliu@nuvoton.com>
Date: Wed, 11 Sep 2024 15:05:42 +0800
Subject: [PATCH] dts: arm64: npcm845-evb: disable fiu drd and decrease i3
 speed

Signed-off-by: Joseph Liu <kwliu@nuvoton.com>
---
 arch/arm64/boot/dts/nuvoton/nuvoton-npcm845-evb.dts | 7 +++++--
 1 file changed, 5 insertions(+), 2 deletions(-)

diff --git a/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845-evb.dts b/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845-evb.dts
index c543b673a5bb..a61ee7778980 100644
--- a/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845-evb.dts
+++ b/arch/arm64/boot/dts/nuvoton/nuvoton-npcm845-evb.dts
@@ -263,6 +263,9 @@ &serial5 {
 
 &fiu0 {
 	status = "okay";
+	reg = <0x0 0xfb000000 0x0 0x1000>;
+	reg-names = "control";
+
 	spi-nor@0 {
 		compatible = "jedec,spi-nor";
 		#address-cells = <1>;
@@ -695,7 +698,7 @@ &i2c26 {
 
 &i3c0 {
 	status = "okay";
-	i3c-scl-hz = <12500000>;
+	i3c-scl-hz = <8000000>;
 	i2c-scl-hz = <400000>;
 	use-dma;
 	mctp-controller;
@@ -703,7 +706,7 @@ &i3c0 {
 
 &i3c1 {
 	status = "okay";
-	i3c-scl-hz = <12500000>;
+	i3c-scl-hz = <8000000>;
 	i2c-scl-hz = <400000>;
 };
 
-- 
2.34.1

