Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/SisDigAva/P17_Shift_Registers/Shift_Registers_B_tb_isim_beh.exe -prj C:/SisDigAva/P17_Shift_Registers/Shift_Registers_B_tb_beh.prj work.Shift_Registers_B_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/SisDigAva/P17_Shift_Registers/Shift_Registers.vhd" into library work
Parsing VHDL file "C:/SisDigAva/P17_Shift_Registers/Shift_Registers_B_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture shift_registers_arch of entity Shift_Registers [shift_registers_default]
Compiling architecture behavior of entity shift_registers_b_tb
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable C:/SisDigAva/P17_Shift_Registers/Shift_Registers_B_tb_isim_beh.exe
Fuse Memory Usage: 36660 KB
Fuse CPU Usage: 1640 ms
