module registerMips ( input [4:0]D,
							 input clk,
							 input rst,
							 output reg[4:0]Q);
       
always @ (posedge clk)
 if (rst)
  Q<=0;
 else
  Q<=D;
  
endmodule
