###############################################################################
# Configuration file for to test circuits with relative placement constraints
###############################################################################

# Path to directory of circuits to use
circuits_dir=benchmarks/verilog

# Path to directory of architectures to use
archs_dir=arch/timing

# Add architectures to list to sweep
arch_list_add=k6_frac_N10_frac_chain_mem32K_40nm.xml

# Add circuits to list to sweep
circuit_list_add=boundtop.v
circuit_list_add=ch_intrinsics.v
circuit_list_add=spree.v
circuit_list_add=stereovision3.v

# Constrain the IOs
circuit_constraint_list_add=(stereovision3.v,    constraints=../../../../constraints/stereovision3_constraint.xml)
circuit_constraint_list_add=(ch_intrinsics.v,    constraints=../../../../constraints/ch_intrinsics_constraint.xml)
circuit_constraint_list_add=(spree.v,            constraints=../../../../constraints/spree_constraint.xml)
circuit_constraint_list_add=(boundtop.v,         constraints=../../../../constraints/boundtop_constraint.xml)

# Parse info and how to parse
parse_file=vpr_standard.txt

# How to parse QoR info
qor_parse_file=qor_standard.txt

# Pass requirements
pass_requirements_file=pass_requirements.txt

# Pass the script params while writing the vpr constraints.
script_params=-track_memory_usage -crit_path_router_iterations 100

