================================================================================ 
Commit: 61ff3a5426bb5afb295d4fa072ca11c905cb8f40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:47:36 2024 +0530 
-------------------------------------------------------------------------------- 
Added Doxygen folder and License file for ARL-H 4404_81 label.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoI2cLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoSpiLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitLib/PeiSerialIoUartLib.c
ClientOneSiliconPkg/IpBlock/SerialIo/LibraryPrivate/PeiSerialIoInitPrivateLib/PeiSerialIoInitPrivateLib.c
ClientOneSiliconPkg/IpBlock/Smbus/Smm/SmbusArpDisabled.c
ClientOneSiliconPkg/IpBlock/Smbus/Smm/SmbusEntry.c
ClientOneSiliconPkg/IpBlock/Smbus/Smm/SmbusSmm.h
ClientOneSiliconPkg/IpBlock/Smbus/Smm/SmbusSmm.inf
ClientOneSiliconPkg/IpBlock/Smbus/Smm/SmbusTraditionalMm.c
ClientOneSiliconPkg/Pch/Include/Protocol/SmmSmbus.h
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore

================================================================================ 
Commit: acaf5b4e6b87b3c3cc03f1de5f87df5a0a69c34a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:34:36 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_4404_81

Hsd-es-id: N/A"
Original commit date: Tue Oct 8 23:15:56 2024 -0700
Original commit hash: c0ceae77832d836dd80e16c7d109d2aef1964f32

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 81884aaf6458aa390552ca5dd34170593e802046 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:34:29 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[PCH] Modern standby can't WOL due to PCIe RP MSI."

[Issue Description]
Hang observed while connecting TBT/Type-C devices to BOBCAT in hot plug
state with BIOS 4404_80

[Resolution]
Package/Module: ClientOneSiliconPkg

[Impacted Platform]
ARL H

Hsd-es-id: 16025709475
Original commit date: Wed Oct 9 11:19:23 2024 +0530
Change-Id: Ia14fc58af72e6d838891932c731783010245a5e0
Original commit hash: 6c41ffa3346a6d17816e9c37c5a80f6554417bcc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Smm/PchPcieSmm.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 7d631663aa34847f86d5fe0c43bd822c3f346273 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:34:22 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_4404_80

Hsd-es-id: N/A"
Original commit date: Thu Oct 3 10:58:14 2024 -0700
Original commit hash: a334dadda7e93292ecac0bf8afed125a02108b8d

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7bdbec1f8e77de8d95c5f8984094025f2b22306c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:34:17 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL][ARL] Program Branch BIOS ID Override

[Feature Description]
MTL H Program Branch BIOS ID Override

Package/Module: MeteorLakeBoardPkg

[Impacted Platform]
MTL H

Hsd-es-id: N/A
Original commit date: Thu Oct 3 22:47:34 2024 +0530
Change-Id: I9b2a94067874916fcc72149cebb0a3bdfdaff05e
Original commit hash: 7b48cb250be1918a81fe2b0ca8835092eb19602f

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0a49ea58fae7405faecc4e7d194dde5b918ac8b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:34:11 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "PrmrrSize is not programed correctly in ARL-U"

[Issue Description]
SUT Hung at PC-9C12 after flashing BIOS v4384_00 on cons parts

[Resolution]
This reverts commit ec02ced52b0c5885cef2aab162208ac57d73dec5.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
MTL

Hsd-es-id: 16025551705
Original commit date: Thu Oct 3 22:42:33 2024 +0530
Change-Id: I531ab22d66a07df006929e92fe9bd22b9e1ad4da
Original commit hash: 0f1d27fd257bce1861ed907d80f21aafc4b276f6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 5b5faeaa95275e7df56c7fea961267ccc6690144 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:34:04 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4404_00

Hsd-es-id: N/A"
Original commit date: Thu Oct 3 09:11:45 2024 -0700
Original commit hash: 3f1111d14009f9f2078848acd2499689ea37725c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2f2f6bab8193329cb16fc1852ffbc0023bc927e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:33:51 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.5.2.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Oct 1 11:59:00 2024 -0700
Change-Id: Iae8d8475791303410cd77c4fab7870507daf22b5
Original commit hash: 123dbd1631f4517e6be49ae4a36b2f43c7aede20

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d0cef2b30503bef6c62a554eaf9d089f7964e871 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:33:44 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.5.1.18

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Oct 1 11:57:39 2024 -0700
Change-Id: I0e207da661b20bd0df83348057b1a252a7e1b758
Original commit hash: bc97e9704e1adb2d91546b5893d29e9f348a6137

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 669ecfbd90e9ff53da326151001eff98abffb6b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:33:37 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-P | LP5] Allow BIOS Menu Input to override tRRSG/tRDRDsg +1

[Feature Description]
MRC allowing external inputs for tRDRDsg on LP5 8400

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ARL-P

Hsd-es-id: 22019548587
Original commit date: Wed Feb 28 12:39:03 2024 -0800
Change-Id: I077354dc0b45d18201e0ab50151e822f1adea579
Original commit hash: 2830b459d11b2a912622f8a4f08f5a8d498d4d67

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 0106901c0fb2a56dbca20a5f518e34c67dbad4f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:33:30 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.5.1.17

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Sep 27 17:25:56 2024 -0700
Change-Id: I3c34a7c0d5d441db858836495928dc44d8e13e8c
Original commit hash: 1b52c1cd17ce52ad9ff71dafc61fa4e528921338

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3765bb2533a4e7386126710cc436221d9dff60da 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:33:23 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] HSIO board file update for CKD DIMM

[Issue Description]
HSIO board with CKD DIMM failed at CKD Configuration due to VPD
is not updated

[Resolution]
Update VpdPcdMrcChannelToCkdQckMapping and VpdPcdMrcPhyClockToCkdDimm
for MTL-S and MTL-P_B2B HSIO board

Package/Module: MeteorLakeBoardPkg\MeteorLakeBoards

[Impacted Platform]
S, H.

Hsd-es-id: 14023530961
Original commit date: Mon Sep 23 23:41:18 2024 -0700
Change-Id: Ib51c903861bb84dbef432ebb48de7def9148caa0
Original commit hash: 6bb2278f086666155d142eb51f75a2cd552b5ef2

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmB2bHsioRvp.dsc

================================================================================ 
Commit: 8aad488d9fd72af36a2084dc8a2e09f20f0789e7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:33:16 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.5.1.16

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Sep 27 17:17:16 2024 -0700
Change-Id: I45d54da9ad5931d42d30a2b62e50548b6b889e84
Original commit hash: e551565e107076d7a3bf33b70fcf2c7d945b6e2a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 834b5cd7147262feb4d5c05f48bfdbfd0014fa6f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:33:09 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL][DDR5] Set RxVrefTempCo for 5600, 6000G4 and 6400 G2...

[Feature Description]
1) MRC must set RxVrefTempCoeff should be set depending on Frequency.
2) MRC must keep the CMOS override and BIOS menu options,
but those will override all speeds to the same value,
and be used by default.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 14023558653
Original commit date: Fri Sep 27 15:49:35 2024 -0700
Change-Id: I6b2e24de3d0c9079c20332f6fe947b8ada6234a9
Original commit hash: 12261e8a0f10a320da90a91615577248d9b9e159

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 46675da1fc2c2a192a8bd7ef1c3cd8fb026c2edd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:33:02 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.5.1.15

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Sep 27 17:13:24 2024 -0700
Change-Id: I6ffc933a8534aac070705f7b1baa8b29d1bbe608
Original commit hash: 376edbef968889fd419d804f5ac8c64164990192

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0d080376b2b7143111e5aafd49d992e08f5c8476 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:32:56 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-P/ARL-P | LP5] - Remove unwanted code that is causing PnP perf...

[Issue Description]
This MRC code for +1 to the tRRSG TAT should have not been merged
since its original request was rejected.

[Resolution]
Remove MRC code for +1 to the tRRSG TAT from SetTurnAroundTiming
function.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14023538033
Original commit date: Thu Sep 26 11:34:16 2024 -0700
Change-Id: Ib74cadb8b23249fcbc5fc27ef177f36edb1a2305
Original commit hash: 270ac581396e38aa388f15e53e0fcb5060f09811

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: c2c69622f9f8bf4097d09abe325d256ef3f57b6a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:32:49 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.5.1.14

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Sep 27 16:50:06 2024 -0700
Change-Id: I4e37571ad732ecc2c7869d8f44b4adb51dd7f780
Original commit hash: d950382cb2af37aa11d0c1f4cf615e0179065702

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 459a2d36aac18ed1d761bc4e3d8453e659851c68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:32:42 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | DDR5] Set MR22 to 0x2 for specific vendors

[Feature Description]
Experimentation was performed to figure out what the value of MR22
should be set to for multiple vendors

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 14023558109
Original commit date: Fri Sep 27 07:40:09 2024 -0700
Change-Id: I1d783804357b4eeacac9d7d2f6da57b9c1b81b51
Original commit hash: 2688a6ea78ef7baab29074e6211d5794740bdfa8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: c8b5eef4aedae6f4674d505fe2db3ce437fbc9ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:32:35 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.5.1.13

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Sep 20 12:50:40 2024 -0700
Change-Id: Ibb8e1ca60f74041883315093d8098c7ac6dc40dd
Original commit hash: 199dc304eec1c86abf59adb6b4c6c18c51d3a3ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dc669e5de09d5d174d7195b008822bbe4fd1b4b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:32:28 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] OC board file update for CKD DIMM

[Issue Description]
OC board with CKD DIMM failed at CKD Configuration due to VPD
is not updated

[Resolution]
Update VpdPcdMrcChannelToCkdQckMapping and VpdPcdMrcPhyClockToCkdDimm
for OC board

Package/Module: MeteorLakeBoardPkg\MeteorLakeBoards

[Impacted Platform]
S

Hsd-es-id: 15016804422
Original commit date: Fri Sep 20 16:54:06 2024 +0800
Change-Id: If66b7b5ae0965a9c7195b7adbfcb3650a190bea8
Original commit hash: 1a138f7cff577c1e61a346d6eb63c9e5f849a10b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc

================================================================================ 
Commit: a081ba64f38fddedcc66326d55da0d5847050752 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:32:22 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.5.1.12

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Sep 20 12:39:23 2024 -0700
Change-Id: I64811656f070403758ecfbcf02ab3294d92692b2
Original commit hash: 1ce8a54f2c7bbf8a40bf46dbd51a2224cbfdbfd6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a40e79a979f82272f8c9821b9e9303f3671d3d41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:32:14 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL/ARL|LP5 DDR5] MRC: DdrIo Init Temp read 0C

[Issue Description]
On the first Cold Boot, the temp readout from PCode reads 0.

[Resolution]
Add a VccSa request for PCode to populate the mailbox for MRC to read
the temp during DDRIO Init

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14023476942
Original commit date: Wed Sep 18 08:31:47 2024 -0700
Change-Id: I4834a335bf1a77a83b2afc03dafda2ab7e3ec7ed
Original commit hash: a91658a763cb4545790f6dd8dbe4f69c162d9495

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: face5d32aa006c1e72d6f65e9afa6f3c067acc46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:32:08 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.5.1.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Sep 20 12:27:56 2024 -0700
Change-Id: I1b75a3eeb1fc271fd2b8d9888e0172c7bf63b4c1
Original commit hash: 77b7d76e9f65d648fcab358d1d3e54dfb5c34198

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d50b712dc609c13a0b100b8aac00115208546791 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:32:00 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | DDR5] Add MRC knob for CKD Disable

[Feature Description]
Provide an input knob to force CKD in BypassMode

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL DDR5 with CKD

Hsd-es-id: 15016570939
Original commit date: Mon Aug 5 15:48:56 2024 +0800
Change-Id: Ifd3af4a933e4fbf5cbcbe7eb80511c6ff8bc527b
Original commit hash: 0a3f8540cf7ac7316ca689febd71d8a478842e21

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: d84860c56d102f4c9795a6f9adce23ed6a493d24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:31:52 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.5.1.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Sep 20 12:26:18 2024 -0700
Change-Id: I5a2aad5b0d4f8c06f6f52879c535f03d3068364b
Original commit hash: 78aa379b1f366d8f1894e1ebd6856d147d46058d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 520f26a904653e38c11b3cad20d9c9d86e83f793 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:31:45 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Setup board file to pass in CKD Mapping

[Feature Description]
Update BoardVpd to pass in VpdPcdMrcChannelToCkdQckMapping and
VpdPcdMrcPhyClockToCkdDimm

Package/Module: MeteorLakeBoardPkg\MeteorLakeBoards

[Impacted Platform]
ALL

Hsd-es-id: 15016729196
Original commit date: Thu Aug 15 10:53:31 2024 +0800
Change-Id: I5a34f560dccabd1093f778e0ab58ca7551fae939
Original commit hash: 5e61be4ad45646253674c4e142a868e9c3d5df0b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDDR5MemSDTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDdr5SODimmRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDdr5SODimmRvpBomSku.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdArlHDdr5SODimmErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvpBomSku.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc

================================================================================ 
Commit: 5f5c10e8048e3828b3a3abde688905003dd60c41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:31:37 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | DDR5] CKD main clock enabling

[Feature Description]
Allow any of 4 clocks to be used as main clock for CKD DIMM
Added:
ChannelToCkdQckMapping[8] and PhyClockToCkdDimm[8] under
MEMORY_CONFIG_NO_CRC
ChannelToCkdQckMapping[8] and PhyClockToCkdDimm[8] to FSPM
PCD PcdMrcChannelToCkdQckMapping0-7, PcdMrcPhyClockToCkdDimm0-7
VPD VpdPcdMrcChannelToCkdQckMapping and VpdPcdMrcPhyClockToCkdDimm
MrcCkdCheckValidInstance to check PhyClockToCkdDimm is valid
Updated:
MrcSetupCkdAddress to get CkdDimmIndex
MrcGetDdr5ClkIndex to get Physical Mc/Ch/R from PhyClockToCkdDimm
MrcCalcCkdDimmPin to get Ckd Dimm/Pin from CkdDimmIndex and
ChannelToCkdQckMapping
MrcClockEnable to enable only main clock if either of the rank
that connected to the DIMM is enabled

Package/Module: ClientOneSiliconPkg, MeteorLakeBoardPkg,
MeteorLakeFspPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
ALL DDR5

Hsd-es-id: 14023347224
Original commit date: Wed Aug 14 13:29:59 2024 +0800
Change-Id: I75211d594b62886ffa9d71b822cc695219ca39de
Original commit hash: 2e1017a70ad996bb93c1d128fcb72cd9891f0ffc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/Include/PlatformBoardConfig.h
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: de42b2aa2776278e295bc15aed005206d61acd58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:31:28 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.5.1.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Sep 6 14:52:53 2024 -0700
Change-Id: I52497901847838fd835563c5e4ab110f7beb64a0
Original commit hash: 5b3ae6da61191a1ba39238e788573457126ec1a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 107679c7e546d3c4519bf7e812613eea770fb485 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:31:21 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL H | LP5] Vendor High Freq Vref Fix

[Feature Description]
A vendor is noticing that the lower initial VrefDq
level can cause failures in early training.
Extending the vref code sweep to include f7467
for the 1D write voltage centering final pass
fixes the training failures.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 22020374767
Original commit date: Mon Aug 12 10:51:21 2024 -0700
Change-Id: I1ea185edb480b03a181a8ae412ab278391c61d82
Original commit hash: 46fabeabdd6bff79f33f1a3c06c757fcff7f39ac

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: f2817445ab0ca4adc8c31e9b43f9f1c191ef154e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:31:14 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.5.1.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Sep 6 14:47:40 2024 -0700
Change-Id: I42c154bb0b92dc091cb7f5c877a14e31d5b5585c
Original commit hash: 0eec6171ff2d062bb39a4bb39d600157b5b2d630

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e6ced0eea365903dade7535146df9503fe53435f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:31:07 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5 | OC] Memory OC freq default at 6400 on ARL-HX

[Issue Description]
Unable to achieve Memory OC freq higher than 6400G4,
with OC enabled and XMP8000 profile selected.
This due to fmax is limited by board design freq check

[Resolution]
Skip MrcBoardDesignFreqCheck if OC is detected.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15016731765
Original commit date: Wed Sep 4 09:16:51 2024 +0800
Change-Id: Idf6931b9719592358e89fd7d2a2606151fc58131
Original commit hash: a4fc572fe8c6f8670f8cb3a3e2a3689c91599a9c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 29f22143f7f7666507609b9b9ac0bda3dcff47fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:31:00 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.5.1.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Sep 6 14:03:01 2024 -0700
Change-Id: I8808f8cc025731a0223a125d732aa6bd0ea631e0
Original commit hash: f3ed071cdd4ad336d996d26bd37eff23ac8b4bb9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a35b47953ce4d9223f68b49c8ca6634f5c45109f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:30:53 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5] LPCAMM2 MiniBIOS SPD Table Fix

[Feature Description]
The MiniBIOS SPD checksum table was not updated to
include the new byte ranges needed for full CAMM2
support. This resulted in zeroed out bytes in
areas there should have been data. Also adjusted
the platform SPD checksum table to include the
full LP5 manufacturing information range.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 18039785188
Original commit date: Tue Aug 27 09:16:40 2024 -0700
Change-Id: Ie3801453d47ec4137958db987e046d317dc73b95
Original commit hash: 72c964ec9f34cf9ede3296a8c74a86b3acb302af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: c12ab8134d9506334749ccaae1a99a5945398ef9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:30:46 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.5.1.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Sep 6 14:02:29 2024 -0700
Change-Id: Icd0cbc392f903cf03e56498a6b8a9e19622e426e
Original commit hash: c3895be0851d5fa9f15416826482ad5e8e46b45d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fb3d9a4f3323f5b433a7bc1c92d25fe03a2ce172 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:30:40 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL DDR5] Fix for PiToCkdScale divide error

[Issue Description]
In customer testing, they encountered IA Exception (instruction error)
during MRC flow due to "PiToCkdScale" was zero.

[Resolution]
To resolve the issue, MRC needs to "return mrcFail" when "PiToCkdScale"
is equal to zero and skip the DIVIDEROUND.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
DDR5

Hsd-es-id: 14023296879
Original commit date: Tue Aug 27 13:54:05 2024 -0700
Change-Id: I39c6ca7373e250d1603820140ab5178d7d48e225
Original commit hash: 7f87d125d3aef2508cb0a568e958307fb948c847

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTrainingPrivate.h

================================================================================ 
Commit: 40577fcae0c3b2ae750dc28f225e59d897271c21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:30:32 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.5.1.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Sep 6 14:02:01 2024 -0700
Change-Id: I32e65d93093effed11d7e07c8f250efae452565b
Original commit hash: 10df1253f6080c08b0926b78ca263ca9f65ca68a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a17eecb470f36b810e2d7de7ef240bd638fb3c93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:30:25 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL H | LP5 CAMM2] LP5 CAMM2 Save MemInfo Fix

[Feature Description]
MemoryInfo had manufacturing data from the SPD
using the standard LP5 range (320-339) for LP
CAMM2. This isn't correct since the manufacturing
info for LPCAMM2 starts at SPD byte 512 rather
than 320. The save/restore flow in the MRC has
been adjusted to rectify this.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 14023285907
Original commit date: Mon Aug 26 10:56:23 2024 -0700
Change-Id: I09605540964695002891df9ba32c3d1666f99f9c
Original commit hash: 1a5da54959756aca191d45138d04f91617cc3866

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.h

================================================================================ 
Commit: 7eac1d29306c97de4ddbfdb48835416cb0560a68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:30:18 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.5.1.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Sep 6 14:01:19 2024 -0700
Change-Id: Ifca1042e27169e085fc5cb4b718fcf06714eac70
Original commit hash: a5baef2dbe46db4615e971f7ffaaf97b1bf334cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e1ace27f6a0f010c231075afd5ddd185edac0a54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:30:12 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | DDR5] MRC Static Code Analysis for Desktop

[Issue Description]
Static Code analyze flagged some issue for Desktop code

[Resolution]
Move the line to the appropriate location.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15015666585
Original commit date: Wed Aug 28 13:58:48 2024 -0700
Change-Id: I9396324d04249b29487133e7baeef9f8faf628b5
Original commit hash: cdd7edc6a3eff198e147a50622ea711264bb0007

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c

================================================================================ 
Commit: 2109c8751ad0538bf296d8f7a3af96e4566433dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:30:05 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.5.1.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Sep 6 14:00:52 2024 -0700
Change-Id: I8c912b8744b72b1cede5ce57210236127514e6c8
Original commit hash: 1ed86ebe95b89ec02965556b05a41eab9538a903

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b0f2c9e6a5c11f490a5701c62e48dff35f295b81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:29:58 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | DDR5] x16 devices to support DFE training

[Issue Description]
DFE training is disabled for x16 device, due to the Vendor
only outputs valid data on Lower DQ, but MRC reads both Lower DQ and
Upper DQ to determine if DFE is supported.

[Resolution]
Skip odd byte of MR111 when detects x16 for the vendor

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL DDR5

Hsd-es-id: 15016678863
Original commit date: Thu Aug 22 21:27:25 2024 +0800
Change-Id: I94109406457d99be81b18446f7f1f29daccb3cd3
Original commit hash: f84d2aa4b79a8b5b542cbbd6cc0f75900c75467b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 0619111d10d36881d07d61409ea8b7f3a7bc9c41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:29:51 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.5.1.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Sep 6 14:00:12 2024 -0700
Change-Id: I6455bcb2a1aa65094a271e7b5a06f865d72d1281
Original commit hash: 9bf344131d5306ac1cdf6cade0adb23fe2303012

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 60ef4d76cdfb226b673edc4a2ebdc09af45b8f3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:29:44 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] CKD Control word is not programmed when DQPI Shift is 0

[Issue Description]
Programming of CkdShiftInCwSteps is in CkdShift check where
CKDShift could be 0 when CkdShiftInCwSteps is 1 due to PiToCkdScale

[Resolution]
Move programming of CkdShiftInCwSteps out of CkdShift check

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL DDR5 with CKD

Hsd-es-id: 15016660659
Original commit date: Tue Aug 20 09:33:19 2024 +0800
Change-Id: I089a0fc8afc9b56dc6df76187a60be8b3747a309
Original commit hash: 4c89941f7e0047e9e171339d0976c5293d580fab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: b3b2d41c161fb81a8b8a4629ca2b50aabb0ef414 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:29:38 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.5.1.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 30 14:44:25 2024 -0700
Change-Id: I06c554b562bb8f25c866353d15b0f86ea2892aeb
Original commit hash: 949be459bc6f5ffd7ca8a19de8c050cb414a6683

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a92375e9c5a76ad1b30b21008c22d13be8791f3f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:29:32 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Round up TxVrefOverride value if not exactly an increment of 5

[Feature Description]
In case of a TxVrefOverride value which is not exactly an increment
of 5 but within valid range(350 to 975), MRC will still accept the
value and round up to the next valid VREF value for programming MR10.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14023165148
Original commit date: Tue Aug 13 15:08:32 2024 -0700
Change-Id: Ibaeaec9e5d3f07a31f296a4debafc07109ecc48b
Original commit hash: 43851d1a3bc1484f7b20e926767a266d05ee092b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c

================================================================================ 
Commit: 905d2dd92e2388f758ab13cc9130c0fae7f7d833 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:29:26 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.5.1.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 30 14:15:44 2024 -0700
Change-Id: I15e5ce68073f2068280720062d3d47f72a5902d4
Original commit hash: d1598cdf0f30a9f597146a1322a6851f64d7a445

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 67fab032699a3d25839a32341af341aa834c0a5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:29:20 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.5.0.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 30 14:09:08 2024 -0700
Change-Id: I21811f50ab845685280a2b5b53d8a0f67a1c37d8
Original commit hash: 33258a67dcddc465ccd545d8fedefb6e0c67291c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3eca867d62da747d4e3e6f61cd1374f517c39e50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:29:14 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4403_00

Hsd-es-id: N/A"
Original commit date: Wed Oct 2 21:31:25 2024 -0700
Original commit hash: 421d94810b49a575b39c05fdbbe493c3fe57f129

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5186baf5a05cf5c3769f12080276f7fed2fc0f09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:29:08 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] Mismatch in defaults between setup and config blocks for HDA

[Issue Description]
The defaults for the HDA config blocks are not synced with the ones
in the setup.

[Resolution]
Program the missing non-zero defaults in config blocks for HDA.

Package/Module:
ClientOneSiliconPkg/IpBlock/Hda

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18040152312
Original commit date: Fri Sep 27 14:14:27 2024 +0200
Change-Id: Idab7e16cd7a03ff4bbed1a426073ed3594441b54
Original commit hash: ce2157e9f56143ff4231936fe0307e9a15a7618c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Hda.h
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/DxeHdaPolicyLib/DxeHdaPolicyLib.c
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaPolicyLib/PeiHdaPreMemPolicyLib.c

================================================================================ 
Commit: 2165547e89447ce0815b615de4769928bf45b57c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:29:02 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4402_00

Hsd-es-id: N/A"
Original commit date: Tue Oct 1 21:31:20 2024 -0700
Original commit hash: 1e98df03ddd335273f686b14dd348820221c75d5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c3a9cd6405fa7748a4a68f171529b8609a96e6b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:28:56 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] Use correct aux temp BAR for LPSS devices

[Issue Description]
Incorrect aux temp BAR is used for PCH LPSS devices, causing
problems with configuring them.

[Resolution]
Fixed the code to use proper BAR for PCH LPSS.

Package/Module: ClientOneSiliconPkg/SerialIo

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18040199009
Original commit date: Wed Sep 11 14:53:53 2024 +0200
Change-Id: I8c3e7fde3a499fe7e5941b0686347473542ac7dc
Original commit hash: 73e247e88c80c62391ca148c31b30419c8c15af2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoI2cSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoSpiSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoI2cSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoI2cSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoSpiSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoSpiSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoUartSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/SerialIoSocLib/PeiSerialIoUartSocLib.inf
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/PeiSerialIoInitPrivateLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/SerialIoI2cSocLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/SerialIoSpiSocLib.h
ClientOneSiliconPkg/IpBlock/SerialIo/IncludePrivate/Library/SerialIoUartSocLib.h

================================================================================ 
Commit: ec2987ee443baa177e10c93ea1e5ded9e718f485 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:28:50 2024 +0530 
-------------------------------------------------------------------------------- 
BIOS AER option for PCIe moved back to Advanced Menu

[Feature Description]
Moved AER option in Advanced Menu

Package/Module:
MeteorLakePlatSamplePkg

[Impacted Platform]
S

Hsd-es-id: 22020509401
Original commit date: Wed Sep 18 10:44:52 2024 +0530
Change-Id: Ic0422e00276ccc36e1db441f53be79a974ebf459
Original commit hash: 54f658d41762118d8a143a739af3c9880325c0e7

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr
MeteorLakePlatSamplePkg/Setup/PchSetup.uni
MeteorLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 971ef492b67a6bd9c47f605a1a24f5efe87ab4d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:28:43 2024 +0530 
-------------------------------------------------------------------------------- 
BIOS reference code change to separate C1e from cstate disable

[Feature Description]
Updated C1e option as enable by default

Package/Module:
PlatSamplePkg

[Impacted Platform]
RPL

Hsd-es-id: 16025328688
Original commit date: Fri Sep 13 19:48:10 2024 +0530
Change-Id: I97b5f60d4390474b191af2628dc38bbf08679224
Original commit hash: 7121dbbad925e97526e2a81154bc31ecc6b569b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPowerManagement/LibraryPrivate/PeiCpuPowerManagementLib/IdleStates.c
MeteorLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
MeteorLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 606a5a55d794986f6c3e12e407832bbad578dc99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:28:37 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] Handle THC CB Full case properly.

[Issue Description]
RC code is mistakenly checking the status of the DMA buffer,
it is full, but it is considered to be empty which is wrong.

[Resolution]
the QuickSPI DMA circular buffer would overflow sometime
so take care of that scenario by checking CB full case

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 16025624625
Original commit date: Fri Sep 27 13:40:08 2024 +0530
Change-Id: I25b7cef0936d790c429ceaf89c4fe6892a4fce62
Original commit hash: 878492eb03f2f370ca34374398224ca67c07c266

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiDriver.c

================================================================================ 
Commit: d1a671fbf2502f71ad38863aadaa4d97ef997cf4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:28:31 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] Resolve THC HID parsing memory leakage issue.

[Issue Description]
Current HidParseInput() allocates memory for LastOutput but
does not free before exiting causing memory leakage.

[Resolution]
Perform Free memory operation for allocated LastOutput before
exiting.

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 16025624585
Original commit date: Fri Sep 27 13:31:15 2024 +0530
Change-Id: I19b9a992cc489e368acafdacbf0226b79700948a
Original commit hash: 151a699fbda0d266d211aa1247931e413c5d3189

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/QuickSpiDriver/QuickSpiHid.c

================================================================================ 
Commit: 73631977451ec437243a41e2cc1c8dca50f8ef07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:28:26 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4401_00

Hsd-es-id: N/A"
Original commit date: Mon Sep 30 21:31:41 2024 -0700
Original commit hash: d85f2d2cfd65553a37ae2924b8e2ec001ef4a02c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8636478a8d891d8c7f205da006efa32f19663176 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:28:20 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] Modern standby can't WOL due to PCIe RP MSI.

[Issue Description]
Modern standby can't wake on LAN due to PCIe RP
MSI sent with reqID for bus 0 instead of bus M.

[Resolution]
BIOS required to write all MTL-S PCH PCIe RPs
mpc.pmme to 0x1, after PCI enumeration,
and before BIOS DONE, regardless of hot-plug
capability enabling. In addition to programming
to enable SMI for PM_PME events.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 22020498964
Original commit date: Wed Sep 18 09:00:55 2024 +0200
Change-Id: If96822a7f216cb15181766cd91fdcd093ce9e364
Original commit hash: 541d5af69450833e7dd360ed95c58452f501dfd2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/Smm/PchPcieSmm.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 53ed25d69b6a377d08597c26ce43f862afa23093 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:28:15 2024 +0530 
-------------------------------------------------------------------------------- 
_DSM to disable ACPI Burst Mode func 0 should return 0x3

[Issue Description]
_DSM to disable ACPI Burst Mode function 0 should return 0x3 to
notify OS that function index 1 is supported

[Resolution]
Updated return buffer value to 0x3 in function index 0 in _DSM method
to disable ACPI burst mode

Package/Module:EcFeaturePkg

[Impacted Platform]
ALL

Hsd-es-id: 14023510646
Original commit date: Mon Sep 23 15:58:47 2024 -0700
Change-Id: I97ac0410d33c11d4977616aba8f9e7325fcfca03
Original commit hash: 4abef441a6d8bbe9d515105385c154cecc2d3aa2

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Ec/EcFeaturePkg/AcpiTables/EcSsdt/EcBase.asl

================================================================================ 
Commit: 461995edd48e1be56fd44e978285d041897304ad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:28:02 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4400_00

Hsd-es-id: N/A"
Original commit date: Sun Sep 29 21:31:19 2024 -0700
Original commit hash: a660c6b68d36fc9361d08d1aeb511ce90495bfd6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6dd30580234924844699e3cc71e93e21e9015c06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:27:56 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4396_00

Hsd-es-id: N/A"
Original commit date: Sat Sep 28 21:31:51 2024 -0700
Original commit hash: a8e6ffd5eabb9df33632589b582f494ce2bbd341

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 63f87d5b3f5ecc2ad0d777221713ef33ab4786df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:27:50 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4395_00

Hsd-es-id: N/A"
Original commit date: Fri Sep 27 21:31:53 2024 -0700
Original commit hash: 6af376133c1cb4d64de01cbb087ffa880e24b89d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b0cc31b6f287d11ea1791689750c4866ab68a529 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:27:44 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] Fix LPSS SPI SEC initialization for MTP-S

[Issue Description]
PCH LPSS SPI cannot be initialized in early boot using current
methods.

[Resolution]
Implemented early initialization for PCH LPSS SPI.

Package/Module: ClientOneSiliconPkg/SerialIo

[Impacted Platform]
MTL-S, ARL-S

Hsd-es-id: 22020506923
Original commit date: Thu Sep 19 15:41:57 2024 +0200
Change-Id: Ia7d96b6dbb456d8d87e773c4add77d3e308fdafe
Original commit hash: 0cc7a8efa85c7d8e6f0b1f92454dd79b32081d98

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/Ia32/SecCpuLib.nasm
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLib.inf
ClientOneSiliconPkg/Cpu/Library/SecCpuLib/SecCpuLibFsp.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchSerialIoSocLib/MtlPchPeiSerialIoSpiSocLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/SecMtlPchPsfLib/SecMtlPchPsfLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/SecMtlPchPsfLib/SecMtlPchPsfLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.c
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLib.inf
ClientOneSiliconPkg/Fru/MtlSoc/Library/SecSocLib/SecSocLibFsp.inf
MeteorLakeFspPkg/MeteorLakeFspPkg.dsc

================================================================================ 
Commit: e546824c72b08ca8d4134f7cf2cc83c0092b0319 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:27:37 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4394_00

Hsd-es-id: N/A"
Original commit date: Thu Sep 26 21:31:21 2024 -0700
Original commit hash: 00adf4f32279b1086e9c821dedc261ab1e54c4b9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 517350c301100be88bc3ba4daf2141df3e7f36cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:27:31 2024 +0530 
-------------------------------------------------------------------------------- 
[USB4] Using Stall instead of Sleep for PCIe RP L23 entry and exit.

[Issue Description]
Sleep time is not always equal to desired sleep time.
The implementation of Sleep is to round the request up to the closet
sleep time and relinquish the thread to another task if applicable.
That is by OS design and the delay may be various case by case
depending on EP and hotplug design.

[Resolution]
Use Stall() instead of Sleep() for PCIe RP L23 entry and exit.

Package/Module:
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/

[Impacted Platform]
ALL

Hsd-es-id: 15016710524
Original commit date: Thu Aug 29 16:26:27 2024 +0800
Change-Id: I156cce2dd62a4fe14c5d6e9637c4c6f88a939240
Original commit hash: 13617716b2a9917b43ffa0a2611fa645af3a4bbc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssItbtPcieRp.asl

================================================================================ 
Commit: 27ddc044f2e2d14bc7fdc4f7727b19d7ab20edc6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:27:25 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-PS][CRB] Detect power button press/release via GPE

[Feature Description]
When performing long press on power button on
Windows, the system gets into sleep/hibernate
mode right after the button press, instead of
wait until the long press duration. Hence now,
we detect the power button press/release via
GPE and take action accordingly.

Package/Module:xDCI

[Impacted Platform]
MTL-PS CRB

Hsd-es-id: 15016716579
Original commit date: Wed Aug 21 09:41:25 2024 +0800
Change-Id: I33e4dc35a4a1a8bb371b11f40b67ec788f7ac542
Original commit hash: 84a90e532330eb57b92aa837afd42a817a717b9a

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkg.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/BoardVpdPcdInit.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5CrbFabB.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
MeteorLakePlatSamplePkg/Features/Embedded/PowerButton/EmbeddedPowerButton.asl
MeteorLakePlatSamplePkg/Features/Embedded/PowerButton/EmbeddedPowerButtonAcpiTables.inf
MeteorLakePlatSamplePkg/Features/Embedded/PowerButton/EmbeddedPowerButtonDxe.c
MeteorLakePlatSamplePkg/Features/Embedded/PowerButton/EmbeddedPowerButtonDxe.inf
MeteorLakePlatSamplePkg/Features/Embedded/PowerButton/EmbeddedPowerButtonMethod.asl
MeteorLakePlatSamplePkg/Features/Embedded/PowerButton/EmbeddedPowerButtonSsdt.asl
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.c
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPostMem.inf

================================================================================ 
Commit: bca94765ef5a223713caf2c9479609f4616fc9c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:27:18 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4393_00

Hsd-es-id: N/A"
Original commit date: Wed Sep 25 21:31:23 2024 -0700
Original commit hash: db93314176e9a6c2c8b13926478b4f5e0ae3fd19

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b5b202116618d11d8e03e489ca8289bbfbf43f3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:27:11 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] WHLK PCIE discrete wlan card BT PLDR test show not support

[Issue Description]
WHLK test fail with PCIE discrete WLAN card

[Resolution]
Root cause:
CBTC and CBTI are default Enable, so _PRR always return BTRT
CNVi/BT power resource.
Solution:
If CNVd exist , Return DBTR
Else , Return BTRT

Package/Module:
BoardPkg

[Impacted Platform]
ALL

Hsd-es-id: 14023509715
Original commit date: Tue Sep 24 15:35:52 2024 +0800
Change-Id: I414d836478f1fdf3c15f637dff0e0288e9802241
Original commit hash: 1047c6df0e2261c2525a1eb582e1804292ba9f98

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/BtReset.asl

================================================================================ 
Commit: 18362b2073616fd8c08a3f3f34ef70695df4210c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:27:06 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4392_00

Hsd-es-id: N/A"
Original commit date: Tue Sep 24 21:31:50 2024 -0700
Original commit hash: db7fb82aa9ecc04c130247fd9d8325881ffa6dd8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: bd51b7c875c54982012220250d413364d20d1596 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:27:00 2024 +0530 
-------------------------------------------------------------------------------- 
PSR: USB drive list display issue under PSR menu

[Issue Description]
USB drive list not updated under PSR menu after disconnecting the
USB drive.

[Resolution]
Shall update form to update list under PSR menu even when no available
flash drives detected.

Package/Module:
Manageability/PsrFeaturePkg

[Impacted Platform]
ARL

Hsd-es-id: 16025556072
Original commit date: Mon Sep 23 11:46:50 2024 +0800
Change-Id: I374ddc8191ddaf01093aa3d975e1085952bbdc46
Original commit hash: 961b61d6e319479d2e5716a312313f781d46c315

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSettings.c
Features/Manageability/PsrFeaturePkg/PsrSetup/PsrSetup.c

================================================================================ 
Commit: 352a48cc112d74561050f945fc687b077342b611 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:26:53 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4390_00

Hsd-es-id: N/A"
Original commit date: Sun Sep 22 21:31:20 2024 -0700
Original commit hash: 68e5b4be7e9e92084e75b5981f622d8b320e3077

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: bbe0da3465572ecbe6db24e099bf6c0b11ec3bde 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:26:48 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Update SMBIOS v3.8 version

[Feature Description]
BIOS must report v3.8 in SMBIOS table (PcdSmbiosVersion).

Package/Module:
BoardPkg/OpenBoardPkgPcdInit.dsc

[Impacted Platform]
ALL

Hsd-es-id: 14023487826
Original commit date: Thu Sep 19 14:32:46 2024 +0800
Change-Id: I3197a3542638caacbca957107e85a0a9a68b645a
Original commit hash: 79ee53026dfaebb41ced1180e902ae0a5121b65e

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeOpenBoardPkg/OpenBoardPkgPcdInit.dsc

================================================================================ 
Commit: 2d246bd67a3a7bb8ef32275c5549b889892af791 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:26:42 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Update SMBIOS v3.8 version in board package

[Feature Description]
BIOS must report v3.8 in SMBIOS table (PcdSmbiosVersion).

Package/Module:
BoardPkg/BoardPkgPcdInit.dsc

[Impacted Platform]
ALL

Hsd-es-id: 14023487826
Original commit date: Thu Sep 19 14:32:21 2024 +0800
Change-Id: I9e8328a77f2bf0c0edfdae2e4e04ec5f70c78fa3
Original commit hash: ced6f0f4f517ee995dcb888c9d191dfa88dfa105

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: fdbe8ed9df220334ef294b230c77916a73ee80e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:26:36 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4386_00

Hsd-es-id: N/A"
Original commit date: Sat Sep 21 21:31:15 2024 -0700
Original commit hash: 8486eb57f9d7cd63dea80048df7f5d7b559a3afc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 3ca88a473dc280301c83a778a8080b1241d4062e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:26:30 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4385_00

Hsd-es-id: N/A"
Original commit date: Fri Sep 20 21:31:19 2024 -0700
Original commit hash: b1841a11ca1c224220cbdfb89b3be7dd03b8b65d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 2424e4c6266233168345013da3d7a2ac0ff85ba0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:26:23 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] System hangs up after change LPSS knobs

[Issue Description]
After disabling LPSS UART and enabling I2C devices
LPSS UART handler is not initialized. Then use it
will trigger CPU exception.

[Resolution]
Initialize LPSS UART handlers separately in flow.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ARL-S

Hsd-es-id: 18040058517
Original commit date: Fri Sep 13 15:45:24 2024 +0200
Change-Id: I877622bd238e938d773567473238f081243b6433
Original commit hash: 90ad9d5d28bcf15e1cd2d85f66b77f3d0f2fc4c5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Library/MtlPchLpssUartLib.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchLpssUartLib/MtlPchPeiLpssUartLib.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/MtlPchLpssUartLib/MtlPchPeiLpssUartLib.inf
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.c
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchInit.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchSerialIoInit.c

================================================================================ 
Commit: 108454de160bb38042d7d53c87ae5f3bd2a3d7de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:26:17 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4384_01

Hsd-es-id: N/A"
Original commit date: Thu Sep 19 21:32:08 2024 -0700
Original commit hash: 190c109cdaf1e461eb4153ac0a223edf2ff90ffc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 1aec4b721e23f444cf1c8b00c86659de274228b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:26:11 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4384_00

Hsd-es-id: N/A"
Original commit date: Thu Sep 19 08:59:04 2024 +0000
Original commit hash: 8a1d76703b10a10bdb1c5822530fbeda1b077e4c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4ff3bda132c20333d6e031bab860ff0c8a07d8f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:26:05 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL] SGOM default value not correct in code.

[Issue Description]
SGOM default value not correct.

[Resolution]
Correct SGOM default value from UEFI variable.

Package/Module:
Connectivity/CnvFeaturePkg

[Impacted Platform]
MLT

Hsd-es-id: 15012992953
Original commit date: Thu Sep 12 14:43:38 2024 +0800
Change-Id: I680c1da1bcaf309b8ae2f35517fec127662a4928
Original commit hash: 4f75a3a76b621c544a4e4205b169aeeb7230eb74

-------------------------------------------------------------------------------- 
[Changed Files]
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariablesVer1.c
Features/Connectivity/CnvFeaturePkg/CnvUefiConfigVariables/CnvUefiConfigVariablesVer2.c

================================================================================ 
Commit: 7009e19cc351492cb216f634f9a01256f4ab7a8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:25:59 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4383_00

Hsd-es-id: N/A"
Original commit date: Wed Sep 18 21:31:57 2024 -0700
Original commit hash: 3c8e9b0e8b5875479fd9da3d24bfed3a3f2625e3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 40fccd48f8dc94cd2dea67b14a474dc4b924c291 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:25:53 2024 +0530 
-------------------------------------------------------------------------------- 
[USB4] DTBT YB when disable TCSS settings from BIOS

[Issue Description]
In OSC, currently CM mode is not being saved to variable (OSCM)
When TCSS is disabled and DTBT is not working on MFDP mode.
So that causes communication goes wrong with OS driver.

[Resolution]
Save CM mode value and return properly when BR pre-boot CM mode is
align with OS expected mode

Package/Module:
BoardPkg/Acpi/AcpiTables/

[Impacted Platform]
All

Hsd-es-id: 16025495433
Original commit date: Fri Sep 13 01:15:13 2024 +0800
Change-Id: I768760173102bca3539ac462cb55ca0001ce0d1f
Original commit hash: 0010d060f846d0ac5d8acf286b3fcb385543f8b1

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl

================================================================================ 
Commit: da0228a333813348b54211386563f23f1cb21e59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:25:47 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4382_00

Hsd-es-id: N/A"
Original commit date: Tue Sep 17 21:31:48 2024 -0700
Original commit hash: 976fe765f5a102bb50f172e292e392dff2fecafc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5b970f656363f2a925899b7f9711af2541f0376b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:25:41 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] Fixing HLK Issues related to USB4 DSD Properties

[Issue Description]
USB4 Systems Have Support For All Type-C connectors failing
due to mix of USBC ports. Even if CPU XHCI Port doesn't
support TBT/USB4 functionality, _DSD for the port was still
getting published leading to HLK Test error.

[Resolution]
Adding a PCD to Map the CPU Type-C Port having TBT/USB4 functionality.
We will and it with CPU XHCI Port Enable Map and pass the value to
ACPI BIOS. Then based the Map value ACPI BIOS will publish the _DSD
Properties of CPU XHCI Ports.

Package/Module:
MeteorLakeBoardPkg/Acpi
ClientOneSiliconPkg/IpBlock/Tcss/Acpi/TcssSsdt

[Impacted Platform]
All

Hsd-es-id: 16025434231
Original commit date: Wed Sep 11 23:53:01 2024 +0530
Change-Id: Ie7e39a03aff6e149d21077096f81c4289939f574
Original commit hash: d1feae2f61fa1b7528d3c653dba2bb629c13f0ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssXhci.asl
MeteorLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
MeteorLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
MeteorLakeBoardPkg/BoardPkg.dec
MeteorLakeBoardPkg/BoardPkgPcdInit.dsc
MeteorLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 588ffe12cb64c44766a69ac6c52284afe2249402 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:25:34 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4381_00

Hsd-es-id: N/A"
Original commit date: Mon Sep 16 21:31:35 2024 -0700
Original commit hash: 4bee004e9f3efe65f8ec1ea6c35dbe395cb31698

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8fe160382d23469f3b93064b1765add2162367be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:25:28 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S][BR] SUT getting gung@10AD PC with Barlow Ridge connected

[Issue Description]
System getting hung at 80 code:10AD with Barlow Ridge connected.

[Resolution]
PCI resource padding returns success status with resource allocation.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ARL-S

Hsd-es-id: 16025483231
Original commit date: Thu Sep 12 01:41:00 2024 +0800
Change-Id: I7fee38fdd9846a0790233029e3d640c713e8dbec
Original commit hash: 297cdddf9c110849d9745a6c0621976cdee10ac6

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugS.c

================================================================================ 
Commit: 7c8f27ef0a674bb6b444400b0d7ef22cbf8899fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:25:22 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4380_00

Hsd-es-id: N/A"
Original commit date: Sun Sep 15 21:31:57 2024 -0700
Original commit hash: 4d8738aea0c56aeb4a498248d35513dfa09dbb3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 909c1e9afc2678e3e449b12f4c62cec58f46459f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:25:16 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4376_00

Hsd-es-id: N/A"
Original commit date: Sat Sep 14 21:31:55 2024 -0700
Original commit hash: 5436c7cff26282a47e5c577b6f02be38d3449dc5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 5b952fae6fc2d2d2daee2f21be2e383a24a289b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:25:10 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4375_00

Hsd-es-id: N/A"
Original commit date: Fri Sep 13 21:31:54 2024 -0700
Original commit hash: 6a2dcea40c956607f96759da033a049d1384b720

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 65a48b689ae9b7bafb4829d52cedfb838cbd9934 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:25:04 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S] CPU "PS_ON#" output keep low level in sleep mode

[Issue Description]
HW/SW DRIPS is reached 98%, but the PS_ON# from CPU still keep low when
system enter S0ix.

[Resolution]
PS_ON check should be proceeded regardless TCSS design.
Fixed the PS_ON check which was added in wrong place in pep.asl file.

Package/Module:PlatSamplePkg

[Impacted Platform]
All

Hsd-es-id: 15016735736
Original commit date: Fri Sep 13 09:00:44 2024 -0700
Change-Id: I33a8c1f030473293b714e8e435be9ac4236f0d1b
Original commit hash: b9140dd911fd0e4f5f063138b09b1b110a355988

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 84280bd771cb715ea9762cbc9042da4bec2829fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:24:58 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4374_00

Hsd-es-id: N/A"
Original commit date: Thu Sep 12 21:32:03 2024 -0700
Original commit hash: 8b1662cc4142996f21fc1b2bf2cdcdc3735590c7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 124567e1e5e9c1104cc4590d075bad6957501171 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:24:52 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4373_00

Hsd-es-id: N/A"
Original commit date: Wed Sep 11 21:31:24 2024 -0700
Original commit hash: 83210f07bb68db1063eed8eb4f362841faf78077

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 0ccf57862d9a3d78244bc79e47677d99cd3fe4c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:24:46 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] Fix SMBus usage in SMM

[Issue Description]
Exception occurs when SMBus is accessed in SMI.

[Resolution]
DxeSmbusLib is linked in SMM, but does not support SMM runtime.
Added SmbusLib instance supporting SMM runtime and additional
code providing SmbusSmmProtocol.

Package/Module: ClientOneSiliconPg/Smbus

[Impacted Platform]
MTL, ARL

Hsd-es-id: 18039765193
Original commit date: Mon Aug 26 10:37:16 2024 +0200
Change-Id: Ic144a9fc28ebf4f277911d7fa3e1160247e647fd
Original commit hash: 614d1d22e43d5693865997003203b3a5e6029b53

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/Dxe.dsc
ClientOneSiliconPkg/Fru/MtlSoc/DxeLib.dsc
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/SmmSmbusLib/InternalSmbusLib.h
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/SmmSmbusLib/SmbusLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/SmmSmbusLib/SmmSmbusLib.c
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/SmmSmbusLib/SmmSmbusLib.inf
ClientOneSiliconPkg/IpBlock/Smbus/LibraryPrivate/SmmSmbusLib/SmmSmbusLib.uni
ClientOneSiliconPkg/IpBlock/Smbus/SmbDriver/SmbusDxe.c
ClientOneSiliconPkg/IpBlock/Smbus/SmbDriver/SmbusDxeSmm.h
ClientOneSiliconPkg/IpBlock/Smbus/SmbDriver/SmbusSmm.c
ClientOneSiliconPkg/IpBlock/Smbus/SmbDriver/SmbusSmm.inf
ClientOneSiliconPkg/Product/MeteorLake/SiPkgDxeLib.dsc
MeteorLakeBoardPkg/BoardPkg.fdf
MeteorLakeOpenBoardPkg/OpenBoardPkg.dsc

================================================================================ 
Commit: 88a0f006a93ee32e4cd48e65bc44d577be251923 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:24:39 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4372_00

Hsd-es-id: N/A"
Original commit date: Tue Sep 10 21:31:20 2024 -0700
Original commit hash: 1cace553b3c89a7c31afbf41003114c8a03d06e6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 319c1e9781429075e5adda250d384656eca68dd3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:24:33 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] PCIe Port 15 and 16 cannot train up Gen3 and Gen4.

[Issue Description]
Customer spotted an issue, that Ports 15 and 16
are unable to train to Gen3 and above speeds.
It was root caused to incorrect access to equalization
registers, and miss in port of change from
previous projects.

[Resolution]
Corrects access to equalization registers
to reflect Pci Config Space, rather than Private
Config Space.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 18039951182
Original commit date: Mon Sep 9 09:06:57 2024 +0200
Change-Id: I28bf97a689e8b6fe6548114b56d1889382cd5b2c
Original commit hash: 95ee9d0ed619692bed2d3e712d28d2eec479e4d2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipEqLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 4b2d89de1923ff0136ae8c4a2a6e57fe8ab5fa16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:24:27 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4371_00

Hsd-es-id: N/A"
Original commit date: Mon Sep 9 21:31:48 2024 -0700
Original commit hash: 2a9af3a838a9bb53a57bacd06d407535367d6522

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4b29e4afa2e6293e2005100bd5507f25a11ee7b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:24:21 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4370_00

Hsd-es-id: N/A"
Original commit date: Sun Sep 8 21:31:20 2024 -0700
Original commit hash: 1b345ad90de4ce8d87fc0a0d681f8692d1d7748b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 4bd3175687825eae273985037949a219cc2f904a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:24:15 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4366_00

Hsd-es-id: N/A"
Original commit date: Sat Sep 7 21:31:14 2024 -0700
Original commit hash: ff47172451822a6e292d4a035e0cc63e0d8f8c1d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c8c63cf472d76b9362e958dcacf1b7def699e080 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:24:09 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4365_00

Hsd-es-id: N/A"
Original commit date: Fri Sep 6 21:31:17 2024 -0700
Original commit hash: b5724ce6b3a0d7b9bf946fe43a43574c5ba2cd64

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 99a70fcfbb42a2dc0b3cb13397902afb055e21e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:24:02 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4364_00

Hsd-es-id: N/A"
Original commit date: Thu Sep 5 21:31:23 2024 -0700
Original commit hash: 0a12b552707ff1dec2e95f337e4ed022e7cd34f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 68365c15c8d36a22ddd6f8c9c01eb66ae0e779fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:23:56 2024 +0530 
-------------------------------------------------------------------------------- 
Incorrect access method for STRPFUSECFG.

[Issue Description]
An error occurs, trying to access
device on Lane 15 and 16.

[Resolution]
This issue has been debugged to incorrect access
method for STRPFUSECFG register, resulting in
fail during readout. This change
corrects access method.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ALL.

Hsd-es-id: 14023369429
Original commit date: Tue Sep 3 10:05:23 2024 +0200
Change-Id: I7fee4022298dfee0ad75c38a0eb9859aa14c4d0f
Original commit hash: 4a733931d73e9d40818992621bf37a57ef7ee896

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 48b7b720d9d0ceb2afdc5c42cf1c9534858123d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:23:50 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] Update ISH MSI BIOS Knob

[Issue Description]
ISH MSI interrupt BIOS knob does not match the
actual function

[Resolution]
-Update ISH MSI knob description
-Add else case to disable knob (in case it was
enabled in previous boot)

Package/Module: PeiMtlPchInitLib

[Impacted Platform]
S

Hsd-es-id: 15016662777
Original commit date: Tue Aug 20 09:48:59 2024 -0700
Change-Id: Ib3166af5423153ad3c65cf18a6260498884fd61f
Original commit hash: a4f16bcd0c0c0660131034ba9557ef452b34cb7c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchIshInit.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: c54c7d9c6f1e3376be6a5e5b4cde88259bbe9227 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:23:44 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H]: Soc atom IPC scalar values incorrect

[Issue Description]
Soc atom IPC scalar values should be 100 rather than 140.
Code logic is wrong when update Soc atom IPC scalar.

[Resolution]
Update Soc atom IPC scalar to 100 for ARL-H rather than ARL-U

Package/Module:
ClientOneSiliconPkg/BaseCpuInfoFruLib

[Impacted Platform]
Mobile

Hsd-es-id: 22020452317
Original commit date: Thu Sep 5 13:09:28 2024 +0800
Change-Id: I528d1636860c66c15294a9a3d49635a371614844
Original commit hash: 30f77cc09c5692f62decfee87b023cd621946a19

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c

================================================================================ 
Commit: eb27dd00075eef85cfd4c895c0b3d8b177c999e4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:23:38 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4363_00

Hsd-es-id: N/A"
Original commit date: Wed Sep 4 22:53:03 2024 -0700
Original commit hash: 5056db96c62e7f5817de75127f647665492e41a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 06fe89fc0bcdff03b27911ab83ce70f4bac46e09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:23:33 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] Invalid PCH SPBC Sideband port id

[Issue Description]
eSPI and SPI are elements of SPBC. On ARL-S there are 2 separate
SPBC - in SOC and in PCH. PCH SPBC has port id 0x72. Wrong SOC
port id 0x6D used for PCH SPBC sideband access.

[Resolution]
Sideband port id fixed.

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
ARL-S

Hsd-es-id: 18039808883
Original commit date: Thu Aug 29 15:00:50 2024 +0200
Change-Id: Ia2dd6ce9d2e3cb9eec901611aecfe6157bb0c263
Original commit hash: 7ba956bdf91315a54fb53bc3dbfd52126a6d7857

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlPch/IncludePrivate/Register/MtlPchSbPortIds.h
ClientOneSiliconPkg/Fru/MtlPch/LibraryPrivate/PeiMtlPchInitLib/MtlPchPmc.c

================================================================================ 
Commit: 26fe5eb39acee21cecc79cc02ca2558a564b0cc9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:23:21 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.12.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Sep 4 03:21:56 2024 -0700
Original commit hash: c2c7ac87ebb67d2ebe6583ba2ecdf778c26030ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 26a00b57a3176f20b6c21b9c982b58109d1f4113 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:23:15 2024 +0530 
-------------------------------------------------------------------------------- 
Graphics Stolen Memory 2 for Dedicated Video Memory Support

[Feature Description]
Integrated Graphics will use the Unified memory during the OS.
if OEMs want to have the Dedicated video memory then OEM can use this
GSM2 feature. by default this feature will be disabled by default.
OEM can choose how much dedicated Video memory they should support
based on the policy IgdGsm2Size.
If the IgdGsm2Size is selected then total usable DRAM will be reduced

Package/Module: Graphics

[Impacted Platform]
ALL

Hsd-es-id: 16025384071
Original commit date: Sun Sep 1 14:32:06 2024 +0530
Change-Id: Ie3544f1f44d7e4d6278a70f9d1d59664a5c04faf
Original commit hash: 4bb10c9fd53c45db925df8e1784eb5e763f66627

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/IncludePrivate/DmaRemappingTable.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen13/GraphicsConfig.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/GraphicsDataHob.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiGraphicsInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/PeiGraphicsDisableInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsInitLibGen13/PeiGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsPolicyLibGen13/PeiGraphicsPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/PeiMemoryInitLibFsp.inf
ClientOneSiliconPkg/IpBlock/Vtd/AcpiTables/DmarVer2.aslc
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.c
ClientOneSiliconPkg/IpBlock/Vtd/LibraryPrivate/DxeVtdInitLib/DxeVtdInitLibVer2.inf
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakeFspPkg/Upd/UpdList/FSPM.txt
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 3bb1a9084b1b236b5981403e62e128c4f344d2af 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:23:01 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] Sndw Initialization fail for desktop SKUs

[Issue Description]
When trying to enable the POST beep support
there is SoundWire initialization that fails.

[Resolution]
The issue is caused by wrong BAR assignment that is not
working for desktop platform SKUs.
Add PPI/Protocol that passes configuration information
of ACE that is necessary to program the device in the audio related
feature packages.

Package/Module:
Features/Audio/SndwFeaturePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 16025357480
Original commit date: Fri Aug 30 12:07:25 2024 +0200
Change-Id: I9faebd479fed7f5ca20aa0d52aff1720cf07571b
Original commit hash: 996ea69fa0da5378b638be32ddf3e2f024dae047

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Protocol/AceConfigInfo.h
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevices.c
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/EarlyDxeDevices.inf
Features/Audio/SndwFeaturePkg/IncludePrivate/Register/SndwAceRegs.h
Features/Audio/SndwFeaturePkg/SndwBeepAlc1308/SndwBeepRltkAlc1308.inf
Features/Audio/SndwFeaturePkg/SndwBeepExample/SndwBeepExample.inf
Features/Audio/SndwFeaturePkg/SndwInitDxe/SndwInitDxe.c
Features/Audio/SndwFeaturePkg/SndwInitDxe/SndwInitDxe.inf

================================================================================ 
Commit: 53f968ad871732cbda8768cc626f429575e3d117 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:22:55 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.12.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 23 21:33:22 2024 -0700
Change-Id: I7199e194017ee8eb019a1173e6191211ffa4d6bb
Original commit hash: 2b7626e961a5740464021363351e3454ed77f86d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2d9923da9e76f9963c51c4b09e7fe022839eab68 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:22:49 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.11.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 23 21:30:06 2024 -0700
Change-Id: I926ce14583d84e2f3a5b70b1c39b92e26d49f089
Original commit hash: 97561022f37eaad664d05f4c19491f2a0c7df678

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 52fa83357ecfb65c40647d4358cf71a492443272 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:22:43 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5 ] Only LP5 CMOS "VDDQ=750mV" for freq > 7467 and VDDQ...

[Feature Description]
1) MRC must set LP5 CMOS VDDQ as follows,
If datarate > 7467 : "VDDQ = 750mV"
If datarate > 6400 : "VDDQ = 725mV"
If datarate > 5400 : "VDDQ = 700mV"
2) MRC must keep LP5 NMOS "VDDQ = 500mV"

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
LP5

Hsd-es-id: 14023232775
Original commit date: Tue Aug 20 20:15:04 2024 -0700
Change-Id: I051820ac08bf4c581a58dc75be2594066914dc3b
Original commit hash: 7c8e9e568e53e917850533f046b81c06ca127df3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: d083f4c3b3b95ad4f6d4c820b374f3b739bb2752 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:22:36 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.11.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 23 21:27:19 2024 -0700
Change-Id: I1c1aa99fafb1e78f82d0380fe7f5a377f8025ea4
Original commit hash: 088bdb6e3abec3d0114c40889d17bac192cd9211

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7b8dadcb340e09cc2fc19520f37c6187cb848d3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:22:30 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-U ARL-H | LP5] Vendor code for "+32" change not working as expected

[Issue Description]
Vendor specific for LP5 2R "WckPi+32" code change is applied even
if "WCK Offset" BIOS Menu option is disabled.

[Resolution]
MRC must check if the "WCK Offset" input option is enabled before
applying the Vendor specific for LP5 2R "WckPi+32" code change.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
LP5

Hsd-es-id: 14023232197
Original commit date: Tue Aug 20 19:05:22 2024 -0700
Change-Id: I167d1dd994d0ec137a369cc3bb180c93c75bb9b1
Original commit hash: f0239f8db528ae220fbbe97f2a2893c2799363c3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: fbab774df5ff9b72771d5c05fa4e79181226d12c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:22:24 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.11.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 23 21:21:05 2024 -0700
Change-Id: I80e29275b3bdc6e7a34020d194890b2e110f6153
Original commit hash: 5b33e03f439cdd0915da97b75c0ab0734172396a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2c1193dcbcc87a26970fa961ee077979b4c658ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:22:19 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H | DDR5] Support 6400G2 BW point on DDR5 platform

[Feature Description]
1) MRC must set the following POR ARL-H due to "PnP" better performance:
"DDR5 Case1: 6400 is max data rate for DDR5 and 3200 is the max qclk"
"ARL-H SAGV points. 3200G4, 4800G4, 6000G4 and 6400G2"

"DDR5 Case2: 5600 is the max data rate for DDR5 (MAX_F_DDR5 <= 5600)"
"ARL-H SAGV points. 3200G4, 4800G4, 5200G4 and 5600G2"

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
DDR5

Hsd-es-id: 14023199482
Original commit date: Wed Jun 5 00:23:55 2024 -0700
Change-Id: I5bad8f1accbc068aea7d835a08d9309840bdefb9
Original commit hash: 27f239508f1dcb5072ce9793ec1e54bf6306f8a8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 9ea3e6a813c85822dc41abd5967299debcbb5e27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:22:13 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.11.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 23 21:20:34 2024 -0700
Change-Id: I52614fca669ce505a1d4898c0ee8e7146d004189
Original commit hash: ac5e2efcb8eb3cb948f0d6e8abcbddf8eff532ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f4b1e03c364701b17ccdb7cb28eafa6b5d17974b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:22:10 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | DDR5] 1DPC split rank not enabled for DDR5

[Issue Description]
By default the 1DPC split rank feature is disable when
the expectation that it should be enabled for ARL

[Resolution]
Edit default value to be enabled and if MTL detected, disabled option

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14023114394
Original commit date: Thu Aug 8 18:38:36 2024 -0700
Change-Id: I9a9b5960df9d6007e3edea92bbe9350c6201b9a5
Original commit hash: 1e09ec3897a763b9d93e6871829a9d92f1b2fdf5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 9699a6de86eab51f82883f1518f9310a5c2b15c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:22:05 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.11.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 23 21:19:54 2024 -0700
Change-Id: I5556c6e77dffbd20fbfb61f5ea21cea9acd962c4
Original commit hash: e30129b939b806423a962b0e816c3eff4f8e922f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 36adf8ee8a7ed16c75c48733c96cfbfe953f9e2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:21:59 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5 DDR5] IBECC EC DIS knob in MrcIbecc

[Feature Description]
IBECC_EC_DIS must be set alongside other IBECC CRs
before IBECC_ACTIVATE is set.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22020391007
Original commit date: Fri Aug 16 11:23:56 2024 -0700
Change-Id: Icf1d334d8f9dce883300a2e8173620d7729e6248
Original commit hash: 40c93e6d1a290308dc12341e5aef5b8c26fc4eb6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: e65b774cb68269160bdb6a801f74249df0033dae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:21:54 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.11.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 23 21:19:08 2024 -0700
Change-Id: I042de68cfbb4a39e8955283e4a4a2a84f58179ea
Original commit hash: 187b2f5e7a8bc6ffcdd219019e8e693fbbebcc5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9c0ba0c9facf315af9a6e598934a15ee3c7eb90d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:21:49 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5] LP5X Memory JEDEC spec violation (tINIT4) on Init...

[Feature Description]
1) MRC must save and set "MC_SCHED_SECOND_CBIT.dis_ck_tristate" before
"tINIT3" and restore at the end of "MRC LP5 Jedec Reset" function
in order to comply with "tINIT4 JEDEC spec".

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
LP5

Hsd-es-id: 14023199476
Original commit date: Mon Jul 22 21:12:20 2024 -0700
Change-Id: I3af00fd7510dac76bbbf3fa7425ebc7b070a55fb
Original commit hash: cf828ed625434c8729b2c635c534091e7ec10102

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c

================================================================================ 
Commit: 0733edde96e61d8c5d6c29f75a689f4231147ec5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:21:44 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.11.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Aug 27 10:00:45 2024 -0700
Change-Id: Ic0ebf46196e06240ed648e50b1a55b827ed66461
Original commit hash: 6fc119046b4be959ffc3572a1a53f204b62f6a69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 97789b835f2aabe5e11627656d443cce7b57c659 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:21:38 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.10.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Aug 27 10:00:24 2024 -0700
Change-Id: I833a046147f45767706c47b2326736a143e4f506
Original commit hash: ad12c7e047fa8f4e52ad4127c4e9a44fb69374ee

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 05f55481d754bec5d3fd7f477aedf50a7b86001a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:21:33 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.19

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Wed Aug 14 17:55:33 2024 -0700
Change-Id: I45854f8a14368cadaf148af7741831acdf641feb
Original commit hash: 87e7356883dc57e0ef9dcf55dcbb71c28d46bb8a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6e54d1b9f1daef5f912239ade779f8b49582a60b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:21:27 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | DDR5 LP5] LP5 FAIL PC:DF38 Write Timing Centering 2D...

[Feature Description]
1) MRC must set a non-zero "VccSa Interpolated delta" value in SSKPD
before "PLL Lock" at "Qclk = 2100MHz", with a resolution of
"10mV per-bit".
2) MRC must define "VccSa Interpolated delta"
in "SSKPD[27:24]" bit fields.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14023185344
Original commit date: Fri Jul 26 16:45:33 2024 -0700
Change-Id: I911149d5c926bf6adc7315805851ec4f42df7819
Original commit hash: e9fe5398cab90f3c6b5a8867662ebc30a9cd06c4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcChipRouting.c

================================================================================ 
Commit: b07bb174f9572056432474a5b788c5a8579c7baa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:21:22 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.18

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 19:45:31 2024 -0700
Change-Id: Ib326f820101707c4f5139f7728df94554cbd974e
Original commit hash: e6de246f1c1c1b3c4a6cca806964086939155a64

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 07477e4fe338faf2d0e15fc5f2a7033348e359e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:21:15 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5] CMOS/NMOS Voltage Changes

[Feature Description]
Voltage for nmos/cmos frequency brackets have
been adjusted as a power saving measure. Vinse
WCK high and low were also violating the JEDEC
limit for 8400 G4 and have been remedied with the
CaVref/NMOS vddq changes.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 22020299135
Original commit date: Fri Jul 26 09:50:32 2024 -0700
Change-Id: I4de410ec445c82e823e276e431700f49c0111bcb
Original commit hash: f1bfccdfafdc327aca246deeeb676f7a468c1545

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 200d46687f095556165b9f4c40bfbe191a81250d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:21:09 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.17

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 19:20:19 2024 -0700
Change-Id: I1921cd7cadd5f919e7f129a91c352873cf0a6a1e
Original commit hash: d95c7a778df36706325ab48119c8e9a4c3a5e9f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e9ba07eca2396e7e6b434e3c77eaf464952961bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:21:04 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H | LP5] Decrease VDDQ to lowest possible level in NMOS mode

[Feature Description]
1. Set LP5 NMOS mode VDDQ to 400mV for ARL only.
2. Pull down initial LP5 NMOS Tx Vref by 5 ticks and initial
CAC Vref by 10 ticks for ARL only.

Package/Module: ClientOneSiliconPkg\IpBlock\MemoryInit\Mtl

[Impacted Platform]
LP5

Hsd-es-id: 22020133185
Original commit date: Fri May 31 09:31:48 2024 -0700
Change-Id: I5cb93a967df979ca2a2b4c1d5a69f92856cb63d5
Original commit hash: 07ca83ea9ff28be0b6b44c916ea7752d54547301

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 3149a7d24e7ae7c416eaa7e4e9dcdf08d37ded89 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:20:58 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.16

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 18:13:48 2024 -0700
Change-Id: Ie51b9e3b4ace5f8baf88e2a334760c0422d5c4a2
Original commit hash: 89cff0d6dd56c2065ac44930782a7b45392aa1ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 40b587b634b376640cd92436621e7a65495f5b08 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:20:52 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] Implement Override for initial DDR5 TxVref value

[Feature Description]
Implement Override for initial DDR5 TxVref value. TxVrefOverride shall
be (0=AUTO) and values from 350 to 975, in increments of 5. This will
represent a percentage (35% to 97.5%), where each increment
represents a change of 0.5%. When TxVrefOverride is 0=AUTO or not
valid range, MRC shall use the default TxVref value already
implemented.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14023090589
Original commit date: Thu Aug 8 12:12:31 2024 -0700
Change-Id: I4f5ccc0078fe9d47d4ed93b895b9f07e087d592d
Original commit hash: a3ce599a679f813b31286b718975e88973345559

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: a2adeb0ce865184c7dff2a450c56066646a61759 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:20:45 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.15

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 18:12:00 2024 -0700
Change-Id: I3f372ce45a0a15e49f7fc7c084b3cc839392decc
Original commit hash: b4c603b03953e923b54cda707702a34885453351

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fc6d36b73627ab6dc643e2f932d203e2b9c6bd34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:20:39 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL-H ARL-H | DDR5] The system occurs 3.2 beeps while mixed DIMMs...

[Issue Description]
When a DDR5 Mixed DIMM x16 vendor configuration includes specific vendor
MRC fails during Write Leveling training.

[Resolution]
During DDR5 Write Leveling training MRC detects specific vendor in the
mixed DIMM x16 configuration and applies a common value from the
lower and upper bytes to all DIMMs as when this common value should be
only applied to the specific vendor detected and not to the others in
the mixed DIMMs.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
DDR5

Hsd-es-id: 22020353137
Original commit date: Wed Aug 7 15:04:01 2024 -0700
Change-Id: I832a77c37322d944c97fef1226a39d78a80938f3
Original commit hash: ee623cf52ef6b89b20f0da421dd8eae5fbde9bff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 1c24523a2b6c6a8938abab0d441821e1ca8dc4f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:20:33 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.14

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 18:11:13 2024 -0700
Change-Id: I65ed601f3243d06e60f0b77efd1dd218377f84b1
Original commit hash: 257ee7ed6719369179089593b493b5ef535309a0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 137bd2c2c6f8776ae7aec02779d63f902b818f2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:20:28 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL][MTL][DDR5][LP5] "Refpi" training failing due to DLL lock loss...

[Feature Description]
MRC must perform "IoReset" before a DLL Reset to avoid an unlocked DLL.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 14023114459
Original commit date: Thu Aug 8 18:09:57 2024 -0700
Change-Id: I55b4babdd06856eb8194047495337c03daf5ad34
Original commit hash: cc4c03500e8a0e9f748884135caeaf5a7d192577

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 33b2b54ed969419f357bdbe01253bb33a11fe5c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:20:22 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.13

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 18:10:08 2024 -0700
Change-Id: Ia4ca6791d0b1503a762d5f3554e2529476ee3d19
Original commit hash: a4ff7fb9e6196b5dd32f4ebf60ff93bca65a2329

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6a4abc18f968543c2c32143413046fe52e24ecf8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:20:16 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL H | LP5] LP5 SaGv G4 Order Change

[Feature Description]
MC design team has noted performance and power
efficiency improvements for LP5 when all SaGv
points are Gear 4 in ascending order.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 22020358794
Original commit date: Fri Aug 2 14:37:18 2024 -0700
Change-Id: I240124c4848b9d20d45e8b2eda2a22dfcd771e7d
Original commit hash: 21c910b90ec6223eb1b6ee843b1cf3d26407b468

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: fd8ff2fd0fafcb370dae37024548e846f52b042c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:20:10 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.12

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 18:08:51 2024 -0700
Change-Id: Ic84c6f2ce493b8b3e8575bc70b82be15e2f718e5
Original commit hash: c0c073fcfb265081ece8e7dd0f23b875f6d309a2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c7c2e7c960de690268e8ad2a5a17663865f4a961 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:20:04 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Max Frequency change in MRC for SAGV Disable

[Feature Description]
Utilize MrcBoardDesignFreqCheck to set MaxFreq to align FreqMax with
POR frequency when SAGV is disabled
1. Update UdimmSDaisy, SoDimmSDaisy, SoDimmHxTee based on POR FreqMax
2. Set BoardStackUp to Freq Limited
2. Set BoardTopology accordingly (0 - Daisy for LGA, 1 - Tee for BGA)

Package/Module:
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl, MeteorLakeBoardPkg

[Impacted Platform]
S

Hsd-es-id: 15016587333
Original commit date: Wed Aug 7 15:28:16 2024 +0800
Change-Id: I189f1982900123737251ea8aab94cab5c5bd3f0b
Original commit hash: 92ac24aee6903d544bf97f3f55d0900909363dc8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: 91d9af4bbd0598673dee8d83c9fbc1055eb05dfb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:19:58 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.11

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 17:53:26 2024 -0700
Change-Id: I6984afeaedf6cacfdae5c2d69e750fadd1c0a919
Original commit hash: a900ace19d41a3204e29a4e4059f39242053c95f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4e63278c810d5471ae796f5a5fbbd3abfb2536f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:19:52 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] MRC_SAFE_VCC_CLK_IOG Removal

[Feature Description]
Set MrcSafeMode[2] MRC_SAFE_VCC_CLK_IOG to 0.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15016583698
Original commit date: Wed Aug 7 10:51:56 2024 +0800
Change-Id: Ia08727a3b7ef957ac8ef03242f64d7644b627334
Original commit hash: f6ac494e6bc3d465bb1d50ef371507a8dc3846a7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: b08527f08943570cef631d65e86ead6806359803 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:19:46 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.10

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 17:52:41 2024 -0700
Change-Id: I82b6c22450f0851c2e62e9fa441a77c94c5a9bc0
Original commit hash: be93a809daf03fc097fc90e3ab7b62b9bc8fcd72

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fcda9fb6bd97e8f2438143fb23ba89709a99ece0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:19:40 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL | LP5] MRC Cap Lp5 Freq for 7500+ frequencies

[Feature Description]
For T3 boards, when a LP5 has a frequency over 7500, then
cap the frequency to 7467 for WP2.

Package/Module: ClientOneSiliconPkg/Ipblock/MemoryInit

[Impacted Platform]
ALL

Hsd-es-id: 22020335882
Original commit date: Fri Aug 2 06:38:54 2024 -0700
Change-Id: I093dccfc20d6325d5096c46092e28bdec0430410
Original commit hash: 8a8dff427580f078c1b721e8938a53a3f1ad1eba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: a3d4258eeeefa0562c395e3eb04b1fe375d30e97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:19:35 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.9

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 17:51:44 2024 -0700
Change-Id: I93cc5cd51fcac2b2777a5675a749282a8ecf913e
Original commit hash: da5fce3f0e00dd1ec95c8378b338d06e4d12464d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d2304c438d1a1c7e3efd45ba344016b2e3e26540 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:19:24 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.8

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 9 17:50:33 2024 -0700
Change-Id: I6edc56b6d0609611fecb21fb84084d4539657550
Original commit hash: 9077e71e6fdd61a9dc63516f4a6a2debba2d14f2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f9be4f3c0d02d61bd3d332104fd160ba114fee8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:19:18 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Boot Time Optimizations

[Feature Description]
Don't run VA traffic in Read MPR to reduce boot time

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15016566559
Original commit date: Fri Aug 2 11:32:20 2024 +0800
Change-Id: I8bdc8d3a326e575e0e0408d4752a4835ca493c5b
Original commit hash: a2ee25837083dd9b9d7a14a48ed7d4896ef8a95c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 32c75a396bda0f56d220a8ffa48ebaa056d4570b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:19:12 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.7

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 16:14:03 2024 -0700
Change-Id: I6535c1251b8e97aca3f1ab7083427b18a398ac38
Original commit hash: c6ae7d3dafdbf0376736e4482753d2bc9c398ad3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 09de7e0c0d831e0c93c89ec11318d84a432c9423 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:19:06 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL_H][LPCAMM] Unit shows low RecEnDelay with 2R vendor at 7467-G4

[Feature Description]
MRC must retrain when SAGV is disabled and LP5 vendor is detected
in order to apply the correct DqsOdtCompOffset and ReadODT settings
at Frequency > 5400.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
M/P LP5

Hsd-es-id: 22020335735
Original commit date: Tue Jul 23 18:20:36 2024 -0700
Change-Id: Iaa62956eb0f6fb3fa4a7190cdcbca0c35f9b59c0
Original commit hash: d2b3ccf3ad08091f60363c348e11856ee659540d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c

================================================================================ 
Commit: aea444f2eea138550d325f19dfd59d4ae6b69872 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:19:00 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.6

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 16:13:33 2024 -0700
Change-Id: Ie4e67cf658b7911d9078dd2e35020c3f40ec026d
Original commit hash: b86eed4072fe5b4d2526ad1adf291eae28bd0a28

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3e7c33f959bf8fa8c09a7bd9ea6d0ae56d8f206c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:18:55 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL | LP5 DDR5] Adjust IBECC Ec Dis Menu

[Feature Description]
Request from Debug teams to switch the menu option
for IBECC EC Dis to be on the same level as
IBECC parity/operation mode rather than embedded
inside IBECC operation mode.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
All

Hsd-es-id: 22020318467
Original commit date: Fri Jul 26 08:38:41 2024 -0700
Change-Id: Ic0f963f8af310c184f11769379041cbe0d35f48d
Original commit hash: 8fe41d376eef89250b2446e1bb118bfe602b107b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 522064d29e3d25ac6a6b78883ba12718fe3670e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:18:49 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.5

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 16:12:31 2024 -0700
Change-Id: I3b17f46c0738ec2293120c0a326eb9fd2afcbbf6
Original commit hash: efce47d42b19f33029f3472bf62555a33cbb2163

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e2558f56abbadc6d7fc252f9477f774ed7e108f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:18:44 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-H | LP5] Use CasLatencies for LPCAMM ID

[Feature Description]
SPD Byte total for CAMM1 actually have always
been 1024 instead of the previously thought 512.
This was used for differentiating CAMM generations.
Instead, MRC will use the discrepancy in Cas
Latency SPD Bytes to discern between CAMM gens.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
H

Hsd-es-id: 22020299016
Original commit date: Mon Jul 22 15:25:00 2024 -0700
Change-Id: Id1b0afca12af88ff436875a7ba638b2bbeeb7978
Original commit hash: 2df06cbf5c7f522e73f15704f45dcab58bda8fbe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: ccb1b81defb70382c6b499cd6f3db7706323d3a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:18:38 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.4

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 16:12:01 2024 -0700
Change-Id: I3b4973da0375bee5274ecfb3b1c9b9c9b6b0fa76
Original commit hash: 6a32c86e16be4d10429848e59f7eb4c0cdfb307d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 53ca587c726d21241d2323e5141a4fc2fc4fbdac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:18:27 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.3

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 16:11:30 2024 -0700
Change-Id: I2784d3b66d3c916b44e5374edd8a6ff68f4e4d78
Original commit hash: 15d7ab73a8b43a88a149378066274023bd29e3cf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2e80e613f71a3ec5d9d289289a61f6b6d7d68b5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:18:21 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] DIMM CACTLE MR22 register update

[Feature Description]
For MR22 CACTLE:
Add B-Die and set to 2 for -S SODIMM
Revert D-Die to 0 for -S UDIMM
Revert to 0 for all -HX

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 15016555060
Original commit date: Thu Aug 1 17:17:48 2024 +0800
Change-Id: I668846a36a5f03b8f60819818c6f8279a77dc3e3
Original commit hash: c88ba94e3574d5e191fe4d2665a964ae7472fb4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 365e6e3bc3f5c97614af579df2180e22059e5cc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:18:14 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.2

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 16:10:53 2024 -0700
Change-Id: I0096a9f31cfb6973f525954649b3086766c3cc57
Original commit hash: 54434abc20809d084859de601610a907959b7910

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4762007ccca487ecae9b9658347ec44c232602e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:18:08 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL ARL] MRC: Vendor Timing Change

[Issue Description]
Vendor has noticed with 16Gb dies from failure analysis in which
Rank 0 read can collide with a read or write with Rank 1 DQ/RDQS.

[Resolution]
Vendor provided a solution in which MRC will adopt. A Bios
knob will be implemented to control the solution.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22020216296
Original commit date: Mon Jun 24 12:11:26 2024 -0700
Change-Id: Idc4bf287f2362b4216876102b5c3c828bbbbf7d0
Original commit hash: 7ce02505f3879ed6751ca027bde0b251952b86ea

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcModeRegisterHandler.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcReset.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: c0cd4ef30cae01ba081f68800253afa6b5b00c97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:18:00 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL-S | DDR5] Low/Failed CmdVref

[Feature Description]
Program MR22 CACTLE to improve CmdVref margin for 6400 DIMM:
LGA:
2 for HX A-Die, MC D-Die
1 for HX M-Die
BGA:
1 for HX A-Die, HX M-Die
0 for MC D-Die
Added ShowDdr5Info to Read MR22

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
S

Hsd-es-id: 22020276850
Original commit date: Wed Jul 17 13:49:45 2024 +0800
Change-Id: Ie46badbc79ce8dbd83f41fa52b3177d96157a519
Original commit hash: 73ecf156912e2357c7c1e563afbbc3067db09ee7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: eb740e0eb6ee057d999b76ac47e8dcc05ac1a072 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:17:53 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.1

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Fri Aug 2 15:52:02 2024 -0700
Change-Id: Ide5bef8a7f494aba57996a2cafe99860bd8ac757
Original commit hash: 32807f6f389cd01cf57bcf3bd035d0a3f7419e6a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2141d09e1f968ca7c36dad815ae26b2406caf202 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:17:47 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] ECC MCA on UDIMM 24Gb ECC 1Rx8 DIMM

[Issue Description]
Memory above 4GB (Per Channel) is not scrubbed causing ecc error
and MCA

[Resolution]
Modify CPGC Test Setup with Block size based on row bit of 4
1. Update Block_Size_Bits_Row to 4
2. Update Base_Repeats using 2^4 rows
3. Update Block_Repeats by multiplying 0.75 and dividing
updated Base_Repeats
4. Update Bank_Inc to 2

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 15016429906
Original commit date: Thu Jul 4 21:19:50 2024 +0800
Change-Id: Ic4d58240f542213662fb463ad0e71963f1e8feef
Original commit hash: dcd918e963c902a31c4fa51e47108ef723a3f943

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcAmt.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: d8e6ed1f7cb1aafed776761c8cf4f4f546d9657c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:17:40 2024 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes MTL MRC 1.4.9.0

[Feature Description]
Update MRC version.

Package/Module: ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl

[Impacted Platform]
ALL

Hsd-es-id: 22014478540
Original commit date: Tue Aug 27 09:56:32 2024 -0700
Change-Id: Ic73731e22149b2a18e7cce0f85d93f0202ce6735
Original commit hash: d3c6e2ca86286696eb3fbdd396f53c78c2e4d77a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a756f10e84ad5a0ada196015f947f417383ecdb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:17:34 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4362_00

Hsd-es-id: N/A"
Original commit date: Tue Sep 3 21:31:23 2024 -0700
Original commit hash: 53b762aab259837591a93cfee517b41d9942fa00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b95ad6550ee242689ca5bce96e168d501ff70217 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:17:28 2024 +0530 
-------------------------------------------------------------------------------- 
[SOC I/O] SOC XHCI HSAAPE is not 0

[Issue Description]
SOC XHCI HSAAPE is not 0

[Resolution]
BIOS to clear HSAAPE

Package/Module: PeiUsbHostControllerInitLib

[Impacted Platform]
All

Hsd-es-id: 14023305161
Original commit date: Thu Aug 29 12:19:33 2024 -0700
Change-Id: I16f6bad97940a6c8ca33dd3093b6275d685968d0
Original commit hash: a5ea6210962f3e423c4a96d15f5d677f0117483b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c

================================================================================ 
Commit: 9e788920548a8592168180702d0b338db7a08696 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:17:22 2024 +0530 
-------------------------------------------------------------------------------- 
Memory Type is incorrect in SMBIOS Type17

[Issue Description]
BIOS reports incorrect memory type in SMBIOS

[Resolution]
Updated SMBIOS Type17 for memory Type17

Package/Module:
SMBIOS

[Impacted Platform]
ALL

Hsd-es-id: 16025031672
Original commit date: Mon Aug 12 23:29:15 2024 +0530
Change-Id: I8a03f66c58c8a54f79987a7fb1af5b2e54b1e64e
Original commit hash: 5148a084f0346d731cd1e002960feff617b4fdf7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosMemory.h
ClientOneSiliconPkg/LibraryPrivate/DxeSmbiosMemoryLib/SmbiosType17.c

================================================================================ 
Commit: c7d69dee48f4f4384afc7dd5ff5f7ce504f07979 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:17:16 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4361_00

Hsd-es-id: N/A"
Original commit date: Mon Sep 2 21:31:23 2024 -0700
Original commit hash: 7a34c43767a7b7069652349c8ee807097bb99d93

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b881fd714d4c2879b381eb2587302ae26ad05117 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:17:10 2024 +0530 
-------------------------------------------------------------------------------- 
[OC] Remove setup option for DLVR Mode

[Feature Description]
Remove setup option for DLVR Mode

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
S

Hsd-es-id: 14023285265
Original commit date: Mon Aug 26 23:04:18 2024 -0700
Change-Id: If231cd807d56cfb7f657b60dede78b8f14e2cb9d
Original commit hash: 92d022c17e91dee5bd22090885a851eb63b67788

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Setup/OverClockSetup.hfr

================================================================================ 
Commit: 92cc707365b2c85a5cb887c38e24922ecccbc90b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:17:06 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4360_00

Hsd-es-id: N/A"
Original commit date: Sun Sep 1 21:31:21 2024 -0700
Original commit hash: 28140f6444607463acd2ce43acdc29168dce6de8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 667da48e860e3a2f5259451342f1c5b25ff93fa5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:17:03 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4356_00

Hsd-es-id: N/A"
Original commit date: Sat Aug 31 21:31:52 2024 -0700
Original commit hash: 1eb5d2097bad6b5ae7d51c108c8b13ab27a5a3e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: daf8059a9903d6386ec110388d7ca2aac2f0b955 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:16:59 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4355_00

Hsd-es-id: N/A"
Original commit date: Fri Aug 30 21:31:22 2024 -0700
Original commit hash: be8c89c1101a55a0bf7280e9593083a8b6c7f8bb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 79baf9bb5290fe3f97e311f571e743452174b908 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:16:53 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4354_00

Hsd-es-id: N/A"
Original commit date: Thu Aug 29 21:32:06 2024 -0700
Original commit hash: e2c11adbba4c052be5f9867cbab06824841f6742

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 6d98ee63108912e6ad0238c00b701e4b70050507 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:16:48 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH] DMI ASPM menu L0s setting removal

[Feature Description]
L0s is not POR.

Package/Module: DMI

[Impacted Platform]
ARL

Hsd-es-id: 16025248320
Original commit date: Wed Aug 21 17:16:08 2024 +0530
Change-Id: I39650bfb6abab42caf644d22d96c30b91a7ee112
Original commit hash: 3ae11d096238aadd6a02348f0894405c42010338

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Dmi/PeiDmiConfig.h
ClientOneSiliconPkg/IpBlock/Dmi/LibraryPrivate/PeiDmiInitLib/PeiDmiInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiDmiSipInitLib.c
MeteorLakePlatSamplePkg/Setup/DmiSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 7c0562140008cfd94f771dfd1e0cac7c2d9f1ad8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:16:43 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4353_00

Hsd-es-id: N/A"
Original commit date: Wed Aug 28 21:31:59 2024 -0700
Original commit hash: 07dcdb31cba390de3664916bd11c971685ecd223

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b8a05833244ae1319f6932b6a47a3d9665aa0daa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:16:39 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4352_00

Hsd-es-id: N/A"
Original commit date: Tue Aug 27 21:31:20 2024 -0700
Original commit hash: bcf3db74ea65012560b0a8acbf04d08cf1cc1ab6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 727f4d7573f05ac9c6f70a977546b6bd397fcaaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:16:33 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL]Policy Default Check mismatch observed in bios with v4346_00

[Issue Description]
Policy Default Check mismatch observed in bios with v4346_00

[Resolution]
Changed the default option for desktop and mobile platforms

Package/Module: PlatSamplePkg

[Impacted Platform]
MTL, ARL

Hsd-es-id: 16025294148
Original commit date: Tue Aug 27 12:59:05 2024 +0530
Change-Id: Id88566fc8d26fd9cd74f56e0ce29abad4ada1120
Original commit hash: ca7b173c8eecf9e5ebd3055453b62d248410ec41

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr

================================================================================ 
Commit: 3c3efe4689ce357a597fb4b2143f13fdcd2a776c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:16:28 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4351_00

Hsd-es-id: N/A"
Original commit date: Mon Aug 26 21:32:01 2024 -0700
Original commit hash: bdefe843b4a53d8c5d16656c7c9e792f2cd12ea2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ea50cdedf4e3beba9d1cad6413fe03d5a0fc5478 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:16:22 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4350_00

Hsd-es-id: N/A"
Original commit date: Sun Aug 25 21:31:20 2024 -0700
Original commit hash: 9f86cc5b7f7a9147a3e79e9e464e1c89735e828d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: ad79b1d7f531d6d1ec48a444452aff42b08bb8c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:16:16 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4346_00

Hsd-es-id: N/A"
Original commit date: Sat Aug 24 21:31:18 2024 -0700
Original commit hash: 4d9b22548c820e3b4de685aef13d5720502e164e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: b1768b62601bc3ab19ddc1ab18a53635a9acb4fc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:16:11 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4345_00

Hsd-es-id: N/A"
Original commit date: Fri Aug 23 21:31:26 2024 -0700
Original commit hash: 03cef5859068b4cbabb508f7cf1648904082fe5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: e927f455e6098a80d986494e1cc5b8b7d2cbcf1a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:16:05 2024 +0530 
-------------------------------------------------------------------------------- 
[MTL][ARL] Correct the Dummy File Check Code Flow

[Issue Description]
- FINDSTR command in batch script would search all the content.
- Expectation of dummy signature shall be start from specific offset.

[Resolution]
- Add the DummyChecker.py script to check the dummy signature in the
specific offset only (0x0)

- Migrate the "FINDSTR" command into new Python script

Package/Module:
BoardPkg/Features/CapsuleUpdate/Tools/ToolScripts
BoardPkg/CapsuleBuild.bat

[Impacted Platform]
ALL

Hsd-es-id: 16025265930
Original commit date: Fri Aug 23 21:23:47 2024 +0800
Change-Id: I7375abeecaa5e3326f11befc0231be8dd675a05a
Original commit hash: d35d1c7bf6aeaa241aef064d8df93ed4803a8d1b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/CapsuleBuild.bat
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/ToolScripts/DummyChecker.py

================================================================================ 
Commit: 73dbae4effff8fc304152a82f04e4de43ebd60a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:16:00 2024 +0530 
-------------------------------------------------------------------------------- 
CATERR occurred during hybrid shutdown cycling with GFx card

[Issue Description]
MPS value for endpoint got override due to 10-bit tag programming.
initialized DctlCtrl variable with value 0 and wrote that value in dctl
register

[Resolution]
Now initialized DctlCtrl variable by reading DCTL register

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 15016637636
Original commit date: Thu Aug 22 02:42:11 2024 +0530
Change-Id: I30a16156dbc0f2e8036a14c9e5aec634f2b5b7a5
Original commit hash: 614821ab69151bfc1aa324d8aafe6c423139bcaf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 7e48a2df73e1b997a912e232d9882774fd1783c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:15:54 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4344_00

Hsd-es-id: N/A"
Original commit date: Thu Aug 22 21:31:22 2024 -0700
Original commit hash: 55b2ee8247f49ebc9f89ae5063d8e904f3f0881a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 8d37a2eb4c0d08fa2356e70239d35e4bcc4b6e12 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:15:48 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.0"

This reverts commit f2bc9d52b38d9b098ce2c7a6d8906264f3f44bfa.

(cherry picked from commit 5a7ce4416ed9f8b39e30b4e0197f9d8dac771c6d)

Wed Aug 21 12:50:35 2024 -0700
Original commit date: Wed Aug 21 12:50:35 2024 -0700
Original commit hash: 18fe54771db99a037657a593a2cff6f0c78b6126

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0fe4fcb41d8a49386c3f8a91351ec8bf97195fff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:15:43 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[ARL] ECC MCA on UDIMM 24Gb ECC 1Rx8 DIMM"

This reverts commit 77166ad61f6e9d7a67543bad1bd48d7b9759e275.

(cherry picked from commit f5c1737c2cbefa45d80bb2945446a0db0d78cfc8)

Wed Aug 21 12:50:34 2024 -0700
Original commit date: Wed Aug 21 12:50:34 2024 -0700
Original commit hash: 69339f1608e56700ff71931926fbc498cfc5886b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/Cpgc20/Cpgc20TestCtl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/CPGC/MrcCpgcApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcAmt.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcTurnAround.c

================================================================================ 
Commit: 55a13d0263cbda96b2efe5e0c6069f92b6707a72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:15:36 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.1"

This reverts commit e0da78b62b51da46b977be0cda76f672b836fa7f.

(cherry picked from commit 39c54425fe29e6508a932f8f1d3caa29005183b7)

Wed Aug 21 12:50:34 2024 -0700
Original commit date: Wed Aug 21 12:50:34 2024 -0700
Original commit hash: 4a6780bf2f71e265903df5699b7c7972ef544517

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6450f897e7edb202bab382dab6ba905cccb19813 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:15:30 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[ARL-S | DDR5] Low/Failed CmdVref"

This reverts commit 04208bd60c110469dcf9ed041e623ec1e25edf2c.

(cherry picked from commit 55513b3d4d400a19d33dc96489905f3378ede64c)

Wed Aug 21 12:50:33 2024 -0700
Original commit date: Wed Aug 21 12:50:33 2024 -0700
Original commit hash: 83ad88f4af5b08980a70856f8c0d375831802d53

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcMcApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 7c5836f8ececfa14f4564428ae135cdd2a49c50e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:15:24 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL ARL] MRC: Vendor Timing Change"

This reverts commit 9cb820e190f67d0727940b20a7d2e510473abcd3.

(cherry picked from commit 984406f93859bb8c9eb71ac169e83d1cfaf270e0)

Wed Aug 21 12:50:33 2024 -0700
Original commit date: Wed Aug 21 12:50:33 2024 -0700
Original commit hash: 8d0358490f26f2ecde9c94ac3181aee6f81503e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Mc/MrcModeRegisterHandler.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcReset.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 5fa5a0b74cdde319e018e92d2e52d7c222952f7d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:15:17 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.2"

This reverts commit 1c6a7e40716039a9ecdbf03449e7ff365fee5812.

(cherry picked from commit 5fbb8d0bdbc087c9dc0154ead79932cbc7a9fd22)

Wed Aug 21 12:50:32 2024 -0700
Original commit date: Wed Aug 21 12:50:32 2024 -0700
Original commit hash: 532b684c8a2c14186ed416003ec9fb72fc67da6f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6d377041e54a62843266f105d4f8b9633bf823d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:15:11 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[ARL-S | DDR5] DIMM CACTLE MR22 register update"

This reverts commit ed8c15f2cfcbc017702af667ef20fc001afe0a3c.

(cherry picked from commit 0cf2e830480258e8e657cd965801f1caa7a4aa6c)

Wed Aug 21 12:50:31 2024 -0700
Original commit date: Wed Aug 21 12:50:31 2024 -0700
Original commit hash: 2469c11f5956140456a0b1917a9f7a6436bf3a15

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 7f8536d429f829bc625189ceb64d4e82b1a8f48f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:15:05 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.3"

This reverts commit 321ee7f1d5c5c4ffb3d9a993086930d47f45712e.

(cherry picked from commit 853cbd529c562b8987b10877267564a20111eef5)

Wed Aug 21 12:50:31 2024 -0700
Original commit date: Wed Aug 21 12:50:31 2024 -0700
Original commit hash: a450679cae4cbd68d251a11863cb0a4ba11710da

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d149afca887d96b39d2238898c6fe47344d7050d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:14:54 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.4"

This reverts commit b1d2529709c4e66158d93663e7f0939f3b9768e0.

(cherry picked from commit c22b01a06e28b3f4606f95394027d86a5e974d34)

Wed Aug 21 12:50:30 2024 -0700
Original commit date: Wed Aug 21 12:50:30 2024 -0700
Original commit hash: 0f8528a469bd75b1169077b83697a89f9f79a9eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 24e9edf872ce6cf7b57ae2e07bf3b82135e3f488 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:14:48 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[ARL-H | LP5] Use CasLatencies for LPCAMM ID"

This reverts commit f5a06061b2b28968a08173ef98f6a3a1980eb21b.

(cherry picked from commit 0bffd3c8da2b6291123cbcb86a49280b641f27f6)

Wed Aug 21 12:50:29 2024 -0700
Original commit date: Wed Aug 21 12:50:29 2024 -0700
Original commit hash: 907faf80e384fd0d612047efd1f68c1ecfa5a54a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: bac56a989a593f72f1694fc18cdc1d894efa5f1f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:14:42 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.5"

This reverts commit 8fb0d1ab4446005737c5912df745be110a0d2aaf.

(cherry picked from commit 9db5fcbea2ed73756cd7d236017246ea90f736c9)

Wed Aug 21 12:50:28 2024 -0700
Original commit date: Wed Aug 21 12:50:28 2024 -0700
Original commit hash: 2d0943d181f1ebd6b1a5a2baaecab99997faa27b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 89005409c7f08963d45b3d4c6aed3ef08ee8e2ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:14:36 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL ARL | LP5 DDR5] Adjust IBECC Ec Dis Menu"

This reverts commit 1cd489cccde2df01ff73d47a8e8840fbf49f24bb.

(cherry picked from commit 7cb1b37ce8b75d6e375a558a19b9a26c073c6c2f)

Wed Aug 21 12:50:28 2024 -0700
Original commit date: Wed Aug 21 12:50:28 2024 -0700
Original commit hash: c11046a38a33b99b79c00bba0acdcfa4fa72c6a9

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 417c1bb84ef8769cecda74b95273dca60ae86539 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:14:30 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.6"

This reverts commit 8603b91ab37ab1b9f19b70a8beed1412c34e30a6.

(cherry picked from commit 01efe4f031338f564c468eccd9ba1da5fc6a789e)

Wed Aug 21 12:50:27 2024 -0700
Original commit date: Wed Aug 21 12:50:27 2024 -0700
Original commit hash: c1d17484cae464e48ed1cea9837edcb6128d8872

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dc5c4c70740c239808b9e729ff6ca7773a2dca2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:14:24 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[ARL_H][LPCAMM] Unit shows low RecEnDelay with 2R vendor at 7467-G4"

This reverts commit 360be96f7ab3dc3a95c13e5883626a07078304d0.

(cherry picked from commit 9e9ff7c1b3bf071b1de5e2e9f16f8638d8d6e128)

Wed Aug 21 12:50:27 2024 -0700
Original commit date: Wed Aug 21 12:50:27 2024 -0700
Original commit hash: 97cbfb7541aca599ce2a6c793b1baf0bd3b3752b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c

================================================================================ 
Commit: d5eaa4e9c5c502a116deb4272cf1f2853fd195ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:14:18 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.7"

This reverts commit ed52bc086e667e6624e224ec5139012ab897340c.

(cherry picked from commit b6c8219a72b23950eb92e6a04c1164622bac8f6a)

Wed Aug 21 12:50:26 2024 -0700
Original commit date: Wed Aug 21 12:50:26 2024 -0700
Original commit hash: 0677092b487e7e2b369b3748a85447e83752f5b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 12bdde6a346f8b257f44ba5773dc8c44779282d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:14:13 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[ARL-S | DDR5] Boot Time Optimizations"

This reverts commit a0700d21a39d89f011ab55a8d3a423717461a062.

(cherry picked from commit fe5fc259da1db08eb019d36ef3500d8932c27ab1)

Wed Aug 21 12:50:25 2024 -0700
Original commit date: Wed Aug 21 12:50:25 2024 -0700
Original commit hash: 2778fb093d0c868134359dd3b4cc7e775e358b25

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 50281d04401635ff691250bd7520a2b7e524ecf6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:14:07 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.8"

This reverts commit 99fe85b4bcf1c832cf00868fa6a56b63439cada9.

(cherry picked from commit 9087fd18824403e386b135f1c4e6d2056467a00a)

Wed Aug 21 12:50:25 2024 -0700
Original commit date: Wed Aug 21 12:50:25 2024 -0700
Original commit hash: 00e8694184b1e31327209c35bc2947d0794d89eb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7bb760be780de49454b81333990ef094ccc601ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:13:56 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.9"

This reverts commit 493dae039d42017516cc731d1ec1fb8ee0f0775d.

(cherry picked from commit 5f739eab027ca32d51bc9cd90bb92f40d44850d7)

Wed Aug 21 12:50:24 2024 -0700
Original commit date: Wed Aug 21 12:50:24 2024 -0700
Original commit hash: 27236bae62803068116581b5ababacdef0affbeb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: cea7f7d5b78bee0c62c6126a8532b4e5319bd6b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:13:50 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[ARL | LP5] MRC Cap Lp5 Freq for 7500+ frequencies"

This reverts commit 675ce493b44826ffc4df230d37bd928ef85c2c5c.

(cherry picked from commit 20c3111b7ea5b564631124edbe20e46dc1451b42)

Wed Aug 21 12:50:23 2024 -0700
Original commit date: Wed Aug 21 12:50:23 2024 -0700
Original commit hash: 36eb7b8af1fe643516622d271d9db498575d7c17

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c

================================================================================ 
Commit: 9e089c54e43ee63db3b66dbca45c305bb96b9567 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:13:44 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.10"

This reverts commit 44b363592dbe06f3af25ea31dfb8c94ef810e241.

(cherry picked from commit 6f3fcc16b2b02abc19944ba4d107c8f70ef59bb2)

Wed Aug 21 12:50:23 2024 -0700
Original commit date: Wed Aug 21 12:50:23 2024 -0700
Original commit hash: 4e3cc2277145db9362e5745a7bfc1ec88dff3c74

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7739746afcd8c63ba2b6b596ab2046bfdc37abef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:13:39 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[ARL-S | DDR5] MRC_SAFE_VCC_CLK_IOG Removal"

This reverts commit bb02e499e659a03887107f85157d32284c53ae70.

(cherry picked from commit 9235388b09b32d85a00ff44e68f15acaf8940d9d)

Wed Aug 21 12:50:22 2024 -0700
Original commit date: Wed Aug 21 12:50:22 2024 -0700
Original commit hash: 23934a280efecf716e2ed0c6368173b554abf2c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 600a629848d94e6af06cc03f698a320c41cb985f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:13:34 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.11"

This reverts commit 705561d896a830b7583ed20bd2f4ba3f6f9791ce.

(cherry picked from commit 5ad7da226b69ba58ccc51f2d31ab8fec4d6bd0d0)

Wed Aug 21 12:50:21 2024 -0700
Original commit date: Wed Aug 21 12:50:21 2024 -0700
Original commit hash: 7b189db8511894bb2e85deadddf5089cd9ae250c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: dc9a0d71eb3390c2a4799ed599d093f7d1d9b70f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:13:29 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[ARL-S | DDR5] Max Frequency change in MRC for SAGV Disable"

This reverts commit b912b570565b46ba3e44df6f700198632221396e.

(cherry picked from commit 47d3c50d070319a6a50e5748ca4cdb31258b00f6)

Wed Aug 21 12:50:21 2024 -0700
Original commit date: Wed Aug 21 12:50:21 2024 -0700
Original commit hash: 22aba6863065d4b11e1f10e78a082df893d51f82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: fab4eb8e60da63e1a68ce21536bc849ec261aeb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:13:24 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.12"

This reverts commit aed049b78d6be9733840e1c73268006b008552f5.

(cherry picked from commit a385fff06099443a8bd9fd0fc924703d2c862a90)

Wed Aug 21 12:50:20 2024 -0700
Original commit date: Wed Aug 21 12:50:20 2024 -0700
Original commit hash: cfe1dc2ea78cc703218536d40ac18d2114eb5c8d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 1cb0cc46f37f9af121dae7d4731dd47a8f721b0f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:13:19 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL ARL H | LP5] LP5 SaGv G4 Order Change"

This reverts commit 4ed5d9d4017a5198b66ea8d06a8c20bef78191a9.

(cherry picked from commit 67102158cfed269b67b7313c586cabf816400820)

Wed Aug 21 12:47:34 2024 -0700
Original commit date: Wed Aug 21 12:47:34 2024 -0700
Original commit hash: a4a91870a86f3d3689d165286aa476f92be7fb58

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: a0983b9ec543a4640758977bbffc2ab595806e7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:13:13 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.13"

This reverts commit 7b7c1265ef9669db8ee021b47a6a6a31b3dd9897.

(cherry picked from commit 1d116a632adf8cdb40bb0c6bb7ad587f8954e126)

Wed Aug 21 12:47:31 2024 -0700
Original commit date: Wed Aug 21 12:47:31 2024 -0700
Original commit hash: 38a769719fb3234544fc2a3d635584a5855ae8ba

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6bda7534c91a14d2d570be93b3c4b31c0fc27f96 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:13:08 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[ARL][MTL][DDR5][LP5] "Refpi" training failing due to DLL lock loss..."

This reverts commit a5fdfff55fa8c9417b86e6e1978586276f97d242.

(cherry picked from commit 73168c85f0885d4cd6a946d3554df4cc2d6fc325)

Wed Aug 21 12:46:12 2024 -0700
Original commit date: Wed Aug 21 12:46:12 2024 -0700
Original commit hash: 687fab02530a368d00bb4a5d4814268ba5a4a196

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: a82ce779246d256146692d1acbe4fc4fc447eaf8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:13:01 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.14"

This reverts commit 14b7425c5fd9819092bf60cdaf56105066aa9d2f.

(cherry picked from commit 6eecd48ec93aa72a57a3e2370566e519137aac30)

Wed Aug 21 12:45:49 2024 -0700
Original commit date: Wed Aug 21 12:45:49 2024 -0700
Original commit hash: 047d90512dcb1eacd2908e25bf9dfe2b7acce0dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2ac9dd6b6d789f8eb0cafde8333fda1a5e54c4c8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:12:57 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL-H ARL-H | DDR5] The system occurs 3.2 beeps while mixed DIMMs..."

This reverts commit 44fda1b44d33b8f17b9b5376036bc0db9308bf24.

(cherry picked from commit df24e6af0b25372d44fde24c39a162cfd9476f4f)

Wed Aug 21 12:45:33 2024 -0700
Original commit date: Wed Aug 21 12:45:33 2024 -0700
Original commit hash: 0ac535d3bd59107a5edc9ceff292d5303ca10a87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 875eb8615b791bed68be8a496084733cbbe22d3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:12:53 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.15"

This reverts commit 8db20e658e84c20a67cafa70b3c7eee7241a73a1.

(cherry picked from commit 84e4ef41aeffd860ebfeeaba7cd1693e4bca8d49)

Wed Aug 21 12:45:15 2024 -0700
Original commit date: Wed Aug 21 12:45:15 2024 -0700
Original commit hash: 90fd6bb5aaa176e90c6668595df9e0d48ad025ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 26dbca7bca9d121f3b4174c477ee55bcd609fd10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:12:48 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[ARL] Implement Override for initial DDR5 TxVref value"

This reverts commit 2bb5f8bc10e73c7dbd63f6eb957f64cb62f4fe76.

(cherry picked from commit dac4f64bfe42d1ff6ca50ee1a42459440bfc379a)

Wed Aug 21 12:45:03 2024 -0700
Original commit date: Wed Aug 21 12:45:03 2024 -0700
Original commit hash: abf57d70985b251d1a94b66b8f99fa1164274662

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver4/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcExtInputs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Library/PeiMemPolicyLib/InputBlock/MrcInputBlock.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
MeteorLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Include/SetupVariable.h
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr
MeteorLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 3a41fd5894398cc24b815e3e7bfdde289e65b200 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:12:41 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.16"

This reverts commit c514b80c74c38a28ac78e066daa64804312ba37d.

(cherry picked from commit 0e329741a6b3ea77c4ddfa06f16b3540c1d95669)

Wed Aug 21 12:44:50 2024 -0700
Original commit date: Wed Aug 21 12:44:50 2024 -0700
Original commit hash: d7ec66e10b628a843ff2c4922f3923cdd0b4910b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c25f36ad3c1944bff970b5ccbf79169d1e874251 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:12:35 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[ARL-H | LP5] Decrease VDDQ to lowest possible level in NMOS mode"

This reverts commit 88a83b3b31a5166cfee568ba2fcb12b8d89cd394.

(cherry picked from commit aaf0a2d258a3cf08d180e6652fe1de6f41140bb4)

Wed Aug 21 12:44:31 2024 -0700
Original commit date: Wed Aug 21 12:44:31 2024 -0700
Original commit hash: 097d40147d015580dc514c8bc7230bee27df0a55

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: bf43db15f5db1243a540f96852cc43431513e1f4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:12:29 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.17"

This reverts commit 050220b034fd67b584eef98102514956924f6770.

(cherry picked from commit cebbe7fc0f7150283bb6be37c3f5037834186bda)

Wed Aug 21 12:44:18 2024 -0700
Original commit date: Wed Aug 21 12:44:18 2024 -0700
Original commit hash: 079d0861192f954c32ed08566d6ca14727105abe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c20c986cc867a364342744f13e2a4b9afb7d9364 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:12:24 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL ARL | LP5] CMOS/NMOS Voltage Changes"

This reverts commit 16129ca1e399f09808e437bed54e71496bd67428.

(cherry picked from commit bd91acbf7d0918b302f927301a089d3e0d6f1b1d)

Wed Aug 21 12:44:07 2024 -0700
Original commit date: Wed Aug 21 12:44:07 2024 -0700
Original commit hash: 54e597763a85197a796937dd083928fda7705fb8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 76b287724a2df329e38e72f6f0afcf73fc4874e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:12:18 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.18"

This reverts commit a39751ae0c7cf5fad79ad5ee6d9322cc1548eb1d.

(cherry picked from commit d173be0e6449e0f3e673a0980d8bf47dee24ddc8)

Wed Aug 21 12:43:50 2024 -0700
Original commit date: Wed Aug 21 12:43:50 2024 -0700
Original commit hash: 380b70575eb0c035e9868efc1b2aab81a6d8f64f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b1981f6981d03582ac81b197685707c5ac4f925d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:12:12 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "[MTL ARL | DDR5 LP5] LP5 FAIL PC:DF38 Write Timing Centering 2D..."

This reverts commit 5032ce9b1589d7073992ab1f493afc677619a789.

(cherry picked from commit b1166f9f1fca512375fb9ba0436d692312ff0733)

Wed Aug 21 12:39:17 2024 -0700
Original commit date: Wed Aug 21 12:39:17 2024 -0700
Original commit hash: e24a960500a9826d2919f5e6157475497c2c6040

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfigPrivate.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/MeteorLake/MrcMcRegisterStructMtl5xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcChipRouting.c

================================================================================ 
Commit: 55a2cff6a32f518d4ffbcd07f3f2e1f3deb9bf54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:12:06 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.9.19"

This reverts commit 31e90bc29163f86964698947fc9ac434963abf67.

(cherry picked from commit aabf2eb19a6518d58a5b972f4d08314cc8dd2fd5)

Wed Aug 21 12:39:02 2024 -0700
Original commit date: Wed Aug 21 12:39:02 2024 -0700
Original commit hash: d2ffe3e31635d6cd6fb335ece6f12f2561655fa1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 127e10a6bed45ff4b1c74e56a0a4875969d25da0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:12:00 2024 +0530 
-------------------------------------------------------------------------------- 
Revert "Update MRC Release Notes MTL MRC 1.4.10.0"

This reverts commit eef388f27848a6272afa8fe455e904905a2a2d58.

(cherry picked from commit c38c04ee0c4795873c1ae87ab1b5fce94a0cd33c)

Wed Aug 21 12:38:41 2024 -0700
Original commit date: Wed Aug 21 12:38:41 2024 -0700
Original commit hash: 14bd5d93ae46eec61efed3c0e74c03a580d01458

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eaea7cc84668ddfab0c5720fed971cd3d2f51c9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:11:49 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4343_00

Hsd-es-id: N/A"
Original commit date: Wed Aug 21 21:31:24 2024 -0700
Original commit hash: 22c93c45d4890545e0d32fe09a4c41da0cf7b0b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: fc6895e4a17f13e0ed2de543b2f484d4f619e1e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:11:43 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL][OC] Changing DLVR PG mode requires a cold reset

[Issue Description]
By changing the PG Mode in BIOS from PG Mode -> Regulation Mode
(or vice versa) E-cores get stuck in PG Mode.

[Resolution]
Issue was resolved when reset type was modified to cold reset instead
of earlier warm reset (which seemed to be working for P-core).

Package/Module: ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 22020410575
Original commit date: Tue Aug 20 16:12:52 2024 -0700
Change-Id: Ie4abb576409ce4dee6f1d30c9beca68bd95322a7
Original commit hash: 2340aa2318b74b6fef5a5259681727c392abec82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: d52ba490c45475ada86f6c907e9e26710c2cdefa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:11:37 2024 +0530 
-------------------------------------------------------------------------------- 
Sensitive device fail to train at gen4/gen5

[Issue Description]
BIOS was not checking CLS during re-attempt to program TLS=CLS+1
So CLS was set to previous value during 1st attempt

[Resolution]
Read CLS before Re-attempt

Package/Module:
ClientOneSiliconPkg

[Impacted Platform]
S

Hsd-es-id: 15016537416
Original commit date: Wed Aug 21 04:04:37 2024 +0530
Change-Id: I5462762f5e5cf62cdbbf2fd98a984b7d9080a951
Original commit hash: 18852aeff4de8c086b8099f805565d2efc366eb6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PeiPcieSipInitLib/PeiPcieSipInitLib.c

================================================================================ 
Commit: 6019ca82379187e36e88722cbb7d11d85460f609 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:11:31 2024 +0530 
-------------------------------------------------------------------------------- 
Modify Enable BR Win10 support for ARL-H and ARL-SBGA configure

[Feature Description]
Modify Enable BR support Win10 for ARL-H and ARL-SBGA configure

Package/Module:
BoardPkg
PlatSamplePkg

[Impacted Platform]
ALL

Hsd-es-id: 15016671835
Original commit date: Wed Aug 21 19:27:39 2024 +0800
Change-Id: I91814552d6a57b7d3888dd55d4851c93f9e11b25
Original commit hash: 4bc265356f17d1d79aa95d8ce6fb738d03b45649

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c

================================================================================ 
Commit: ceb7e4f8117ef182ba2f0c62c5cf9bc8c12e4024 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:11:25 2024 +0530 
-------------------------------------------------------------------------------- 
PrmrrSize is not programed correctly in ARL-U

[Issue Description]
PrmrrSize is not programed correctly in ARL-U

[Resolution]
ARL-U/H should skip checking of KL when programming
PrmrrSize.

Package/Module:
MeteorLakePlatSamplePkg/PeiPolicyUpdateLib

[Impacted Platform]
ARL

Hsd-es-id: 22020343400
Original commit date: Wed Aug 21 15:59:55 2024 +0800
Change-Id: Ie0365bb4f0aa52622fe1f488a5ee9c640a0b6bfe
Original commit hash: ec02ced52b0c5885cef2aab162208ac57d73dec5

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 351f46fc520441c080299f0726dfe9a47ee8782b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:11:20 2024 +0530 
-------------------------------------------------------------------------------- 
E32 PCIe PXPF Low Margin

[Feature Description]
update preset list for gen5 controllers

Package/Module:
ClientOneSiliconPkg, MeteorLakeFspPkg, MeteorLakePlatSamplePkg

[Impacted Platform]
S

Hsd-es-id: 14023115207
Original commit date: Fri Aug 9 07:38:00 2024 +0530
Change-Id: I58a850c6792b2b7f2dc6f5b46dd62f002e11a8e4
Original commit hash: 88c145281653025ac71251df9dac3bf63e71660d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlSoc/LibraryPrivate/PeiMtlSocInitLib/MtlSocRootPorts.c
MeteorLakeFspPkg/Upd/FspsUpd.dsc
MeteorLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr

================================================================================ 
Commit: 2c3ac97128a096f3833d0821e208127434b9b157 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:11:14 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4342_00

Hsd-es-id: N/A"
Original commit date: Tue Aug 20 21:31:26 2024 -0700
Original commit hash: 0b53707539a5fc61ae3aa0a013e70aef0ae6841e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: bbb87c731bd8b6c3ccf757a394a5f3e13e9a36a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:11:08 2024 +0530 
-------------------------------------------------------------------------------- 
[PCH][SOC I/O] Increase SMBUS timeout timer.

[Issue Description]
Platform hangs during atom only boot with higher
frequency, which is caused by SMBUS transaction
timeout timer being too low.

[Resolution]
Increased SMBUS transaction timeout to 1 millisecond.

Package/Module: OneSiliconPkg

[Impacted Platform]
ARL

Hsd-es-id: 14022630713
Original commit date: Tue Aug 20 07:08:20 2024 -0700
Change-Id: I4a0d827474171cbff3ad43beb08a91467791b884
Original commit hash: dc214967656941cdcb14f44a2a1306c91b91c088

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Smbus/SmbDriver/SmbusCommon.c

================================================================================ 
Commit: 03ea9c2d4cb90c0d3b257d5a5b181757e55b7dcf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:11:02 2024 +0530 
-------------------------------------------------------------------------------- 
[ARLS] USB 3.2 Tx fail to enter the Compliance mode , on retimer port

[Issue Description]
Re-timer force power pin will be pulled high and then pulled low
when enabled USB compliance mode.

[Resolution]
Remove force power GPIO init in post mem.

Package/Module:
MeteorLakeBoards
MeteorLakePlatSamplePkg

[Impacted Platform]
ARL ALL

Hsd-es-id: 15016659463
Original commit date: Mon Aug 19 12:51:19 2024 +0800
Change-Id: I3f1c4f1a07f8aa94214ca8d95015ac981ca29642
Original commit hash: 703b60e9ec6c2cac6e01a83c209369be3108bd0b

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDDR5MemSDTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDdr5SODimmRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHDdr5SODimmRvpBomSku.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5CammRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlH/SkuIdArlHLp5xT4RvpBomSku.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm1DErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/ArlS/SkuIdArlSBGASodimm2DCrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Crb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5CrbFabB.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5OnlyDpRvpFabB.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5RvpFabB.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/IOTG/SkuIdMtlPSDdr5TcpRvpFabB.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf1Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf2Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlM/SkuIdMtlMLp5xConf3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdArlHDdr5SODimmErb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5MemSolderDowndTBTRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPDdr5SODimmSbsRvpBomSku.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5Gcs.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5GcsFab2.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT3Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlP/SkuIdMtlPLp5xT4Rvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSOcRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSSODimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm1DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/MtlS/SkuIdMtlSUDimm2DEvcrb.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdArlHDdr5SODimmPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlMLp5xConf1PpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPDdr5SODimmSbsPpvRvp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPSDdr5Ppv.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/PPV/SkuIdMtlPSDdr5PpvFabB.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/ArlH/SkuIdArlHBep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlH/SkuIdMtlHLpCammModularPc.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlM/SkuIdMtlMLp5xAepp.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xAep.dsc
MeteorLakeBoardPkg/MeteorLakeBoards/BoardVpdPcdsInit/Xep/MtlP/SkuIdMtlPLp5xBep.dsc
MeteorLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c

================================================================================ 
Commit: 7a99577ca363fa4f5b405b26dd1b3e3eb0b1d4be 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:10:53 2024 +0530 
-------------------------------------------------------------------------------- 
[ARL] PCI reserved resources are assigned when iTBT is disabled

[Issue Description]
PCI reserved resources for TCSS ports are still assigned
when the port is disabled.

[Resolution]
Referring to "ITBT Root Port" BIOS knob to determine
resources assignment.

Package/Module: MeteorLakePlatSamplePkg

[Impacted Platform]
ARL

Hsd-es-id: 15016627900
Original commit date: Fri Aug 16 13:00:11 2024 +0800
Change-Id: Ie0c97b4a07ad54da5993b76c7fb4ec5e10d5240c
Original commit hash: 1238c71d8b7ce41ccd9a7df91bb12d7b0dbc45f4

-------------------------------------------------------------------------------- 
[Changed Files]
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlug.c
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugHelpersS.c
MeteorLakePlatSamplePkg/Platform/PciHotPlug/PciHotPlugS.c

================================================================================ 
Commit: 4ae2b2455563fa80455c901a69039ac36abb758f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:10:47 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_family_Daily Daily Updating Version/ID: MeteorLake_4341_01

Hsd-es-id: N/A"
Original commit date: Mon Aug 19 21:31:56 2024 -0700
Original commit hash: 2bbd110a141e6b9a7bca6294b0adbfc33d5265f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/SiPkgPcdInit.dsc
MeteorLakeBoardPkg/BiosId.env
MeteorLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: 593f3bc04420b8909ce20408ee9712d40bc55248 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:10:41 2024 +0530 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Thu Oct 3 09:59:17 2024 -0700
Original commit date: Thu Oct 3 09:59:17 2024 -0700
Original commit hash: fbdfde373344345d1ba223d0c2efe036fedefe76

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/MtlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/Pma/MrcPmaApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Mtl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
ClientOneSiliconPkg/IpBlock/Smbus/SmbDriver/SmbusCommon.c
MeteorLakeBoardPkg/BiosId.env
MeteorLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeMRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakePRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Include/MeteorLakeSRvpBoardConfigPatchTable.h
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
MeteorLakeBoardPkg/MeteorLakeBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
MeteorLakeFspPkg/Upd/FspmUpd.dsc
MeteorLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
MeteorLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 376c2896b1da27ad3dc3a97517dd9405a5e101d7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Oct 22 12:09:26 2024 +0530 
-------------------------------------------------------------------------------- 
"[TeamCity] MTL MeteorLake_meteorlake_program_platform_Daily Daily Updating Version/ID: MeteorLake_4341_83

Hsd-es-id: N/A"
Original commit date: Thu Sep 5 02:08:17 2024 -0700
Original commit hash: c100cd32e437d2cd2e65ef149454fb65965edbb4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/MeteorLake/EarlyDevices/Readme.md
ClientOneSiliconPkg/SiPkg.dec
Doxygen/BoardApi.chm
Doxygen/FspApi.chm
Doxygen/MeteorLake_FSP_Integration_Guide.chm
Doxygen/MeteorLake_FSP_Integration_Guide.pdf
Doxygen/PlatApi.chm
Doxygen/SiPkgApi.chm
LICENSE.txt
MeteorLakeBoardPkg/CapsuleUpdateConfig/.gitignore
MeteorLakeBoardPkg/Features/CapsuleUpdate/Tools/CapsuleGenerate/Ucode/.gitignore
