AArch64 RV+SB+[ws-rf]-addr+fence.rw.rw
"WsLeave RfBack DpAddrdR Fre DMB.SYdWR Fre"
Generator=diyone7 (version 7.51+6(dev))
Prefetch=0:x=F,0:y=T,2:y=F,2:x=T
Com=Fr Rf Fr
Orig=WsLeave RfBack DpAddrdR Fre DMB.SYdWR Fre
{
0:X1=x; 0:X5=y;
1:X1=x;
2:X1=y; 2:X3=x;
}
 P0                  | P1          | P2          ;
 MOV W0,#1           | MOV W0,#2   | MOV W0,#1   ;
 STR W0,[X1]         | STR W0,[X1] | STR W0,[X1] ;
 LDR W2,[X1]         |             | DMB SY      ;
 EOR W3,W2,W2        |             | LDR W2,[X3] ;
 LDR W4,[X5,W3,SXTW] |             |             ;
exists
(x=2 /\ 0:X2=2 /\ 0:X4=0 /\ 2:X2=0)
