# Reading pref.tcl
# do procesador_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:50 on May 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v 
# -- Compiling module DataMem
# 
# Top level modules:
# 	DataMem
# End time: 14:34:50 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/IMem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:50 on May 07,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/IMem.v 
# -- Compiling module IMem
# 
# Top level modules:
# 	IMem
# End time: 14:34:50 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/sumador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:50 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/sumador.sv 
# -- Compiling module sumador
# 
# Top level modules:
# 	sumador
# End time: 14:34:50 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/program_counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:50 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/program_counter.sv 
# -- Compiling module program_counter
# 
# Top level modules:
# 	program_counter
# End time: 14:34:50 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/mux2_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:50 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 14:34:50 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/IF_ID_Reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:50 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/IF_ID_Reg.sv 
# -- Compiling module IF_ID_Reg
# 
# Top level modules:
# 	IF_ID_Reg
# End time: 14:34:50 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1 {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:51 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv 
# -- Compiling module procesador
# 
# Top level modules:
# 	procesador
# End time: 14:34:51 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:51 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/extend.sv 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 14:34:51 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/register_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:51 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/register_file.sv 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 14:34:51 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/Control_Unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:51 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/Control_Unit.sv 
# -- Compiling module Control_Unit
# 
# Top level modules:
# 	Control_Unit
# End time: 14:34:51 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/EXE_MEM_Reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:51 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/EXE_MEM_Reg.sv 
# -- Compiling module EXE_MEM_Reg
# 
# Top level modules:
# 	EXE_MEM_Reg
# End time: 14:34:51 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:51 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:34:51 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/mux_Exe.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:51 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/mux_Exe.sv 
# -- Compiling module mux_Exe
# 
# Top level modules:
# 	mux_Exe
# End time: 14:34:51 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/compuerta.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:51 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/compuerta.sv 
# -- Compiling module compuerta
# 
# Top level modules:
# 	compuerta
# End time: 14:34:51 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/ID_EXE_Reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:51 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/ID_EXE_Reg.sv 
# -- Compiling module ID_EXE_Reg
# 
# Top level modules:
# 	ID_EXE_Reg
# End time: 14:34:51 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/MEM_WB_Reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:51 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/MEM_WB_Reg.sv 
# -- Compiling module MEM_WB_Reg
# 
# Top level modules:
# 	MEM_WB_Reg
# End time: 14:34:52 on May 07,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/WriteBack {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/WriteBack/mux_WB.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:52 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/WriteBack" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/WriteBack/mux_WB.sv 
# -- Compiling module mux_WB
# 
# Top level modules:
# 	mux_WB
# End time: 14:34:52 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/vga.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:52 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/vga.sv 
# -- Compiling module vga
# 
# Top level modules:
# 	vga
# End time: 14:34:52 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/pll.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:52 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/pll.sv 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 14:34:52 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/vgaController.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:52 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/vgaController.sv 
# -- Compiling module vgaController
# 
# Top level modules:
# 	vgaController
# End time: 14:34:52 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/videoGen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:52 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/videoGen.sv 
# -- Compiling module videoGen
# 
# Top level modules:
# 	videoGen
# End time: 14:34:52 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/shiftLPC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:52 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/shiftLPC.sv 
# -- Compiling module shiftLPC
# 
# Top level modules:
# 	shiftLPC
# End time: 14:34:52 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/muxDeco.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:52 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/muxDeco.sv 
# -- Compiling module muxDeco
# 
# Top level modules:
# 	muxDeco
# End time: 14:34:52 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/muxSrc.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:52 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/muxSrc.sv 
# -- Compiling module muxSrc
# 
# Top level modules:
# 	muxSrc
# End time: 14:34:52 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/aluFlags.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:52 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/aluFlags.sv 
# -- Compiling module aluFlags
# 
# Top level modules:
# 	aluFlags
# End time: 14:34:53 on May 07,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench {C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/procesador_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:34:53 on May 07,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench" C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/procesador_tb.sv 
# -- Compiling module procesador_tb
# 
# Top level modules:
# 	procesador_tb
# End time: 14:34:53 on May 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  procesador_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" procesador_tb 
# Start time: 14:34:53 on May 07,2024
# Loading sv_std.std
# Loading work.procesador_tb
# Loading work.procesador
# Loading work.vga
# Loading work.pll
# Loading work.vgaController
# Loading work.videoGen
# Loading work.mux2_1
# Loading work.program_counter
# Loading work.sumador
# Loading work.IMem
# Loading altera_mf_ver.altsyncram
# Loading work.IF_ID_Reg
# Loading work.extend
# Loading work.muxDeco
# Loading work.muxSrc
# Loading work.register_file
# Loading work.Control_Unit
# Loading work.shiftLPC
# Loading work.ID_EXE_Reg
# Loading work.mux_Exe
# Loading work.alu
# Loading work.aluFlags
# Loading work.compuerta
# Loading work.EXE_MEM_Reg
# Loading work.DataMem
# Loading work.MEM_WB_Reg
# Loading work.mux_WB
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'vgaVideoGen'.  Expected 9, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /procesador_tb/uut/vga_inst/vgaVideoGen File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/vga.sv Line: 27
# ** Warning: (vsim-3722) C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/vga.sv(27): [TFMPC] - Missing connection for port 'pixel'.
# ** Warning: (vsim-3722) C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/vga/vga.sv(27): [TFMPC] - Missing connection for port 'address'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (8) for port 'address'. The port definition is at: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/InstructionFetch/IMem.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /procesador_tb/uut/IMem_inst File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 49
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'fetch'.  Expected 8, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /procesador_tb/uut/fetch File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 51
# ** Warning: (vsim-3722) C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv(51): [TFMPC] - Missing connection for port 'pc_in'.
# ** Warning: (vsim-3722) C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv(51): [TFMPC] - Missing connection for port 'pc_out'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'select'. The port definition is at: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/muxSrc.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /procesador_tb/uut/muxSrc1 File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 71
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'control_inst'.  Expected 13, found 12.
#    Time: 0 ps  Iteration: 0  Instance: /procesador_tb/uut/control_inst File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 97
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (16) for port 'mxSource'. The port definition is at: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Docode/Control_Unit.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /procesador_tb/uut/control_inst File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 97
# ** Warning: (vsim-3722) C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv(97): [TFMPC] - Missing connection for port 'readDataVGA'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'resultSrc_out'. The port definition is at: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Execute/EXE_MEM_Reg.sv(16).
#    Time: 0 ps  Iteration: 0  Instance: /procesador_tb/uut/EMReg_inst File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 183
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (16) for port 'address'. The port definition is at: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/DataMem.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /procesador_tb/uut/dataMem_inst File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 210
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (1) for port 'resultSrc_in'. The port definition is at: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/Memory/MEM_WB_Reg.sv(7).
#    Time: 0 ps  Iteration: 0  Instance: /procesador_tb/uut/memory File: C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/procesador.sv Line: 218
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./InstructionFetch/IMem.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /procesador_tb/uut/IMem_inst/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./InstructionFetch/IMem.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./InstructionFetch/IMem.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /procesador_tb/uut/IMem_inst/altsyncram_component/m_default/altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./Memory/DataMem.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /procesador_tb/uut/dataMem_inst/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./Memory/DataMem.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./Memory/DataMem.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /procesador_tb/uut/dataMem_inst/altsyncram_component/m_default/altsyncram_inst
# WARNING: No extended dataflow license exists
# Break key hit
# Break in Module procesador_tb at C:/Users/mario/Documents/GitHub/Proyecto-2-Arqui1/testbench/procesador_tb.sv line 39
# End time: 14:36:36 on May 07,2024, Elapsed time: 0:01:43
# Errors: 0, Warnings: 18
