
---------- Begin Simulation Statistics ----------
final_tick                               560741994175500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  34402                       # Simulator instruction rate (inst/s)
host_mem_usage                                 879092                       # Number of bytes of host memory used
host_op_rate                                    77327                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   290.68                       # Real time elapsed on the host
host_tick_rate                               27407182                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000008                       # Number of instructions simulated
sim_ops                                      22477347                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007967                       # Number of seconds simulated
sim_ticks                                  7966725500                       # Number of ticks simulated
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           4                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          13                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   32                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  12                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  18                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             6                       # number of memory refs
system.cpu.num_store_insts                          4                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         2     12.50%     12.50% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     12.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   6     37.50%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     50.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2     12.50%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     62.50% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   2     12.50%     75.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  4     25.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        91390                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        187190                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        35096                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect          789                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        40182                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        28162                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        35096                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         6934                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           45666                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS            5111                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           52                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            196484                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           329252                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts          789                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              19425                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1554875                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       468763                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22477331                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     15836810                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.419309                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.647924                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     11164964     70.50%     70.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       676210      4.27%     74.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       824993      5.21%     79.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       262878      1.66%     81.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       563112      3.56%     85.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       262616      1.66%     86.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       332161      2.10%     88.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       195001      1.23%     90.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1554875      9.82%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     15836810                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           21302745                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          320                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10363713                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7651132                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass          637      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3034804     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          658      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          328      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        47726      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5476711     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        11440      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      4002296     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       657014      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        55633      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6994118     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2195966      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22477331                       # Class of committed instruction
system.switch_cpus.commit.refs                9902731                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22477331                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.593343                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.593343                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      12034620                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23108044                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           752421                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2493718                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles           6063                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        611222                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7786244                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1496                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2367964                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   569                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               45666                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1083992                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              14783369                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           126                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               10472891                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           12126                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.002866                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1108954                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        33273                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.657290                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15898386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.465809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.949769                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         12422841     78.14%     78.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           103261      0.65%     78.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           213120      1.34%     80.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           171599      1.08%     81.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           176241      1.11%     82.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           141093      0.89%     83.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           219897      1.38%     84.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            72784      0.46%     85.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2377550     14.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15898386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          35989654                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         19173442                       # number of floating regfile writes
system.switch_cpus.idleCycles                   35044                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts          819                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            36996                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.451090                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10303415                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2367964                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          340265                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7789835                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           19                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2418820                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23042140                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7935451                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts         4626                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23120839                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           3023                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3900943                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles           6063                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3909934                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        27011                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       562517                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          242                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       138682                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       167213                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          242                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect          127                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect          692                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28929714                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              22921054                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606176                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17536510                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.438551                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               22964096                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         21279798                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         1345012                       # number of integer regfile writes
system.switch_cpus.ipc                       0.627611                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.627611                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        41151      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3237289     14.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          658      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2681      0.01%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        47762      0.21%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5476940     23.68%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        11440      0.05%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      4002398     17.31%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       760242      3.29%     58.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        94646      0.41%     59.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      7176804     31.03%     90.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2273460      9.83%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23125471                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        22506581                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     44072637                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     21445097                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21671160                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1041979                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.045058                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu             401      0.04%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.04% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       123327     11.84%     11.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     11.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       261790     25.12%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          89032      8.54%     45.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         11682      1.12%     46.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       498044     47.80%     94.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        57703      5.54%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        1619718                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     19119100                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1475957                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      1935979                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23038295                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23125471                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         3845                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       564757                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued          436                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         3525                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       269638                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15898386                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.454580                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.394529                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     10522212     66.18%     66.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       685179      4.31%     70.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       697217      4.39%     74.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       642683      4.04%     78.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       889703      5.60%     84.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       700586      4.41%     88.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       775765      4.88%     93.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       478851      3.01%     96.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       506190      3.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15898386                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.451381                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1083992                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    10                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        23152                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        95502                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7789835                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2418820                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10611138                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 15933430                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4305217                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20390922                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         262620                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1031087                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2938198                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         11571                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      67936709                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23064181                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     20905811                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2817270                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4577576                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles           6063                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7738407                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           514833                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     36040495                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     21167255                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           3781175                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37161469                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            45953829                       # The number of ROB writes
system.switch_cpus.timesIdled                     362                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       110717                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1411                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       222739                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1411                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 560741994175500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              68867                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        29229                       # Transaction distribution
system.membus.trans_dist::CleanEvict            62161                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26933                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26933                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         68867                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       282990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       282990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 282990                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8001856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8001856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8001856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             95800                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   95800    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               95800                       # Request fanout histogram
system.membus.reqLayer2.occupancy           320774000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          530382750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7966725500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560741994175500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 560741994175500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 560741994175500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             81118                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65058                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          137837                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30904                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30904                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           397                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80721                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       333851                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                334761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        32832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9437056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9469888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           92294                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1870656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           204316                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006906                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.082815                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 202905     99.31%     99.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1411      0.69%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             204316                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          147312000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         167433000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            592500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 560741994175500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           33                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        16189                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16222                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           33                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        16189                       # number of overall hits
system.l2.overall_hits::total                   16222                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          362                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        95433                       # number of demand (read+write) misses
system.l2.demand_misses::total                  95800                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          362                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        95433                       # number of overall misses
system.l2.overall_misses::total                 95800                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     28353500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   9679300500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9707654000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     28353500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   9679300500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9707654000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          395                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       111622                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               112022                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          395                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       111622                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              112022                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.916456                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.854966                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.855189                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.916456                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.854966                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.855189                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78324.585635                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101425.088806                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101332.505219                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78324.585635                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101425.088806                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101332.505219                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               29229                       # number of writebacks
system.l2.writebacks::total                     29229                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          362                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        95433                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             95795                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        95433                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            95795                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     24733500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   8724970500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8749704000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     24733500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   8724970500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8749704000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.916456                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.854966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.855145                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.916456                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.854966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.855145                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68324.585635                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91425.088806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91337.794248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68324.585635                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91425.088806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91337.794248                       # average overall mshr miss latency
system.l2.replacements                          92294                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        35829                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            35829                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        35829                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        35829                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          507                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           507                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         3971                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3971                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data               2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus.data        26931                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26933                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2650753500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2650753500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data             2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus.data        30902                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30904                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.871497                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.871505                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98427.592737                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98420.283667                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        26931                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26931                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2381443500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2381443500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.871497                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.871441                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88427.592737                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88427.592737                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 33                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          362                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              364                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     28353500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28353500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.916456                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.916877                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78324.585635                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77894.230769                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          362                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          362                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     24733500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24733500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.916456                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.911839                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68324.585635                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68324.585635                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        12218                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12218                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        68502                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           68503                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   7028547000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7028547000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        80720                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80721                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.848637                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.848639                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102603.529824                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102602.032028                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        68502                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        68502                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   6343527000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6343527000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.848637                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.848627                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92603.529824                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92603.529824                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 560741994175500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4004.276198                       # Cycle average of tags in use
system.l2.tags.total_refs                      214060                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     92294                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.319327                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              560734027450500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.161419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.020588                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.127555                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    13.416867                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3970.549768                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.004922                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.969373                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.977606                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          908                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3075                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    987346                       # Number of tag accesses
system.l2.tags.data_accesses                   987346                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 560741994175500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        23168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      6107712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6131200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        23168                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         23296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1870656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1870656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        95433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               95800                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        29229                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29229                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             16067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             24100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      2908096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    766652748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             769601011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        16067                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      2908096                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2924163                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      234808643                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            234808643                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      234808643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            16067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            24100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      2908096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    766652748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1004409654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     29229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     95430.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000104619250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1757                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1757                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              195423                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27501                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       95795                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      29229                       # Number of write requests accepted
system.mem_ctrls.readBursts                     95795                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    29229                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              7168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1977                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2986721000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  478960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4782821000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31179.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49929.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    12133                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21691                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.21                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 95795                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29229                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   53690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   20893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        91171                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     87.743690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.376364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    76.754550                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        78516     86.12%     86.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7469      8.19%     94.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3446      3.78%     98.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1094      1.20%     99.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          383      0.42%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          146      0.16%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           63      0.07%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           28      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           26      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        91171                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1757                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.514513                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.457466                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     65.974182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1746     99.37%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           10      0.57%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1757                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1757                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.624360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.591753                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.073091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1265     72.00%     72.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               35      1.99%     73.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              352     20.03%     94.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               70      3.98%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               28      1.59%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.34%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1757                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6130688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1869376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6130880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1870656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       769.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       234.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    769.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    234.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7966464500                       # Total gap between requests
system.mem_ctrls.avgGap                      63719.48                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        23168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      6107520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1869376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 2908095.678707644343                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 766628648.118979334831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 234647974.252407699823                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          362                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        95433                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        29229                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      9839500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4772981500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 190562687000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27180.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50013.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6519644.43                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            332195640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            176554785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           354543840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           79824240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     628776720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3577732680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         46368000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5195995905                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        652.212243                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     92229000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    265980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7608506000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            318808140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            169439160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           329411040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           72646740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     628776720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3575195040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         48503520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5142780360                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.532516                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     97617000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    265980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7603118000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7966715000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560741994175500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1083589                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1083600                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1083589                       # number of overall hits
system.cpu.icache.overall_hits::total         1083600                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          403                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            405                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          403                       # number of overall misses
system.cpu.icache.overall_misses::total           405                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     30080000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30080000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     30080000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30080000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1083992                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1084005                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1083992                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1084005                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000374                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000374                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74640.198511                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74271.604938                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74640.198511                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74271.604938                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst            8                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          395                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     29304500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29304500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     29304500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29304500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000364                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000364                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 74188.607595                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 74188.607595                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 74188.607595                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 74188.607595                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1083589                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1083600                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          403                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           405                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     30080000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30080000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1083992                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1084005                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000372                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000374                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74640.198511                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74271.604938                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     29304500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29304500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 74188.607595                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 74188.607595                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560741994175500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.003975                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               44765                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            385.905172                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000028                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003947                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2168407                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2168407                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560741994175500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560741994175500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560741994175500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560741994175500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560741994175500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560741994175500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560741994175500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9294798                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9294801                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9309025                       # number of overall hits
system.cpu.dcache.overall_hits::total         9309028                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       163108                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         163111                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       166257                       # number of overall misses
system.cpu.dcache.overall_misses::total        166260                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  14176876701                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14176876701                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  14176876701                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14176876701                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9457906                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9457912                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9475282                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9475288                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017246                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017246                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017546                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017547                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 86917.114433                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86915.515821                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 85270.855970                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 85269.317340                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1830539                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             27467                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.645029                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        35829                       # number of writebacks
system.cpu.dcache.writebacks::total             35829                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        52765                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52765                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        52765                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52765                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       110343                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       110343                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       111622                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       111622                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9911609201                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9911609201                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10021855701                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10021855701                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011667                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011667                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011780                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011780                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 89825.446118                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89825.446118                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 89783.875052                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89783.875052                       # average overall mshr miss latency
system.cpu.dcache.replacements                 110601                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      7074147                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7074148                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       132179                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        132180                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  11405111500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11405111500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7206326                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7206328                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018342                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018342                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 86285.351682                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 86284.698895                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        52738                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        52738                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        79441                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        79441                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   7171429000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7171429000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011024                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 90273.649627                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90273.649627                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2220651                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2220653                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        30929                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30931                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2771765201                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2771765201                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2251580                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2251584                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.013737                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013737                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 89617.032591                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89611.237949                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           27                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        30902                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30902                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2740180201                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2740180201                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013725                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 88673.231538                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 88673.231538                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        14227                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         14227                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         3149                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         3149                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        17376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.181227                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.181227                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1279                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    110246500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    110246500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073607                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 86197.419859                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 86197.419859                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560741994175500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.014429                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7755785                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            110601                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             70.124004                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.014427                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000014                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          535                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19062201                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19062201                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               560766549223500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  45449                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898652                       # Number of bytes of host memory used
host_op_rate                                   102040                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   880.12                       # Real time elapsed on the host
host_tick_rate                               27899816                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      89806643                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.024555                       # Number of seconds simulated
sim_ticks                                 24555048000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       296307                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        592811                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       198950                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           21                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7891                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       228227                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits       125958                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       198950                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        72992                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          270671                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           28282                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4342                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           1112475                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          1271499                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         8063                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             145138                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4650384                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         1045                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1726628                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67329296                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     48774066                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.380432                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.619303                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     34722438     71.19%     71.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2068619      4.24%     75.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2486547      5.10%     80.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       809660      1.66%     82.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1681783      3.45%     85.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       780316      1.60%     87.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       993414      2.04%     89.27% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       580905      1.19%     90.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4650384      9.53%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     48774066                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63164629                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8882                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31443551                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22809050                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         4522      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9509813     14.12%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1963      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     14.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1260      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     14.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       151235      0.22%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     14.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.01%     14.37% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.01%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     14.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16215859     24.08%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        33835      0.05%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     11859929     17.61%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.13% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      2070834      3.08%     59.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       188850      0.28%     59.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20738216     30.80%     90.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6542268      9.72%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67329296                       # Class of committed instruction
system.switch_cpus.commit.refs               29540168                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67329296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.637003                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.637003                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      37311753                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69648956                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2303136                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           7518803                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          25191                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1844447                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23265703                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4781                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7113536                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1854                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              270671                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3289617                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              45593283                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2222                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           76                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               31689014                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          248                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1168                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           50382                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.005512                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3383364                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches       154240                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.645265                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     49003330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.435124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.925267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         38506737     78.58%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           315541      0.64%     79.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           637103      1.30%     80.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           520251      1.06%     81.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           541492      1.11%     82.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           430537      0.88%     83.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           663084      1.35%     84.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           230466      0.47%     85.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7158119     14.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     49003330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         106677217                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         56837569                       # number of floating regfile writes
system.switch_cpus.idleCycles                  106766                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        10523                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           212517                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.415183                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30817971                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7113536                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1031178                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23287570                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           11                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          384                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7282062                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69363363                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23704435                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        26630                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69499783                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           9498                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      11954465                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          25191                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      11981679                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        82642                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1672944                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          110                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          773                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       478537                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       550952                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          773                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7559                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         2964                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          86809263                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68893068                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.606297                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          52632210                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.402829                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               69034665                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         64521961                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4733033                       # number of integer regfile writes
system.switch_cpus.ipc                       0.610872                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.610872                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       137312      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      10277557     14.78%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1975      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     14.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         8745      0.01%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          792      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     15.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       152182      0.22%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5036      0.01%     15.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5158      0.01%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           74      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     15.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16216517     23.32%     38.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        33836      0.05%     38.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     11860254     17.06%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2419624      3.48%     59.14% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       320487      0.46%     59.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21292282     30.62%     90.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6794439      9.77%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69526410                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        66768666                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    130750758                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     63630721                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     64366865                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3102404                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044622                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           14439      0.47%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            688      0.02%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.01%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       365371     11.78%     12.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       773195     24.92%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     37.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         262423      8.46%     45.66% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         37880      1.22%     46.88% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1472502     47.46%     94.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       175543      5.66%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        5722836                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     60412396                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      5262347                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      7031342                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69350860                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69526410                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        12503                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      2034082                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4597                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        11458                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1126643                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     49003330                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.418810                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.373136                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     32797621     66.93%     66.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2076751      4.24%     71.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2124609      4.34%     75.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1947915      3.98%     79.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2669310      5.45%     84.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2103092      4.29%     89.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2336800      4.77%     93.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1434660      2.93%     96.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1512572      3.09%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     49003330                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.415725                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3289813                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   266                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        66376                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       302860                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23287570                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7282062                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31942726                       # number of misc regfile reads
system.switch_cpus.numCycles                 49110096                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        13180979                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61225031                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         740486                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3143125                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        9009208                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         32378                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     204297805                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69482207                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     63164376                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8495353                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       14482377                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          25191                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      24158571                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1939350                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    106843181                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     64449990                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          111                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           15                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          11383515                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           15                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            112963286                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           138341401                       # The number of ROB writes
system.switch_cpus.timesIdled                    1241                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       339222                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4416                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       678676                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4416                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  24555048000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             210794                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        94609                       # Transaction distribution
system.membus.trans_dist::CleanEvict           201698                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85710                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85710                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        210794                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       889315                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       889315                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 889315                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     25031232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     25031232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25031232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            296504                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  296504    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              296504                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1022921000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1643480000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  24555048000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  24555048000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  24555048000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  24555048000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            242618                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       204346                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1992                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          432252                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            96835                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           96835                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2223                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240395                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6437                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1011692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1018129                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       269696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     28605888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               28875584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          299369                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6055040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           638822                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006917                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.082883                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 634403     99.31%     99.31% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4419      0.69%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             638822                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          451067000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         505845999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3334500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  24555048000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          951                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        41997                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42948                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          951                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        41997                       # number of overall hits
system.l2.overall_hits::total                   42948                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1271                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       295233                       # number of demand (read+write) misses
system.l2.demand_misses::total                 296504                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1271                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       295233                       # number of overall misses
system.l2.overall_misses::total                296504                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    106028000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  30061781500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      30167809500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    106028000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  30061781500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     30167809500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2222                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       337230                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               339452                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2222                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       337230                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              339452                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.572007                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.875465                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.873478                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.572007                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.875465                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.873478                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83420.928403                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 101823.920429                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101745.033794                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83420.928403                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 101823.920429                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101745.033794                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               94609                       # number of writebacks
system.l2.writebacks::total                     94609                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       295233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            296504                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       295233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           296504                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     93318000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  27109451500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  27202769500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     93318000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  27109451500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  27202769500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.572007                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.875465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.873478                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.572007                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.875465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.873478                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73420.928403                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 91823.920429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91745.033794                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73420.928403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 91823.920429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91745.033794                       # average overall mshr miss latency
system.l2.replacements                         299368                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       109737                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           109737                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       109737                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       109737                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1991                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1991                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1991                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1991                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1354                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1354                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data        11125                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11125                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        85710                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85710                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   8506695000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8506695000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        96835                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             96835                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.885114                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.885114                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99249.737487                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99249.737487                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        85710                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          85710                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   7649595000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7649595000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.885114                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.885114                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 89249.737487                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89249.737487                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          951                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                951                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1271                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1271                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    106028000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    106028000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2222                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2222                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.572007                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.572007                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83420.928403                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83420.928403                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1271                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1271                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     93318000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     93318000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.572007                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.572007                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73420.928403                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73420.928403                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        30872                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             30872                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       209523                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          209523                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  21555086500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  21555086500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240395                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240395                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.871578                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.871578                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 102876.946684                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102876.946684                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       209523                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       209523                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  19459856500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  19459856500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.871578                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.871578                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 92876.946684                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 92876.946684                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  24555048000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      685492                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    303464                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.258891                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.922000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    13.116996                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  4055.961003                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.990225                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          871                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3014064                       # Number of tag accesses
system.l2.tags.data_accesses                  3014064                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  24555048000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        81344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     18894912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18976256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        81344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         81344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      6054976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6054976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       295233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              296504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        94609                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              94609                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3312720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    769491959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             772804680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3312720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3312720                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      246587830                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            246587830                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      246587830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3312720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    769491959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1019392509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     94609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    295135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000131308500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5684                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5684                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              611310                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              89011                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      296504                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      94609                       # Number of write requests accepted
system.mem_ctrls.readBursts                    296504                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    94609                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     98                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             14772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             21385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            21487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            17944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5708                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.73                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9368769000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1482030000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14926381500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31607.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50357.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    37149                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   70295                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 12.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                296504                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                94609                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  165583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   65210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   39475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   26076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      62                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       283564                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     88.248381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    75.600464                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    78.037623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       243709     85.94%     85.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23036      8.12%     94.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11759      4.15%     98.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3003      1.06%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1067      0.38%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          552      0.19%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          236      0.08%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          109      0.04%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           93      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       283564                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.148487                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     49.276033                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     19.223592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              2      0.04%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           364      6.40%      6.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47          2366     41.63%     48.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          1774     31.21%     79.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           772     13.58%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           217      3.82%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          110      1.94%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           44      0.77%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           19      0.33%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.07%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            5      0.09%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5684                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5684                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.644968                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.613883                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.041928                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4000     70.37%     70.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               95      1.67%     72.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1252     22.03%     94.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              283      4.98%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               53      0.93%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5684                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18969984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6055040                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18976256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6054976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       772.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       246.59                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    772.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    246.59                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   24554938000                       # Total gap between requests
system.mem_ctrls.avgGap                      62782.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        81344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     18888640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      6055040                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3312720.056584699079                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 769236533.359657883644                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 246590436.312728852034                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1271                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       295233                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        94609                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     40979750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  14885401750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 597246523000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32242.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     50419.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6312787.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1036163940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            550715220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1094433480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          257069340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1937959920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11022532320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        147005760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16045879980                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        653.465633                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    292940250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    819780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  23442327750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            988540140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            525410160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1021905360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          236794860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1937959920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11005956720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        160964160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        15877531320                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        646.609663                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    330673750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    819780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  23404594250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 560734027450000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    32521763000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 560766549223500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           11                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4370721                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4370732                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           11                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4370721                       # number of overall hits
system.cpu.icache.overall_hits::total         4370732                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2887                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2889                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2887                       # number of overall misses
system.cpu.icache.overall_misses::total          2889                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    164271499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    164271499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    164271499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    164271499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           13                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4373608                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4373621                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           13                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4373608                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4373621                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.153846                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000660                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000661                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.153846                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000660                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000661                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 56900.415310                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56861.024230                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 56900.415310                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56861.024230                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          520                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2108                       # number of writebacks
system.cpu.icache.writebacks::total              2108                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          269                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          269                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          269                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          269                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2618                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2618                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2618                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2618                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    148740499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    148740499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    148740499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    148740499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000599                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000599                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000599                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000599                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 56814.552712                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56814.552712                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 56814.552712                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56814.552712                       # average overall mshr miss latency
system.cpu.icache.replacements                   2108                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           11                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4370721                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4370732                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2887                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2889                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    164271499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    164271499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           13                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4373608                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4373621                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.153846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000660                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000661                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 56900.415310                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56861.024230                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          269                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          269                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2618                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2618                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    148740499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    148740499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000599                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000599                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 56814.552712                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56814.552712                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 560766549223500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.022191                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4373352                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2620                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1669.218321                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      560734027450500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000064                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.022127                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000043                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000043                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8749862                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8749862                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 560766549223500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560766549223500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560766549223500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 560766549223500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 560766549223500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 560766549223500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 560766549223500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     37072240                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37072243                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     37132971                       # number of overall hits
system.cpu.dcache.overall_hits::total        37132974                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       653055                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         653058                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       665898                       # number of overall misses
system.cpu.dcache.overall_misses::total        665901                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  57916617006                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  57916617006                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  57916617006                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  57916617006                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37725295                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37725301                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37798869                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37798875                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017311                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017311                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.017617                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017617                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 88685.665076                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 88685.257674                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 86975.207924                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86974.816085                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7501170                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            111844                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.068148                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       145566                       # number of writebacks
system.cpu.dcache.writebacks::total            145566                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       209642                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       209642                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       209642                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       209642                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       443413                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       443413                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       448853                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       448853                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  40554211506                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  40554211506                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  41046007506                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  41046007506                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011754                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011754                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011875                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011875                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 91459.229896                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91459.229896                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 91446.436820                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91446.436820                       # average overall mshr miss latency
system.cpu.dcache.replacements                 447831                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     28217371                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28217372                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       525207                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        525208                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  46273247000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  46273247000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28742578                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28742580                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018273                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018273                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 88104.779639                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 88104.611887                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       209532                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       209532                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       315675                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       315675                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  29041667500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  29041667500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010983                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010983                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 91998.629920                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91998.629920                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854869                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854871                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            2                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       127848                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       127850                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11643370006                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11643370006                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982721                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.500000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014233                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014233                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 91071.976144                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 91070.551474                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          110                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       127738                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       127738                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  11512544006                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  11512544006                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014220                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014220                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 90126.227168                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90126.227168                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        60731                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         60731                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        12843                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        12843                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73574                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73574                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.174559                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.174559                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5440                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    491796000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    491796000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073939                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073939                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 90403.676471                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 90403.676471                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 560766549223500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.059268                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37581830                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            448855                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.728220                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      560734027452500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.059266                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000058                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000058                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          528                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          374                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          76046605                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         76046605                       # Number of data accesses

---------- End Simulation Statistics   ----------
