<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="2556pt" height="623pt"
 viewBox="0.00 0.00 2556.00 623.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 619)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-619 2552,-619 2552,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 2528,-8 2528,-8 2534,-8 2540,-14 2540,-20 2540,-20 2540,-595 2540,-595 2540,-601 2534,-607 2528,-607 2528,-607 20,-607 20,-607 14,-607 8,-601 8,-595 8,-595 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="1274" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="1274" y="-576.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 2520,-16 2520,-16 2526,-16 2532,-22 2532,-28 2532,-28 2532,-549 2532,-549 2532,-555 2526,-561 2520,-561 2520,-561 28,-561 28,-561 22,-561 16,-555 16,-549 16,-549 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="1274" y="-545.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="1274" y="-530.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=0&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M304,-147C304,-147 1258,-147 1258,-147 1264,-147 1270,-153 1270,-159 1270,-159 1270,-503 1270,-503 1270,-509 1264,-515 1258,-515 1258,-515 304,-515 304,-515 298,-515 292,-509 292,-503 292,-503 292,-159 292,-159 292,-153 298,-147 304,-147"/>
<text text-anchor="middle" x="781" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="781" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvO3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb&#10;pma_checker=system.cpu0.mmu.pma_checker&#10;pmp=system.cpu0.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M860,-270C860,-270 1212,-270 1212,-270 1218,-270 1224,-276 1224,-282 1224,-282 1224,-457 1224,-457 1224,-463 1218,-469 1212,-469 1212,-469 860,-469 860,-469 854,-469 848,-463 848,-457 848,-457 848,-282 848,-282 848,-276 854,-270 860,-270"/>
<text text-anchor="middle" x="1036" y="-453.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1036" y="-438.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu0.mmu.pma_checker&#10;pmp=system.cpu0.mmu.pmp&#10;size=64&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M868,-278C868,-278 1020,-278 1020,-278 1026,-278 1032,-284 1032,-290 1032,-290 1032,-411 1032,-411 1032,-417 1026,-423 1020,-423 1020,-423 868,-423 868,-423 862,-423 856,-417 856,-411 856,-411 856,-290 856,-290 856,-284 862,-278 868,-278"/>
<text text-anchor="middle" x="944" y="-407.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="944" y="-392.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu0.mmu.pma_checker&#10;pmp=system.cpu0.mmu.pmp&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M876,-286C876,-286 1012,-286 1012,-286 1018,-286 1024,-292 1024,-298 1024,-298 1024,-365 1024,-365 1024,-371 1018,-377 1012,-377 1012,-377 876,-377 876,-377 870,-377 864,-371 864,-365 864,-365 864,-298 864,-298 864,-292 870,-286 876,-286"/>
<text text-anchor="middle" x="944" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="944" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu0.mmu.pma_checker&#10;pmp=system.cpu0.mmu.pmp&#10;size=64&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1052,-278C1052,-278 1204,-278 1204,-278 1210,-278 1216,-284 1216,-290 1216,-290 1216,-411 1216,-411 1216,-417 1210,-423 1204,-423 1204,-423 1052,-423 1052,-423 1046,-423 1040,-417 1040,-411 1040,-411 1040,-290 1040,-290 1040,-284 1046,-278 1052,-278"/>
<text text-anchor="middle" x="1128" y="-407.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1128" y="-392.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu0.mmu.pma_checker&#10;pmp=system.cpu0.mmu.pmp&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1060,-286C1060,-286 1196,-286 1196,-286 1202,-286 1208,-292 1208,-298 1208,-298 1208,-365 1208,-365 1208,-371 1202,-377 1196,-377 1196,-377 1060,-377 1060,-377 1054,-377 1048,-371 1048,-365 1048,-365 1048,-298 1048,-298 1048,-292 1054,-286 1060,-286"/>
<text text-anchor="middle" x="1128" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1128" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust79" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust79"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M506,-155C506,-155 668,-155 668,-155 674,-155 680,-161 680,-167 680,-167 680,-234 680,-234 680,-240 674,-246 668,-246 668,-246 506,-246 506,-246 500,-246 494,-240 494,-234 494,-234 494,-167 494,-167 494,-161 500,-155 506,-155"/>
<text text-anchor="middle" x="587" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="587" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust85" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust85"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M312,-155C312,-155 474,-155 474,-155 480,-155 486,-161 486,-167 486,-167 486,-234 486,-234 486,-240 480,-246 474,-246 474,-246 312,-246 312,-246 306,-246 300,-240 300,-234 300,-234 300,-167 300,-167 300,-161 306,-155 312,-155"/>
<text text-anchor="middle" x="393" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="393" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust91" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust91"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M700,-155C700,-155 862,-155 862,-155 868,-155 874,-161 874,-167 874,-167 874,-234 874,-234 874,-240 868,-246 862,-246 862,-246 700,-246 700,-246 694,-246 688,-240 688,-234 688,-234 688,-167 688,-167 688,-161 694,-155 700,-155"/>
<text text-anchor="middle" x="781" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="781" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust97" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust97"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M894,-155C894,-155 1056,-155 1056,-155 1062,-155 1068,-161 1068,-167 1068,-167 1068,-234 1068,-234 1068,-240 1062,-246 1056,-246 1056,-246 894,-246 894,-246 888,-246 882,-240 882,-234 882,-234 882,-167 882,-167 882,-161 888,-155 894,-155"/>
<text text-anchor="middle" x="975" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="975" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu0_toL2Bus</title>
<g id="a_clust103"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu0.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu0.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M592,-286C592,-286 828,-286 828,-286 834,-286 840,-292 840,-298 840,-298 840,-365 840,-365 840,-371 834,-377 828,-377 828,-377 592,-377 592,-377 586,-377 580,-371 580,-365 580,-365 580,-298 580,-298 580,-292 586,-286 592,-286"/>
<text text-anchor="middle" x="710" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="710" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust106" class="cluster">
<title>cluster_system_cpu0_l2cache</title>
<g id="a_clust106"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.cpu0.l2cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.l2cache.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.cpu0.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1088,-155C1088,-155 1250,-155 1250,-155 1256,-155 1262,-161 1262,-167 1262,-167 1262,-234 1262,-234 1262,-240 1256,-246 1250,-246 1250,-246 1088,-246 1088,-246 1082,-246 1076,-240 1076,-234 1076,-234 1076,-167 1076,-167 1076,-161 1082,-155 1088,-155"/>
<text text-anchor="middle" x="1169" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="1169" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust113" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust113"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=false&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=0&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1558,-147C1558,-147 2512,-147 2512,-147 2518,-147 2524,-153 2524,-159 2524,-159 2524,-503 2524,-503 2524,-509 2518,-515 2512,-515 2512,-515 1558,-515 1558,-515 1552,-515 1546,-509 1546,-503 1546,-503 1546,-159 1546,-159 1546,-153 1552,-147 1558,-147"/>
<text text-anchor="middle" x="2035" y="-499.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="2035" y="-484.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvO3CPU</text>
</a>
</g>
</g>
<g id="clust114" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust114"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb&#10;pma_checker=system.cpu1.mmu.pma_checker&#10;pmp=system.cpu1.mmu.pmp">
<path fill="#bab6ae" stroke="#000000" d="M2152,-270C2152,-270 2504,-270 2504,-270 2510,-270 2516,-276 2516,-282 2516,-282 2516,-457 2516,-457 2516,-463 2510,-469 2504,-469 2504,-469 2152,-469 2152,-469 2146,-469 2140,-463 2140,-457 2140,-457 2140,-282 2140,-282 2140,-276 2146,-270 2152,-270"/>
<text text-anchor="middle" x="2328" y="-453.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2328" y="-438.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvMMU</text>
</a>
</g>
</g>
<g id="clust115" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust115"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu1.mmu.pma_checker&#10;pmp=system.cpu1.mmu.pmp&#10;size=64&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2344,-278C2344,-278 2496,-278 2496,-278 2502,-278 2508,-284 2508,-290 2508,-290 2508,-411 2508,-411 2508,-417 2502,-423 2496,-423 2496,-423 2344,-423 2344,-423 2338,-423 2332,-417 2332,-411 2332,-411 2332,-290 2332,-290 2332,-284 2338,-278 2344,-278"/>
<text text-anchor="middle" x="2420" y="-407.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2420" y="-392.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust116" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust116"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu1.mmu.pma_checker&#10;pmp=system.cpu1.mmu.pmp&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2352,-286C2352,-286 2488,-286 2488,-286 2494,-286 2500,-292 2500,-298 2500,-298 2500,-365 2500,-365 2500,-371 2494,-377 2488,-377 2488,-377 2352,-377 2352,-377 2346,-377 2340,-371 2340,-365 2340,-365 2340,-298 2340,-298 2340,-292 2346,-286 2352,-286"/>
<text text-anchor="middle" x="2420" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2420" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust118" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust118"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;pma_checker=system.cpu1.mmu.pma_checker&#10;pmp=system.cpu1.mmu.pmp&#10;size=64&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2160,-278C2160,-278 2312,-278 2312,-278 2318,-278 2324,-284 2324,-290 2324,-290 2324,-411 2324,-411 2324,-417 2318,-423 2312,-423 2312,-423 2160,-423 2160,-423 2154,-423 2148,-417 2148,-411 2148,-411 2148,-290 2148,-290 2148,-284 2154,-278 2160,-278"/>
<text text-anchor="middle" x="2236" y="-407.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2236" y="-392.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvTLB</text>
</a>
</g>
</g>
<g id="clust119" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust119"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;pma_checker=system.cpu1.mmu.pma_checker&#10;pmp=system.cpu1.mmu.pmp&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2168,-286C2168,-286 2304,-286 2304,-286 2310,-286 2316,-292 2316,-298 2316,-298 2316,-365 2316,-365 2316,-371 2310,-377 2304,-377 2304,-377 2168,-377 2168,-377 2162,-377 2156,-371 2156,-365 2156,-365 2156,-298 2156,-298 2156,-292 2162,-286 2168,-286"/>
<text text-anchor="middle" x="2236" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2236" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: RiscvPagetableWalker</text>
</a>
</g>
</g>
<g id="clust187" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust187"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1954,-155C1954,-155 2116,-155 2116,-155 2122,-155 2128,-161 2128,-167 2128,-167 2128,-234 2128,-234 2128,-240 2122,-246 2116,-246 2116,-246 1954,-246 1954,-246 1948,-246 1942,-240 1942,-234 1942,-234 1942,-167 1942,-167 1942,-161 1948,-155 1954,-155"/>
<text text-anchor="middle" x="2035" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2035" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust193" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust193"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1760,-155C1760,-155 1922,-155 1922,-155 1928,-155 1934,-161 1934,-167 1934,-167 1934,-234 1934,-234 1934,-240 1928,-246 1922,-246 1922,-246 1760,-246 1760,-246 1754,-246 1748,-240 1748,-234 1748,-234 1748,-167 1748,-167 1748,-161 1754,-155 1760,-155"/>
<text text-anchor="middle" x="1841" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1841" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust199" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust199"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2342,-155C2342,-155 2504,-155 2504,-155 2510,-155 2516,-161 2516,-167 2516,-167 2516,-234 2516,-234 2516,-240 2510,-246 2504,-246 2504,-246 2342,-246 2342,-246 2336,-246 2330,-240 2330,-234 2330,-234 2330,-167 2330,-167 2330,-161 2336,-155 2342,-155"/>
<text text-anchor="middle" x="2423" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2423" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust205" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust205"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2148,-155C2148,-155 2310,-155 2310,-155 2316,-155 2322,-161 2322,-167 2322,-167 2322,-234 2322,-234 2322,-240 2316,-246 2310,-246 2310,-246 2148,-246 2148,-246 2142,-246 2136,-240 2136,-234 2136,-234 2136,-167 2136,-167 2136,-161 2142,-155 2148,-155"/>
<text text-anchor="middle" x="2229" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2229" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust211" class="cluster">
<title>cluster_system_cpu1_toL2Bus</title>
<g id="a_clust211"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu1.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu1.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1884,-286C1884,-286 2120,-286 2120,-286 2126,-286 2132,-292 2132,-298 2132,-298 2132,-365 2132,-365 2132,-371 2126,-377 2120,-377 2120,-377 1884,-377 1884,-377 1878,-377 1872,-371 1872,-365 1872,-365 1872,-298 1872,-298 1872,-292 1878,-286 1884,-286"/>
<text text-anchor="middle" x="2002" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="2002" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust214" class="cluster">
<title>cluster_system_cpu1_l2cache</title>
<g id="a_clust214"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.cpu1.l2cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.l2cache.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.cpu1.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1566,-155C1566,-155 1728,-155 1728,-155 1734,-155 1740,-161 1740,-167 1740,-167 1740,-234 1740,-234 1740,-240 1734,-246 1728,-246 1728,-246 1566,-246 1566,-246 1560,-246 1554,-240 1554,-234 1554,-234 1554,-167 1554,-167 1554,-161 1560,-155 1566,-155"/>
<text text-anchor="middle" x="1647" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="1647" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust225" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust225"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M36,-155C36,-155 272,-155 272,-155 278,-155 284,-161 284,-167 284,-167 284,-234 284,-234 284,-240 278,-246 272,-246 272,-246 36,-246 36,-246 30,-246 24,-240 24,-234 24,-234 24,-167 24,-167 24,-161 30,-155 36,-155"/>
<text text-anchor="middle" x="154" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="154" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust228" class="cluster">
<title>cluster_system_l3</title>
<g id="a_clust228"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=24&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=512&#10;power_model=&#10;power_state=system.l3.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l3.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=6291456&#10;system=system&#10;tag_latency=20&#10;tags=system.l3.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=256&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M762,-24C762,-24 924,-24 924,-24 930,-24 936,-30 936,-36 936,-36 936,-103 936,-103 936,-109 930,-115 924,-115 924,-115 762,-115 762,-115 756,-115 750,-109 750,-103 750,-103 750,-36 750,-36 750,-30 756,-24 762,-24"/>
<text text-anchor="middle" x="843" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">l3 </text>
<text text-anchor="middle" x="843" y="-84.8" font-family="Arial" font-size="14.00" fill="#000000">: L3Cache</text>
</a>
</g>
</g>
<g id="clust234" class="cluster">
<title>cluster_system_tollcbus</title>
<g id="a_clust234"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tollcbus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tollcbus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1290,-286C1290,-286 1526,-286 1526,-286 1532,-286 1538,-292 1538,-298 1538,-298 1538,-365 1538,-365 1538,-371 1532,-377 1526,-377 1526,-377 1290,-377 1290,-377 1284,-377 1278,-371 1278,-365 1278,-365 1278,-298 1278,-298 1278,-292 1284,-286 1290,-286"/>
<text text-anchor="middle" x="1408" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">tollcbus </text>
<text text-anchor="middle" x="1408" y="-346.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust237" class="cluster">
<title>cluster_system_monitor</title>
<g id="a_clust237"><a xlink:title="bandwidth_bins=20&#10;burst_length_bins=20&#10;disable_addr_dists=true&#10;disable_bandwidth_hists=false&#10;disable_burst_length_hists=false&#10;disable_itt_dists=false&#10;disable_latency_hists=false&#10;disable_outstanding_hists=false&#10;disable_transaction_hists=false&#10;eventq_index=0&#10;itt_bins=20&#10;itt_max_bin=100000&#10;&#10;atency_bins=20&#10;outstanding_bins=20&#10;&#13;ead_addr_mask=18446744073709551615&#10;sample_period=1000000000&#10;system=system&#10;transaction_bins=20&#10;write_addr_mask=18446744073709551615">
<path fill="#bab6ae" stroke="#000000" d="M1297,-155C1297,-155 1519,-155 1519,-155 1525,-155 1531,-161 1531,-167 1531,-167 1531,-234 1531,-234 1531,-240 1525,-246 1519,-246 1519,-246 1297,-246 1297,-246 1291,-246 1285,-240 1285,-234 1285,-234 1285,-167 1285,-167 1285,-161 1291,-155 1297,-155"/>
<text text-anchor="middle" x="1408" y="-230.8" font-family="Arial" font-size="14.00" fill="#000000">monitor </text>
<text text-anchor="middle" x="1408" y="-215.8" font-family="Arial" font-size="14.00" fill="#000000">: CommMonitor</text>
</a>
</g>
</g>
<g id="clust239" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust239"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M61,-24C61,-24 121,-24 121,-24 127,-24 133,-30 133,-36 133,-36 133,-103 133,-103 133,-109 127,-115 121,-115 121,-115 61,-115 61,-115 55,-115 49,-109 49,-103 49,-103 49,-36 49,-36 49,-30 55,-24 61,-24"/>
<text text-anchor="middle" x="91" y="-99.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="91" y="-84.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M188.5,-294.5C188.5,-294.5 255.5,-294.5 255.5,-294.5 261.5,-294.5 267.5,-300.5 267.5,-306.5 267.5,-306.5 267.5,-318.5 267.5,-318.5 267.5,-324.5 261.5,-330.5 255.5,-330.5 255.5,-330.5 188.5,-330.5 188.5,-330.5 182.5,-330.5 176.5,-324.5 176.5,-318.5 176.5,-318.5 176.5,-306.5 176.5,-306.5 176.5,-300.5 182.5,-294.5 188.5,-294.5"/>
<text text-anchor="middle" x="222" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node34" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M180,-163.5C180,-163.5 264,-163.5 264,-163.5 270,-163.5 276,-169.5 276,-175.5 276,-175.5 276,-187.5 276,-187.5 276,-193.5 270,-199.5 264,-199.5 264,-199.5 180,-199.5 180,-199.5 174,-199.5 168,-193.5 168,-187.5 168,-187.5 168,-175.5 168,-175.5 168,-169.5 174,-163.5 180,-163.5"/>
<text text-anchor="middle" x="222" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M222,-294.37C222,-272.78 222,-235.41 222,-209.85"/>
<polygon fill="black" stroke="black" points="225.5,-209.7 222,-199.7 218.5,-209.7 225.5,-209.7"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M496,-294.5C496,-294.5 558,-294.5 558,-294.5 564,-294.5 570,-300.5 570,-306.5 570,-306.5 570,-318.5 570,-318.5 570,-324.5 564,-330.5 558,-330.5 558,-330.5 496,-330.5 496,-330.5 490,-330.5 484,-324.5 484,-318.5 484,-318.5 484,-306.5 484,-306.5 484,-300.5 490,-294.5 496,-294.5"/>
<text text-anchor="middle" x="527" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M514.5,-163.5C514.5,-163.5 561.5,-163.5 561.5,-163.5 567.5,-163.5 573.5,-169.5 573.5,-175.5 573.5,-175.5 573.5,-187.5 573.5,-187.5 573.5,-193.5 567.5,-199.5 561.5,-199.5 561.5,-199.5 514.5,-199.5 514.5,-199.5 508.5,-199.5 502.5,-193.5 502.5,-187.5 502.5,-187.5 502.5,-175.5 502.5,-175.5 502.5,-169.5 508.5,-163.5 514.5,-163.5"/>
<text text-anchor="middle" x="538" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M528.46,-294.37C530.3,-272.78 533.49,-235.41 535.67,-209.85"/>
<polygon fill="black" stroke="black" points="539.17,-209.96 536.53,-199.7 532.2,-209.37 539.17,-209.96"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M312.5,-294.5C312.5,-294.5 379.5,-294.5 379.5,-294.5 385.5,-294.5 391.5,-300.5 391.5,-306.5 391.5,-306.5 391.5,-318.5 391.5,-318.5 391.5,-324.5 385.5,-330.5 379.5,-330.5 379.5,-330.5 312.5,-330.5 312.5,-330.5 306.5,-330.5 300.5,-324.5 300.5,-318.5 300.5,-318.5 300.5,-306.5 300.5,-306.5 300.5,-300.5 306.5,-294.5 312.5,-294.5"/>
<text text-anchor="middle" x="346" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M320.5,-163.5C320.5,-163.5 367.5,-163.5 367.5,-163.5 373.5,-163.5 379.5,-169.5 379.5,-175.5 379.5,-175.5 379.5,-187.5 379.5,-187.5 379.5,-193.5 373.5,-199.5 367.5,-199.5 367.5,-199.5 320.5,-199.5 320.5,-199.5 314.5,-199.5 308.5,-193.5 308.5,-187.5 308.5,-187.5 308.5,-175.5 308.5,-175.5 308.5,-169.5 314.5,-163.5 320.5,-163.5"/>
<text text-anchor="middle" x="344" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M345.73,-294.37C345.4,-272.78 344.82,-235.41 344.42,-209.85"/>
<polygon fill="black" stroke="black" points="347.92,-209.65 344.27,-199.7 340.92,-209.75 347.92,-209.65"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M884,-294.5C884,-294.5 914,-294.5 914,-294.5 920,-294.5 926,-300.5 926,-306.5 926,-306.5 926,-318.5 926,-318.5 926,-324.5 920,-330.5 914,-330.5 914,-330.5 884,-330.5 884,-330.5 878,-330.5 872,-324.5 872,-318.5 872,-318.5 872,-306.5 872,-306.5 872,-300.5 878,-294.5 884,-294.5"/>
<text text-anchor="middle" x="899" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M806.5,-163.5C806.5,-163.5 853.5,-163.5 853.5,-163.5 859.5,-163.5 865.5,-169.5 865.5,-175.5 865.5,-175.5 865.5,-187.5 865.5,-187.5 865.5,-193.5 859.5,-199.5 853.5,-199.5 853.5,-199.5 806.5,-199.5 806.5,-199.5 800.5,-199.5 794.5,-193.5 794.5,-187.5 794.5,-187.5 794.5,-175.5 794.5,-175.5 794.5,-169.5 800.5,-163.5 806.5,-163.5"/>
<text text-anchor="middle" x="830" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M889.84,-294.37C878.14,-272.49 857.77,-234.41 844.08,-208.83"/>
<polygon fill="black" stroke="black" points="847,-206.87 839.2,-199.7 840.83,-210.17 847,-206.87"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1068,-294.5C1068,-294.5 1098,-294.5 1098,-294.5 1104,-294.5 1110,-300.5 1110,-306.5 1110,-306.5 1110,-318.5 1110,-318.5 1110,-324.5 1104,-330.5 1098,-330.5 1098,-330.5 1068,-330.5 1068,-330.5 1062,-330.5 1056,-324.5 1056,-318.5 1056,-318.5 1056,-306.5 1056,-306.5 1056,-300.5 1062,-294.5 1068,-294.5"/>
<text text-anchor="middle" x="1083" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1000.5,-163.5C1000.5,-163.5 1047.5,-163.5 1047.5,-163.5 1053.5,-163.5 1059.5,-169.5 1059.5,-175.5 1059.5,-175.5 1059.5,-187.5 1059.5,-187.5 1059.5,-193.5 1053.5,-199.5 1047.5,-199.5 1047.5,-199.5 1000.5,-199.5 1000.5,-199.5 994.5,-199.5 988.5,-193.5 988.5,-187.5 988.5,-187.5 988.5,-175.5 988.5,-175.5 988.5,-169.5 994.5,-163.5 1000.5,-163.5"/>
<text text-anchor="middle" x="1024" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1075.17,-294.37C1065.16,-272.49 1047.74,-234.41 1036.04,-208.83"/>
<polygon fill="black" stroke="black" points="1039.21,-207.34 1031.87,-199.7 1032.84,-210.25 1039.21,-207.34"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M604,-163.5C604,-163.5 660,-163.5 660,-163.5 666,-163.5 672,-169.5 672,-175.5 672,-175.5 672,-187.5 672,-187.5 672,-193.5 666,-199.5 660,-199.5 660,-199.5 604,-199.5 604,-199.5 598,-199.5 592,-193.5 592,-187.5 592,-187.5 592,-175.5 592,-175.5 592,-169.5 598,-163.5 604,-163.5"/>
<text text-anchor="middle" x="632" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M410,-163.5C410,-163.5 466,-163.5 466,-163.5 472,-163.5 478,-169.5 478,-175.5 478,-175.5 478,-187.5 478,-187.5 478,-193.5 472,-199.5 466,-199.5 466,-199.5 410,-199.5 410,-199.5 404,-199.5 398,-193.5 398,-187.5 398,-187.5 398,-175.5 398,-175.5 398,-169.5 404,-163.5 410,-163.5"/>
<text text-anchor="middle" x="438" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M708,-163.5C708,-163.5 764,-163.5 764,-163.5 770,-163.5 776,-169.5 776,-175.5 776,-175.5 776,-187.5 776,-187.5 776,-193.5 770,-199.5 764,-199.5 764,-199.5 708,-199.5 708,-199.5 702,-199.5 696,-193.5 696,-187.5 696,-187.5 696,-175.5 696,-175.5 696,-169.5 702,-163.5 708,-163.5"/>
<text text-anchor="middle" x="736" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M902,-163.5C902,-163.5 958,-163.5 958,-163.5 964,-163.5 970,-169.5 970,-175.5 970,-175.5 970,-187.5 970,-187.5 970,-193.5 964,-199.5 958,-199.5 958,-199.5 902,-199.5 902,-199.5 896,-199.5 890,-193.5 890,-187.5 890,-187.5 890,-175.5 890,-175.5 890,-169.5 896,-163.5 902,-163.5"/>
<text text-anchor="middle" x="930" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports -->
<g id="node14" class="node">
<title>system_cpu0_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M600,-294.5C600,-294.5 684,-294.5 684,-294.5 690,-294.5 696,-300.5 696,-306.5 696,-306.5 696,-318.5 696,-318.5 696,-324.5 690,-330.5 684,-330.5 684,-330.5 600,-330.5 600,-330.5 594,-330.5 588,-324.5 588,-318.5 588,-318.5 588,-306.5 588,-306.5 588,-300.5 594,-294.5 600,-294.5"/>
<text text-anchor="middle" x="642" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge6" class="edge">
<title>system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M639.89,-284.23C637.91,-258.7 635.01,-221.32 633.33,-199.7"/>
<polygon fill="black" stroke="black" points="636.41,-284.67 640.67,-294.37 643.39,-284.13 636.41,-284.67"/>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge7" class="edge">
<title>system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M613.71,-288.08C604.65,-281.47 594.29,-274.79 584,-270 544.91,-251.81 526.36,-269.17 490,-246 471.73,-234.36 456.83,-214.16 447.73,-199.66"/>
<polygon fill="black" stroke="black" points="611.87,-291.07 621.96,-294.32 616.1,-285.49 611.87,-291.07"/>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge8" class="edge">
<title>system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M660.39,-286.26C679.01,-260.71 707.29,-221.9 723.47,-199.7"/>
<polygon fill="black" stroke="black" points="657.54,-284.23 654.48,-294.37 663.2,-288.35 657.54,-284.23"/>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge9" class="edge">
<title>system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M671,-288.51C681.22,-281.5 693.13,-274.47 705,-270 777.64,-242.64 810.3,-283.98 878,-246 897.14,-235.26 912.07,-214.47 920.93,-199.6"/>
<polygon fill="black" stroke="black" points="668.95,-285.68 662.85,-294.34 673.02,-291.37 668.95,-285.68"/>
</g>
<!-- system_cpu0_toL2Bus_mem_side_ports -->
<g id="node15" class="node">
<title>system_cpu0_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M726,-294.5C726,-294.5 820,-294.5 820,-294.5 826,-294.5 832,-300.5 832,-306.5 832,-306.5 832,-318.5 832,-318.5 832,-324.5 826,-330.5 820,-330.5 820,-330.5 726,-330.5 726,-330.5 720,-330.5 714,-324.5 714,-318.5 714,-318.5 714,-306.5 714,-306.5 714,-300.5 720,-294.5 726,-294.5"/>
<text text-anchor="middle" x="773" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu0_l2cache_cpu_side -->
<g id="node16" class="node">
<title>system_cpu0_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1096.5,-163.5C1096.5,-163.5 1143.5,-163.5 1143.5,-163.5 1149.5,-163.5 1155.5,-169.5 1155.5,-175.5 1155.5,-175.5 1155.5,-187.5 1155.5,-187.5 1155.5,-193.5 1149.5,-199.5 1143.5,-199.5 1143.5,-199.5 1096.5,-199.5 1096.5,-199.5 1090.5,-199.5 1084.5,-193.5 1084.5,-187.5 1084.5,-187.5 1084.5,-175.5 1084.5,-175.5 1084.5,-169.5 1090.5,-163.5 1096.5,-163.5"/>
<text text-anchor="middle" x="1120" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_toL2Bus_mem_side_ports&#45;&gt;system_cpu0_l2cache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu0_toL2Bus_mem_side_ports&#45;&gt;system_cpu0_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M802.63,-294.33C819.02,-285.63 840.05,-275.71 860,-270 951.16,-243.89 989.62,-292.96 1072,-246 1087.02,-237.44 1098.83,-222.07 1106.97,-208.6"/>
<polygon fill="black" stroke="black" points="1110.14,-210.12 1112.02,-199.69 1104.04,-206.67 1110.14,-210.12"/>
</g>
<!-- system_cpu0_l2cache_mem_side -->
<g id="node17" class="node">
<title>system_cpu0_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1186,-163.5C1186,-163.5 1242,-163.5 1242,-163.5 1248,-163.5 1254,-169.5 1254,-175.5 1254,-175.5 1254,-187.5 1254,-187.5 1254,-193.5 1248,-199.5 1242,-199.5 1242,-199.5 1186,-199.5 1186,-199.5 1180,-199.5 1174,-193.5 1174,-187.5 1174,-187.5 1174,-175.5 1174,-175.5 1174,-169.5 1180,-163.5 1186,-163.5"/>
<text text-anchor="middle" x="1214" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node18" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1788,-294.5C1788,-294.5 1850,-294.5 1850,-294.5 1856,-294.5 1862,-300.5 1862,-306.5 1862,-306.5 1862,-318.5 1862,-318.5 1862,-324.5 1856,-330.5 1850,-330.5 1850,-330.5 1788,-330.5 1788,-330.5 1782,-330.5 1776,-324.5 1776,-318.5 1776,-318.5 1776,-306.5 1776,-306.5 1776,-300.5 1782,-294.5 1788,-294.5"/>
<text text-anchor="middle" x="1819" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1962.5,-163.5C1962.5,-163.5 2009.5,-163.5 2009.5,-163.5 2015.5,-163.5 2021.5,-169.5 2021.5,-175.5 2021.5,-175.5 2021.5,-187.5 2021.5,-187.5 2021.5,-193.5 2015.5,-199.5 2009.5,-199.5 2009.5,-199.5 1962.5,-199.5 1962.5,-199.5 1956.5,-199.5 1950.5,-193.5 1950.5,-187.5 1950.5,-187.5 1950.5,-175.5 1950.5,-175.5 1950.5,-169.5 1956.5,-163.5 1962.5,-163.5"/>
<text text-anchor="middle" x="1986" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1835.94,-294.4C1844.87,-286.14 1856.37,-276.61 1868,-270 1896.6,-253.76 1911.37,-265.29 1938,-246 1951.73,-236.05 1963.33,-221.06 1971.68,-208.13"/>
<polygon fill="black" stroke="black" points="1974.67,-209.96 1976.93,-199.61 1968.7,-206.29 1974.67,-209.96"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node19" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1678.5,-294.5C1678.5,-294.5 1745.5,-294.5 1745.5,-294.5 1751.5,-294.5 1757.5,-300.5 1757.5,-306.5 1757.5,-306.5 1757.5,-318.5 1757.5,-318.5 1757.5,-324.5 1751.5,-330.5 1745.5,-330.5 1745.5,-330.5 1678.5,-330.5 1678.5,-330.5 1672.5,-330.5 1666.5,-324.5 1666.5,-318.5 1666.5,-318.5 1666.5,-306.5 1666.5,-306.5 1666.5,-300.5 1672.5,-294.5 1678.5,-294.5"/>
<text text-anchor="middle" x="1712" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1768.5,-163.5C1768.5,-163.5 1815.5,-163.5 1815.5,-163.5 1821.5,-163.5 1827.5,-169.5 1827.5,-175.5 1827.5,-175.5 1827.5,-187.5 1827.5,-187.5 1827.5,-193.5 1821.5,-199.5 1815.5,-199.5 1815.5,-199.5 1768.5,-199.5 1768.5,-199.5 1762.5,-199.5 1756.5,-193.5 1756.5,-187.5 1756.5,-187.5 1756.5,-175.5 1756.5,-175.5 1756.5,-169.5 1762.5,-163.5 1768.5,-163.5"/>
<text text-anchor="middle" x="1792" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1722.62,-294.37C1736.25,-272.4 1760.02,-234.07 1775.88,-208.49"/>
<polygon fill="black" stroke="black" points="1779.04,-210.04 1781.33,-199.7 1773.09,-206.35 1779.04,-210.04"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2450,-294.5C2450,-294.5 2480,-294.5 2480,-294.5 2486,-294.5 2492,-300.5 2492,-306.5 2492,-306.5 2492,-318.5 2492,-318.5 2492,-324.5 2486,-330.5 2480,-330.5 2480,-330.5 2450,-330.5 2450,-330.5 2444,-330.5 2438,-324.5 2438,-318.5 2438,-318.5 2438,-306.5 2438,-306.5 2438,-300.5 2444,-294.5 2450,-294.5"/>
<text text-anchor="middle" x="2465" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2448.5,-163.5C2448.5,-163.5 2495.5,-163.5 2495.5,-163.5 2501.5,-163.5 2507.5,-169.5 2507.5,-175.5 2507.5,-175.5 2507.5,-187.5 2507.5,-187.5 2507.5,-193.5 2501.5,-199.5 2495.5,-199.5 2495.5,-199.5 2448.5,-199.5 2448.5,-199.5 2442.5,-199.5 2436.5,-193.5 2436.5,-187.5 2436.5,-187.5 2436.5,-175.5 2436.5,-175.5 2436.5,-169.5 2442.5,-163.5 2448.5,-163.5"/>
<text text-anchor="middle" x="2472" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2465.93,-294.37C2467.1,-272.78 2469.13,-235.41 2470.52,-209.85"/>
<polygon fill="black" stroke="black" points="2474.02,-209.88 2471.07,-199.7 2467.03,-209.5 2474.02,-209.88"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node21" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2263,-294.5C2263,-294.5 2293,-294.5 2293,-294.5 2299,-294.5 2305,-300.5 2305,-306.5 2305,-306.5 2305,-318.5 2305,-318.5 2305,-324.5 2299,-330.5 2293,-330.5 2293,-330.5 2263,-330.5 2263,-330.5 2257,-330.5 2251,-324.5 2251,-318.5 2251,-318.5 2251,-306.5 2251,-306.5 2251,-300.5 2257,-294.5 2263,-294.5"/>
<text text-anchor="middle" x="2278" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2254.5,-163.5C2254.5,-163.5 2301.5,-163.5 2301.5,-163.5 2307.5,-163.5 2313.5,-169.5 2313.5,-175.5 2313.5,-175.5 2313.5,-187.5 2313.5,-187.5 2313.5,-193.5 2307.5,-199.5 2301.5,-199.5 2301.5,-199.5 2254.5,-199.5 2254.5,-199.5 2248.5,-199.5 2242.5,-193.5 2242.5,-187.5 2242.5,-187.5 2242.5,-175.5 2242.5,-175.5 2242.5,-169.5 2248.5,-163.5 2254.5,-163.5"/>
<text text-anchor="middle" x="2278" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2278,-294.37C2278,-272.78 2278,-235.41 2278,-209.85"/>
<polygon fill="black" stroke="black" points="2281.5,-209.7 2278,-199.7 2274.5,-209.7 2281.5,-209.7"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node23" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2052,-163.5C2052,-163.5 2108,-163.5 2108,-163.5 2114,-163.5 2120,-169.5 2120,-175.5 2120,-175.5 2120,-187.5 2120,-187.5 2120,-193.5 2114,-199.5 2108,-199.5 2108,-199.5 2052,-199.5 2052,-199.5 2046,-199.5 2040,-193.5 2040,-187.5 2040,-187.5 2040,-175.5 2040,-175.5 2040,-169.5 2046,-163.5 2052,-163.5"/>
<text text-anchor="middle" x="2080" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node25" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1858,-163.5C1858,-163.5 1914,-163.5 1914,-163.5 1920,-163.5 1926,-169.5 1926,-175.5 1926,-175.5 1926,-187.5 1926,-187.5 1926,-193.5 1920,-199.5 1914,-199.5 1914,-199.5 1858,-199.5 1858,-199.5 1852,-199.5 1846,-193.5 1846,-187.5 1846,-187.5 1846,-175.5 1846,-175.5 1846,-169.5 1852,-163.5 1858,-163.5"/>
<text text-anchor="middle" x="1886" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node27" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2350,-163.5C2350,-163.5 2406,-163.5 2406,-163.5 2412,-163.5 2418,-169.5 2418,-175.5 2418,-175.5 2418,-187.5 2418,-187.5 2418,-193.5 2412,-199.5 2406,-199.5 2406,-199.5 2350,-199.5 2350,-199.5 2344,-199.5 2338,-193.5 2338,-187.5 2338,-187.5 2338,-175.5 2338,-175.5 2338,-169.5 2344,-163.5 2350,-163.5"/>
<text text-anchor="middle" x="2378" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node29" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2156,-163.5C2156,-163.5 2212,-163.5 2212,-163.5 2218,-163.5 2224,-169.5 2224,-175.5 2224,-175.5 2224,-187.5 2224,-187.5 2224,-193.5 2218,-199.5 2212,-199.5 2212,-199.5 2156,-199.5 2156,-199.5 2150,-199.5 2144,-193.5 2144,-187.5 2144,-187.5 2144,-175.5 2144,-175.5 2144,-169.5 2150,-163.5 2156,-163.5"/>
<text text-anchor="middle" x="2184" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports -->
<g id="node30" class="node">
<title>system_cpu1_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2028,-294.5C2028,-294.5 2112,-294.5 2112,-294.5 2118,-294.5 2124,-300.5 2124,-306.5 2124,-306.5 2124,-318.5 2124,-318.5 2124,-324.5 2118,-330.5 2112,-330.5 2112,-330.5 2028,-330.5 2028,-330.5 2022,-330.5 2016,-324.5 2016,-318.5 2016,-318.5 2016,-306.5 2016,-306.5 2016,-300.5 2022,-294.5 2028,-294.5"/>
<text text-anchor="middle" x="2070" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge15" class="edge">
<title>system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="black" d="M2072.11,-284.23C2074.09,-258.7 2076.99,-221.32 2078.67,-199.7"/>
<polygon fill="black" stroke="black" points="2068.61,-284.13 2071.33,-294.37 2075.59,-284.67 2068.61,-284.13"/>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge16" class="edge">
<title>system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2038.88,-288.8C2028.99,-282.2 2017.81,-275.34 2007,-270 1977.89,-255.63 1964.62,-264.59 1938,-246 1920.36,-233.68 1905.44,-213.8 1896.17,-199.57"/>
<polygon fill="black" stroke="black" points="2036.96,-291.73 2047.19,-294.49 2040.91,-285.96 2036.96,-291.73"/>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge17" class="edge">
<title>system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M2106.97,-289.51C2120.69,-282.24 2136.66,-274.79 2152,-270 2226.51,-246.72 2257.9,-284.17 2326,-246 2345.14,-235.27 2360.07,-214.47 2368.93,-199.6"/>
<polygon fill="black" stroke="black" points="2104.96,-286.62 2097.86,-294.48 2108.31,-292.76 2104.96,-286.62"/>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge18" class="edge">
<title>system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M2094.19,-286.79C2105.83,-274.69 2119.86,-259.78 2132,-246 2145.47,-230.71 2160.11,-212.69 2170.42,-199.76"/>
<polygon fill="black" stroke="black" points="2091.36,-284.68 2086.93,-294.3 2096.39,-289.55 2091.36,-284.68"/>
</g>
<!-- system_cpu1_toL2Bus_mem_side_ports -->
<g id="node31" class="node">
<title>system_cpu1_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1892,-294.5C1892,-294.5 1986,-294.5 1986,-294.5 1992,-294.5 1998,-300.5 1998,-306.5 1998,-306.5 1998,-318.5 1998,-318.5 1998,-324.5 1992,-330.5 1986,-330.5 1986,-330.5 1892,-330.5 1892,-330.5 1886,-330.5 1880,-324.5 1880,-318.5 1880,-318.5 1880,-306.5 1880,-306.5 1880,-300.5 1886,-294.5 1892,-294.5"/>
<text text-anchor="middle" x="1939" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu1_l2cache_cpu_side -->
<g id="node32" class="node">
<title>system_cpu1_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1672.5,-163.5C1672.5,-163.5 1719.5,-163.5 1719.5,-163.5 1725.5,-163.5 1731.5,-169.5 1731.5,-175.5 1731.5,-175.5 1731.5,-187.5 1731.5,-187.5 1731.5,-193.5 1725.5,-199.5 1719.5,-199.5 1719.5,-199.5 1672.5,-199.5 1672.5,-199.5 1666.5,-199.5 1660.5,-193.5 1660.5,-187.5 1660.5,-187.5 1660.5,-175.5 1660.5,-175.5 1660.5,-169.5 1666.5,-163.5 1672.5,-163.5"/>
<text text-anchor="middle" x="1696" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_toL2Bus_mem_side_ports&#45;&gt;system_cpu1_l2cache_cpu_side -->
<g id="edge19" class="edge">
<title>system_cpu1_toL2Bus_mem_side_ports&#45;&gt;system_cpu1_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M1917.76,-294.39C1906.08,-285.81 1890.95,-275.99 1876,-270 1820.65,-247.82 1794.78,-277.25 1744,-246 1729.37,-237 1717.63,-221.76 1709.42,-208.47"/>
<polygon fill="black" stroke="black" points="1712.36,-206.57 1704.31,-199.68 1706.31,-210.09 1712.36,-206.57"/>
</g>
<!-- system_cpu1_l2cache_mem_side -->
<g id="node33" class="node">
<title>system_cpu1_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1574,-163.5C1574,-163.5 1630,-163.5 1630,-163.5 1636,-163.5 1642,-169.5 1642,-175.5 1642,-175.5 1642,-187.5 1642,-187.5 1642,-193.5 1636,-199.5 1630,-199.5 1630,-199.5 1574,-199.5 1574,-199.5 1568,-199.5 1562,-193.5 1562,-187.5 1562,-187.5 1562,-175.5 1562,-175.5 1562,-169.5 1568,-163.5 1574,-163.5"/>
<text text-anchor="middle" x="1602" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l3_mem_side -->
<g id="node37" class="node">
<title>system_l3_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M770,-32.5C770,-32.5 826,-32.5 826,-32.5 832,-32.5 838,-38.5 838,-44.5 838,-44.5 838,-56.5 838,-56.5 838,-62.5 832,-68.5 826,-68.5 826,-68.5 770,-68.5 770,-68.5 764,-68.5 758,-62.5 758,-56.5 758,-56.5 758,-44.5 758,-44.5 758,-38.5 764,-32.5 770,-32.5"/>
<text text-anchor="middle" x="798" y="-46.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side -->
<g id="edge20" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side</title>
<path fill="none" stroke="black" d="M264.33,-159.27C274.52,-154.74 285.5,-150.32 296,-147 463.26,-94.06 671.66,-65.92 757.83,-55.86"/>
<polygon fill="black" stroke="black" points="262.87,-156.09 255.23,-163.43 265.78,-162.45 262.87,-156.09"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node35" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M44,-163.5C44,-163.5 138,-163.5 138,-163.5 144,-163.5 150,-169.5 150,-175.5 150,-175.5 150,-187.5 150,-187.5 150,-193.5 144,-199.5 138,-199.5 138,-199.5 44,-199.5 44,-199.5 38,-199.5 32,-193.5 32,-187.5 32,-187.5 32,-175.5 32,-175.5 32,-169.5 38,-163.5 44,-163.5"/>
<text text-anchor="middle" x="91" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node42" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M76,-32.5C76,-32.5 106,-32.5 106,-32.5 112,-32.5 118,-38.5 118,-44.5 118,-44.5 118,-56.5 118,-56.5 118,-62.5 112,-68.5 106,-68.5 106,-68.5 76,-68.5 76,-68.5 70,-68.5 64,-62.5 64,-56.5 64,-56.5 64,-44.5 64,-44.5 64,-38.5 70,-32.5 76,-32.5"/>
<text text-anchor="middle" x="91" y="-46.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge21" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M91,-163.37C91,-141.78 91,-104.41 91,-78.85"/>
<polygon fill="black" stroke="black" points="94.5,-78.7 91,-68.7 87.5,-78.7 94.5,-78.7"/>
</g>
<!-- system_l3_cpu_side -->
<g id="node36" class="node">
<title>system_l3_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M868.5,-32.5C868.5,-32.5 915.5,-32.5 915.5,-32.5 921.5,-32.5 927.5,-38.5 927.5,-44.5 927.5,-44.5 927.5,-56.5 927.5,-56.5 927.5,-62.5 921.5,-68.5 915.5,-68.5 915.5,-68.5 868.5,-68.5 868.5,-68.5 862.5,-68.5 856.5,-62.5 856.5,-56.5 856.5,-56.5 856.5,-44.5 856.5,-44.5 856.5,-38.5 862.5,-32.5 868.5,-32.5"/>
<text text-anchor="middle" x="892" y="-46.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tollcbus_cpu_side_ports -->
<g id="node38" class="node">
<title>system_tollcbus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1298,-294.5C1298,-294.5 1382,-294.5 1382,-294.5 1388,-294.5 1394,-300.5 1394,-306.5 1394,-306.5 1394,-318.5 1394,-318.5 1394,-324.5 1388,-330.5 1382,-330.5 1382,-330.5 1298,-330.5 1298,-330.5 1292,-330.5 1286,-324.5 1286,-318.5 1286,-318.5 1286,-306.5 1286,-306.5 1286,-300.5 1292,-294.5 1298,-294.5"/>
<text text-anchor="middle" x="1340" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tollcbus_cpu_side_ports&#45;&gt;system_cpu0_l2cache_mem_side -->
<g id="edge22" class="edge">
<title>system_tollcbus_cpu_side_ports&#45;&gt;system_cpu0_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M1315.99,-286.92C1291.05,-261.39 1252.68,-222.1 1230.8,-199.7"/>
<polygon fill="black" stroke="black" points="1313.78,-289.66 1323.27,-294.37 1318.78,-284.77 1313.78,-289.66"/>
</g>
<!-- system_tollcbus_cpu_side_ports&#45;&gt;system_cpu1_l2cache_mem_side -->
<g id="edge23" class="edge">
<title>system_tollcbus_cpu_side_ports&#45;&gt;system_cpu1_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M1369.67,-288.42C1379.76,-281.56 1391.43,-274.64 1403,-270 1458.35,-247.82 1481.82,-272.96 1535,-246 1556.87,-234.91 1576.53,-214.4 1588.81,-199.68"/>
<polygon fill="black" stroke="black" points="1367.38,-285.75 1361.24,-294.39 1371.42,-291.47 1367.38,-285.75"/>
</g>
<!-- system_tollcbus_mem_side_ports -->
<g id="node39" class="node">
<title>system_tollcbus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1424,-294.5C1424,-294.5 1518,-294.5 1518,-294.5 1524,-294.5 1530,-300.5 1530,-306.5 1530,-306.5 1530,-318.5 1530,-318.5 1530,-324.5 1524,-330.5 1518,-330.5 1518,-330.5 1424,-330.5 1424,-330.5 1418,-330.5 1412,-324.5 1412,-318.5 1412,-318.5 1412,-306.5 1412,-306.5 1412,-300.5 1418,-294.5 1424,-294.5"/>
<text text-anchor="middle" x="1471" y="-308.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_monitor_cpu_side_port -->
<g id="node41" class="node">
<title>system_monitor_cpu_side_port</title>
<path fill="#94918b" stroke="#000000" d="M1305.5,-163.5C1305.5,-163.5 1382.5,-163.5 1382.5,-163.5 1388.5,-163.5 1394.5,-169.5 1394.5,-175.5 1394.5,-175.5 1394.5,-187.5 1394.5,-187.5 1394.5,-193.5 1388.5,-199.5 1382.5,-199.5 1382.5,-199.5 1305.5,-199.5 1305.5,-199.5 1299.5,-199.5 1293.5,-193.5 1293.5,-187.5 1293.5,-187.5 1293.5,-175.5 1293.5,-175.5 1293.5,-169.5 1299.5,-163.5 1305.5,-163.5"/>
<text text-anchor="middle" x="1344" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_port</text>
</g>
<!-- system_tollcbus_mem_side_ports&#45;&gt;system_monitor_cpu_side_port -->
<g id="edge24" class="edge">
<title>system_tollcbus_mem_side_ports&#45;&gt;system_monitor_cpu_side_port</title>
<path fill="none" stroke="black" d="M1453.18,-294.45C1439.57,-281.34 1420.42,-262.7 1404,-246 1391.53,-233.31 1377.89,-218.92 1366.77,-207.05"/>
<polygon fill="black" stroke="black" points="1369.25,-204.57 1359.86,-199.65 1364.13,-209.35 1369.25,-204.57"/>
</g>
<!-- system_monitor_mem_side_port -->
<g id="node40" class="node">
<title>system_monitor_mem_side_port</title>
<path fill="#94918b" stroke="#000000" d="M1424.5,-163.5C1424.5,-163.5 1511.5,-163.5 1511.5,-163.5 1517.5,-163.5 1523.5,-169.5 1523.5,-175.5 1523.5,-175.5 1523.5,-187.5 1523.5,-187.5 1523.5,-193.5 1517.5,-199.5 1511.5,-199.5 1511.5,-199.5 1424.5,-199.5 1424.5,-199.5 1418.5,-199.5 1412.5,-193.5 1412.5,-187.5 1412.5,-187.5 1412.5,-175.5 1412.5,-175.5 1412.5,-169.5 1418.5,-163.5 1424.5,-163.5"/>
<text text-anchor="middle" x="1468" y="-177.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_port</text>
</g>
<!-- system_monitor_mem_side_port&#45;&gt;system_l3_cpu_side -->
<g id="edge25" class="edge">
<title>system_monitor_mem_side_port&#45;&gt;system_l3_cpu_side</title>
<path fill="none" stroke="black" d="M1439.82,-163.43C1428.95,-157.47 1416.21,-151.23 1404,-147 1237.81,-89.46 1028.59,-64.23 937.67,-55.42"/>
<polygon fill="black" stroke="black" points="937.98,-51.94 927.69,-54.48 937.32,-58.91 937.98,-51.94"/>
</g>
</g>
</svg>
