==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fullyconnected/fully_connected.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 183.902 ; gain = 92.418
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 183.902 ; gain = 92.418
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 183.902 ; gain = 92.418
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 183.902 ; gain = 92.418
INFO: [HLS 200-489] Unrolling loop 'LOOP2' (fullyconnected/fully_connected.cpp:14) in function 'fully_connected' completely with a factor of 400.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 183.902 ; gain = 92.418
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 183.902 ; gain = 92.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fully_connected' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connected' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.116 seconds; current allocated memory: 134.456 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.852 seconds; current allocated memory: 161.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connected' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected/dense_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fully_connected' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh' to 'fully_connected_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_bias' to 'fully_connected_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fadd_32ns_32ns_32_4_full_dsp_1' to 'fully_connected_fdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fmul_32ns_32ns_32_2_max_dsp_1' to 'fully_connected_feOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fcmp_32ns_32ns_1_2_1' to 'fully_connected_ffYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fully_connected_fdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fully_connected_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fully_connected_ffYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connected'.
INFO: [HLS 200-111]  Elapsed time: 5.295 seconds; current allocated memory: 204.247 MB.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fcud_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:22 ; elapsed = 00:00:38 . Memory (MB): peak = 349.898 ; gain = 258.414
INFO: [VHDL 208-304] Generating VHDL RTL for fully_connected.
INFO: [VLOG 209-307] Generating Verilog RTL for fully_connected.
INFO: [HLS 200-112] Total elapsed time: 37.901 seconds; peak allocated memory: 204.247 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'fullyconnected/fully_connected.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.945 ; gain = 93.508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 184.945 ; gain = 93.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 184.945 ; gain = 93.508
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 184.945 ; gain = 93.508
INFO: [HLS 200-489] Unrolling loop 'LOOP2' (fullyconnected/fully_connected.cpp:14) in function 'fully_connected' completely with a factor of 400.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 184.945 ; gain = 93.508
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 184.945 ; gain = 93.508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fully_connected' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fully_connected' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.58 seconds; current allocated memory: 134.606 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.054 seconds; current allocated memory: 161.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fully_connected' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected/flat_array' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fully_connected/dense_out' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fully_connected' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_weigh' to 'fully_connected_fbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fullyconnected_bias' to 'fully_connected_fcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fadd_32ns_32ns_32_4_full_dsp_1' to 'fully_connected_fdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fmul_32ns_32ns_32_2_max_dsp_1' to 'fully_connected_feOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'fully_connected_fcmp_32ns_32ns_1_2_1' to 'fully_connected_ffYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'fully_connected_fdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fully_connected_feOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fully_connected_ffYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fully_connected'.
INFO: [HLS 200-111]  Elapsed time: 5.345 seconds; current allocated memory: 204.660 MB.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fbkb_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fully_connected_fcud_rom' using auto ROMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 350.441 ; gain = 259.004
INFO: [VHDL 208-304] Generating VHDL RTL for fully_connected.
INFO: [VLOG 209-307] Generating Verilog RTL for fully_connected.
INFO: [HLS 200-112] Total elapsed time: 36.611 seconds; peak allocated memory: 204.660 MB.
