m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/simulation/modelsim
vALU
Z1 !s110 1512230437
!i10b 1
!s100 5V4[]hY[cOPADDC0DLEAY2
IeJ72zNk@TG>X:lQP6MAM:3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1512223741
8C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v
FC:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1512230437.000000
!s107 C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus|C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus
Z7 tCvgOpt 0
n@a@l@u
vBanco_registradores
R1
!i10b 1
!s100 HZ_aDSoi``XB:KbXUbX213
Ib;m_XT>VU5IjY4>znI8h23
R2
R0
w1512230165
8C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Banco_registradores.v
FC:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Banco_registradores.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Banco_registradores.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus|C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Banco_registradores.v|
!i113 1
R5
R6
R7
n@banco_registradores
vControle
R1
!i10b 1
!s100 RjC;1W=[n@S6M=@KVT3Y60
I5=Qb6mTP6XeIok85IbXaS1
R2
R0
w1512229887
8C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v
FC:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus|C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v|
!i113 1
R5
R6
R7
n@controle
vMemoria
R1
!i10b 1
!s100 Lf@7DX6EV9:lef;m4VC]U1
IFlnn3MgaclK_Z_DzX5R@<0
R2
R0
w1510765474
8C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v
FC:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v
L0 40
R3
r1
!s85 0
31
R4
!s107 C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus|C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Memoria.v|
!i113 1
R5
R6
R7
n@memoria
vMul
R1
!i10b 1
!s100 7bI>9FfKSdl54?>SBGTUb2
IVY[2@OiKk<>@@3:KGKlM10
R2
R0
w1511062022
8C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v
FC:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus|C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mul.v|
!i113 1
R5
R6
R7
n@mul
vMux_2_to_1
R1
!i10b 1
!s100 ]iSeW3canoSh1jK0M2g_K2
ImO[0mmJ4T_2Dd[1E_DAM21
R2
R0
w1512223659
8C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux2to1.v
FC:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux2to1.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux2to1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus|C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux2to1.v|
!i113 1
R5
R6
R7
n@mux_2_to_1
vMux_3_to_1
R1
!i10b 1
!s100 47QWUEFYGGS_dA13Y]7mK2
I=ARlLfd]7L86=2:XS9:jZ2
R2
R0
w1512223657
8C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v
FC:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus|C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v|
!i113 1
R5
R6
R7
n@mux_3_to_1
vProcessador
R1
!i10b 1
!s100 GL`=zPB^?@eKE]RhY4=O90
IBhm[_7QK84ZRkzYAJV7i>2
R2
R0
w1512228667
8C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v
FC:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus|C:/Users/Vinicius/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v|
!i113 1
R5
R6
R7
n@processador
