

================================================================
== Vitis HLS Report for 'hart'
================================================================
* Date:           Thu Mar  7 10:40:31 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        denem7
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.203 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |                      |           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+
        |grp_OP_AL_32I_fu_270  |OP_AL_32I  |        0|        0|      0 ns|      0 ns|    0|    0|       no|
        +----------------------+-----------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     677|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|    1193|    -|
|Memory           |        2|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     256|    -|
|Register         |        -|     -|     101|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        2|     0|     101|    2126|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+----+---+------+-----+
    |       Instance       |   Module  | BRAM_18K| DSP| FF|  LUT | URAM|
    +----------------------+-----------+---------+----+---+------+-----+
    |grp_OP_AL_32I_fu_270  |OP_AL_32I  |        0|   0|  0|  1193|    0|
    +----------------------+-----------+---------+----+---+------+-----+
    |Total                 |           |        0|   0|  0|  1193|    0|
    +----------------------+-----------+---------+----+---+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |rf_U   |rf_RAM_AUTO_1R1W  |        2|  0|   0|    0|    32|   32|     1|         1024|
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                  |        2|  0|   0|    0|    32|   32|     1|         1024|
    +-------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |grp_fu_289_p2           |         +|   0|  0|  39|          32|           3|
    |grp_fu_305_p2           |         +|   0|  0|  39|          32|           3|
    |next_pc_2_fu_771_p2     |         +|   0|  0|  39|          32|          32|
    |next_pc_5_fu_558_p2     |         +|   0|  0|  39|          32|          32|
    |next_pc_6_fu_521_p2     |         +|   0|  0|  39|          32|          32|
    |icmp_ln48_fu_510_p2     |      icmp|   0|  0|  12|           5|           1|
    |icmp_ln67_1_fu_702_p2   |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln67_2_fu_715_p2   |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln67_3_fu_728_p2   |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln67_4_fu_741_p2   |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln67_5_fu_754_p2   |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln67_fu_689_p2     |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln68_fu_599_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln69_fu_612_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln70_fu_625_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln71_fu_638_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln72_fu_657_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln73_fu_670_p2     |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln75_fu_527_p2     |      icmp|   0|  0|  10|           3|           1|
    |or_ln90_1_fu_794_p2     |        or|   0|  0|   2|           1|           1|
    |or_ln90_fu_826_p2       |        or|   0|  0|   2|           1|           1|
    |returnval_10_fu_720_p3  |    select|   0|  0|  13|           1|          13|
    |returnval_11_fu_733_p3  |    select|   0|  0|  13|           1|          13|
    |returnval_12_fu_746_p3  |    select|   0|  0|  13|           1|          13|
    |returnval_2_fu_605_p3   |    select|   0|  0|  13|           1|          13|
    |returnval_3_fu_618_p3   |    select|   0|  0|  13|           1|          13|
    |returnval_4_fu_631_p3   |    select|   0|  0|  13|           1|          13|
    |returnval_5_fu_650_p3   |    select|   0|  0|  13|           1|          13|
    |returnval_6_fu_663_p3   |    select|   0|  0|  13|           1|          13|
    |returnval_7_fu_682_p3   |    select|   0|  0|  13|           1|          13|
    |returnval_8_fu_694_p3   |    select|   0|  0|  13|           1|          13|
    |returnval_9_fu_707_p3   |    select|   0|  0|  13|           1|          13|
    |returnval_fu_759_p3     |    select|   0|  0|  13|           1|          13|
    |xor_ln71_fu_644_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln73_fu_676_p2      |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 677|         394|         472|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  14|          3|    1|          3|
    |ap_phi_mux_next_pc_9_phi_fu_249_p18  |  20|          4|   32|        128|
    |grp_OP_AL_32I_fu_270_func3_val       |  14|          3|    3|          9|
    |grp_OP_AL_32I_fu_270_func7_val       |  14|          3|    7|         21|
    |grp_OP_AL_32I_fu_270_op1_val         |  20|          4|   32|        128|
    |grp_OP_AL_32I_fu_270_op2_val         |  26|          5|   32|        160|
    |grp_OP_AL_32I_fu_270_opcode_val      |  14|          3|    6|         18|
    |next_pc_9_reg_245                    |  37|          7|   32|        224|
    |rf_address0                          |  43|          8|    5|         40|
    |rf_address1                          |  26|          5|    5|         25|
    |rf_d0                                |  14|          3|   32|         96|
    |rf_d1                                |  14|          3|   32|         96|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 256|         51|  219|        948|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   2|   0|    2|          0|
    |func3_reg_857      |   3|   0|    3|          0|
    |icmp_ln48_reg_888  |   1|   0|    1|          0|
    |next_pc_9_reg_245  |  32|   0|   32|          0|
    |offset_3_reg_878   |  12|   0|   13|          1|
    |opcode_reg_847     |   7|   0|    7|          0|
    |rd_reg_851         |   5|   0|    5|          0|
    |sext_ln36_reg_873  |  32|   0|   32|          0|
    |tmp5_reg_868       |   7|   0|    7|          0|
    +-------------------+----+----+-----+-----------+
    |Total              | 101|   0|  102|          1|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|          hart|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|          hart|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|          hart|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|          hart|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|          hart|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|          hart|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|          hart|  return value|
|inst       |   in|   32|     ap_none|          inst|        scalar|
|pc         |   in|   32|     ap_none|            pc|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.67>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 3 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [hart.cpp:10]   --->   Operation 4 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inst"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inst, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %pc"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pc, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%pc_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pc" [hart.cpp:10]   --->   Operation 9 'read' 'pc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%inst_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inst" [hart.cpp:10]   --->   Operation 10 'read' 'inst_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%opcode = trunc i32 %inst_read" [hart.cpp:30]   --->   Operation 11 'trunc' 'opcode' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rd = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %inst_read, i32 7, i32 11" [hart.cpp:31]   --->   Operation 12 'partselect' 'rd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%rs1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %inst_read, i32 15, i32 19" [hart.cpp:32]   --->   Operation 13 'partselect' 'rs1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%rs2 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %inst_read, i32 20, i32 24" [hart.cpp:33]   --->   Operation 14 'partselect' 'rs2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%func3 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %inst_read, i32 12, i32 14" [hart.cpp:34]   --->   Operation 15 'partselect' 'func3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp5 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %inst_read, i32 25, i32 31" [hart.cpp:35]   --->   Operation 16 'partselect' 'tmp5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%offset_2 = partselect i12 @_ssdm_op_PartSelect.i12.i32.i32.i32, i32 %inst_read, i32 20, i32 31" [hart.cpp:36]   --->   Operation 17 'partselect' 'offset_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i12 %offset_2" [hart.cpp:36]   --->   Operation 18 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inst_read, i32 7" [hart.cpp:37]   --->   Operation 19 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inst_read, i32 31" [hart.cpp:37]   --->   Operation 20 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %inst_read, i32 8, i32 11" [hart.cpp:38]   --->   Operation 21 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %inst_read, i32 25, i32 30" [hart.cpp:37]   --->   Operation 22 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%offset_3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i1.i1.i6.i4.i1, i1 %tmp_1, i1 %tmp, i6 %tmp_6, i4 %tmp_3, i1 0" [hart.cpp:37]   --->   Operation 23 'bitconcatenate' 'offset_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i20 @_ssdm_op_PartSelect.i20.i32.i32.i32, i32 %inst_read, i32 12, i32 31" [hart.cpp:40]   --->   Operation 24 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%imm_20_U = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %tmp_4, i12 0" [hart.cpp:40]   --->   Operation 25 'bitconcatenate' 'imm_20_U' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %inst_read, i32 21, i32 30" [hart.cpp:41]   --->   Operation 26 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %inst_read, i32 20" [hart.cpp:41]   --->   Operation 27 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %inst_read, i32 12, i32 19" [hart.cpp:41]   --->   Operation 28 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%offset_1 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i1.i8.i1.i10.i1, i1 %tmp_1, i8 %tmp_9, i1 %tmp_2, i10 %tmp_5, i1 0" [hart.cpp:41]   --->   Operation 29 'bitconcatenate' 'offset_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i21 %offset_1" [hart.cpp:41]   --->   Operation 30 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.71ns)   --->   "%icmp_ln48 = icmp_eq  i5 %rd, i5 0" [hart.cpp:48]   --->   Operation 31 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.70ns)   --->   "%switch_ln45 = switch i7 %opcode, void %sw.epilog, i7 51, void %sw.bb, i7 19, void %sw.bb73, i7 99, void %sw.bb94_ifconv, i7 55, void %sw.bb108, i7 23, void %sw.bb119, i7 111, void %sw.bb136, i7 103, void %sw.bb153" [hart.cpp:45]   --->   Operation 32 'switch' 'switch_ln45' <Predicate = true> <Delay = 0.70>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln48, void %if.then155, void %if.end165" [hart.cpp:73]   --->   Operation 33 'br' 'br_ln73' <Predicate = (opcode == 103)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.85ns)   --->   "%trunc_ln2 = call i32 @OP_AL_32I, i6 19, i7 0, i3 0, i32 %pc_read, i32 4" [hart.cpp:73]   --->   Operation 34 'call' 'trunc_ln2' <Predicate = (opcode == 103 & !icmp_ln48)> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i5 %rd" [hart.cpp:73]   --->   Operation 35 'zext' 'zext_ln73' <Predicate = (opcode == 103 & !icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%rf_addr_10 = getelementptr i32 %rf, i64 0, i64 %zext_ln73" [hart.cpp:73]   --->   Operation 36 'getelementptr' 'rf_addr_10' <Predicate = (opcode == 103 & !icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.09ns)   --->   "%store_ln73 = store i32 %trunc_ln2, i5 %rf_addr_10" [hart.cpp:73]   --->   Operation 37 'store' 'store_ln73' <Predicate = (opcode == 103 & !icmp_ln48)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln73 = br void %if.end165" [hart.cpp:73]   --->   Operation 38 'br' 'br_ln73' <Predicate = (opcode == 103 & !icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.95ns)   --->   "%next_pc_6 = add i32 %sext_ln36, i32 %pc_read" [hart.cpp:90->hart.cpp:74]   --->   Operation 39 'add' 'next_pc_6' <Predicate = (opcode == 103)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.61ns)   --->   "%icmp_ln75 = icmp_eq  i3 %func3, i3 0" [hart.cpp:75]   --->   Operation 40 'icmp' 'icmp_ln75' <Predicate = (opcode == 103)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %cond.true, void %cond.false" [hart.cpp:75]   --->   Operation 41 'br' 'br_ln75' <Predicate = (opcode == 103)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%next_pc_8 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %next_pc_6, i32 0, i1 1" [hart.cpp:75]   --->   Operation 42 'bitset' 'next_pc_8' <Predicate = (opcode == 103 & !icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.66ns)   --->   "%br_ln75 = br void %sw.epilog" [hart.cpp:75]   --->   Operation 43 'br' 'br_ln75' <Predicate = (opcode == 103 & !icmp_ln75)> <Delay = 0.66>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%next_pc_7 = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %next_pc_6, i32 0, i1 0" [hart.cpp:75]   --->   Operation 44 'bitset' 'next_pc_7' <Predicate = (opcode == 103 & icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.66ns)   --->   "%br_ln75 = br void %sw.epilog" [hart.cpp:75]   --->   Operation 45 'br' 'br_ln75' <Predicate = (opcode == 103 & icmp_ln75)> <Delay = 0.66>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln48, void %if.then138, void %if.end148" [hart.cpp:69]   --->   Operation 46 'br' 'br_ln69' <Predicate = (opcode == 111)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (2.85ns)   --->   "%trunc_ln1 = call i32 @OP_AL_32I, i6 19, i7 0, i3 0, i32 %pc_read, i32 4" [hart.cpp:69]   --->   Operation 47 'call' 'trunc_ln1' <Predicate = (opcode == 111 & !icmp_ln48)> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i5 %rd" [hart.cpp:69]   --->   Operation 48 'zext' 'zext_ln69' <Predicate = (opcode == 111 & !icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%rf_addr_9 = getelementptr i32 %rf, i64 0, i64 %zext_ln69" [hart.cpp:69]   --->   Operation 49 'getelementptr' 'rf_addr_9' <Predicate = (opcode == 111 & !icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.09ns)   --->   "%store_ln69 = store i32 %trunc_ln1, i5 %rf_addr_9" [hart.cpp:69]   --->   Operation 50 'store' 'store_ln69' <Predicate = (opcode == 111 & !icmp_ln48)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln69 = br void %if.end148" [hart.cpp:69]   --->   Operation 51 'br' 'br_ln69' <Predicate = (opcode == 111 & !icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.95ns)   --->   "%next_pc_5 = add i32 %sext_ln41, i32 %pc_read" [hart.cpp:90->hart.cpp:70]   --->   Operation 52 'add' 'next_pc_5' <Predicate = (opcode == 111)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.66ns)   --->   "%br_ln71 = br void %sw.epilog" [hart.cpp:71]   --->   Operation 53 'br' 'br_ln71' <Predicate = (opcode == 111)> <Delay = 0.66>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln48, void %if.then121, void %if.end131" [hart.cpp:65]   --->   Operation 54 'br' 'br_ln65' <Predicate = (opcode == 23)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (2.85ns)   --->   "%trunc_ln = call i32 @OP_AL_32I, i6 19, i7 0, i3 0, i32 %pc_read, i32 %imm_20_U" [hart.cpp:65]   --->   Operation 55 'call' 'trunc_ln' <Predicate = (opcode == 23 & !icmp_ln48)> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i5 %rd" [hart.cpp:65]   --->   Operation 56 'zext' 'zext_ln65' <Predicate = (opcode == 23 & !icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%rf_addr_8 = getelementptr i32 %rf, i64 0, i64 %zext_ln65" [hart.cpp:65]   --->   Operation 57 'getelementptr' 'rf_addr_8' <Predicate = (opcode == 23 & !icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.09ns)   --->   "%store_ln65 = store i32 %trunc_ln, i5 %rf_addr_8" [hart.cpp:65]   --->   Operation 58 'store' 'store_ln65' <Predicate = (opcode == 23 & !icmp_ln48)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln65 = br void %if.end131" [hart.cpp:65]   --->   Operation 59 'br' 'br_ln65' <Predicate = (opcode == 23 & !icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.95ns)   --->   "%next_pc_4 = add i32 %pc_read, i32 4" [hart.cpp:90->hart.cpp:66]   --->   Operation 60 'add' 'next_pc_4' <Predicate = (opcode == 23)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.66ns)   --->   "%br_ln67 = br void %sw.epilog" [hart.cpp:67]   --->   Operation 61 'br' 'br_ln67' <Predicate = (opcode == 23)> <Delay = 0.66>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln48, void %if.then110, void %if.end114" [hart.cpp:61]   --->   Operation 62 'br' 'br_ln61' <Predicate = (opcode == 55)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i5 %rd" [hart.cpp:61]   --->   Operation 63 'zext' 'zext_ln61' <Predicate = (opcode == 55 & !icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%rf_addr_7 = getelementptr i32 %rf, i64 0, i64 %zext_ln61" [hart.cpp:61]   --->   Operation 64 'getelementptr' 'rf_addr_7' <Predicate = (opcode == 55 & !icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.09ns)   --->   "%store_ln61 = store i32 %imm_20_U, i5 %rf_addr_7" [hart.cpp:61]   --->   Operation 65 'store' 'store_ln61' <Predicate = (opcode == 55 & !icmp_ln48)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln61 = br void %if.end114" [hart.cpp:61]   --->   Operation 66 'br' 'br_ln61' <Predicate = (opcode == 55 & !icmp_ln48)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.95ns)   --->   "%next_pc_3 = add i32 %pc_read, i32 4" [hart.cpp:90->hart.cpp:62]   --->   Operation 67 'add' 'next_pc_3' <Predicate = (opcode == 55)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.66ns)   --->   "%br_ln63 = br void %sw.epilog" [hart.cpp:63]   --->   Operation 68 'br' 'br_ln63' <Predicate = (opcode == 55)> <Delay = 0.66>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i5 %rs1" [hart.cpp:57]   --->   Operation 69 'zext' 'zext_ln57' <Predicate = (opcode == 99)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%rf_addr_3 = getelementptr i32 %rf, i64 0, i64 %zext_ln57" [hart.cpp:57]   --->   Operation 70 'getelementptr' 'rf_addr_3' <Predicate = (opcode == 99)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (1.09ns)   --->   "%op1 = load i5 %rf_addr_3" [hart.cpp:57]   --->   Operation 71 'load' 'op1' <Predicate = (opcode == 99)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i5 %rs2" [hart.cpp:57]   --->   Operation 72 'zext' 'zext_ln57_1' <Predicate = (opcode == 99)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%rf_addr_4 = getelementptr i32 %rf, i64 0, i64 %zext_ln57_1" [hart.cpp:57]   --->   Operation 73 'getelementptr' 'rf_addr_4' <Predicate = (opcode == 99)> <Delay = 0.00>
ST_1 : Operation 74 [2/2] (1.09ns)   --->   "%op2 = load i5 %rf_addr_4" [hart.cpp:57]   --->   Operation 74 'load' 'op2' <Predicate = (opcode == 99)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i5 %rs1" [hart.cpp:52]   --->   Operation 75 'zext' 'zext_ln52' <Predicate = (opcode == 19)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%rf_addr_2 = getelementptr i32 %rf, i64 0, i64 %zext_ln52" [hart.cpp:52]   --->   Operation 76 'getelementptr' 'rf_addr_2' <Predicate = (opcode == 19)> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (1.09ns)   --->   "%rf_load_2 = load i5 %rf_addr_2" [hart.cpp:52]   --->   Operation 77 'load' 'rf_load_2' <Predicate = (opcode == 19)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i5 %rs1" [hart.cpp:47]   --->   Operation 78 'zext' 'zext_ln47' <Predicate = (opcode == 51)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%rf_addr = getelementptr i32 %rf, i64 0, i64 %zext_ln47" [hart.cpp:47]   --->   Operation 79 'getelementptr' 'rf_addr' <Predicate = (opcode == 51)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (1.09ns)   --->   "%rf_load = load i5 %rf_addr" [hart.cpp:47]   --->   Operation 80 'load' 'rf_load' <Predicate = (opcode == 51)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i5 %rs2" [hart.cpp:47]   --->   Operation 81 'zext' 'zext_ln47_1' <Predicate = (opcode == 51)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%rf_addr_1 = getelementptr i32 %rf, i64 0, i64 %zext_ln47_1" [hart.cpp:47]   --->   Operation 82 'getelementptr' 'rf_addr_1' <Predicate = (opcode == 51)> <Delay = 0.00>
ST_1 : Operation 83 [2/2] (1.09ns)   --->   "%rf_load_1 = load i5 %rf_addr_1" [hart.cpp:47]   --->   Operation 83 'load' 'rf_load_1' <Predicate = (opcode == 51)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 5.20>
ST_2 : Operation 84 [1/2] (1.09ns)   --->   "%op1 = load i5 %rf_addr_3" [hart.cpp:57]   --->   Operation 84 'load' 'op1' <Predicate = (opcode == 99)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 85 [1/2] (1.09ns)   --->   "%op2 = load i5 %rf_addr_4" [hart.cpp:57]   --->   Operation 85 'load' 'op2' <Predicate = (opcode == 99)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 86 [1/1] (0.95ns)   --->   "%icmp_ln68 = icmp_eq  i32 %op1, i32 %op2" [OP_AL_32I.cpp:68->hart.cpp:57]   --->   Operation 86 'icmp' 'icmp_ln68' <Predicate = (opcode == 99)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node next_pc_2)   --->   "%returnval_2 = select i1 %icmp_ln68, i13 %offset_3, i13 4" [OP_AL_32I.cpp:68->hart.cpp:57]   --->   Operation 87 'select' 'returnval_2' <Predicate = (opcode == 99)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.95ns)   --->   "%icmp_ln69 = icmp_ne  i32 %op1, i32 %op2" [OP_AL_32I.cpp:69->hart.cpp:57]   --->   Operation 88 'icmp' 'icmp_ln69' <Predicate = (opcode == 99)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node returnval_12)   --->   "%returnval_3 = select i1 %icmp_ln69, i13 %offset_3, i13 4" [OP_AL_32I.cpp:69->hart.cpp:57]   --->   Operation 89 'select' 'returnval_3' <Predicate = (opcode == 99)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.95ns)   --->   "%icmp_ln70 = icmp_slt  i32 %op1, i32 %op2" [OP_AL_32I.cpp:70->hart.cpp:57]   --->   Operation 90 'icmp' 'icmp_ln70' <Predicate = (opcode == 99)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node returnval_11)   --->   "%returnval_4 = select i1 %icmp_ln70, i13 %offset_3, i13 4" [OP_AL_32I.cpp:70->hart.cpp:57]   --->   Operation 91 'select' 'returnval_4' <Predicate = (opcode == 99)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.95ns)   --->   "%icmp_ln71 = icmp_slt  i32 %op1, i32 %op2" [OP_AL_32I.cpp:71->hart.cpp:57]   --->   Operation 92 'icmp' 'icmp_ln71' <Predicate = (opcode == 99)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node returnval_10)   --->   "%xor_ln71 = xor i1 %icmp_ln71, i1 1" [OP_AL_32I.cpp:71->hart.cpp:57]   --->   Operation 93 'xor' 'xor_ln71' <Predicate = (opcode == 99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node returnval_10)   --->   "%returnval_5 = select i1 %xor_ln71, i13 %offset_3, i13 4" [OP_AL_32I.cpp:71->hart.cpp:57]   --->   Operation 94 'select' 'returnval_5' <Predicate = (opcode == 99)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.95ns)   --->   "%icmp_ln72 = icmp_ult  i32 %op1, i32 %op2" [OP_AL_32I.cpp:72->hart.cpp:57]   --->   Operation 95 'icmp' 'icmp_ln72' <Predicate = (opcode == 99)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node returnval_9)   --->   "%returnval_6 = select i1 %icmp_ln72, i13 %offset_3, i13 4" [OP_AL_32I.cpp:72->hart.cpp:57]   --->   Operation 96 'select' 'returnval_6' <Predicate = (opcode == 99)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.95ns)   --->   "%icmp_ln73 = icmp_ult  i32 %op1, i32 %op2" [OP_AL_32I.cpp:73->hart.cpp:57]   --->   Operation 97 'icmp' 'icmp_ln73' <Predicate = (opcode == 99)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node returnval_9)   --->   "%xor_ln73 = xor i1 %icmp_ln73, i1 1" [OP_AL_32I.cpp:73->hart.cpp:57]   --->   Operation 98 'xor' 'xor_ln73' <Predicate = (opcode == 99)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node returnval_9)   --->   "%returnval_7 = select i1 %xor_ln73, i13 %offset_3, i13 4" [OP_AL_32I.cpp:73->hart.cpp:57]   --->   Operation 99 'select' 'returnval_7' <Predicate = (opcode == 99)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.61ns)   --->   "%icmp_ln67 = icmp_eq  i3 %func3, i3 7" [OP_AL_32I.cpp:67->hart.cpp:57]   --->   Operation 100 'icmp' 'icmp_ln67' <Predicate = (opcode == 99)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node returnval_9)   --->   "%returnval_8 = select i1 %icmp_ln67, i13 %returnval_7, i13 1" [OP_AL_32I.cpp:67->hart.cpp:57]   --->   Operation 101 'select' 'returnval_8' <Predicate = (opcode == 99)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.61ns)   --->   "%icmp_ln67_1 = icmp_eq  i3 %func3, i3 6" [OP_AL_32I.cpp:67->hart.cpp:57]   --->   Operation 102 'icmp' 'icmp_ln67_1' <Predicate = (opcode == 99)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.38ns) (out node of the LUT)   --->   "%returnval_9 = select i1 %icmp_ln67_1, i13 %returnval_6, i13 %returnval_8" [OP_AL_32I.cpp:67->hart.cpp:57]   --->   Operation 103 'select' 'returnval_9' <Predicate = (opcode == 99)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.61ns)   --->   "%icmp_ln67_2 = icmp_eq  i3 %func3, i3 5" [OP_AL_32I.cpp:67->hart.cpp:57]   --->   Operation 104 'icmp' 'icmp_ln67_2' <Predicate = (opcode == 99)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.38ns) (out node of the LUT)   --->   "%returnval_10 = select i1 %icmp_ln67_2, i13 %returnval_5, i13 %returnval_9" [OP_AL_32I.cpp:67->hart.cpp:57]   --->   Operation 105 'select' 'returnval_10' <Predicate = (opcode == 99)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.61ns)   --->   "%icmp_ln67_3 = icmp_eq  i3 %func3, i3 4" [OP_AL_32I.cpp:67->hart.cpp:57]   --->   Operation 106 'icmp' 'icmp_ln67_3' <Predicate = (opcode == 99)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.38ns) (out node of the LUT)   --->   "%returnval_11 = select i1 %icmp_ln67_3, i13 %returnval_4, i13 %returnval_10" [OP_AL_32I.cpp:67->hart.cpp:57]   --->   Operation 107 'select' 'returnval_11' <Predicate = (opcode == 99)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.61ns)   --->   "%icmp_ln67_4 = icmp_eq  i3 %func3, i3 1" [OP_AL_32I.cpp:67->hart.cpp:57]   --->   Operation 108 'icmp' 'icmp_ln67_4' <Predicate = (opcode == 99)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.38ns) (out node of the LUT)   --->   "%returnval_12 = select i1 %icmp_ln67_4, i13 %returnval_3, i13 %returnval_11" [OP_AL_32I.cpp:67->hart.cpp:57]   --->   Operation 109 'select' 'returnval_12' <Predicate = (opcode == 99)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.61ns)   --->   "%icmp_ln67_5 = icmp_eq  i3 %func3, i3 0" [OP_AL_32I.cpp:67->hart.cpp:57]   --->   Operation 110 'icmp' 'icmp_ln67_5' <Predicate = (opcode == 99)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node next_pc_2)   --->   "%returnval = select i1 %icmp_ln67_5, i13 %returnval_2, i13 %returnval_12" [OP_AL_32I.cpp:67->hart.cpp:57]   --->   Operation 111 'select' 'returnval' <Predicate = (opcode == 99)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node next_pc_2)   --->   "%sext_ln66 = sext i13 %returnval" [OP_AL_32I.cpp:66->hart.cpp:57]   --->   Operation 112 'sext' 'sext_ln66' <Predicate = (opcode == 99)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.95ns) (out node of the LUT)   --->   "%next_pc_2 = add i32 %sext_ln66, i32 %pc_read" [hart.cpp:90->hart.cpp:58]   --->   Operation 113 'add' 'next_pc_2' <Predicate = (opcode == 99)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.66ns)   --->   "%br_ln59 = br void %sw.epilog" [hart.cpp:59]   --->   Operation 114 'br' 'br_ln59' <Predicate = (opcode == 99)> <Delay = 0.66>
ST_2 : Operation 115 [1/2] (1.09ns)   --->   "%rf_load_2 = load i5 %rf_addr_2" [hart.cpp:52]   --->   Operation 115 'load' 'rf_load_2' <Predicate = (opcode == 19)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 116 [1/1] (2.85ns)   --->   "%return_val_1 = call i32 @OP_AL_32I, i6 19, i7 %tmp5, i3 %func3, i32 %rf_load_2, i32 %sext_ln36" [hart.cpp:52]   --->   Operation 116 'call' 'return_val_1' <Predicate = (opcode == 19)> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln48, void %if.then83, void %if.end88" [hart.cpp:53]   --->   Operation 117 'br' 'br_ln53' <Predicate = (opcode == 19)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %return_val_1, i32 1, i32 31" [hart.cpp:53]   --->   Operation 118 'partselect' 'trunc_ln4' <Predicate = (opcode == 19 & !icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i31 %trunc_ln4" [hart.cpp:53]   --->   Operation 119 'sext' 'sext_ln53' <Predicate = (opcode == 19 & !icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i5 %rd" [hart.cpp:53]   --->   Operation 120 'zext' 'zext_ln53' <Predicate = (opcode == 19 & !icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%rf_addr_6 = getelementptr i32 %rf, i64 0, i64 %zext_ln53" [hart.cpp:53]   --->   Operation 121 'getelementptr' 'rf_addr_6' <Predicate = (opcode == 19 & !icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (1.09ns)   --->   "%store_ln53 = store i32 %sext_ln53, i5 %rf_addr_6" [hart.cpp:53]   --->   Operation 122 'store' 'store_ln53' <Predicate = (opcode == 19 & !icmp_ln48)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln53 = br void %if.end88" [hart.cpp:53]   --->   Operation 123 'br' 'br_ln53' <Predicate = (opcode == 19 & !icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i32 %return_val_1" [hart.cpp:54]   --->   Operation 124 'trunc' 'trunc_ln54' <Predicate = (opcode == 19)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.95ns)   --->   "%add_ln90_1 = add i32 %pc_read, i32 4" [hart.cpp:90->hart.cpp:54]   --->   Operation 125 'add' 'add_ln90_1' <Predicate = (opcode == 19)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln90_1 = trunc i32 %add_ln90_1" [hart.cpp:90->hart.cpp:54]   --->   Operation 126 'trunc' 'trunc_ln90_1' <Predicate = (opcode == 19)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.25ns)   --->   "%or_ln90_1 = or i1 %trunc_ln90_1, i1 %trunc_ln54" [hart.cpp:90->hart.cpp:54]   --->   Operation 127 'or' 'or_ln90_1' <Predicate = (opcode == 19)> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln90_1, i32 1, i32 31" [hart.cpp:90->hart.cpp:54]   --->   Operation 128 'partselect' 'tmp_7' <Predicate = (opcode == 19)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%next_pc_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_7, i1 %or_ln90_1" [hart.cpp:90->hart.cpp:54]   --->   Operation 129 'bitconcatenate' 'next_pc_1' <Predicate = (opcode == 19)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.66ns)   --->   "%br_ln55 = br void %sw.epilog" [hart.cpp:55]   --->   Operation 130 'br' 'br_ln55' <Predicate = (opcode == 19)> <Delay = 0.66>
ST_2 : Operation 131 [1/2] (1.09ns)   --->   "%rf_load = load i5 %rf_addr" [hart.cpp:47]   --->   Operation 131 'load' 'rf_load' <Predicate = (opcode == 51)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 132 [1/2] (1.09ns)   --->   "%rf_load_1 = load i5 %rf_addr_1" [hart.cpp:47]   --->   Operation 132 'load' 'rf_load_1' <Predicate = (opcode == 51)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 133 [1/1] (2.85ns)   --->   "%return_val = call i32 @OP_AL_32I, i6 51, i7 %tmp5, i3 %func3, i32 %rf_load, i32 %rf_load_1" [hart.cpp:47]   --->   Operation 133 'call' 'return_val' <Predicate = (opcode == 51)> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln48 = br i1 %icmp_ln48, void %if.then, void %if.end" [hart.cpp:48]   --->   Operation 134 'br' 'br_ln48' <Predicate = (opcode == 51)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %return_val, i32 1, i32 31" [hart.cpp:48]   --->   Operation 135 'partselect' 'trunc_ln3' <Predicate = (opcode == 51 & !icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln48 = sext i31 %trunc_ln3" [hart.cpp:48]   --->   Operation 136 'sext' 'sext_ln48' <Predicate = (opcode == 51 & !icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i5 %rd" [hart.cpp:48]   --->   Operation 137 'zext' 'zext_ln48' <Predicate = (opcode == 51 & !icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%rf_addr_5 = getelementptr i32 %rf, i64 0, i64 %zext_ln48" [hart.cpp:48]   --->   Operation 138 'getelementptr' 'rf_addr_5' <Predicate = (opcode == 51 & !icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (1.09ns)   --->   "%store_ln48 = store i32 %sext_ln48, i5 %rf_addr_5" [hart.cpp:48]   --->   Operation 139 'store' 'store_ln48' <Predicate = (opcode == 51 & !icmp_ln48)> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln48 = br void %if.end" [hart.cpp:48]   --->   Operation 140 'br' 'br_ln48' <Predicate = (opcode == 51 & !icmp_ln48)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %return_val" [hart.cpp:49]   --->   Operation 141 'trunc' 'trunc_ln49' <Predicate = (opcode == 51)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.95ns)   --->   "%add_ln90 = add i32 %pc_read, i32 4" [hart.cpp:90->hart.cpp:49]   --->   Operation 142 'add' 'add_ln90' <Predicate = (opcode == 51)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i32 %add_ln90" [hart.cpp:90->hart.cpp:49]   --->   Operation 143 'trunc' 'trunc_ln90' <Predicate = (opcode == 51)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.25ns)   --->   "%or_ln90 = or i1 %trunc_ln90, i1 %trunc_ln49" [hart.cpp:90->hart.cpp:49]   --->   Operation 144 'or' 'or_ln90' <Predicate = (opcode == 51)> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_s = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln90, i32 1, i32 31" [hart.cpp:90->hart.cpp:49]   --->   Operation 145 'partselect' 'tmp_s' <Predicate = (opcode == 51)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%next_pc = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp_s, i1 %or_ln90" [hart.cpp:90->hart.cpp:49]   --->   Operation 146 'bitconcatenate' 'next_pc' <Predicate = (opcode == 51)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.66ns)   --->   "%br_ln50 = br void %sw.epilog" [hart.cpp:50]   --->   Operation 147 'br' 'br_ln50' <Predicate = (opcode == 51)> <Delay = 0.66>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%next_pc_9 = phi i32 %next_pc_5, void %if.end148, i32 %next_pc_4, void %if.end131, i32 %next_pc_3, void %if.end114, i32 %next_pc_2, void %sw.bb94_ifconv, i32 %next_pc_1, void %if.end88, i32 %next_pc, void %if.end, i32 %next_pc_8, void %cond.true, i32 %next_pc_7, void %cond.false, i32 0, void %entry"   --->   Operation 148 'phi' 'next_pc_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%ret_ln87 = ret i32 %next_pc_9" [hart.cpp:87]   --->   Operation 149 'ret' 'ret_ln87' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inst]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rf]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap   ) [ 000]
spectopmodule_ln10 (spectopmodule ) [ 000]
specbitsmap_ln0    (specbitsmap   ) [ 000]
specinterface_ln0  (specinterface ) [ 000]
specbitsmap_ln0    (specbitsmap   ) [ 000]
specinterface_ln0  (specinterface ) [ 000]
pc_read            (read          ) [ 001]
inst_read          (read          ) [ 000]
opcode             (trunc         ) [ 011]
rd                 (partselect    ) [ 001]
rs1                (partselect    ) [ 000]
rs2                (partselect    ) [ 000]
func3              (partselect    ) [ 001]
tmp5               (partselect    ) [ 001]
offset_2           (partselect    ) [ 000]
sext_ln36          (sext          ) [ 001]
tmp                (bitselect     ) [ 000]
tmp_1              (bitselect     ) [ 000]
tmp_3              (partselect    ) [ 000]
tmp_6              (partselect    ) [ 000]
offset_3           (bitconcatenate) [ 001]
tmp_4              (partselect    ) [ 000]
imm_20_U           (bitconcatenate) [ 000]
tmp_5              (partselect    ) [ 000]
tmp_2              (bitselect     ) [ 000]
tmp_9              (partselect    ) [ 000]
offset_1           (bitconcatenate) [ 000]
sext_ln41          (sext          ) [ 000]
icmp_ln48          (icmp          ) [ 011]
switch_ln45        (switch        ) [ 011]
br_ln73            (br            ) [ 000]
trunc_ln2          (call          ) [ 000]
zext_ln73          (zext          ) [ 000]
rf_addr_10         (getelementptr ) [ 000]
store_ln73         (store         ) [ 000]
br_ln73            (br            ) [ 000]
next_pc_6          (add           ) [ 000]
icmp_ln75          (icmp          ) [ 010]
br_ln75            (br            ) [ 000]
next_pc_8          (bitset        ) [ 011]
br_ln75            (br            ) [ 011]
next_pc_7          (bitset        ) [ 011]
br_ln75            (br            ) [ 011]
br_ln69            (br            ) [ 000]
trunc_ln1          (call          ) [ 000]
zext_ln69          (zext          ) [ 000]
rf_addr_9          (getelementptr ) [ 000]
store_ln69         (store         ) [ 000]
br_ln69            (br            ) [ 000]
next_pc_5          (add           ) [ 011]
br_ln71            (br            ) [ 011]
br_ln65            (br            ) [ 000]
trunc_ln           (call          ) [ 000]
zext_ln65          (zext          ) [ 000]
rf_addr_8          (getelementptr ) [ 000]
store_ln65         (store         ) [ 000]
br_ln65            (br            ) [ 000]
next_pc_4          (add           ) [ 011]
br_ln67            (br            ) [ 011]
br_ln61            (br            ) [ 000]
zext_ln61          (zext          ) [ 000]
rf_addr_7          (getelementptr ) [ 000]
store_ln61         (store         ) [ 000]
br_ln61            (br            ) [ 000]
next_pc_3          (add           ) [ 011]
br_ln63            (br            ) [ 011]
zext_ln57          (zext          ) [ 000]
rf_addr_3          (getelementptr ) [ 001]
zext_ln57_1        (zext          ) [ 000]
rf_addr_4          (getelementptr ) [ 001]
zext_ln52          (zext          ) [ 000]
rf_addr_2          (getelementptr ) [ 001]
zext_ln47          (zext          ) [ 000]
rf_addr            (getelementptr ) [ 001]
zext_ln47_1        (zext          ) [ 000]
rf_addr_1          (getelementptr ) [ 001]
op1                (load          ) [ 000]
op2                (load          ) [ 000]
icmp_ln68          (icmp          ) [ 000]
returnval_2        (select        ) [ 000]
icmp_ln69          (icmp          ) [ 000]
returnval_3        (select        ) [ 000]
icmp_ln70          (icmp          ) [ 000]
returnval_4        (select        ) [ 000]
icmp_ln71          (icmp          ) [ 000]
xor_ln71           (xor           ) [ 000]
returnval_5        (select        ) [ 000]
icmp_ln72          (icmp          ) [ 000]
returnval_6        (select        ) [ 000]
icmp_ln73          (icmp          ) [ 000]
xor_ln73           (xor           ) [ 000]
returnval_7        (select        ) [ 000]
icmp_ln67          (icmp          ) [ 000]
returnval_8        (select        ) [ 000]
icmp_ln67_1        (icmp          ) [ 000]
returnval_9        (select        ) [ 000]
icmp_ln67_2        (icmp          ) [ 000]
returnval_10       (select        ) [ 000]
icmp_ln67_3        (icmp          ) [ 000]
returnval_11       (select        ) [ 000]
icmp_ln67_4        (icmp          ) [ 000]
returnval_12       (select        ) [ 000]
icmp_ln67_5        (icmp          ) [ 000]
returnval          (select        ) [ 000]
sext_ln66          (sext          ) [ 000]
next_pc_2          (add           ) [ 000]
br_ln59            (br            ) [ 000]
rf_load_2          (load          ) [ 000]
return_val_1       (call          ) [ 000]
br_ln53            (br            ) [ 000]
trunc_ln4          (partselect    ) [ 000]
sext_ln53          (sext          ) [ 000]
zext_ln53          (zext          ) [ 000]
rf_addr_6          (getelementptr ) [ 000]
store_ln53         (store         ) [ 000]
br_ln53            (br            ) [ 000]
trunc_ln54         (trunc         ) [ 000]
add_ln90_1         (add           ) [ 000]
trunc_ln90_1       (trunc         ) [ 000]
or_ln90_1          (or            ) [ 000]
tmp_7              (partselect    ) [ 000]
next_pc_1          (bitconcatenate) [ 000]
br_ln55            (br            ) [ 000]
rf_load            (load          ) [ 000]
rf_load_1          (load          ) [ 000]
return_val         (call          ) [ 000]
br_ln48            (br            ) [ 000]
trunc_ln3          (partselect    ) [ 000]
sext_ln48          (sext          ) [ 000]
zext_ln48          (zext          ) [ 000]
rf_addr_5          (getelementptr ) [ 000]
store_ln48         (store         ) [ 000]
br_ln48            (br            ) [ 000]
trunc_ln49         (trunc         ) [ 000]
add_ln90           (add           ) [ 000]
trunc_ln90         (trunc         ) [ 000]
or_ln90            (or            ) [ 000]
tmp_s              (partselect    ) [ 000]
next_pc            (bitconcatenate) [ 000]
br_ln50            (br            ) [ 000]
next_pc_9          (phi           ) [ 001]
ret_ln87           (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inst"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pc">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pc"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rf">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rf"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i1.i1.i6.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i20.i12"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i1.i8.i1.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OP_AL_32I"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i32.i32.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="pc_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pc_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="inst_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inst_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="rf_addr_10_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="5" slack="0"/>
<pin id="152" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr_10/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="5" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="0" index="2" bw="0" slack="0"/>
<pin id="192" dir="0" index="4" bw="5" slack="0"/>
<pin id="193" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="32" slack="0"/>
<pin id="195" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln73/1 store_ln69/1 store_ln65/1 store_ln61/1 op1/1 op2/1 rf_load_2/1 rf_load/1 rf_load_1/1 store_ln53/2 store_ln48/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="rf_addr_9_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="5" slack="0"/>
<pin id="165" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr_9/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="rf_addr_8_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="5" slack="0"/>
<pin id="173" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr_8/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="rf_addr_7_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="5" slack="0"/>
<pin id="181" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr_7/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="rf_addr_3_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="5" slack="0"/>
<pin id="189" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr_3/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="rf_addr_4_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="5" slack="0"/>
<pin id="201" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr_4/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="rf_addr_2_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="5" slack="0"/>
<pin id="209" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr_2/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="rf_addr_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="5" slack="0"/>
<pin id="217" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="rf_addr_1_gep_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="5" slack="0"/>
<pin id="225" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr_1/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="rf_addr_6_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="5" slack="0"/>
<pin id="233" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr_6/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="rf_addr_5_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="5" slack="0"/>
<pin id="241" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rf_addr_5/2 "/>
</bind>
</comp>

<comp id="245" class="1005" name="next_pc_9_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="1"/>
<pin id="247" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="next_pc_9 (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="next_pc_9_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="32" slack="1"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="4" bw="32" slack="1"/>
<pin id="255" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="6" bw="32" slack="0"/>
<pin id="257" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="8" bw="32" slack="0"/>
<pin id="259" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="10" bw="32" slack="0"/>
<pin id="261" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="12" bw="32" slack="1"/>
<pin id="263" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="14" bw="32" slack="1"/>
<pin id="265" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="16" bw="1" slack="1"/>
<pin id="267" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="18" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="next_pc_9/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_OP_AL_32I_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="6" slack="0"/>
<pin id="273" dir="0" index="2" bw="7" slack="0"/>
<pin id="274" dir="0" index="3" bw="3" slack="0"/>
<pin id="275" dir="0" index="4" bw="32" slack="0"/>
<pin id="276" dir="0" index="5" bw="32" slack="0"/>
<pin id="277" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="trunc_ln2/1 trunc_ln1/1 trunc_ln/1 return_val_1/2 return_val/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="4" slack="0"/>
<pin id="292" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_pc_4/1 next_pc_3/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="31" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="0" index="2" bw="1" slack="0"/>
<pin id="299" dir="0" index="3" bw="6" slack="0"/>
<pin id="300" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/2 trunc_ln3/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="0" index="1" bw="4" slack="0"/>
<pin id="308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_1/2 add_ln90/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="31" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="0" index="3" bw="6" slack="0"/>
<pin id="315" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 tmp_s/2 "/>
</bind>
</comp>

<comp id="320" class="1005" name="reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="next_pc_4 next_pc_3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="opcode_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="opcode/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="rd_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="4" slack="0"/>
<pin id="334" dir="0" index="3" bw="5" slack="0"/>
<pin id="335" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rd/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="rs1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="2" bw="5" slack="0"/>
<pin id="344" dir="0" index="3" bw="6" slack="0"/>
<pin id="345" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rs1/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="rs2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="5" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="0" index="2" bw="6" slack="0"/>
<pin id="354" dir="0" index="3" bw="6" slack="0"/>
<pin id="355" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="rs2/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="func3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="0" index="2" bw="5" slack="0"/>
<pin id="364" dir="0" index="3" bw="5" slack="0"/>
<pin id="365" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="func3/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp5_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="7" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="0" index="2" bw="6" slack="0"/>
<pin id="374" dir="0" index="3" bw="6" slack="0"/>
<pin id="375" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp5/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="offset_2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="12" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="0" index="2" bw="6" slack="0"/>
<pin id="384" dir="0" index="3" bw="6" slack="0"/>
<pin id="385" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="offset_2/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sext_ln36_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="12" slack="0"/>
<pin id="392" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="0"/>
<pin id="397" dir="0" index="2" bw="4" slack="0"/>
<pin id="398" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="32" slack="0"/>
<pin id="405" dir="0" index="2" bw="6" slack="0"/>
<pin id="406" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_3_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="4" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="0"/>
<pin id="413" dir="0" index="2" bw="5" slack="0"/>
<pin id="414" dir="0" index="3" bw="5" slack="0"/>
<pin id="415" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_6_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="6" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="0" index="2" bw="6" slack="0"/>
<pin id="424" dir="0" index="3" bw="6" slack="0"/>
<pin id="425" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="offset_3_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="13" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="0" index="3" bw="6" slack="0"/>
<pin id="435" dir="0" index="4" bw="4" slack="0"/>
<pin id="436" dir="0" index="5" bw="1" slack="0"/>
<pin id="437" dir="1" index="6" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="offset_3/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_4_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="20" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="0" index="2" bw="5" slack="0"/>
<pin id="448" dir="0" index="3" bw="6" slack="0"/>
<pin id="449" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="imm_20_U_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="20" slack="0"/>
<pin id="457" dir="0" index="2" bw="1" slack="0"/>
<pin id="458" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="imm_20_U/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="tmp_5_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="10" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="0" index="2" bw="6" slack="0"/>
<pin id="468" dir="0" index="3" bw="6" slack="0"/>
<pin id="469" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_2_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="1" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="0" index="2" bw="6" slack="0"/>
<pin id="478" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_9_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="0"/>
<pin id="484" dir="0" index="1" bw="32" slack="0"/>
<pin id="485" dir="0" index="2" bw="5" slack="0"/>
<pin id="486" dir="0" index="3" bw="6" slack="0"/>
<pin id="487" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="offset_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="21" slack="0"/>
<pin id="494" dir="0" index="1" bw="1" slack="0"/>
<pin id="495" dir="0" index="2" bw="8" slack="0"/>
<pin id="496" dir="0" index="3" bw="1" slack="0"/>
<pin id="497" dir="0" index="4" bw="10" slack="0"/>
<pin id="498" dir="0" index="5" bw="1" slack="0"/>
<pin id="499" dir="1" index="6" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="offset_1/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="sext_ln41_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="21" slack="0"/>
<pin id="508" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41/1 "/>
</bind>
</comp>

<comp id="510" class="1004" name="icmp_ln48_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="5" slack="0"/>
<pin id="512" dir="0" index="1" bw="5" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln48/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="zext_ln73_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="5" slack="0"/>
<pin id="518" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/1 "/>
</bind>
</comp>

<comp id="521" class="1004" name="next_pc_6_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="12" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="0"/>
<pin id="524" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_pc_6/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="icmp_ln75_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="3" slack="0"/>
<pin id="529" dir="0" index="1" bw="3" slack="0"/>
<pin id="530" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="next_pc_8_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="0"/>
<pin id="536" dir="0" index="2" bw="1" slack="0"/>
<pin id="537" dir="0" index="3" bw="1" slack="0"/>
<pin id="538" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="next_pc_8/1 "/>
</bind>
</comp>

<comp id="543" class="1004" name="next_pc_7_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="0" index="2" bw="1" slack="0"/>
<pin id="547" dir="0" index="3" bw="1" slack="0"/>
<pin id="548" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="next_pc_7/1 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln69_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="5" slack="0"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="next_pc_5_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="21" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_pc_5/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln65_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="5" slack="0"/>
<pin id="566" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="zext_ln61_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="5" slack="0"/>
<pin id="571" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln57_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="5" slack="0"/>
<pin id="576" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/1 "/>
</bind>
</comp>

<comp id="579" class="1004" name="zext_ln57_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="5" slack="0"/>
<pin id="581" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_1/1 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln52_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="5" slack="0"/>
<pin id="586" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln52/1 "/>
</bind>
</comp>

<comp id="589" class="1004" name="zext_ln47_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="5" slack="0"/>
<pin id="591" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/1 "/>
</bind>
</comp>

<comp id="594" class="1004" name="zext_ln47_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="5" slack="0"/>
<pin id="596" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/1 "/>
</bind>
</comp>

<comp id="599" class="1004" name="icmp_ln68_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="0" index="1" bw="32" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="returnval_2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="13" slack="1"/>
<pin id="608" dir="0" index="2" bw="13" slack="0"/>
<pin id="609" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval_2/2 "/>
</bind>
</comp>

<comp id="612" class="1004" name="icmp_ln69_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/2 "/>
</bind>
</comp>

<comp id="618" class="1004" name="returnval_3_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="13" slack="1"/>
<pin id="621" dir="0" index="2" bw="13" slack="0"/>
<pin id="622" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval_3/2 "/>
</bind>
</comp>

<comp id="625" class="1004" name="icmp_ln70_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="0"/>
<pin id="628" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/2 "/>
</bind>
</comp>

<comp id="631" class="1004" name="returnval_4_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="13" slack="1"/>
<pin id="634" dir="0" index="2" bw="13" slack="0"/>
<pin id="635" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval_4/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="icmp_ln71_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="xor_ln71_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="1" slack="0"/>
<pin id="647" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln71/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="returnval_5_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="13" slack="1"/>
<pin id="653" dir="0" index="2" bw="13" slack="0"/>
<pin id="654" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval_5/2 "/>
</bind>
</comp>

<comp id="657" class="1004" name="icmp_ln72_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="32" slack="0"/>
<pin id="659" dir="0" index="1" bw="32" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="returnval_6_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="0"/>
<pin id="665" dir="0" index="1" bw="13" slack="1"/>
<pin id="666" dir="0" index="2" bw="13" slack="0"/>
<pin id="667" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval_6/2 "/>
</bind>
</comp>

<comp id="670" class="1004" name="icmp_ln73_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="0"/>
<pin id="672" dir="0" index="1" bw="32" slack="0"/>
<pin id="673" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/2 "/>
</bind>
</comp>

<comp id="676" class="1004" name="xor_ln73_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln73/2 "/>
</bind>
</comp>

<comp id="682" class="1004" name="returnval_7_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="13" slack="1"/>
<pin id="685" dir="0" index="2" bw="13" slack="0"/>
<pin id="686" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval_7/2 "/>
</bind>
</comp>

<comp id="689" class="1004" name="icmp_ln67_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="3" slack="1"/>
<pin id="691" dir="0" index="1" bw="3" slack="0"/>
<pin id="692" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/2 "/>
</bind>
</comp>

<comp id="694" class="1004" name="returnval_8_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="13" slack="0"/>
<pin id="697" dir="0" index="2" bw="13" slack="0"/>
<pin id="698" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval_8/2 "/>
</bind>
</comp>

<comp id="702" class="1004" name="icmp_ln67_1_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="3" slack="1"/>
<pin id="704" dir="0" index="1" bw="3" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_1/2 "/>
</bind>
</comp>

<comp id="707" class="1004" name="returnval_9_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="13" slack="0"/>
<pin id="710" dir="0" index="2" bw="13" slack="0"/>
<pin id="711" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval_9/2 "/>
</bind>
</comp>

<comp id="715" class="1004" name="icmp_ln67_2_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="3" slack="1"/>
<pin id="717" dir="0" index="1" bw="3" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_2/2 "/>
</bind>
</comp>

<comp id="720" class="1004" name="returnval_10_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="13" slack="0"/>
<pin id="723" dir="0" index="2" bw="13" slack="0"/>
<pin id="724" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval_10/2 "/>
</bind>
</comp>

<comp id="728" class="1004" name="icmp_ln67_3_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="3" slack="1"/>
<pin id="730" dir="0" index="1" bw="3" slack="0"/>
<pin id="731" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_3/2 "/>
</bind>
</comp>

<comp id="733" class="1004" name="returnval_11_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="13" slack="0"/>
<pin id="736" dir="0" index="2" bw="13" slack="0"/>
<pin id="737" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval_11/2 "/>
</bind>
</comp>

<comp id="741" class="1004" name="icmp_ln67_4_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="3" slack="1"/>
<pin id="743" dir="0" index="1" bw="3" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_4/2 "/>
</bind>
</comp>

<comp id="746" class="1004" name="returnval_12_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="13" slack="0"/>
<pin id="749" dir="0" index="2" bw="13" slack="0"/>
<pin id="750" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval_12/2 "/>
</bind>
</comp>

<comp id="754" class="1004" name="icmp_ln67_5_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="3" slack="1"/>
<pin id="756" dir="0" index="1" bw="3" slack="0"/>
<pin id="757" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67_5/2 "/>
</bind>
</comp>

<comp id="759" class="1004" name="returnval_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="0"/>
<pin id="761" dir="0" index="1" bw="13" slack="0"/>
<pin id="762" dir="0" index="2" bw="13" slack="0"/>
<pin id="763" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="returnval/2 "/>
</bind>
</comp>

<comp id="767" class="1004" name="sext_ln66_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="13" slack="0"/>
<pin id="769" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln66/2 "/>
</bind>
</comp>

<comp id="771" class="1004" name="next_pc_2_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="13" slack="0"/>
<pin id="773" dir="0" index="1" bw="32" slack="1"/>
<pin id="774" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_pc_2/2 "/>
</bind>
</comp>

<comp id="777" class="1004" name="sext_ln53_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="31" slack="0"/>
<pin id="779" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53/2 "/>
</bind>
</comp>

<comp id="782" class="1004" name="zext_ln53_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="5" slack="1"/>
<pin id="784" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln53/2 "/>
</bind>
</comp>

<comp id="786" class="1004" name="trunc_ln54_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="0"/>
<pin id="788" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/2 "/>
</bind>
</comp>

<comp id="790" class="1004" name="trunc_ln90_1_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="0"/>
<pin id="792" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln90_1/2 "/>
</bind>
</comp>

<comp id="794" class="1004" name="or_ln90_1_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="0"/>
<pin id="796" dir="0" index="1" bw="1" slack="0"/>
<pin id="797" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln90_1/2 "/>
</bind>
</comp>

<comp id="800" class="1004" name="next_pc_1_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="0"/>
<pin id="802" dir="0" index="1" bw="31" slack="0"/>
<pin id="803" dir="0" index="2" bw="1" slack="0"/>
<pin id="804" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="next_pc_1/2 "/>
</bind>
</comp>

<comp id="809" class="1004" name="sext_ln48_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="31" slack="0"/>
<pin id="811" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln48/2 "/>
</bind>
</comp>

<comp id="814" class="1004" name="zext_ln48_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="5" slack="1"/>
<pin id="816" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln48/2 "/>
</bind>
</comp>

<comp id="818" class="1004" name="trunc_ln49_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="0"/>
<pin id="820" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/2 "/>
</bind>
</comp>

<comp id="822" class="1004" name="trunc_ln90_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="0"/>
<pin id="824" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln90/2 "/>
</bind>
</comp>

<comp id="826" class="1004" name="or_ln90_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="1" slack="0"/>
<pin id="828" dir="0" index="1" bw="1" slack="0"/>
<pin id="829" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln90/2 "/>
</bind>
</comp>

<comp id="832" class="1004" name="next_pc_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="32" slack="0"/>
<pin id="834" dir="0" index="1" bw="31" slack="0"/>
<pin id="835" dir="0" index="2" bw="1" slack="0"/>
<pin id="836" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="next_pc/2 "/>
</bind>
</comp>

<comp id="841" class="1005" name="pc_read_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="32" slack="1"/>
<pin id="843" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pc_read "/>
</bind>
</comp>

<comp id="847" class="1005" name="opcode_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="7" slack="1"/>
<pin id="849" dir="1" index="1" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opset="opcode "/>
</bind>
</comp>

<comp id="851" class="1005" name="rd_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="5" slack="1"/>
<pin id="853" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rd "/>
</bind>
</comp>

<comp id="857" class="1005" name="func3_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="3" slack="1"/>
<pin id="859" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="func3 "/>
</bind>
</comp>

<comp id="868" class="1005" name="tmp5_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="7" slack="1"/>
<pin id="870" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp5 "/>
</bind>
</comp>

<comp id="873" class="1005" name="sext_ln36_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="32" slack="1"/>
<pin id="875" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln36 "/>
</bind>
</comp>

<comp id="878" class="1005" name="offset_3_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="13" slack="1"/>
<pin id="880" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="offset_3 "/>
</bind>
</comp>

<comp id="888" class="1005" name="icmp_ln48_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="1"/>
<pin id="890" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln48 "/>
</bind>
</comp>

<comp id="895" class="1005" name="next_pc_8_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="1"/>
<pin id="897" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="next_pc_8 "/>
</bind>
</comp>

<comp id="900" class="1005" name="next_pc_7_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="32" slack="1"/>
<pin id="902" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="next_pc_7 "/>
</bind>
</comp>

<comp id="905" class="1005" name="next_pc_5_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="1"/>
<pin id="907" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="next_pc_5 "/>
</bind>
</comp>

<comp id="910" class="1005" name="rf_addr_3_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="5" slack="1"/>
<pin id="912" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rf_addr_3 "/>
</bind>
</comp>

<comp id="915" class="1005" name="rf_addr_4_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="5" slack="1"/>
<pin id="917" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rf_addr_4 "/>
</bind>
</comp>

<comp id="920" class="1005" name="rf_addr_2_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="5" slack="1"/>
<pin id="922" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rf_addr_2 "/>
</bind>
</comp>

<comp id="925" class="1005" name="rf_addr_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="5" slack="1"/>
<pin id="927" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rf_addr "/>
</bind>
</comp>

<comp id="930" class="1005" name="rf_addr_1_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="5" slack="1"/>
<pin id="932" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="rf_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="140"><net_src comp="22" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="4" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="106" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="4" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="106" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="161" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="106" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="106" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="106" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="185" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="202"><net_src comp="4" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="106" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="197" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="210"><net_src comp="4" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="106" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="205" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="218"><net_src comp="4" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="106" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="213" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="226"><net_src comp="4" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="106" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="221" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="234"><net_src comp="4" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="106" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="229" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="242"><net_src comp="4" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="106" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="237" pin="3"/><net_sink comp="155" pin=2"/></net>

<net id="248"><net_src comp="134" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="269"><net_src comp="245" pin="1"/><net_sink comp="249" pin=16"/></net>

<net id="278"><net_src comp="96" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="98" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="100" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="281"><net_src comp="102" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="282"><net_src comp="136" pin="2"/><net_sink comp="270" pin=4"/></net>

<net id="283"><net_src comp="104" pin="0"/><net_sink comp="270" pin=5"/></net>

<net id="284"><net_src comp="270" pin="6"/><net_sink comp="155" pin=1"/></net>

<net id="285"><net_src comp="155" pin="3"/><net_sink comp="270" pin=4"/></net>

<net id="286"><net_src comp="132" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="287"><net_src comp="155" pin="7"/><net_sink comp="270" pin=4"/></net>

<net id="288"><net_src comp="155" pin="3"/><net_sink comp="270" pin=5"/></net>

<net id="293"><net_src comp="136" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="104" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="126" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="270" pin="6"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="128" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="304"><net_src comp="48" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="309"><net_src comp="104" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="126" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="305" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="318"><net_src comp="128" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="319"><net_src comp="48" pin="0"/><net_sink comp="310" pin=3"/></net>

<net id="323"><net_src comp="289" pin="2"/><net_sink comp="320" pin=0"/></net>

<net id="324"><net_src comp="320" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="325"><net_src comp="320" pin="1"/><net_sink comp="249" pin=4"/></net>

<net id="329"><net_src comp="142" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="24" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="142" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="26" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="28" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="346"><net_src comp="24" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="142" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="30" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="32" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="356"><net_src comp="24" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="142" pin="2"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="34" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="36" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="366"><net_src comp="38" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="142" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="40" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="42" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="376"><net_src comp="44" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="142" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="46" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="48" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="386"><net_src comp="50" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="142" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="34" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="48" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="393"><net_src comp="380" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="399"><net_src comp="52" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="142" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="26" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="407"><net_src comp="52" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="142" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="48" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="416"><net_src comp="54" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="142" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="56" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="419"><net_src comp="28" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="426"><net_src comp="58" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="142" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="428"><net_src comp="46" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="429"><net_src comp="60" pin="0"/><net_sink comp="420" pin=3"/></net>

<net id="438"><net_src comp="62" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="439"><net_src comp="402" pin="3"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="394" pin="3"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="420" pin="4"/><net_sink comp="430" pin=3"/></net>

<net id="442"><net_src comp="410" pin="4"/><net_sink comp="430" pin=4"/></net>

<net id="443"><net_src comp="64" pin="0"/><net_sink comp="430" pin=5"/></net>

<net id="450"><net_src comp="66" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="142" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="40" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="453"><net_src comp="48" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="459"><net_src comp="68" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="444" pin="4"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="70" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="462"><net_src comp="454" pin="3"/><net_sink comp="270" pin=5"/></net>

<net id="463"><net_src comp="454" pin="3"/><net_sink comp="155" pin=1"/></net>

<net id="470"><net_src comp="72" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="142" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="472"><net_src comp="74" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="473"><net_src comp="60" pin="0"/><net_sink comp="464" pin=3"/></net>

<net id="479"><net_src comp="52" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="142" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="34" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="488"><net_src comp="76" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="142" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="490"><net_src comp="40" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="491"><net_src comp="32" pin="0"/><net_sink comp="482" pin=3"/></net>

<net id="500"><net_src comp="78" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="501"><net_src comp="402" pin="3"/><net_sink comp="492" pin=1"/></net>

<net id="502"><net_src comp="482" pin="4"/><net_sink comp="492" pin=2"/></net>

<net id="503"><net_src comp="474" pin="3"/><net_sink comp="492" pin=3"/></net>

<net id="504"><net_src comp="464" pin="4"/><net_sink comp="492" pin=4"/></net>

<net id="505"><net_src comp="64" pin="0"/><net_sink comp="492" pin=5"/></net>

<net id="509"><net_src comp="492" pin="6"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="330" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="80" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="330" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="525"><net_src comp="390" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="526"><net_src comp="136" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="531"><net_src comp="360" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="102" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="539"><net_src comp="108" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="521" pin="2"/><net_sink comp="533" pin=1"/></net>

<net id="541"><net_src comp="8" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="542"><net_src comp="110" pin="0"/><net_sink comp="533" pin=3"/></net>

<net id="549"><net_src comp="108" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="521" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="8" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="552"><net_src comp="64" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="556"><net_src comp="330" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="562"><net_src comp="506" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="136" pin="2"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="330" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="572"><net_src comp="330" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="577"><net_src comp="340" pin="4"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="582"><net_src comp="350" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="587"><net_src comp="340" pin="4"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="592"><net_src comp="340" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="597"><net_src comp="350" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="603"><net_src comp="155" pin="7"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="155" pin="3"/><net_sink comp="599" pin=1"/></net>

<net id="610"><net_src comp="599" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="112" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="616"><net_src comp="155" pin="7"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="155" pin="3"/><net_sink comp="612" pin=1"/></net>

<net id="623"><net_src comp="612" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="112" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="629"><net_src comp="155" pin="7"/><net_sink comp="625" pin=0"/></net>

<net id="630"><net_src comp="155" pin="3"/><net_sink comp="625" pin=1"/></net>

<net id="636"><net_src comp="625" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="637"><net_src comp="112" pin="0"/><net_sink comp="631" pin=2"/></net>

<net id="642"><net_src comp="155" pin="7"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="155" pin="3"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="638" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="110" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="655"><net_src comp="644" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="112" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="661"><net_src comp="155" pin="7"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="155" pin="3"/><net_sink comp="657" pin=1"/></net>

<net id="668"><net_src comp="657" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="112" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="674"><net_src comp="155" pin="7"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="155" pin="3"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="670" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="110" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="687"><net_src comp="676" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="112" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="693"><net_src comp="114" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="689" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="700"><net_src comp="682" pin="3"/><net_sink comp="694" pin=1"/></net>

<net id="701"><net_src comp="116" pin="0"/><net_sink comp="694" pin=2"/></net>

<net id="706"><net_src comp="118" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="702" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="713"><net_src comp="663" pin="3"/><net_sink comp="707" pin=1"/></net>

<net id="714"><net_src comp="694" pin="3"/><net_sink comp="707" pin=2"/></net>

<net id="719"><net_src comp="120" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="715" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="726"><net_src comp="650" pin="3"/><net_sink comp="720" pin=1"/></net>

<net id="727"><net_src comp="707" pin="3"/><net_sink comp="720" pin=2"/></net>

<net id="732"><net_src comp="122" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="728" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="631" pin="3"/><net_sink comp="733" pin=1"/></net>

<net id="740"><net_src comp="720" pin="3"/><net_sink comp="733" pin=2"/></net>

<net id="745"><net_src comp="124" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="751"><net_src comp="741" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="752"><net_src comp="618" pin="3"/><net_sink comp="746" pin=1"/></net>

<net id="753"><net_src comp="733" pin="3"/><net_sink comp="746" pin=2"/></net>

<net id="758"><net_src comp="102" pin="0"/><net_sink comp="754" pin=1"/></net>

<net id="764"><net_src comp="754" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="765"><net_src comp="605" pin="3"/><net_sink comp="759" pin=1"/></net>

<net id="766"><net_src comp="746" pin="3"/><net_sink comp="759" pin=2"/></net>

<net id="770"><net_src comp="759" pin="3"/><net_sink comp="767" pin=0"/></net>

<net id="775"><net_src comp="767" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="771" pin="2"/><net_sink comp="249" pin=6"/></net>

<net id="780"><net_src comp="295" pin="4"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="155" pin=4"/></net>

<net id="785"><net_src comp="782" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="789"><net_src comp="270" pin="6"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="305" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="798"><net_src comp="790" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="786" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="805"><net_src comp="130" pin="0"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="310" pin="4"/><net_sink comp="800" pin=1"/></net>

<net id="807"><net_src comp="794" pin="2"/><net_sink comp="800" pin=2"/></net>

<net id="808"><net_src comp="800" pin="3"/><net_sink comp="249" pin=8"/></net>

<net id="812"><net_src comp="295" pin="4"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="155" pin=4"/></net>

<net id="817"><net_src comp="814" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="821"><net_src comp="270" pin="6"/><net_sink comp="818" pin=0"/></net>

<net id="825"><net_src comp="305" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="830"><net_src comp="822" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="818" pin="1"/><net_sink comp="826" pin=1"/></net>

<net id="837"><net_src comp="130" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="838"><net_src comp="310" pin="4"/><net_sink comp="832" pin=1"/></net>

<net id="839"><net_src comp="826" pin="2"/><net_sink comp="832" pin=2"/></net>

<net id="840"><net_src comp="832" pin="3"/><net_sink comp="249" pin=10"/></net>

<net id="844"><net_src comp="136" pin="2"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="846"><net_src comp="841" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="850"><net_src comp="326" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="330" pin="4"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="856"><net_src comp="851" pin="1"/><net_sink comp="814" pin=0"/></net>

<net id="860"><net_src comp="360" pin="4"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="862"><net_src comp="857" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="863"><net_src comp="857" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="864"><net_src comp="857" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="865"><net_src comp="857" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="866"><net_src comp="857" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="867"><net_src comp="857" pin="1"/><net_sink comp="270" pin=3"/></net>

<net id="871"><net_src comp="370" pin="4"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="876"><net_src comp="390" pin="1"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="270" pin=5"/></net>

<net id="881"><net_src comp="430" pin="6"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="883"><net_src comp="878" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="884"><net_src comp="878" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="885"><net_src comp="878" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="886"><net_src comp="878" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="887"><net_src comp="878" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="891"><net_src comp="510" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="898"><net_src comp="533" pin="4"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="249" pin=12"/></net>

<net id="903"><net_src comp="543" pin="4"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="249" pin=14"/></net>

<net id="908"><net_src comp="558" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="913"><net_src comp="185" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="918"><net_src comp="197" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="923"><net_src comp="205" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="928"><net_src comp="213" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="933"><net_src comp="221" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="155" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rf | {1 2 }
 - Input state : 
	Port: hart : inst | {1 }
	Port: hart : pc | {1 }
	Port: hart : rf | {1 2 }
  - Chain level:
	State 1
		sext_ln36 : 1
		offset_3 : 1
		imm_20_U : 1
		offset_1 : 1
		sext_ln41 : 2
		icmp_ln48 : 1
		switch_ln45 : 1
		br_ln73 : 2
		zext_ln73 : 1
		rf_addr_10 : 2
		store_ln73 : 3
		next_pc_6 : 2
		icmp_ln75 : 1
		br_ln75 : 2
		next_pc_8 : 3
		next_pc_7 : 3
		br_ln69 : 2
		zext_ln69 : 1
		rf_addr_9 : 2
		store_ln69 : 3
		next_pc_5 : 3
		br_ln65 : 2
		trunc_ln : 2
		zext_ln65 : 1
		rf_addr_8 : 2
		store_ln65 : 3
		br_ln61 : 2
		zext_ln61 : 1
		rf_addr_7 : 2
		store_ln61 : 3
		zext_ln57 : 1
		rf_addr_3 : 2
		op1 : 3
		zext_ln57_1 : 1
		rf_addr_4 : 2
		op2 : 3
		zext_ln52 : 1
		rf_addr_2 : 2
		rf_load_2 : 3
		zext_ln47 : 1
		rf_addr : 2
		rf_load : 3
		zext_ln47_1 : 1
		rf_addr_1 : 2
		rf_load_1 : 3
	State 2
		icmp_ln68 : 1
		returnval_2 : 2
		icmp_ln69 : 1
		returnval_3 : 2
		icmp_ln70 : 1
		returnval_4 : 2
		icmp_ln71 : 1
		xor_ln71 : 2
		returnval_5 : 2
		icmp_ln72 : 1
		returnval_6 : 2
		icmp_ln73 : 1
		xor_ln73 : 2
		returnval_7 : 2
		returnval_8 : 3
		returnval_9 : 4
		returnval_10 : 5
		returnval_11 : 6
		returnval_12 : 7
		returnval : 8
		sext_ln66 : 9
		next_pc_2 : 10
		return_val_1 : 1
		trunc_ln4 : 2
		sext_ln53 : 3
		rf_addr_6 : 1
		store_ln53 : 4
		trunc_ln54 : 2
		trunc_ln90_1 : 1
		or_ln90_1 : 3
		tmp_7 : 1
		next_pc_1 : 3
		return_val : 1
		trunc_ln3 : 2
		sext_ln48 : 3
		rf_addr_5 : 1
		store_ln48 : 4
		trunc_ln49 : 2
		trunc_ln90 : 1
		or_ln90 : 3
		tmp_s : 1
		next_pc : 3
		next_pc_9 : 11
		ret_ln87 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|   call   |  grp_OP_AL_32I_fu_270 |    32   |   1086  |
|----------|-----------------------|---------|---------|
|          |    icmp_ln48_fu_510   |    0    |    12   |
|          |    icmp_ln75_fu_527   |    0    |    10   |
|          |    icmp_ln68_fu_599   |    0    |    39   |
|          |    icmp_ln69_fu_612   |    0    |    39   |
|          |    icmp_ln70_fu_625   |    0    |    39   |
|          |    icmp_ln71_fu_638   |    0    |    39   |
|   icmp   |    icmp_ln72_fu_657   |    0    |    39   |
|          |    icmp_ln73_fu_670   |    0    |    39   |
|          |    icmp_ln67_fu_689   |    0    |    10   |
|          |   icmp_ln67_1_fu_702  |    0    |    10   |
|          |   icmp_ln67_2_fu_715  |    0    |    10   |
|          |   icmp_ln67_3_fu_728  |    0    |    10   |
|          |   icmp_ln67_4_fu_741  |    0    |    10   |
|          |   icmp_ln67_5_fu_754  |    0    |    10   |
|----------|-----------------------|---------|---------|
|          |       grp_fu_289      |    0    |    39   |
|          |       grp_fu_305      |    0    |    39   |
|    add   |    next_pc_6_fu_521   |    0    |    39   |
|          |    next_pc_5_fu_558   |    0    |    39   |
|          |    next_pc_2_fu_771   |    0    |    39   |
|----------|-----------------------|---------|---------|
|          |   returnval_2_fu_605  |    0    |    13   |
|          |   returnval_3_fu_618  |    0    |    13   |
|          |   returnval_4_fu_631  |    0    |    13   |
|          |   returnval_5_fu_650  |    0    |    13   |
|          |   returnval_6_fu_663  |    0    |    13   |
|  select  |   returnval_7_fu_682  |    0    |    13   |
|          |   returnval_8_fu_694  |    0    |    13   |
|          |   returnval_9_fu_707  |    0    |    13   |
|          |  returnval_10_fu_720  |    0    |    13   |
|          |  returnval_11_fu_733  |    0    |    13   |
|          |  returnval_12_fu_746  |    0    |    13   |
|          |    returnval_fu_759   |    0    |    13   |
|----------|-----------------------|---------|---------|
|    xor   |    xor_ln71_fu_644    |    0    |    2    |
|          |    xor_ln73_fu_676    |    0    |    2    |
|----------|-----------------------|---------|---------|
|    or    |    or_ln90_1_fu_794   |    0    |    2    |
|          |     or_ln90_fu_826    |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   |  pc_read_read_fu_136  |    0    |    0    |
|          | inst_read_read_fu_142 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       grp_fu_295      |    0    |    0    |
|          |       grp_fu_310      |    0    |    0    |
|          |       rd_fu_330       |    0    |    0    |
|          |       rs1_fu_340      |    0    |    0    |
|          |       rs2_fu_350      |    0    |    0    |
|          |      func3_fu_360     |    0    |    0    |
|partselect|      tmp5_fu_370      |    0    |    0    |
|          |    offset_2_fu_380    |    0    |    0    |
|          |      tmp_3_fu_410     |    0    |    0    |
|          |      tmp_6_fu_420     |    0    |    0    |
|          |      tmp_4_fu_444     |    0    |    0    |
|          |      tmp_5_fu_464     |    0    |    0    |
|          |      tmp_9_fu_482     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |     opcode_fu_326     |    0    |    0    |
|          |   trunc_ln54_fu_786   |    0    |    0    |
|   trunc  |  trunc_ln90_1_fu_790  |    0    |    0    |
|          |   trunc_ln49_fu_818   |    0    |    0    |
|          |   trunc_ln90_fu_822   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    sext_ln36_fu_390   |    0    |    0    |
|          |    sext_ln41_fu_506   |    0    |    0    |
|   sext   |    sext_ln66_fu_767   |    0    |    0    |
|          |    sext_ln53_fu_777   |    0    |    0    |
|          |    sext_ln48_fu_809   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       tmp_fu_394      |    0    |    0    |
| bitselect|      tmp_1_fu_402     |    0    |    0    |
|          |      tmp_2_fu_474     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    offset_3_fu_430    |    0    |    0    |
|          |    imm_20_U_fu_454    |    0    |    0    |
|bitconcatenate|    offset_1_fu_492    |    0    |    0    |
|          |    next_pc_1_fu_800   |    0    |    0    |
|          |     next_pc_fu_832    |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    zext_ln73_fu_516   |    0    |    0    |
|          |    zext_ln69_fu_553   |    0    |    0    |
|          |    zext_ln65_fu_564   |    0    |    0    |
|          |    zext_ln61_fu_569   |    0    |    0    |
|          |    zext_ln57_fu_574   |    0    |    0    |
|   zext   |   zext_ln57_1_fu_579  |    0    |    0    |
|          |    zext_ln52_fu_584   |    0    |    0    |
|          |    zext_ln47_fu_589   |    0    |    0    |
|          |   zext_ln47_1_fu_594  |    0    |    0    |
|          |    zext_ln53_fu_782   |    0    |    0    |
|          |    zext_ln48_fu_814   |    0    |    0    |
|----------|-----------------------|---------|---------|
|  bitset  |    next_pc_8_fu_533   |    0    |    0    |
|          |    next_pc_7_fu_543   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    32   |   1761  |
|----------|-----------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| rf |    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|  func3_reg_857  |    3   |
|icmp_ln48_reg_888|    1   |
|next_pc_5_reg_905|   32   |
|next_pc_7_reg_900|   32   |
|next_pc_8_reg_895|   32   |
|next_pc_9_reg_245|   32   |
| offset_3_reg_878|   13   |
|  opcode_reg_847 |    7   |
| pc_read_reg_841 |   32   |
|    rd_reg_851   |    5   |
|     reg_320     |   32   |
|rf_addr_1_reg_930|    5   |
|rf_addr_2_reg_920|    5   |
|rf_addr_3_reg_910|    5   |
|rf_addr_4_reg_915|    5   |
| rf_addr_reg_925 |    5   |
|sext_ln36_reg_873|   32   |
|   tmp5_reg_868  |    7   |
+-----------------+--------+
|      Total      |   285  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_155  |  p0  |  10  |   5  |   50   ||    54   |
|   grp_access_fu_155  |  p1  |   2  |  32  |   64   ||    9    |
|   grp_access_fu_155  |  p2  |   6  |   0  |    0   ||    31   |
|   grp_access_fu_155  |  p4  |   2  |   5  |   10   ||    9    |
| grp_OP_AL_32I_fu_270 |  p1  |   2  |   6  |   12   |
| grp_OP_AL_32I_fu_270 |  p2  |   2  |   7  |   14   ||    9    |
| grp_OP_AL_32I_fu_270 |  p3  |   2  |   3  |    6   ||    9    |
| grp_OP_AL_32I_fu_270 |  p4  |   3  |  32  |   96   ||    14   |
| grp_OP_AL_32I_fu_270 |  p5  |   4  |  32  |   128  ||    20   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   380  ||  4.241  ||   155   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |   32   |  1761  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    4   |    -   |   155  |    -   |
|  Register |    -   |    -   |   285  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   317  |  1916  |    0   |
+-----------+--------+--------+--------+--------+--------+
