<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XenevaOS: XenevaOS/Boot/include/IndustryStandard/TpmPtp.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XenevaOS
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_6f7cbf0a11b44b0a43b1ec16e930d793.html">XenevaOS</a></li><li class="navelem"><a class="el" href="dir_e155a64606be01e9718a8b1197c63fff.html">Boot</a></li><li class="navelem"><a class="el" href="dir_08690fdcb6b3138c931f33749be09044.html">include</a></li><li class="navelem"><a class="el" href="dir_0503a5901f46a9682bad3e2f62b8d48f.html">IndustryStandard</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">TpmPtp.h</div></div>
</div><!--header-->
<div class="contents">
<a href="TpmPtp_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#ifndef _TPM_PTP_H_</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#define _TPM_PTP_H_</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">//</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">// PTP FIFO definition</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">//</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">//</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// Set structure alignment to 1-byte</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">//</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#pragma pack (1)</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">//</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">// Register set map as specified in PTP specification Chapter 5</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">//</span></div>
<div class="foldopen" id="foldopen00031" data-start="{" data-end="};">
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="structPTP__FIFO__REGISTERS.html">   31</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="structPTP__FIFO__REGISTERS.html#a4dc4a616a773f342da964f9410764a00">   35</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                             <a class="code hl_variable" href="structPTP__FIFO__REGISTERS.html#a4dc4a616a773f342da964f9410764a00">Access</a>;             <span class="comment">// 0</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="structPTP__FIFO__REGISTERS.html#a78fb328efe29c00e3880d4465ba3eeef">   36</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                             <a class="code hl_variable" href="LittleBoot_2pe_8h.html#ab318a307284b33e249cb188b1765548a">Reserved1</a>[7];       <span class="comment">// 1</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="structPTP__FIFO__REGISTERS.html#aaf79a0ed1466bba77531fa8094a1f000">   40</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                            <a class="code hl_variable" href="structPTP__FIFO__REGISTERS.html#aaf79a0ed1466bba77531fa8094a1f000">IntEnable</a>;          <span class="comment">// 8</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structPTP__FIFO__REGISTERS.html#a03ebb444d305764e8c83a4a40b5286d7">   44</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                             <a class="code hl_variable" href="structPTP__FIFO__REGISTERS.html#a03ebb444d305764e8c83a4a40b5286d7">IntVector</a>;          <span class="comment">// 0ch</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structPTP__FIFO__REGISTERS.html#a77f92bfbf81fe9094baff37bbf15d6da">   45</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                             Reserved2[3];       <span class="comment">// 0dh</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="structPTP__FIFO__REGISTERS.html#ae72ef5848370bdc8de1d4eb71e77a5d9">   49</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                            <a class="code hl_variable" href="structPTP__FIFO__REGISTERS.html#ae72ef5848370bdc8de1d4eb71e77a5d9">IntSts</a>;             <span class="comment">// 10h</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="structPTP__FIFO__REGISTERS.html#a2db97fda1bb01400dc8fe7652b04ca2f">   53</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                            <a class="code hl_variable" href="structPTP__FIFO__REGISTERS.html#a2db97fda1bb01400dc8fe7652b04ca2f">InterfaceCapability</a>;<span class="comment">// 14h</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="structPTP__FIFO__REGISTERS.html#ac3ba6c7b8b7b8e1ecbd508971c85288b">   57</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                             <a class="code hl_variable" href="structPTP__FIFO__REGISTERS.html#ac3ba6c7b8b7b8e1ecbd508971c85288b">Status</a>;             <span class="comment">// 18h</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="structPTP__FIFO__REGISTERS.html#a53a3f933ba828acffcc2d463caeb84ea">   61</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                            <a class="code hl_variable" href="structPTP__FIFO__REGISTERS.html#a53a3f933ba828acffcc2d463caeb84ea">BurstCount</a>;         <span class="comment">// 19h</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="structPTP__FIFO__REGISTERS.html#a0460bf41e68e63430a9934a7752069cd">   65</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                             <a class="code hl_variable" href="structPTP__FIFO__REGISTERS.html#a0460bf41e68e63430a9934a7752069cd">StatusEx</a>;           <span class="comment">// 1Bh</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="structPTP__FIFO__REGISTERS.html#aa39dd500dc4e4037d352911d07a8f024">   66</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                             Reserved3[8];</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="structPTP__FIFO__REGISTERS.html#afbdebb4b9a3d12f21c7619281569fcba">   70</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                            <a class="code hl_variable" href="structPTP__FIFO__REGISTERS.html#afbdebb4b9a3d12f21c7619281569fcba">DataFifo</a>;           <span class="comment">// 24h</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="structPTP__FIFO__REGISTERS.html#af6de2fc80d2dc22f87212930136a6c11">   71</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                             Reserved4[8];       <span class="comment">// 28h</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="structPTP__FIFO__REGISTERS.html#af4810283012b0addc272015fca5f17d7">   75</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                            <a class="code hl_variable" href="structPTP__FIFO__REGISTERS.html#af4810283012b0addc272015fca5f17d7">InterfaceId</a>;        <span class="comment">// 30h</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="structPTP__FIFO__REGISTERS.html#a756c59e6607f5d77ad7eec7c98934258">   76</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                             Reserved5[0x4c];    <span class="comment">// 34h</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="structPTP__FIFO__REGISTERS.html#a9cfc4e0e951f0a98b76399fe0fb8001a">   80</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                            <a class="code hl_variable" href="structPTP__FIFO__REGISTERS.html#a9cfc4e0e951f0a98b76399fe0fb8001a">XDataFifo</a>;          <span class="comment">// 80h</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="structPTP__FIFO__REGISTERS.html#ad7c3fba270475694a6aa1d60a4e77dfb">   81</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                             Reserved6[0xe7c];   <span class="comment">// 84h</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="structPTP__FIFO__REGISTERS.html#a524de9c634637f12912df3f160fa07aa">   85</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                            <a class="code hl_variable" href="structPTP__FIFO__REGISTERS.html#a524de9c634637f12912df3f160fa07aa">Vid</a>;                <span class="comment">// 0f00h</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="structPTP__FIFO__REGISTERS.html#ab628c5419adbc9827bbf594200e9655b">   89</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                            <a class="code hl_variable" href="structPTP__FIFO__REGISTERS.html#ab628c5419adbc9827bbf594200e9655b">Did</a>;                <span class="comment">// 0f02h</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="structPTP__FIFO__REGISTERS.html#a4cd50661fbce5f34cbacd9a1fcbb7862">   93</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                             <a class="code hl_variable" href="structPTP__FIFO__REGISTERS.html#a4cd50661fbce5f34cbacd9a1fcbb7862">Rid</a>;                <span class="comment">// 0f04h</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="structPTP__FIFO__REGISTERS.html#ab79278b1bed27dde2fe2f9cc2e0f9afe">   94</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                             <a class="code hl_variable" href="Acpi30_8h.html#ae22fefb28906adc9a7d097ac434d2cf9">Reserved</a>[0xfb];     <span class="comment">// 0f05h</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>} <a class="code hl_struct" href="structPTP__FIFO__REGISTERS.html">PTP_FIFO_REGISTERS</a>;</div>
</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span> </div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">//</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">// Restore original structure alignment</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">//</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#pragma pack ()</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">//</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">// Define pointer types used to access TIS registers on PC</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">//</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a8d6c40b7c7b719b5f7d8fcf685a02846">  105</a></span><span class="keyword">typedef</span> <a class="code hl_struct" href="structPTP__FIFO__REGISTERS.html">PTP_FIFO_REGISTERS</a>  *<a class="code hl_typedef" href="TpmPtp_8h.html#a8d6c40b7c7b719b5f7d8fcf685a02846">PTP_FIFO_REGISTERS_PTR</a>;</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span> </div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">//</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">// Define bits of FIFO Interface Identifier Register</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">//</span></div>
<div class="foldopen" id="foldopen00110" data-start="{" data-end="};">
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html">  110</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#a4566b3e9328315698ff4018e80f5ffa9">  112</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#a4566b3e9328315698ff4018e80f5ffa9">InterfaceType</a>:4;</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#adf7aa31080372b5af339e78330cb3a71">  113</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#adf7aa31080372b5af339e78330cb3a71">InterfaceVersion</a>:4;</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#aa8a6554be8c55cf0c7e4d506e3566a6c">  114</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#aa8a6554be8c55cf0c7e4d506e3566a6c">CapLocality</a>:1;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#a2938de7b50e1210f4afa31d2fd1a991a">  115</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#a2938de7b50e1210f4afa31d2fd1a991a">Reserved1</a>:2;</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#a558d2c081fa61d09b75099a85d1c2a28">  116</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#a558d2c081fa61d09b75099a85d1c2a28">CapDataXferSizeSupport</a>:2;</div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#a38615fcf2221e783eb76a65a7a104b87">  117</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#a38615fcf2221e783eb76a65a7a104b87">CapFIFO</a>:1;</div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#a1b5f856115722b18a77e469fb0b29497">  118</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#a1b5f856115722b18a77e469fb0b29497">CapCRB</a>:1;</div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#a0803b7a1561c32419b398721a5750f94">  119</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#a0803b7a1561c32419b398721a5750f94">CapIFRes</a>:2;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#a94df30fe11c88e4fa08e3d4e181d3d1d">  120</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#a94df30fe11c88e4fa08e3d4e181d3d1d">InterfaceSelector</a>:2;</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#abb80b96b668408815a2001ac7c9b0fa9">  121</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#abb80b96b668408815a2001ac7c9b0fa9">IntfSelLock</a>:1;</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#aa4e418584a443750b373236cadd2e284">  122</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#aa4e418584a443750b373236cadd2e284">Reserved2</a>:4;</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#a301cf7803d57102908ecfe4f78b4422c">  123</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#a301cf7803d57102908ecfe4f78b4422c">Reserved3</a>:8;</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#a0328035187b22637a155bc2faf408968">  124</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#a20dbb8bd21eeeda7892b7368efa1a76e">  125</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#a20dbb8bd21eeeda7892b7368efa1a76e">Uint32</a>;</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>} <a class="code hl_union" href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html">PTP_FIFO_INTERFACE_IDENTIFIER</a>;</div>
</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">//</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">// Define bits of FIFO Interface Capability Register</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">//</span></div>
<div class="foldopen" id="foldopen00131" data-start="{" data-end="};">
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html">  131</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#af5afb21e8b6d6757da2500115e543838">  133</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#af5afb21e8b6d6757da2500115e543838">DataAvailIntSupport</a>:1;</div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a1369e6e79b71258eba3d73185a75bb43">  134</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a1369e6e79b71258eba3d73185a75bb43">StsValidIntSupport</a>:1;</div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a1a04b9004fe84e14f8fdaacf88082339">  135</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a1a04b9004fe84e14f8fdaacf88082339">LocalityChangeIntSupport</a>:1;</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a0da0a5ec7c036c14aaea6adcc4168062">  136</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a0da0a5ec7c036c14aaea6adcc4168062">InterruptLevelHigh</a>:1;</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#aeb4049f29a771e7e561f9b42d3a049aa">  137</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#aeb4049f29a771e7e561f9b42d3a049aa">InterruptLevelLow</a>:1;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a707768af8b2c156778c0ac6bba9232c7">  138</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a707768af8b2c156778c0ac6bba9232c7">InterruptEdgeRising</a>:1;</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#aa6cc05be0994d39b7526263b91c8d236">  139</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#aa6cc05be0994d39b7526263b91c8d236">InterruptEdgeFalling</a>:1;</div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a4ccd8c4618ff70f4cd4a084ced31b991">  140</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a4ccd8c4618ff70f4cd4a084ced31b991">CommandReadyIntSupport</a>:1;</div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a297a86ee0434c9a0e041c338f235871e">  141</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a297a86ee0434c9a0e041c338f235871e">BurstCountStatic</a>:1;</div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a3140af8f82be1e75ae2f3c8c121e5ecb">  142</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a3140af8f82be1e75ae2f3c8c121e5ecb">DataTransferSizeSupport</a>:2;</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a4e6ef3f298966ec16984b1e7461856e8">  143</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a4e6ef3f298966ec16984b1e7461856e8">Reserved</a>:17;</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#aa5918ba1cf498cd0d3895732082132b4">  144</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#aa5918ba1cf498cd0d3895732082132b4">InterfaceVersion</a>:3;</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a25254bf2f5654d28ae0c91ad4741e907">  145</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a25254bf2f5654d28ae0c91ad4741e907">Reserved2</a>:1;</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a3aac4094735cdc359703e89c29a7c8b3">  146</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a731d8e0733e53a23a5b970c534b71828">  147</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a731d8e0733e53a23a5b970c534b71828">Uint32</a>;</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span>} <a class="code hl_union" href="unionPTP__FIFO__INTERFACE__CAPABILITY.html">PTP_FIFO_INTERFACE_CAPABILITY</a>;</div>
</div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span> </div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a098bfb7b749ac11c404e9b6f0c6a83c9">  153</a></span><span class="preprocessor">#define INTERFACE_CAPABILITY_INTERFACE_VERSION_TIS_12  0x0</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a591e34d127bb6bcc35e5c1180b1d05b2">  154</a></span><span class="preprocessor">#define INTERFACE_CAPABILITY_INTERFACE_VERSION_TIS_13  0x2</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#ad0cd046471af21413f2a8b93152da1bf">  155</a></span><span class="preprocessor">#define INTERFACE_CAPABILITY_INTERFACE_VERSION_PTP     0x3</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span> </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span> </div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">//</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">// Define bits of ACCESS and STATUS registers</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">//</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#aec4c5c20c3d639b357f4cab27baec5d4">  165</a></span><span class="preprocessor">#define PTP_FIFO_VALID                BIT7</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#aba932f2fd801da32f5ea89429ada8ed0">  169</a></span><span class="preprocessor">#define PTP_FIFO_ACC_ACTIVE           BIT5</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#ab3567bd72e8b6452085974858c8c61ee">  174</a></span><span class="preprocessor">#define PTP_FIFO_ACC_SEIZED           BIT4</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a457765893d1e45c213bcef441cb0f1ca">  180</a></span><span class="preprocessor">#define PTP_FIFO_ACC_SEIZE            BIT3</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#ac1f2600aaae9d86a4080701d88bc7a0e">  184</a></span><span class="preprocessor">#define PTP_FIFO_ACC_PENDIND          BIT2</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a5d8dea032f7012e8878ee79c9bd8f713">  188</a></span><span class="preprocessor">#define PTP_FIFO_ACC_RQUUSE           BIT1</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a49d21723beb1559646e08c594e80c043">  192</a></span><span class="preprocessor">#define PTP_FIFO_ACC_ESTABLISH        BIT0</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#abc1851cef6927f3333ef62d6d7d3e09e">  197</a></span><span class="preprocessor">#define PTP_FIFO_STS_VALID            BIT7</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#af2294a6e0a6d9f7ba5e83d0079e97174">  202</a></span><span class="preprocessor">#define PTP_FIFO_STS_READY            BIT6</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a64f4cfdab18dcd3bbb3823bf72d75b6a">  206</a></span><span class="preprocessor">#define PTP_FIFO_STS_GO               BIT5</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#aa804f745634bf8b5e2deff21f098380c">  210</a></span><span class="preprocessor">#define PTP_FIFO_STS_DATA             BIT4</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a93fe41d752e1158d0e4bfaade0c25ea6">  214</a></span><span class="preprocessor">#define PTP_FIFO_STS_EXPECT           BIT3</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#adba32fa4204346073a0da54524676117">  218</a></span><span class="preprocessor">#define PTP_FIFO_STS_SELFTEST_DONE    BIT2</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a5544371bd1dabccf358253cc85344659">  222</a></span><span class="preprocessor">#define PTP_FIFO_STS_RETRY            BIT1</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#afa6f14b1ec42f8ccd528241576b76cd5">  229</a></span><span class="preprocessor">#define PTP_FIFO_STS_EX_TPM_FAMILY    (BIT2 | BIT3)</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a4695cfaafa7194c40f17efe62bea9a5a">  230</a></span><span class="preprocessor">#define PTP_FIFO_STS_EX_TPM_FAMILY_OFFSET    (2)</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a9a99453d6181745bd7cbabe2366c42bf">  231</a></span><span class="preprocessor">#define PTP_FIFO_STS_EX_TPM_FAMILY_TPM12    (0)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a91fb54051b7e8feee134f8d4c1c65579">  232</a></span><span class="preprocessor">#define PTP_FIFO_STS_EX_TPM_FAMILY_TPM20    (BIT2)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#abbd206758c897b8695c5ae9e2c39c7c0">  237</a></span><span class="preprocessor">#define PTP_FIFO_STS_EX_CANCEL        BIT0</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span> </div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span> </div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment">//</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">// PTP CRB definition</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">//</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span> </div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">//</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">// Set structure alignment to 1-byte</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment">//</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="preprocessor">#pragma pack (1)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span> </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">//</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">// Register set map as specified in PTP specification Chapter 5</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">//</span></div>
<div class="foldopen" id="foldopen00252" data-start="{" data-end="};">
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="structPTP__CRB__REGISTERS.html">  252</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="structPTP__CRB__REGISTERS.html#ab70031d0a5dab3edeed4ef1d66ed0865">  256</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                            <a class="code hl_variable" href="structPTP__CRB__REGISTERS.html#ab70031d0a5dab3edeed4ef1d66ed0865">LocalityState</a>;             <span class="comment">// 0</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="structPTP__CRB__REGISTERS.html#a76164a44f2bc3fbf035fc0c1c7d93242">  257</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                             <a class="code hl_variable" href="LittleBoot_2pe_8h.html#ab318a307284b33e249cb188b1765548a">Reserved1</a>[4];              <span class="comment">// 4</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="structPTP__CRB__REGISTERS.html#af772a572997043a95e9b375d1cd39ae4">  261</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                            <a class="code hl_variable" href="structPTP__CRB__REGISTERS.html#af772a572997043a95e9b375d1cd39ae4">LocalityControl</a>;           <span class="comment">// 8</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="structPTP__CRB__REGISTERS.html#a6f251806b56c9e341e9ef4dbedab331d">  265</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                            <a class="code hl_variable" href="structPTP__CRB__REGISTERS.html#a6f251806b56c9e341e9ef4dbedab331d">LocalityStatus</a>;            <span class="comment">// 0ch</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="structPTP__CRB__REGISTERS.html#ade41d0e0e4727c85ec138537c4c25a6d">  266</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                             Reserved2[0x20];           <span class="comment">// 10h</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="structPTP__CRB__REGISTERS.html#a8ec3d9346ebb882671609f8e7a3a247b">  270</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                            <a class="code hl_variable" href="structPTP__CRB__REGISTERS.html#a8ec3d9346ebb882671609f8e7a3a247b">InterfaceId</a>;               <span class="comment">// 30h</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="structPTP__CRB__REGISTERS.html#a6cea464c3361011506039b9a32ed190f">  274</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                            <a class="code hl_variable" href="structPTP__CRB__REGISTERS.html#a6cea464c3361011506039b9a32ed190f">Vid</a>;                       <span class="comment">// 34h</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="structPTP__CRB__REGISTERS.html#a5872118e736e360d743403a7c73f6c7e">  278</a></span>  <a class="code hl_typedef" href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a>                            <a class="code hl_variable" href="structPTP__CRB__REGISTERS.html#a5872118e736e360d743403a7c73f6c7e">Did</a>;                       <span class="comment">// 36h</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="structPTP__CRB__REGISTERS.html#a450ff9a78a7dca28c7f71e5a5ef82bb4">  282</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a>                            <a class="code hl_variable" href="structPTP__CRB__REGISTERS.html#a450ff9a78a7dca28c7f71e5a5ef82bb4">CrbControlExtension</a>;       <span class="comment">// 38h</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="structPTP__CRB__REGISTERS.html#a56d11ba45ee00941af0872ce0d44553b">  286</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                            <a class="code hl_variable" href="structPTP__CRB__REGISTERS.html#a56d11ba45ee00941af0872ce0d44553b">CrbControlRequest</a>;         <span class="comment">// 40h</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="structPTP__CRB__REGISTERS.html#a413abf0e2c080fa910b015e02f210035">  290</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                            <a class="code hl_variable" href="structPTP__CRB__REGISTERS.html#a413abf0e2c080fa910b015e02f210035">CrbControlStatus</a>;          <span class="comment">// 44h</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="structPTP__CRB__REGISTERS.html#aaff4e1f397fbee8a236bc96780310e48">  294</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                            <a class="code hl_variable" href="structPTP__CRB__REGISTERS.html#aaff4e1f397fbee8a236bc96780310e48">CrbControlCancel</a>;          <span class="comment">// 48h</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="structPTP__CRB__REGISTERS.html#a2a12a61e000453c13f831ae79e5396fc">  298</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                            <a class="code hl_variable" href="structPTP__CRB__REGISTERS.html#a2a12a61e000453c13f831ae79e5396fc">CrbControlStart</a>;           <span class="comment">// 4Ch</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="structPTP__CRB__REGISTERS.html#aec5c501bc3e06840e1e2bff3d31467dc">  302</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                            <a class="code hl_variable" href="structPTP__CRB__REGISTERS.html#aec5c501bc3e06840e1e2bff3d31467dc">CrbInterruptEnable</a>;        <span class="comment">// 50h</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="structPTP__CRB__REGISTERS.html#aa9f3431cc83867dd8db4251acda2b83e">  303</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                            <a class="code hl_variable" href="structPTP__CRB__REGISTERS.html#aa9f3431cc83867dd8db4251acda2b83e">CrbInterruptStatus</a>;        <span class="comment">// 54h</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="structPTP__CRB__REGISTERS.html#a9b2260d9346ce4a5052a432e4ea02471">  307</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                            <a class="code hl_variable" href="structPTP__CRB__REGISTERS.html#a9b2260d9346ce4a5052a432e4ea02471">CrbControlCommandSize</a>;     <span class="comment">// 58h</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="structPTP__CRB__REGISTERS.html#a2f2baf0210648aff64a2b52a3308626d">  311</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                            <a class="code hl_variable" href="structPTP__CRB__REGISTERS.html#a2f2baf0210648aff64a2b52a3308626d">CrbControlCommandAddressLow</a>;   <span class="comment">// 5Ch</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="structPTP__CRB__REGISTERS.html#a5a9416d5b7a3fc44b5433eec13e683a1">  312</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                            <a class="code hl_variable" href="structPTP__CRB__REGISTERS.html#a5a9416d5b7a3fc44b5433eec13e683a1">CrbControlCommandAddressHigh</a>;  <span class="comment">// 60h</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="structPTP__CRB__REGISTERS.html#af734086547f5106d1105cdc1ac079c61">  316</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>                            <a class="code hl_variable" href="structPTP__CRB__REGISTERS.html#af734086547f5106d1105cdc1ac079c61">CrbControlResponseSize</a>;    <span class="comment">// 64h</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="structPTP__CRB__REGISTERS.html#a38be74e3f3cc9ca64279ba59192f38b1">  320</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a>                            <a class="code hl_variable" href="structPTP__CRB__REGISTERS.html#a38be74e3f3cc9ca64279ba59192f38b1">CrbControlResponseAddrss</a>;  <span class="comment">// 68h</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="structPTP__CRB__REGISTERS.html#ae4029643525309d0fc688bfdea566cb2">  321</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                             Reserved4[0x10];           <span class="comment">// 70h</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="structPTP__CRB__REGISTERS.html#a11c993ea071e7582b3641317753c2acb">  325</a></span>  <a class="code hl_typedef" href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a>                             CrbDataBuffer[0xF80];      <span class="comment">// 80h</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>} <a class="code hl_struct" href="structPTP__CRB__REGISTERS.html">PTP_CRB_REGISTERS</a>;</div>
</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span> </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">//</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">// Define pointer types used to access CRB registers on PTP</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">//</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#ab8848f1ae25d4fe489cadcad9349799e">  331</a></span><span class="keyword">typedef</span> <a class="code hl_struct" href="structPTP__CRB__REGISTERS.html">PTP_CRB_REGISTERS</a>  *<a class="code hl_typedef" href="TpmPtp_8h.html#ab8848f1ae25d4fe489cadcad9349799e">PTP_CRB_REGISTERS_PTR</a>;</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span> </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment">//</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment">// Define bits of CRB Interface Identifier Register</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment">//</span></div>
<div class="foldopen" id="foldopen00336" data-start="{" data-end="};">
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html">  336</a></span><span class="keyword">typedef</span> <span class="keyword">union </span>{</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a85b55ca55901479fd7fb662b518f5173">  338</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a85b55ca55901479fd7fb662b518f5173">InterfaceType</a>:4;</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a51de9f579161393babd75ad8e30e3406">  339</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a51de9f579161393babd75ad8e30e3406">InterfaceVersion</a>:4;</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a99aa53261c9ec9ae7dc3ce4b792b3bcf">  340</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a99aa53261c9ec9ae7dc3ce4b792b3bcf">CapLocality</a>:1;</div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a6a4e6442c42a54fd3ec5edebdb05741e">  341</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a6a4e6442c42a54fd3ec5edebdb05741e">CapCRBIdleBypass</a>:1;</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a19718c8b0c364fe1502e476e18059ec9">  342</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a19718c8b0c364fe1502e476e18059ec9">Reserved1</a>:1;</div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a8cf9f17f6bc1cb3261b1ba97753c6d07">  343</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a8cf9f17f6bc1cb3261b1ba97753c6d07">CapDataXferSizeSupport</a>:2;</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#adc8b347ec0c5dc69951d41a84431a4fc">  344</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#adc8b347ec0c5dc69951d41a84431a4fc">CapFIFO</a>:1;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#aaa9fa5d9186480c0e3c2e8a445fb2904">  345</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#aaa9fa5d9186480c0e3c2e8a445fb2904">CapCRB</a>:1;</div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a70c876a367c9a2c3913aa86eff4f42a7">  346</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a70c876a367c9a2c3913aa86eff4f42a7">CapIFRes</a>:2;</div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a804af4b8676d4c73df45ef387214ab75">  347</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a804af4b8676d4c73df45ef387214ab75">InterfaceSelector</a>:2;</div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#afd91dc505c26b42c9d1a2cbed39ad132">  348</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#afd91dc505c26b42c9d1a2cbed39ad132">IntfSelLock</a>:1;</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a5d9aa27d0cffd74afc50108a85026dd4">  349</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a5d9aa27d0cffd74afc50108a85026dd4">Reserved2</a>:4;</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a8ec6a933073dcf5d71bc5549da318b0d">  350</a></span>    <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a8ec6a933073dcf5d71bc5549da318b0d">Rid</a>:8;</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a4242cdfbc93ef08950ead7116dc911d2">  351</a></span>  } <a class="code hl_variable" href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a>;</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a55d6d2d57ec4698c3565b1181608c267">  352</a></span>  <a class="code hl_typedef" href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a>   <a class="code hl_variable" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a55d6d2d57ec4698c3565b1181608c267">Uint32</a>;</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span>} <a class="code hl_union" href="unionPTP__CRB__INTERFACE__IDENTIFIER.html">PTP_CRB_INTERFACE_IDENTIFIER</a>;</div>
</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a92d5a91d8e596e8a4f4c61878631ed93">  358</a></span><span class="preprocessor">#define PTP_INTERFACE_IDENTIFIER_INTERFACE_TYPE_FIFO  0x0</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#ae8b0fb6b52dbdce335e68eff50d5b6e6">  359</a></span><span class="preprocessor">#define PTP_INTERFACE_IDENTIFIER_INTERFACE_TYPE_CRB   0x1</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#aa7b5904da1837f7aab80dc5ca6d0f113">  360</a></span><span class="preprocessor">#define PTP_INTERFACE_IDENTIFIER_INTERFACE_TYPE_TIS   0xF</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span> </div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a4417ff82de41bf3819db6ef9e4b9bd12">  365</a></span><span class="preprocessor">#define PTP_INTERFACE_IDENTIFIER_INTERFACE_VERSION_FIFO  0x0</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a9c68a5bb50afc9feafeed4f561f1d257">  366</a></span><span class="preprocessor">#define PTP_INTERFACE_IDENTIFIER_INTERFACE_VERSION_CRB   0x1</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span> </div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a5b8300398248a867768ae0ef60642928">  371</a></span><span class="preprocessor">#define PTP_INTERFACE_IDENTIFIER_INTERFACE_SELECTOR_FIFO  0x0</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a793695d82032656f18a66599d187e9e7">  372</a></span><span class="preprocessor">#define PTP_INTERFACE_IDENTIFIER_INTERFACE_SELECTOR_CRB   0x1</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">//</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">// Define bits of Locality State Register</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">//</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#ab7e45c304886dc69c2aef3a51b169efc">  381</a></span><span class="preprocessor">#define PTP_CRB_LOCALITY_STATE_TPM_REG_VALID_STATUS       BIT7</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span> </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a63550163b17bbdba9158a54cdc1155ff">  390</a></span><span class="preprocessor">#define PTP_CRB_LOCALITY_STATE_ACTIVE_LOCALITY_MASK       (BIT2 | BIT3 | BIT4)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a75a5b7cf567939a8a0a407cf6ea10233">  391</a></span><span class="preprocessor">#define PTP_CRB_LOCALITY_STATE_ACTIVE_LOCALITY_0          (0)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a3185aa1f4e6cb35db7c88be95e15f6fa">  392</a></span><span class="preprocessor">#define PTP_CRB_LOCALITY_STATE_ACTIVE_LOCALITY_1          (BIT2)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#afb8c02c9080e7248ade068e86e8e3391">  393</a></span><span class="preprocessor">#define PTP_CRB_LOCALITY_STATE_ACTIVE_LOCALITY_2          (BIT3)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a171cc985d768ac93f3c6f1f37cf7cebc">  394</a></span><span class="preprocessor">#define PTP_CRB_LOCALITY_STATE_ACTIVE_LOCALITY_3          (BIT2 | BIT3)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a9556afc26e27631575f0eaf9d5a247ea">  395</a></span><span class="preprocessor">#define PTP_CRB_LOCALITY_STATE_ACTIVE_LOCALITY_4          (BIT4)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span> </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#aea075a74d7fbc1efb2b5516a653811c6">  401</a></span><span class="preprocessor">#define PTP_CRB_LOCALITY_STATE_LOCALITY_ASSIGNED          BIT1</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span> </div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a7c58768d0dce6edb794bc378348ddb26">  407</a></span><span class="preprocessor">#define PTP_CRB_LOCALITY_STATE_TPM_ESTABLISHED            BIT0</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span> </div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">//</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">// Define bits of Locality Control Register</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment">//</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span> </div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#ab3059838ed0638f62791f2eacf8da533">  416</a></span><span class="preprocessor">#define PTP_CRB_LOCALITY_CONTROL_RESET_ESTABLISHMENT_BIT  BIT3</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span> </div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a05ade2b638afeda76b34fc338057555b">  421</a></span><span class="preprocessor">#define PTP_CRB_LOCALITY_CONTROL_SEIZE                    BIT2</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span> </div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a9c76891ce771a36672f510b7b42ee156">  426</a></span><span class="preprocessor">#define PTP_CRB_LOCALITY_CONTROL_RELINQUISH               BIT1</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a98007157c0f5f15c5dd914dae8adf8f2">  431</a></span><span class="preprocessor">#define PTP_CRB_LOCALITY_CONTROL_REQUEST_ACCESS           BIT0</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span> </div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">//</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment">// Define bits of Locality Status Register</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment">//</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span> </div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#ab99ff6dfdc114ff51325c25c9d277836">  441</a></span><span class="preprocessor">#define PTP_CRB_LOCALITY_STATUS_BEEN_SEIZED               BIT1</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span> </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a2e49d9cf6833425f7c9ad01bb8142f10">  447</a></span><span class="preprocessor">#define PTP_CRB_LOCALITY_STATUS_GRANTED                   BIT0</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span> </div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment">//</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">// Define bits of CRB Control Area Request Register</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment">//</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span> </div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#ab90d5d9540aa44ea2f436e534973e1e8">  459</a></span><span class="preprocessor">#define PTP_CRB_CONTROL_AREA_REQUEST_GO_IDLE              BIT1</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span> </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a63221e61315edcebb938f8eee6b69a81">  467</a></span><span class="preprocessor">#define PTP_CRB_CONTROL_AREA_REQUEST_COMMAND_READY        BIT0</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span> </div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment">//</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment">// Define bits of CRB Control Area Status Register</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">//</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span> </div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a152517970d574ff676dec96f43bcf0ec">  479</a></span><span class="preprocessor">#define PTP_CRB_CONTROL_AREA_STATUS_TPM_IDLE              BIT1</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span> </div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#ab684cd0aa602b52b7db444f6793ffb32">  486</a></span><span class="preprocessor">#define PTP_CRB_CONTROL_AREA_STATUS_TPM_STATUS            BIT0</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span> </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">//</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">// Define bits of CRB Control Cancel Register</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment">//</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span> </div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a34e1ec9132e7893c97fbe2227d6e9adf">  497</a></span><span class="preprocessor">#define PTP_CRB_CONTROL_CANCEL                            BIT0</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span> </div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment">//</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment">// Define bits of CRB Control Start Register</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment">//</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span> </div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a03bbf4bc2dfafa48ddfab47e8d05ada9">  508</a></span><span class="preprocessor">#define PTP_CRB_CONTROL_START                             BIT0</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span> </div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment">//</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment">// Restore original structure alignment</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment">//</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="preprocessor">#pragma pack ()</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span> </div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment">//</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">// Default TimeOut value</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">//</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a47c600f61b244baccf69a6077e5494c4">  518</a></span><span class="preprocessor">#define PTP_TIMEOUT_A               (750 * 1000)   </span><span class="comment">// 750ms</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a259ae7b9e4fda7dee4b27fb8bdcb1954">  519</a></span><span class="preprocessor">#define PTP_TIMEOUT_B               (2000 * 1000)  </span><span class="comment">// 2s</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#ace84a155b64002df28fd9e1f981aa1f6">  520</a></span><span class="preprocessor">#define PTP_TIMEOUT_C               (200 * 1000)   </span><span class="comment">// 200ms</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="TpmPtp_8h.html#a50117568d55c029c690a08e46db11af4">  521</a></span><span class="preprocessor">#define PTP_TIMEOUT_D               (30 * 1000)    </span><span class="comment">// 30ms</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span> </div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aAArch64_2ProcessorBind_8h_html_ae1e6edbbc26d6fbc71a90190d0266018"><div class="ttname"><a href="AArch64_2ProcessorBind_8h.html#ae1e6edbbc26d6fbc71a90190d0266018">UINT32</a></div><div class="ttdeci">unsigned int UINT32</div><div class="ttdef"><b>Definition</b> ProcessorBind.h:102</div></div>
<div class="ttc" id="aAcpi10_8h_html_a2837bb93190d393a459df5cba85a2834"><div class="ttname"><a href="Acpi10_8h.html#a2837bb93190d393a459df5cba85a2834">Bits</a></div><div class="ttdeci">PACKED struct @21::@35 Bits</div></div>
<div class="ttc" id="aAcpi30_8h_html_ae22fefb28906adc9a7d097ac434d2cf9"><div class="ttname"><a href="Acpi30_8h.html#ae22fefb28906adc9a7d097ac434d2cf9">Reserved</a></div><div class="ttdeci">UINT8 Reserved</div><div class="ttdef"><b>Definition</b> Acpi30.h:40</div></div>
<div class="ttc" id="aLittleBoot_2pe_8h_html_ab318a307284b33e249cb188b1765548a"><div class="ttname"><a href="LittleBoot_2pe_8h.html#ab318a307284b33e249cb188b1765548a">Reserved1</a></div><div class="ttdeci">uint32_t Reserved1</div><div class="ttdef"><b>Definition</b> pe.h:18</div></div>
<div class="ttc" id="aTpmPtp_8h_html_a8d6c40b7c7b719b5f7d8fcf685a02846"><div class="ttname"><a href="TpmPtp_8h.html#a8d6c40b7c7b719b5f7d8fcf685a02846">PTP_FIFO_REGISTERS_PTR</a></div><div class="ttdeci">PTP_FIFO_REGISTERS * PTP_FIFO_REGISTERS_PTR</div><div class="ttdef"><b>Definition</b> TpmPtp.h:105</div></div>
<div class="ttc" id="aTpmPtp_8h_html_ab8848f1ae25d4fe489cadcad9349799e"><div class="ttname"><a href="TpmPtp_8h.html#ab8848f1ae25d4fe489cadcad9349799e">PTP_CRB_REGISTERS_PTR</a></div><div class="ttdeci">PTP_CRB_REGISTERS * PTP_CRB_REGISTERS_PTR</div><div class="ttdef"><b>Definition</b> TpmPtp.h:331</div></div>
<div class="ttc" id="aactypes_8h_html_a09f1a1fb2293e33483cc8d44aefb1eb1"><div class="ttname"><a href="actypes_8h.html#a09f1a1fb2293e33483cc8d44aefb1eb1">UINT16</a></div><div class="ttdeci">unsigned short UINT16</div><div class="ttdef"><b>Definition</b> actypes.h:237</div></div>
<div class="ttc" id="aactypes_8h_html_ab27e9918b538ce9d8ca692479b375b6a"><div class="ttname"><a href="actypes_8h.html#ab27e9918b538ce9d8ca692479b375b6a">UINT8</a></div><div class="ttdeci">unsigned char UINT8</div><div class="ttdef"><b>Definition</b> actypes.h:236</div></div>
<div class="ttc" id="aactypes_8h_html_ab712fece103eee54554694bbc2c1a64e"><div class="ttname"><a href="actypes_8h.html#ab712fece103eee54554694bbc2c1a64e">UINT64</a></div><div class="ttdeci">COMPILER_DEPENDENT_UINT64 UINT64</div><div class="ttdef"><b>Definition</b> actypes.h:239</div></div>
<div class="ttc" id="astructPTP__CRB__REGISTERS_html"><div class="ttname"><a href="structPTP__CRB__REGISTERS.html">PTP_CRB_REGISTERS</a></div><div class="ttdef"><b>Definition</b> TpmPtp.h:252</div></div>
<div class="ttc" id="astructPTP__CRB__REGISTERS_html_a2a12a61e000453c13f831ae79e5396fc"><div class="ttname"><a href="structPTP__CRB__REGISTERS.html#a2a12a61e000453c13f831ae79e5396fc">PTP_CRB_REGISTERS::CrbControlStart</a></div><div class="ttdeci">UINT32 CrbControlStart</div><div class="ttdef"><b>Definition</b> TpmPtp.h:298</div></div>
<div class="ttc" id="astructPTP__CRB__REGISTERS_html_a2f2baf0210648aff64a2b52a3308626d"><div class="ttname"><a href="structPTP__CRB__REGISTERS.html#a2f2baf0210648aff64a2b52a3308626d">PTP_CRB_REGISTERS::CrbControlCommandAddressLow</a></div><div class="ttdeci">UINT32 CrbControlCommandAddressLow</div><div class="ttdef"><b>Definition</b> TpmPtp.h:311</div></div>
<div class="ttc" id="astructPTP__CRB__REGISTERS_html_a38be74e3f3cc9ca64279ba59192f38b1"><div class="ttname"><a href="structPTP__CRB__REGISTERS.html#a38be74e3f3cc9ca64279ba59192f38b1">PTP_CRB_REGISTERS::CrbControlResponseAddrss</a></div><div class="ttdeci">UINT64 CrbControlResponseAddrss</div><div class="ttdef"><b>Definition</b> TpmPtp.h:320</div></div>
<div class="ttc" id="astructPTP__CRB__REGISTERS_html_a413abf0e2c080fa910b015e02f210035"><div class="ttname"><a href="structPTP__CRB__REGISTERS.html#a413abf0e2c080fa910b015e02f210035">PTP_CRB_REGISTERS::CrbControlStatus</a></div><div class="ttdeci">UINT32 CrbControlStatus</div><div class="ttdef"><b>Definition</b> TpmPtp.h:290</div></div>
<div class="ttc" id="astructPTP__CRB__REGISTERS_html_a450ff9a78a7dca28c7f71e5a5ef82bb4"><div class="ttname"><a href="structPTP__CRB__REGISTERS.html#a450ff9a78a7dca28c7f71e5a5ef82bb4">PTP_CRB_REGISTERS::CrbControlExtension</a></div><div class="ttdeci">UINT64 CrbControlExtension</div><div class="ttdef"><b>Definition</b> TpmPtp.h:282</div></div>
<div class="ttc" id="astructPTP__CRB__REGISTERS_html_a56d11ba45ee00941af0872ce0d44553b"><div class="ttname"><a href="structPTP__CRB__REGISTERS.html#a56d11ba45ee00941af0872ce0d44553b">PTP_CRB_REGISTERS::CrbControlRequest</a></div><div class="ttdeci">UINT32 CrbControlRequest</div><div class="ttdef"><b>Definition</b> TpmPtp.h:286</div></div>
<div class="ttc" id="astructPTP__CRB__REGISTERS_html_a5872118e736e360d743403a7c73f6c7e"><div class="ttname"><a href="structPTP__CRB__REGISTERS.html#a5872118e736e360d743403a7c73f6c7e">PTP_CRB_REGISTERS::Did</a></div><div class="ttdeci">UINT16 Did</div><div class="ttdef"><b>Definition</b> TpmPtp.h:278</div></div>
<div class="ttc" id="astructPTP__CRB__REGISTERS_html_a5a9416d5b7a3fc44b5433eec13e683a1"><div class="ttname"><a href="structPTP__CRB__REGISTERS.html#a5a9416d5b7a3fc44b5433eec13e683a1">PTP_CRB_REGISTERS::CrbControlCommandAddressHigh</a></div><div class="ttdeci">UINT32 CrbControlCommandAddressHigh</div><div class="ttdef"><b>Definition</b> TpmPtp.h:312</div></div>
<div class="ttc" id="astructPTP__CRB__REGISTERS_html_a6cea464c3361011506039b9a32ed190f"><div class="ttname"><a href="structPTP__CRB__REGISTERS.html#a6cea464c3361011506039b9a32ed190f">PTP_CRB_REGISTERS::Vid</a></div><div class="ttdeci">UINT16 Vid</div><div class="ttdef"><b>Definition</b> TpmPtp.h:274</div></div>
<div class="ttc" id="astructPTP__CRB__REGISTERS_html_a6f251806b56c9e341e9ef4dbedab331d"><div class="ttname"><a href="structPTP__CRB__REGISTERS.html#a6f251806b56c9e341e9ef4dbedab331d">PTP_CRB_REGISTERS::LocalityStatus</a></div><div class="ttdeci">UINT32 LocalityStatus</div><div class="ttdef"><b>Definition</b> TpmPtp.h:265</div></div>
<div class="ttc" id="astructPTP__CRB__REGISTERS_html_a8ec3d9346ebb882671609f8e7a3a247b"><div class="ttname"><a href="structPTP__CRB__REGISTERS.html#a8ec3d9346ebb882671609f8e7a3a247b">PTP_CRB_REGISTERS::InterfaceId</a></div><div class="ttdeci">UINT32 InterfaceId</div><div class="ttdef"><b>Definition</b> TpmPtp.h:270</div></div>
<div class="ttc" id="astructPTP__CRB__REGISTERS_html_a9b2260d9346ce4a5052a432e4ea02471"><div class="ttname"><a href="structPTP__CRB__REGISTERS.html#a9b2260d9346ce4a5052a432e4ea02471">PTP_CRB_REGISTERS::CrbControlCommandSize</a></div><div class="ttdeci">UINT32 CrbControlCommandSize</div><div class="ttdef"><b>Definition</b> TpmPtp.h:307</div></div>
<div class="ttc" id="astructPTP__CRB__REGISTERS_html_aa9f3431cc83867dd8db4251acda2b83e"><div class="ttname"><a href="structPTP__CRB__REGISTERS.html#aa9f3431cc83867dd8db4251acda2b83e">PTP_CRB_REGISTERS::CrbInterruptStatus</a></div><div class="ttdeci">UINT32 CrbInterruptStatus</div><div class="ttdef"><b>Definition</b> TpmPtp.h:303</div></div>
<div class="ttc" id="astructPTP__CRB__REGISTERS_html_aaff4e1f397fbee8a236bc96780310e48"><div class="ttname"><a href="structPTP__CRB__REGISTERS.html#aaff4e1f397fbee8a236bc96780310e48">PTP_CRB_REGISTERS::CrbControlCancel</a></div><div class="ttdeci">UINT32 CrbControlCancel</div><div class="ttdef"><b>Definition</b> TpmPtp.h:294</div></div>
<div class="ttc" id="astructPTP__CRB__REGISTERS_html_ab70031d0a5dab3edeed4ef1d66ed0865"><div class="ttname"><a href="structPTP__CRB__REGISTERS.html#ab70031d0a5dab3edeed4ef1d66ed0865">PTP_CRB_REGISTERS::LocalityState</a></div><div class="ttdeci">UINT32 LocalityState</div><div class="ttdef"><b>Definition</b> TpmPtp.h:256</div></div>
<div class="ttc" id="astructPTP__CRB__REGISTERS_html_aec5c501bc3e06840e1e2bff3d31467dc"><div class="ttname"><a href="structPTP__CRB__REGISTERS.html#aec5c501bc3e06840e1e2bff3d31467dc">PTP_CRB_REGISTERS::CrbInterruptEnable</a></div><div class="ttdeci">UINT32 CrbInterruptEnable</div><div class="ttdef"><b>Definition</b> TpmPtp.h:302</div></div>
<div class="ttc" id="astructPTP__CRB__REGISTERS_html_af734086547f5106d1105cdc1ac079c61"><div class="ttname"><a href="structPTP__CRB__REGISTERS.html#af734086547f5106d1105cdc1ac079c61">PTP_CRB_REGISTERS::CrbControlResponseSize</a></div><div class="ttdeci">UINT32 CrbControlResponseSize</div><div class="ttdef"><b>Definition</b> TpmPtp.h:316</div></div>
<div class="ttc" id="astructPTP__CRB__REGISTERS_html_af772a572997043a95e9b375d1cd39ae4"><div class="ttname"><a href="structPTP__CRB__REGISTERS.html#af772a572997043a95e9b375d1cd39ae4">PTP_CRB_REGISTERS::LocalityControl</a></div><div class="ttdeci">UINT32 LocalityControl</div><div class="ttdef"><b>Definition</b> TpmPtp.h:261</div></div>
<div class="ttc" id="astructPTP__FIFO__REGISTERS_html"><div class="ttname"><a href="structPTP__FIFO__REGISTERS.html">PTP_FIFO_REGISTERS</a></div><div class="ttdef"><b>Definition</b> TpmPtp.h:31</div></div>
<div class="ttc" id="astructPTP__FIFO__REGISTERS_html_a03ebb444d305764e8c83a4a40b5286d7"><div class="ttname"><a href="structPTP__FIFO__REGISTERS.html#a03ebb444d305764e8c83a4a40b5286d7">PTP_FIFO_REGISTERS::IntVector</a></div><div class="ttdeci">UINT8 IntVector</div><div class="ttdef"><b>Definition</b> TpmPtp.h:44</div></div>
<div class="ttc" id="astructPTP__FIFO__REGISTERS_html_a0460bf41e68e63430a9934a7752069cd"><div class="ttname"><a href="structPTP__FIFO__REGISTERS.html#a0460bf41e68e63430a9934a7752069cd">PTP_FIFO_REGISTERS::StatusEx</a></div><div class="ttdeci">UINT8 StatusEx</div><div class="ttdef"><b>Definition</b> TpmPtp.h:65</div></div>
<div class="ttc" id="astructPTP__FIFO__REGISTERS_html_a2db97fda1bb01400dc8fe7652b04ca2f"><div class="ttname"><a href="structPTP__FIFO__REGISTERS.html#a2db97fda1bb01400dc8fe7652b04ca2f">PTP_FIFO_REGISTERS::InterfaceCapability</a></div><div class="ttdeci">UINT32 InterfaceCapability</div><div class="ttdef"><b>Definition</b> TpmPtp.h:53</div></div>
<div class="ttc" id="astructPTP__FIFO__REGISTERS_html_a4cd50661fbce5f34cbacd9a1fcbb7862"><div class="ttname"><a href="structPTP__FIFO__REGISTERS.html#a4cd50661fbce5f34cbacd9a1fcbb7862">PTP_FIFO_REGISTERS::Rid</a></div><div class="ttdeci">UINT8 Rid</div><div class="ttdef"><b>Definition</b> TpmPtp.h:93</div></div>
<div class="ttc" id="astructPTP__FIFO__REGISTERS_html_a4dc4a616a773f342da964f9410764a00"><div class="ttname"><a href="structPTP__FIFO__REGISTERS.html#a4dc4a616a773f342da964f9410764a00">PTP_FIFO_REGISTERS::Access</a></div><div class="ttdeci">UINT8 Access</div><div class="ttdef"><b>Definition</b> TpmPtp.h:35</div></div>
<div class="ttc" id="astructPTP__FIFO__REGISTERS_html_a524de9c634637f12912df3f160fa07aa"><div class="ttname"><a href="structPTP__FIFO__REGISTERS.html#a524de9c634637f12912df3f160fa07aa">PTP_FIFO_REGISTERS::Vid</a></div><div class="ttdeci">UINT16 Vid</div><div class="ttdef"><b>Definition</b> TpmPtp.h:85</div></div>
<div class="ttc" id="astructPTP__FIFO__REGISTERS_html_a53a3f933ba828acffcc2d463caeb84ea"><div class="ttname"><a href="structPTP__FIFO__REGISTERS.html#a53a3f933ba828acffcc2d463caeb84ea">PTP_FIFO_REGISTERS::BurstCount</a></div><div class="ttdeci">UINT16 BurstCount</div><div class="ttdef"><b>Definition</b> TpmPtp.h:61</div></div>
<div class="ttc" id="astructPTP__FIFO__REGISTERS_html_a9cfc4e0e951f0a98b76399fe0fb8001a"><div class="ttname"><a href="structPTP__FIFO__REGISTERS.html#a9cfc4e0e951f0a98b76399fe0fb8001a">PTP_FIFO_REGISTERS::XDataFifo</a></div><div class="ttdeci">UINT32 XDataFifo</div><div class="ttdef"><b>Definition</b> TpmPtp.h:80</div></div>
<div class="ttc" id="astructPTP__FIFO__REGISTERS_html_aaf79a0ed1466bba77531fa8094a1f000"><div class="ttname"><a href="structPTP__FIFO__REGISTERS.html#aaf79a0ed1466bba77531fa8094a1f000">PTP_FIFO_REGISTERS::IntEnable</a></div><div class="ttdeci">UINT32 IntEnable</div><div class="ttdef"><b>Definition</b> TpmPtp.h:40</div></div>
<div class="ttc" id="astructPTP__FIFO__REGISTERS_html_ab628c5419adbc9827bbf594200e9655b"><div class="ttname"><a href="structPTP__FIFO__REGISTERS.html#ab628c5419adbc9827bbf594200e9655b">PTP_FIFO_REGISTERS::Did</a></div><div class="ttdeci">UINT16 Did</div><div class="ttdef"><b>Definition</b> TpmPtp.h:89</div></div>
<div class="ttc" id="astructPTP__FIFO__REGISTERS_html_ac3ba6c7b8b7b8e1ecbd508971c85288b"><div class="ttname"><a href="structPTP__FIFO__REGISTERS.html#ac3ba6c7b8b7b8e1ecbd508971c85288b">PTP_FIFO_REGISTERS::Status</a></div><div class="ttdeci">UINT8 Status</div><div class="ttdef"><b>Definition</b> TpmPtp.h:57</div></div>
<div class="ttc" id="astructPTP__FIFO__REGISTERS_html_ae72ef5848370bdc8de1d4eb71e77a5d9"><div class="ttname"><a href="structPTP__FIFO__REGISTERS.html#ae72ef5848370bdc8de1d4eb71e77a5d9">PTP_FIFO_REGISTERS::IntSts</a></div><div class="ttdeci">UINT32 IntSts</div><div class="ttdef"><b>Definition</b> TpmPtp.h:49</div></div>
<div class="ttc" id="astructPTP__FIFO__REGISTERS_html_af4810283012b0addc272015fca5f17d7"><div class="ttname"><a href="structPTP__FIFO__REGISTERS.html#af4810283012b0addc272015fca5f17d7">PTP_FIFO_REGISTERS::InterfaceId</a></div><div class="ttdeci">UINT32 InterfaceId</div><div class="ttdef"><b>Definition</b> TpmPtp.h:75</div></div>
<div class="ttc" id="astructPTP__FIFO__REGISTERS_html_afbdebb4b9a3d12f21c7619281569fcba"><div class="ttname"><a href="structPTP__FIFO__REGISTERS.html#afbdebb4b9a3d12f21c7619281569fcba">PTP_FIFO_REGISTERS::DataFifo</a></div><div class="ttdeci">UINT32 DataFifo</div><div class="ttdef"><b>Definition</b> TpmPtp.h:70</div></div>
<div class="ttc" id="aunionPTP__CRB__INTERFACE__IDENTIFIER_html"><div class="ttname"><a href="unionPTP__CRB__INTERFACE__IDENTIFIER.html">PTP_CRB_INTERFACE_IDENTIFIER</a></div><div class="ttdef"><b>Definition</b> TpmPtp.h:336</div></div>
<div class="ttc" id="aunionPTP__CRB__INTERFACE__IDENTIFIER_html_a19718c8b0c364fe1502e476e18059ec9"><div class="ttname"><a href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a19718c8b0c364fe1502e476e18059ec9">PTP_CRB_INTERFACE_IDENTIFIER::Reserved1</a></div><div class="ttdeci">UINT32 Reserved1</div><div class="ttdef"><b>Definition</b> TpmPtp.h:342</div></div>
<div class="ttc" id="aunionPTP__CRB__INTERFACE__IDENTIFIER_html_a51de9f579161393babd75ad8e30e3406"><div class="ttname"><a href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a51de9f579161393babd75ad8e30e3406">PTP_CRB_INTERFACE_IDENTIFIER::InterfaceVersion</a></div><div class="ttdeci">UINT32 InterfaceVersion</div><div class="ttdef"><b>Definition</b> TpmPtp.h:339</div></div>
<div class="ttc" id="aunionPTP__CRB__INTERFACE__IDENTIFIER_html_a55d6d2d57ec4698c3565b1181608c267"><div class="ttname"><a href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a55d6d2d57ec4698c3565b1181608c267">PTP_CRB_INTERFACE_IDENTIFIER::Uint32</a></div><div class="ttdeci">UINT32 Uint32</div><div class="ttdef"><b>Definition</b> TpmPtp.h:352</div></div>
<div class="ttc" id="aunionPTP__CRB__INTERFACE__IDENTIFIER_html_a5d9aa27d0cffd74afc50108a85026dd4"><div class="ttname"><a href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a5d9aa27d0cffd74afc50108a85026dd4">PTP_CRB_INTERFACE_IDENTIFIER::Reserved2</a></div><div class="ttdeci">UINT32 Reserved2</div><div class="ttdef"><b>Definition</b> TpmPtp.h:349</div></div>
<div class="ttc" id="aunionPTP__CRB__INTERFACE__IDENTIFIER_html_a6a4e6442c42a54fd3ec5edebdb05741e"><div class="ttname"><a href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a6a4e6442c42a54fd3ec5edebdb05741e">PTP_CRB_INTERFACE_IDENTIFIER::CapCRBIdleBypass</a></div><div class="ttdeci">UINT32 CapCRBIdleBypass</div><div class="ttdef"><b>Definition</b> TpmPtp.h:341</div></div>
<div class="ttc" id="aunionPTP__CRB__INTERFACE__IDENTIFIER_html_a70c876a367c9a2c3913aa86eff4f42a7"><div class="ttname"><a href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a70c876a367c9a2c3913aa86eff4f42a7">PTP_CRB_INTERFACE_IDENTIFIER::CapIFRes</a></div><div class="ttdeci">UINT32 CapIFRes</div><div class="ttdef"><b>Definition</b> TpmPtp.h:346</div></div>
<div class="ttc" id="aunionPTP__CRB__INTERFACE__IDENTIFIER_html_a804af4b8676d4c73df45ef387214ab75"><div class="ttname"><a href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a804af4b8676d4c73df45ef387214ab75">PTP_CRB_INTERFACE_IDENTIFIER::InterfaceSelector</a></div><div class="ttdeci">UINT32 InterfaceSelector</div><div class="ttdef"><b>Definition</b> TpmPtp.h:347</div></div>
<div class="ttc" id="aunionPTP__CRB__INTERFACE__IDENTIFIER_html_a85b55ca55901479fd7fb662b518f5173"><div class="ttname"><a href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a85b55ca55901479fd7fb662b518f5173">PTP_CRB_INTERFACE_IDENTIFIER::InterfaceType</a></div><div class="ttdeci">UINT32 InterfaceType</div><div class="ttdef"><b>Definition</b> TpmPtp.h:338</div></div>
<div class="ttc" id="aunionPTP__CRB__INTERFACE__IDENTIFIER_html_a8cf9f17f6bc1cb3261b1ba97753c6d07"><div class="ttname"><a href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a8cf9f17f6bc1cb3261b1ba97753c6d07">PTP_CRB_INTERFACE_IDENTIFIER::CapDataXferSizeSupport</a></div><div class="ttdeci">UINT32 CapDataXferSizeSupport</div><div class="ttdef"><b>Definition</b> TpmPtp.h:343</div></div>
<div class="ttc" id="aunionPTP__CRB__INTERFACE__IDENTIFIER_html_a8ec6a933073dcf5d71bc5549da318b0d"><div class="ttname"><a href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a8ec6a933073dcf5d71bc5549da318b0d">PTP_CRB_INTERFACE_IDENTIFIER::Rid</a></div><div class="ttdeci">UINT32 Rid</div><div class="ttdef"><b>Definition</b> TpmPtp.h:350</div></div>
<div class="ttc" id="aunionPTP__CRB__INTERFACE__IDENTIFIER_html_a99aa53261c9ec9ae7dc3ce4b792b3bcf"><div class="ttname"><a href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#a99aa53261c9ec9ae7dc3ce4b792b3bcf">PTP_CRB_INTERFACE_IDENTIFIER::CapLocality</a></div><div class="ttdeci">UINT32 CapLocality</div><div class="ttdef"><b>Definition</b> TpmPtp.h:340</div></div>
<div class="ttc" id="aunionPTP__CRB__INTERFACE__IDENTIFIER_html_aaa9fa5d9186480c0e3c2e8a445fb2904"><div class="ttname"><a href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#aaa9fa5d9186480c0e3c2e8a445fb2904">PTP_CRB_INTERFACE_IDENTIFIER::CapCRB</a></div><div class="ttdeci">UINT32 CapCRB</div><div class="ttdef"><b>Definition</b> TpmPtp.h:345</div></div>
<div class="ttc" id="aunionPTP__CRB__INTERFACE__IDENTIFIER_html_adc8b347ec0c5dc69951d41a84431a4fc"><div class="ttname"><a href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#adc8b347ec0c5dc69951d41a84431a4fc">PTP_CRB_INTERFACE_IDENTIFIER::CapFIFO</a></div><div class="ttdeci">UINT32 CapFIFO</div><div class="ttdef"><b>Definition</b> TpmPtp.h:344</div></div>
<div class="ttc" id="aunionPTP__CRB__INTERFACE__IDENTIFIER_html_afd91dc505c26b42c9d1a2cbed39ad132"><div class="ttname"><a href="unionPTP__CRB__INTERFACE__IDENTIFIER.html#afd91dc505c26b42c9d1a2cbed39ad132">PTP_CRB_INTERFACE_IDENTIFIER::IntfSelLock</a></div><div class="ttdeci">UINT32 IntfSelLock</div><div class="ttdef"><b>Definition</b> TpmPtp.h:348</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__CAPABILITY_html"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__CAPABILITY.html">PTP_FIFO_INTERFACE_CAPABILITY</a></div><div class="ttdef"><b>Definition</b> TpmPtp.h:131</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__CAPABILITY_html_a0da0a5ec7c036c14aaea6adcc4168062"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a0da0a5ec7c036c14aaea6adcc4168062">PTP_FIFO_INTERFACE_CAPABILITY::InterruptLevelHigh</a></div><div class="ttdeci">UINT32 InterruptLevelHigh</div><div class="ttdef"><b>Definition</b> TpmPtp.h:136</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__CAPABILITY_html_a1369e6e79b71258eba3d73185a75bb43"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a1369e6e79b71258eba3d73185a75bb43">PTP_FIFO_INTERFACE_CAPABILITY::StsValidIntSupport</a></div><div class="ttdeci">UINT32 StsValidIntSupport</div><div class="ttdef"><b>Definition</b> TpmPtp.h:134</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__CAPABILITY_html_a1a04b9004fe84e14f8fdaacf88082339"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a1a04b9004fe84e14f8fdaacf88082339">PTP_FIFO_INTERFACE_CAPABILITY::LocalityChangeIntSupport</a></div><div class="ttdeci">UINT32 LocalityChangeIntSupport</div><div class="ttdef"><b>Definition</b> TpmPtp.h:135</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__CAPABILITY_html_a25254bf2f5654d28ae0c91ad4741e907"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a25254bf2f5654d28ae0c91ad4741e907">PTP_FIFO_INTERFACE_CAPABILITY::Reserved2</a></div><div class="ttdeci">UINT32 Reserved2</div><div class="ttdef"><b>Definition</b> TpmPtp.h:145</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__CAPABILITY_html_a297a86ee0434c9a0e041c338f235871e"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a297a86ee0434c9a0e041c338f235871e">PTP_FIFO_INTERFACE_CAPABILITY::BurstCountStatic</a></div><div class="ttdeci">UINT32 BurstCountStatic</div><div class="ttdef"><b>Definition</b> TpmPtp.h:141</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__CAPABILITY_html_a3140af8f82be1e75ae2f3c8c121e5ecb"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a3140af8f82be1e75ae2f3c8c121e5ecb">PTP_FIFO_INTERFACE_CAPABILITY::DataTransferSizeSupport</a></div><div class="ttdeci">UINT32 DataTransferSizeSupport</div><div class="ttdef"><b>Definition</b> TpmPtp.h:142</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__CAPABILITY_html_a4ccd8c4618ff70f4cd4a084ced31b991"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a4ccd8c4618ff70f4cd4a084ced31b991">PTP_FIFO_INTERFACE_CAPABILITY::CommandReadyIntSupport</a></div><div class="ttdeci">UINT32 CommandReadyIntSupport</div><div class="ttdef"><b>Definition</b> TpmPtp.h:140</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__CAPABILITY_html_a4e6ef3f298966ec16984b1e7461856e8"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a4e6ef3f298966ec16984b1e7461856e8">PTP_FIFO_INTERFACE_CAPABILITY::Reserved</a></div><div class="ttdeci">UINT32 Reserved</div><div class="ttdef"><b>Definition</b> TpmPtp.h:143</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__CAPABILITY_html_a707768af8b2c156778c0ac6bba9232c7"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a707768af8b2c156778c0ac6bba9232c7">PTP_FIFO_INTERFACE_CAPABILITY::InterruptEdgeRising</a></div><div class="ttdeci">UINT32 InterruptEdgeRising</div><div class="ttdef"><b>Definition</b> TpmPtp.h:138</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__CAPABILITY_html_a731d8e0733e53a23a5b970c534b71828"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#a731d8e0733e53a23a5b970c534b71828">PTP_FIFO_INTERFACE_CAPABILITY::Uint32</a></div><div class="ttdeci">UINT32 Uint32</div><div class="ttdef"><b>Definition</b> TpmPtp.h:147</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__CAPABILITY_html_aa5918ba1cf498cd0d3895732082132b4"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#aa5918ba1cf498cd0d3895732082132b4">PTP_FIFO_INTERFACE_CAPABILITY::InterfaceVersion</a></div><div class="ttdeci">UINT32 InterfaceVersion</div><div class="ttdef"><b>Definition</b> TpmPtp.h:144</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__CAPABILITY_html_aa6cc05be0994d39b7526263b91c8d236"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#aa6cc05be0994d39b7526263b91c8d236">PTP_FIFO_INTERFACE_CAPABILITY::InterruptEdgeFalling</a></div><div class="ttdeci">UINT32 InterruptEdgeFalling</div><div class="ttdef"><b>Definition</b> TpmPtp.h:139</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__CAPABILITY_html_aeb4049f29a771e7e561f9b42d3a049aa"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#aeb4049f29a771e7e561f9b42d3a049aa">PTP_FIFO_INTERFACE_CAPABILITY::InterruptLevelLow</a></div><div class="ttdeci">UINT32 InterruptLevelLow</div><div class="ttdef"><b>Definition</b> TpmPtp.h:137</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__CAPABILITY_html_af5afb21e8b6d6757da2500115e543838"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__CAPABILITY.html#af5afb21e8b6d6757da2500115e543838">PTP_FIFO_INTERFACE_CAPABILITY::DataAvailIntSupport</a></div><div class="ttdeci">UINT32 DataAvailIntSupport</div><div class="ttdef"><b>Definition</b> TpmPtp.h:133</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__IDENTIFIER_html"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html">PTP_FIFO_INTERFACE_IDENTIFIER</a></div><div class="ttdef"><b>Definition</b> TpmPtp.h:110</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__IDENTIFIER_html_a0803b7a1561c32419b398721a5750f94"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#a0803b7a1561c32419b398721a5750f94">PTP_FIFO_INTERFACE_IDENTIFIER::CapIFRes</a></div><div class="ttdeci">UINT32 CapIFRes</div><div class="ttdef"><b>Definition</b> TpmPtp.h:119</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__IDENTIFIER_html_a1b5f856115722b18a77e469fb0b29497"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#a1b5f856115722b18a77e469fb0b29497">PTP_FIFO_INTERFACE_IDENTIFIER::CapCRB</a></div><div class="ttdeci">UINT32 CapCRB</div><div class="ttdef"><b>Definition</b> TpmPtp.h:118</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__IDENTIFIER_html_a20dbb8bd21eeeda7892b7368efa1a76e"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#a20dbb8bd21eeeda7892b7368efa1a76e">PTP_FIFO_INTERFACE_IDENTIFIER::Uint32</a></div><div class="ttdeci">UINT32 Uint32</div><div class="ttdef"><b>Definition</b> TpmPtp.h:125</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__IDENTIFIER_html_a2938de7b50e1210f4afa31d2fd1a991a"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#a2938de7b50e1210f4afa31d2fd1a991a">PTP_FIFO_INTERFACE_IDENTIFIER::Reserved1</a></div><div class="ttdeci">UINT32 Reserved1</div><div class="ttdef"><b>Definition</b> TpmPtp.h:115</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__IDENTIFIER_html_a301cf7803d57102908ecfe4f78b4422c"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#a301cf7803d57102908ecfe4f78b4422c">PTP_FIFO_INTERFACE_IDENTIFIER::Reserved3</a></div><div class="ttdeci">UINT32 Reserved3</div><div class="ttdef"><b>Definition</b> TpmPtp.h:123</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__IDENTIFIER_html_a38615fcf2221e783eb76a65a7a104b87"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#a38615fcf2221e783eb76a65a7a104b87">PTP_FIFO_INTERFACE_IDENTIFIER::CapFIFO</a></div><div class="ttdeci">UINT32 CapFIFO</div><div class="ttdef"><b>Definition</b> TpmPtp.h:117</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__IDENTIFIER_html_a4566b3e9328315698ff4018e80f5ffa9"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#a4566b3e9328315698ff4018e80f5ffa9">PTP_FIFO_INTERFACE_IDENTIFIER::InterfaceType</a></div><div class="ttdeci">UINT32 InterfaceType</div><div class="ttdef"><b>Definition</b> TpmPtp.h:112</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__IDENTIFIER_html_a558d2c081fa61d09b75099a85d1c2a28"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#a558d2c081fa61d09b75099a85d1c2a28">PTP_FIFO_INTERFACE_IDENTIFIER::CapDataXferSizeSupport</a></div><div class="ttdeci">UINT32 CapDataXferSizeSupport</div><div class="ttdef"><b>Definition</b> TpmPtp.h:116</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__IDENTIFIER_html_a94df30fe11c88e4fa08e3d4e181d3d1d"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#a94df30fe11c88e4fa08e3d4e181d3d1d">PTP_FIFO_INTERFACE_IDENTIFIER::InterfaceSelector</a></div><div class="ttdeci">UINT32 InterfaceSelector</div><div class="ttdef"><b>Definition</b> TpmPtp.h:120</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__IDENTIFIER_html_aa4e418584a443750b373236cadd2e284"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#aa4e418584a443750b373236cadd2e284">PTP_FIFO_INTERFACE_IDENTIFIER::Reserved2</a></div><div class="ttdeci">UINT32 Reserved2</div><div class="ttdef"><b>Definition</b> TpmPtp.h:122</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__IDENTIFIER_html_aa8a6554be8c55cf0c7e4d506e3566a6c"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#aa8a6554be8c55cf0c7e4d506e3566a6c">PTP_FIFO_INTERFACE_IDENTIFIER::CapLocality</a></div><div class="ttdeci">UINT32 CapLocality</div><div class="ttdef"><b>Definition</b> TpmPtp.h:114</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__IDENTIFIER_html_abb80b96b668408815a2001ac7c9b0fa9"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#abb80b96b668408815a2001ac7c9b0fa9">PTP_FIFO_INTERFACE_IDENTIFIER::IntfSelLock</a></div><div class="ttdeci">UINT32 IntfSelLock</div><div class="ttdef"><b>Definition</b> TpmPtp.h:121</div></div>
<div class="ttc" id="aunionPTP__FIFO__INTERFACE__IDENTIFIER_html_adf7aa31080372b5af339e78330cb3a71"><div class="ttname"><a href="unionPTP__FIFO__INTERFACE__IDENTIFIER.html#adf7aa31080372b5af339e78330cb3a71">PTP_FIFO_INTERFACE_IDENTIFIER::InterfaceVersion</a></div><div class="ttdeci">UINT32 InterfaceVersion</div><div class="ttdef"><b>Definition</b> TpmPtp.h:113</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8
</small></address>
</body>
</html>
