<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Test: RCCEx Exported Macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Test
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">OurEDA B1S Projext</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'搜索');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','搜索');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___r_c_c_ex___exported___macros.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">模块</a> &#124;
<a href="#define-members">宏定义</a>  </div>
  <div class="headertitle">
<div class="title">RCCEx Exported Macros<div class="ingroups"><a class="el" href="group___s_t_m32_h7xx___h_a_l___driver.html">STM32H7xx_HAL_Driver</a> &raquo; <a class="el" href="group___r_c_c_ex.html">RCCEx</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
模块</h2></td></tr>
<tr class="memitem:group___r_c_c_ex___c_r_s___extended___features"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___c_r_s___extended___features.html">RCCEx CRS Extended Features</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
宏定义</h2></td></tr>
<tr class="memitem:gacc1a8ad328f57e3dcade01e5355e0add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gacc1a8ad328f57e3dcade01e5355e0add">__HAL_RCC_PLL2_ENABLE</a>()&#160;&#160;&#160;SET_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga250f64c1041b823f2bd5dbbb4c54a2d5">RCC_CR_PLL2ON</a>)</td></tr>
<tr class="separator:gacc1a8ad328f57e3dcade01e5355e0add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee20de14af30b0f958fda51d852066b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gadee20de14af30b0f958fda51d852066b">__HAL_RCC_PLL2CLKOUT_ENABLE</a>(__RCC_PLL2ClockOut__)&#160;&#160;&#160;SET_BIT(RCC-&gt;PLLCFGR, (__RCC_PLL2ClockOut__))</td></tr>
<tr class="separator:gadee20de14af30b0f958fda51d852066b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25e0f4d0ef5f525a3c0c5c0a155d0ac6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga25e0f4d0ef5f525a3c0c5c0a155d0ac6">__HAL_RCC_PLL2FRACN_ENABLE</a>()&#160;&#160;&#160;SET_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLL2FRACEN)</td></tr>
<tr class="separator:ga25e0f4d0ef5f525a3c0c5c0a155d0ac6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b17f7d45a505cc6acce76a1a80d9aca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga1b17f7d45a505cc6acce76a1a80d9aca">__HAL_RCC_PLL2_CONFIG</a>(__PLL2M__,  __PLL2N__,  __PLL2P__,  __PLL2Q__,  __PLL2R__)</td></tr>
<tr class="separator:ga1b17f7d45a505cc6acce76a1a80d9aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2cb75d60618ffea824634490f9d81eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gac2cb75d60618ffea824634490f9d81eb">__HAL_RCC_PLL2FRACN_CONFIG</a>(__RCC_PLL2FRACN__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;PLL2FRACR, RCC_PLL2FRACR_FRACN2,((uint32_t)(__RCC_PLL2FRACN__) &lt;&lt; RCC_PLL2FRACR_FRACN2_Pos))</td></tr>
<tr class="separator:gac2cb75d60618ffea824634490f9d81eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d12a5c64e4a820268b9f7f50d74179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga88d12a5c64e4a820268b9f7f50d74179">__HAL_RCC_PLL2_VCIRANGE</a>(__RCC_PLL2VCIRange__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLL2RGE, (__RCC_PLL2VCIRange__))</td></tr>
<tr class="separator:ga88d12a5c64e4a820268b9f7f50d74179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b448c0dab856525467ba9146db00432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga5b448c0dab856525467ba9146db00432">__HAL_RCC_PLL2_VCORANGE</a>(__RCC_PLL2VCORange__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLL2VCOSEL, (__RCC_PLL2VCORange__))</td></tr>
<tr class="separator:ga5b448c0dab856525467ba9146db00432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7c3a26323f470a939b021ad76f29518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gac7c3a26323f470a939b021ad76f29518">__HAL_RCC_PLL3_ENABLE</a>()&#160;&#160;&#160;SET_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e7f10468741ab47dc34808af0e49b2b">RCC_CR_PLL3ON</a>)</td></tr>
<tr class="separator:gac7c3a26323f470a939b021ad76f29518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35af940f02bf692f69ca9cf2dd598f24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga35af940f02bf692f69ca9cf2dd598f24">__HAL_RCC_PLL3FRACN_ENABLE</a>()&#160;&#160;&#160;SET_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLL3FRACEN)</td></tr>
<tr class="separator:ga35af940f02bf692f69ca9cf2dd598f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44dba3c4e64245e760eb3e780096b4da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga44dba3c4e64245e760eb3e780096b4da">__HAL_RCC_PLL3CLKOUT_ENABLE</a>(__RCC_PLL3ClockOut__)&#160;&#160;&#160;SET_BIT(RCC-&gt;PLLCFGR, (__RCC_PLL3ClockOut__))</td></tr>
<tr class="separator:ga44dba3c4e64245e760eb3e780096b4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5020a08025c53436a32d77640786d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gac5020a08025c53436a32d77640786d5d">__HAL_RCC_PLL3_CONFIG</a>(__PLL3M__,  __PLL3N__,  __PLL3P__,  __PLL3Q__,  __PLL3R__)</td></tr>
<tr class="separator:gac5020a08025c53436a32d77640786d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c6bb3051b93d8f3051ace7b1611c5c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga3c6bb3051b93d8f3051ace7b1611c5c1">__HAL_RCC_PLL3FRACN_CONFIG</a>(__RCC_PLL3FRACN__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;PLL3FRACR, RCC_PLL3FRACR_FRACN3, (uint32_t)(__RCC_PLL3FRACN__) &lt;&lt; RCC_PLL3FRACR_FRACN3_Pos)</td></tr>
<tr class="separator:ga3c6bb3051b93d8f3051ace7b1611c5c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5825c7707fdbf1432a215fbf3ef4b766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga5825c7707fdbf1432a215fbf3ef4b766">__HAL_RCC_PLL3_VCIRANGE</a>(__RCC_PLL3VCIRange__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLL3RGE, (__RCC_PLL3VCIRange__))</td></tr>
<tr class="separator:ga5825c7707fdbf1432a215fbf3ef4b766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c53c8f29406ecd9c45434db4b2af32d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga7c53c8f29406ecd9c45434db4b2af32d">__HAL_RCC_PLL3_VCORANGE</a>(__RCC_PLL3VCORange__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLL3VCOSEL, (__RCC_PLL3VCORange__))</td></tr>
<tr class="separator:ga7c53c8f29406ecd9c45434db4b2af32d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c98df7eb7d710df2bf05427a4a10bc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga0c98df7eb7d710df2bf05427a4a10bc7">__HAL_RCC_SAI1_CONFIG</a>(__RCC_SAI1CLKSource__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CDCCIP1R, RCC_CDCCIP1R_SAI1SEL, (__RCC_SAI1CLKSource__))</td></tr>
<tr class="separator:ga0c98df7eb7d710df2bf05427a4a10bc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af45dae7c2f2f1c8848be68d7bded7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga9af45dae7c2f2f1c8848be68d7bded7e">__HAL_RCC_GET_SAI1_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CDCCIP1R, RCC_CDCCIP1R_SAI1SEL)))</td></tr>
<tr class="separator:ga9af45dae7c2f2f1c8848be68d7bded7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cf17efbf8f472437732901308320283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga6cf17efbf8f472437732901308320283">__HAL_RCC_SPDIFRX_CONFIG</a>(__RCC_SPDIFCLKSource__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CDCCIP1R, RCC_CDCCIP1R_SPDIFSEL, (__RCC_SPDIFCLKSource__))</td></tr>
<tr class="separator:ga6cf17efbf8f472437732901308320283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ddc626288e3b401da0b8547f2ac0d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gad3ddc626288e3b401da0b8547f2ac0d3">__HAL_RCC_GET_SPDIFRX_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CDCCIP1R, RCC_CDCCIP1R_SPDIFSEL)))</td></tr>
<tr class="separator:gad3ddc626288e3b401da0b8547f2ac0d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd775b802b35eddc3763819b696c8dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gafd775b802b35eddc3763819b696c8dc6">__HAL_RCC_I2C1235_CONFIG</a>(__I2C1235CLKSource__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;D2CCIP2R, RCC_D2CCIP2R_I2C1235SEL, (uint32_t)(__I2C1235CLKSource__))</td></tr>
<tr class="separator:gafd775b802b35eddc3763819b696c8dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d44d4471dc6940cdfa9ee4ad4025d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga18d44d4471dc6940cdfa9ee4ad4025d3">__HAL_RCC_GET_I2C1235_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;D2CCIP2R, RCC_D2CCIP2R_I2C1235SEL)))</td></tr>
<tr class="separator:ga18d44d4471dc6940cdfa9ee4ad4025d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd89ab045ec9b7d5bda7da3e1587828"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga7cd89ab045ec9b7d5bda7da3e1587828">__HAL_RCC_I2C1_CONFIG</a>&#160;&#160;&#160;__HAL_RCC_I2C123_CONFIG</td></tr>
<tr class="separator:ga7cd89ab045ec9b7d5bda7da3e1587828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc9e99366b5dfab7a6c535f8f48af8d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gabc9e99366b5dfab7a6c535f8f48af8d3">__HAL_RCC_GET_I2C1_SOURCE</a>&#160;&#160;&#160;__HAL_RCC_GET_I2C123_SOURCE</td></tr>
<tr class="separator:gabc9e99366b5dfab7a6c535f8f48af8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96d9bad1e46c94af8387ca6dbfeea357"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga96d9bad1e46c94af8387ca6dbfeea357">__HAL_RCC_I2C2_CONFIG</a>&#160;&#160;&#160;__HAL_RCC_I2C123_CONFIG</td></tr>
<tr class="separator:ga96d9bad1e46c94af8387ca6dbfeea357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa32df2434beb7a446be4aba5c2a06b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gabaa32df2434beb7a446be4aba5c2a06b">__HAL_RCC_GET_I2C2_SOURCE</a>&#160;&#160;&#160;__HAL_RCC_GET_I2C123_SOURCE</td></tr>
<tr class="separator:gabaa32df2434beb7a446be4aba5c2a06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga335a0313bb3a188435b39a11cf7c3eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga335a0313bb3a188435b39a11cf7c3eee">__HAL_RCC_I2C3_CONFIG</a>&#160;&#160;&#160;__HAL_RCC_I2C123_CONFIG</td></tr>
<tr class="separator:ga335a0313bb3a188435b39a11cf7c3eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06f70ebfa24caeb198001d5c02d6dc78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga06f70ebfa24caeb198001d5c02d6dc78">__HAL_RCC_GET_I2C3_SOURCE</a>&#160;&#160;&#160;__HAL_RCC_GET_I2C123_SOURCE</td></tr>
<tr class="separator:ga06f70ebfa24caeb198001d5c02d6dc78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac63fbd88afa59e3453a7d5d7c32fb1dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gac63fbd88afa59e3453a7d5d7c32fb1dc">__HAL_RCC_I2C4_CONFIG</a>(__I2C4CLKSource__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;SRDCCIPR, RCC_SRDCCIPR_I2C4SEL, (uint32_t)(__I2C4CLKSource__))</td></tr>
<tr class="separator:gac63fbd88afa59e3453a7d5d7c32fb1dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6632a1fbc809f6f6dedde0d36cbaa3c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga6632a1fbc809f6f6dedde0d36cbaa3c9">__HAL_RCC_GET_I2C4_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;SRDCCIPR, RCC_SRDCCIPR_I2C4SEL)))</td></tr>
<tr class="separator:ga6632a1fbc809f6f6dedde0d36cbaa3c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d331d1d7b05a87debf939ff00d961d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga5d331d1d7b05a87debf939ff00d961d5">__HAL_RCC_USART16910_CONFIG</a>(__USART16910CLKSource__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;D2CCIP2R, RCC_D2CCIP2R_USART16910SEL, (uint32_t)(__USART16910CLKSource__))</td></tr>
<tr class="separator:ga5d331d1d7b05a87debf939ff00d961d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f9d49aa3d088259c585f7509736818c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga4f9d49aa3d088259c585f7509736818c">__HAL_RCC_GET_USART16910_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;D2CCIP2R, RCC_D2CCIP2R_USART16910SEL)))</td></tr>
<tr class="separator:ga4f9d49aa3d088259c585f7509736818c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67f80d0a54e4800370619e3247e3ae01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga67f80d0a54e4800370619e3247e3ae01">__HAL_RCC_USART234578_CONFIG</a>(__USART234578CLKSource__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CDCCIP2R, RCC_CDCCIP2R_USART234578SEL, (uint32_t)(__USART234578CLKSource__))</td></tr>
<tr class="separator:ga67f80d0a54e4800370619e3247e3ae01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2de2c847f3e490a5b6ac8b1d13b66883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2de2c847f3e490a5b6ac8b1d13b66883">__HAL_RCC_GET_USART234578_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CDCCIP2R, RCC_CDCCIP2R_USART234578SEL)))</td></tr>
<tr class="separator:ga2de2c847f3e490a5b6ac8b1d13b66883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c9ff3bd1509df21975b5a86202efd52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga5c9ff3bd1509df21975b5a86202efd52">__HAL_RCC_USART1_CONFIG</a>&#160;&#160;&#160;__HAL_RCC_USART16_CONFIG</td></tr>
<tr class="separator:ga5c9ff3bd1509df21975b5a86202efd52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga241bae96ad4a1ba687b3bf692e04f444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga241bae96ad4a1ba687b3bf692e04f444">__HAL_RCC_GET_USART1_SOURCE</a>&#160;&#160;&#160;__HAL_RCC_GET_USART16_SOURCE</td></tr>
<tr class="separator:ga241bae96ad4a1ba687b3bf692e04f444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba22cefcb74b384a2e2fb3d2c51fae54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaba22cefcb74b384a2e2fb3d2c51fae54">__HAL_RCC_USART2_CONFIG</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga67f80d0a54e4800370619e3247e3ae01">__HAL_RCC_USART234578_CONFIG</a></td></tr>
<tr class="separator:gaba22cefcb74b384a2e2fb3d2c51fae54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59a86a292df891a219d5d4a8e26a45e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga59a86a292df891a219d5d4a8e26a45e9">__HAL_RCC_GET_USART2_SOURCE</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga2de2c847f3e490a5b6ac8b1d13b66883">__HAL_RCC_GET_USART234578_SOURCE</a></td></tr>
<tr class="separator:ga59a86a292df891a219d5d4a8e26a45e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1a20f806bcd2ec6cc781bab1d99e5b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gac1a20f806bcd2ec6cc781bab1d99e5b5">__HAL_RCC_USART3_CONFIG</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga67f80d0a54e4800370619e3247e3ae01">__HAL_RCC_USART234578_CONFIG</a></td></tr>
<tr class="separator:gac1a20f806bcd2ec6cc781bab1d99e5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04818c61b18e167ea60f290ab52247db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga04818c61b18e167ea60f290ab52247db">__HAL_RCC_GET_USART3_SOURCE</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga2de2c847f3e490a5b6ac8b1d13b66883">__HAL_RCC_GET_USART234578_SOURCE</a></td></tr>
<tr class="separator:ga04818c61b18e167ea60f290ab52247db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga711b187525b8b788b9f0ca968b1bd648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga711b187525b8b788b9f0ca968b1bd648">__HAL_RCC_UART4_CONFIG</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga67f80d0a54e4800370619e3247e3ae01">__HAL_RCC_USART234578_CONFIG</a></td></tr>
<tr class="separator:ga711b187525b8b788b9f0ca968b1bd648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9945c36dd4ffce9d8c1b213e56edf80a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga9945c36dd4ffce9d8c1b213e56edf80a">__HAL_RCC_GET_UART4_SOURCE</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga2de2c847f3e490a5b6ac8b1d13b66883">__HAL_RCC_GET_USART234578_SOURCE</a></td></tr>
<tr class="separator:ga9945c36dd4ffce9d8c1b213e56edf80a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c043e0b4091279d4db065b38b801b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gae6c043e0b4091279d4db065b38b801b1">__HAL_RCC_UART5_CONFIG</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga67f80d0a54e4800370619e3247e3ae01">__HAL_RCC_USART234578_CONFIG</a></td></tr>
<tr class="separator:gae6c043e0b4091279d4db065b38b801b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c68fe07259568cba46c14fc4259933d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2c68fe07259568cba46c14fc4259933d">__HAL_RCC_GET_UART5_SOURCE</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga2de2c847f3e490a5b6ac8b1d13b66883">__HAL_RCC_GET_USART234578_SOURCE</a></td></tr>
<tr class="separator:ga2c68fe07259568cba46c14fc4259933d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d9b1a1ce7ec3639b1d02ca10104704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga28d9b1a1ce7ec3639b1d02ca10104704">__HAL_RCC_USART6_CONFIG</a>&#160;&#160;&#160;__HAL_RCC_USART16_CONFIG</td></tr>
<tr class="separator:ga28d9b1a1ce7ec3639b1d02ca10104704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134c539c1f80f684ee9722f08e4c89ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga134c539c1f80f684ee9722f08e4c89ea">__HAL_RCC_GET_USART6_SOURCE</a>&#160;&#160;&#160;__HAL_RCC_GET_USART16_SOURCE</td></tr>
<tr class="separator:ga134c539c1f80f684ee9722f08e4c89ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60bd7f1550266967e3f87a85afbddb7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga60bd7f1550266967e3f87a85afbddb7a">__HAL_RCC_UART7_CONFIG</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga67f80d0a54e4800370619e3247e3ae01">__HAL_RCC_USART234578_CONFIG</a></td></tr>
<tr class="separator:ga60bd7f1550266967e3f87a85afbddb7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga680abf193deaeff90542affda7d160d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga680abf193deaeff90542affda7d160d4">__HAL_RCC_GET_UART7_SOURCE</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga2de2c847f3e490a5b6ac8b1d13b66883">__HAL_RCC_GET_USART234578_SOURCE</a></td></tr>
<tr class="separator:ga680abf193deaeff90542affda7d160d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga492a06425e99e15b064d5278cf319722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga492a06425e99e15b064d5278cf319722">__HAL_RCC_UART8_CONFIG</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga67f80d0a54e4800370619e3247e3ae01">__HAL_RCC_USART234578_CONFIG</a></td></tr>
<tr class="separator:ga492a06425e99e15b064d5278cf319722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56b15263e2d6dcc75b362d96bf2f7397"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga56b15263e2d6dcc75b362d96bf2f7397">__HAL_RCC_GET_UART8_SOURCE</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga2de2c847f3e490a5b6ac8b1d13b66883">__HAL_RCC_GET_USART234578_SOURCE</a></td></tr>
<tr class="separator:ga56b15263e2d6dcc75b362d96bf2f7397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2859926bab56d03f5d4bfbf0941a0a3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2859926bab56d03f5d4bfbf0941a0a3f">__HAL_RCC_LPUART1_CONFIG</a>(__LPUART1CLKSource__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;SRDCCIPR, RCC_SRDCCIPR_LPUART1SEL, (uint32_t)(__LPUART1CLKSource__))</td></tr>
<tr class="separator:ga2859926bab56d03f5d4bfbf0941a0a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga193015f4df5fb541bd4fbbc20d1e20ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga193015f4df5fb541bd4fbbc20d1e20ae">__HAL_RCC_GET_LPUART1_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;SRDCCIPR, RCC_SRDCCIPR_LPUART1SEL)))</td></tr>
<tr class="separator:ga193015f4df5fb541bd4fbbc20d1e20ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef78c8916149398bba06596863734ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga3ef78c8916149398bba06596863734ab">__HAL_RCC_LPTIM1_CONFIG</a>(__LPTIM1CLKSource__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CDCCIP2R, RCC_CDCCIP2R_LPTIM1SEL, (uint32_t)(__LPTIM1CLKSource__))</td></tr>
<tr class="separator:ga3ef78c8916149398bba06596863734ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6688c07a2a8c314df547de8caf378bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gad6688c07a2a8c314df547de8caf378bb">__HAL_RCC_GET_LPTIM1_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CDCCIP2R, RCC_CDCCIP2R_LPTIM1SEL)))</td></tr>
<tr class="separator:gad6688c07a2a8c314df547de8caf378bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe82d482e8127576b6ce1f331fcc7e1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gabe82d482e8127576b6ce1f331fcc7e1a">__HAL_RCC_LPTIM2_CONFIG</a>(__LPTIM2CLKSource__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;SRDCCIPR, RCC_SRDCCIPR_LPTIM2SEL, (uint32_t)(__LPTIM2CLKSource__))</td></tr>
<tr class="separator:gabe82d482e8127576b6ce1f331fcc7e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga806f1d6e6a7d741b4d0524aa849f8ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga806f1d6e6a7d741b4d0524aa849f8ed8">__HAL_RCC_GET_LPTIM2_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;SRDCCIPR, RCC_SRDCCIPR_LPTIM2SEL)))</td></tr>
<tr class="separator:ga806f1d6e6a7d741b4d0524aa849f8ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11efaec3a89a1b6d9696eb6e9e8048e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gac11efaec3a89a1b6d9696eb6e9e8048e">__HAL_RCC_LPTIM345_CONFIG</a>(__LPTIM345CLKSource__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;SRDCCIPR, RCC_SRDCCIPR_LPTIM3SEL, (uint32_t)(__LPTIM345CLKSource__))</td></tr>
<tr class="separator:gac11efaec3a89a1b6d9696eb6e9e8048e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2263ea1e054aee45c85e64dcfeb99f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga6b2263ea1e054aee45c85e64dcfeb99f">__HAL_RCC_GET_LPTIM345_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;SRDCCIPR, RCC_SRDCCIPR_LPTIM3SEL)))</td></tr>
<tr class="separator:ga6b2263ea1e054aee45c85e64dcfeb99f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36174050acd330e879a5d12bdbfb19c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga36174050acd330e879a5d12bdbfb19c4">__HAL_RCC_LPTIM3_CONFIG</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#gac11efaec3a89a1b6d9696eb6e9e8048e">__HAL_RCC_LPTIM345_CONFIG</a></td></tr>
<tr class="separator:ga36174050acd330e879a5d12bdbfb19c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08d9d85cee6e2656f7a7b0cf920326b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga08d9d85cee6e2656f7a7b0cf920326b8">__HAL_RCC_GET_LPTIM3_SOURCE</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga6b2263ea1e054aee45c85e64dcfeb99f">__HAL_RCC_GET_LPTIM345_SOURCE</a></td></tr>
<tr class="separator:ga08d9d85cee6e2656f7a7b0cf920326b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18a22f0e5f811ba9fee8bb2906dfa60b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga18a22f0e5f811ba9fee8bb2906dfa60b">__HAL_RCC_FMC_CONFIG</a>(__FMCCLKSource__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CDCCIPR, RCC_CDCCIPR_FMCSEL, (uint32_t)(__FMCCLKSource__))</td></tr>
<tr class="separator:ga18a22f0e5f811ba9fee8bb2906dfa60b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48733b3d8faeb67777184a503bbbf2fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga48733b3d8faeb67777184a503bbbf2fa">__HAL_RCC_GET_FMC_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CDCCIPR, RCC_CDCCIPR_FMCSEL)))</td></tr>
<tr class="separator:ga48733b3d8faeb67777184a503bbbf2fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c690ec86648d92efb97d2598a0cb2f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga1c690ec86648d92efb97d2598a0cb2f1">__HAL_RCC_USB_CONFIG</a>(__USBCLKSource__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CDCCIP2R, RCC_CDCCIP2R_USBSEL, (uint32_t)(__USBCLKSource__))</td></tr>
<tr class="separator:ga1c690ec86648d92efb97d2598a0cb2f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b796e523b7f4c4cd7b5f06b7f995315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2b796e523b7f4c4cd7b5f06b7f995315">__HAL_RCC_GET_USB_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CDCCIP2R, RCC_CDCCIP2R_USBSEL)))</td></tr>
<tr class="separator:ga2b796e523b7f4c4cd7b5f06b7f995315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03642b548896f327c3efc876aff4b349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga03642b548896f327c3efc876aff4b349">__HAL_RCC_ADC_CONFIG</a>(__ADCCLKSource__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;SRDCCIPR, RCC_SRDCCIPR_ADCSEL, (uint32_t)(__ADCCLKSource__))</td></tr>
<tr class="separator:ga03642b548896f327c3efc876aff4b349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ee9f1838a8450f949b548a06ed3bc58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2ee9f1838a8450f949b548a06ed3bc58">__HAL_RCC_GET_ADC_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;SRDCCIPR, RCC_SRDCCIPR_ADCSEL)))</td></tr>
<tr class="separator:ga2ee9f1838a8450f949b548a06ed3bc58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac23e7b662783a7131e3e892ff0c21f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gac23e7b662783a7131e3e892ff0c21f06">__HAL_RCC_SWPMI1_CONFIG</a>(__SWPMI1CLKSource__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CDCCIP1R, RCC_CDCCIP1R_SWPSEL, (uint32_t)(__SWPMI1CLKSource__))</td></tr>
<tr class="separator:gac23e7b662783a7131e3e892ff0c21f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ddf343654e802758b5e779d81122404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga3ddf343654e802758b5e779d81122404">__HAL_RCC_GET_SWPMI1_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CDCCIP1R, RCC_CDCCIP1R_SWPSEL)))</td></tr>
<tr class="separator:ga3ddf343654e802758b5e779d81122404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79c4e732154d11fb10e6b5752ab31fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga79c4e732154d11fb10e6b5752ab31fc4">__HAL_RCC_DFSDM1_CONFIG</a>(__DFSDM1CLKSource__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CDCCIP1R, RCC_CDCCIP1R_DFSDM1SEL, (uint32_t)(__DFSDM1CLKSource__))</td></tr>
<tr class="separator:ga79c4e732154d11fb10e6b5752ab31fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd849cb75a56ae9a27a164e7d3c8575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga5bd849cb75a56ae9a27a164e7d3c8575">__HAL_RCC_GET_DFSDM1_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CDCCIP1R, RCC_CDCCIP1R_DFSDM1SEL)))</td></tr>
<tr class="separator:ga5bd849cb75a56ae9a27a164e7d3c8575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aff87df867beb2eb7eddbbfe06fcdc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga7aff87df867beb2eb7eddbbfe06fcdc6">__HAL_RCC_CEC_CONFIG</a>(__CECCLKSource__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CDCCIP2R, RCC_CDCCIP2R_CECSEL, (uint32_t)(__CECCLKSource__))</td></tr>
<tr class="separator:ga7aff87df867beb2eb7eddbbfe06fcdc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a636a5c50887bba7270924c3eb6ef2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga7a636a5c50887bba7270924c3eb6ef2f">__HAL_RCC_GET_CEC_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CDCCIP2R, RCC_CDCCIP2R_CECSEL)))</td></tr>
<tr class="separator:ga7a636a5c50887bba7270924c3eb6ef2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa463f3972818967005d31114221e1cdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaa463f3972818967005d31114221e1cdc">__HAL_RCC_CLKP_CONFIG</a>(__CLKPSource__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CDCCIPR, RCC_CDCCIPR_CKPERSEL, (uint32_t)(__CLKPSource__))</td></tr>
<tr class="separator:gaa463f3972818967005d31114221e1cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d047265ca753e28b45b09e53c3f50fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga5d047265ca753e28b45b09e53c3f50fe">__HAL_RCC_GET_CLKP_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CDCCIPR, RCC_CDCCIPR_CKPERSEL)))</td></tr>
<tr class="separator:ga5d047265ca753e28b45b09e53c3f50fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8da215b69bc3712d5bb359c66198d374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga8da215b69bc3712d5bb359c66198d374">__HAL_RCC_SPI123_CONFIG</a>(__RCC_SPI123CLKSource__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CDCCIP1R, RCC_CDCCIP1R_SPI123SEL, (__RCC_SPI123CLKSource__))</td></tr>
<tr class="separator:ga8da215b69bc3712d5bb359c66198d374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d7eae98ab899dc6e1d4e80b8aea33d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga28d7eae98ab899dc6e1d4e80b8aea33d">__HAL_RCC_GET_SPI123_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CDCCIP1R, RCC_CDCCIP1R_SPI123SEL)))</td></tr>
<tr class="separator:ga28d7eae98ab899dc6e1d4e80b8aea33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b531a40f565975ef8901b48afddf1cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga9b531a40f565975ef8901b48afddf1cc">__HAL_RCC_SPI1_CONFIG</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga8da215b69bc3712d5bb359c66198d374">__HAL_RCC_SPI123_CONFIG</a></td></tr>
<tr class="separator:ga9b531a40f565975ef8901b48afddf1cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa390c5d70fdb5e8c4d9171a79e3e95a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaa390c5d70fdb5e8c4d9171a79e3e95a1">__HAL_RCC_GET_SPI1_SOURCE</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga28d7eae98ab899dc6e1d4e80b8aea33d">__HAL_RCC_GET_SPI123_SOURCE</a></td></tr>
<tr class="separator:gaa390c5d70fdb5e8c4d9171a79e3e95a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03aafcdc3a862d9f10a5d1fcce4b549e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga03aafcdc3a862d9f10a5d1fcce4b549e">__HAL_RCC_SPI2_CONFIG</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga8da215b69bc3712d5bb359c66198d374">__HAL_RCC_SPI123_CONFIG</a></td></tr>
<tr class="separator:ga03aafcdc3a862d9f10a5d1fcce4b549e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1fd8060d50a3ca2ee9e6d193546126e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaf1fd8060d50a3ca2ee9e6d193546126e">__HAL_RCC_GET_SPI2_SOURCE</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga28d7eae98ab899dc6e1d4e80b8aea33d">__HAL_RCC_GET_SPI123_SOURCE</a></td></tr>
<tr class="separator:gaf1fd8060d50a3ca2ee9e6d193546126e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e45b0673f5829c390032f8bbb24f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga72e45b0673f5829c390032f8bbb24f17">__HAL_RCC_SPI3_CONFIG</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga8da215b69bc3712d5bb359c66198d374">__HAL_RCC_SPI123_CONFIG</a></td></tr>
<tr class="separator:ga72e45b0673f5829c390032f8bbb24f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05c66c28f3d72c123bb284e106a0d99b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga05c66c28f3d72c123bb284e106a0d99b">__HAL_RCC_GET_SPI3_SOURCE</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga28d7eae98ab899dc6e1d4e80b8aea33d">__HAL_RCC_GET_SPI123_SOURCE</a></td></tr>
<tr class="separator:ga05c66c28f3d72c123bb284e106a0d99b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecfe51f0d81f0130e1a5a06408320b72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaecfe51f0d81f0130e1a5a06408320b72">__HAL_RCC_SPI45_CONFIG</a>(__RCC_SPI45CLKSource__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CDCCIP1R, RCC_CDCCIP1R_SPI45SEL, (__RCC_SPI45CLKSource__))</td></tr>
<tr class="separator:gaecfe51f0d81f0130e1a5a06408320b72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdcff08fc3544c712d1f4d2d17994842"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gafdcff08fc3544c712d1f4d2d17994842">__HAL_RCC_GET_SPI45_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CDCCIP1R, RCC_CDCCIP1R_SPI45SEL)))</td></tr>
<tr class="separator:gafdcff08fc3544c712d1f4d2d17994842"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04806afde06b2bc3b4e409b81fce5c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga04806afde06b2bc3b4e409b81fce5c41">__HAL_RCC_SPI4_CONFIG</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#gaecfe51f0d81f0130e1a5a06408320b72">__HAL_RCC_SPI45_CONFIG</a></td></tr>
<tr class="separator:ga04806afde06b2bc3b4e409b81fce5c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffce7a01f11a975120059a0a2a322d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaffce7a01f11a975120059a0a2a322d01">__HAL_RCC_GET_SPI4_SOURCE</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#gafdcff08fc3544c712d1f4d2d17994842">__HAL_RCC_GET_SPI45_SOURCE</a></td></tr>
<tr class="separator:gaffce7a01f11a975120059a0a2a322d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14c138363b18bdee29cbb3ec82594b92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga14c138363b18bdee29cbb3ec82594b92">__HAL_RCC_SPI5_CONFIG</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#gaecfe51f0d81f0130e1a5a06408320b72">__HAL_RCC_SPI45_CONFIG</a></td></tr>
<tr class="separator:ga14c138363b18bdee29cbb3ec82594b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad4e833262fabd7960aab8946928a5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga8ad4e833262fabd7960aab8946928a5f">__HAL_RCC_GET_SPI5_SOURCE</a>&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#gafdcff08fc3544c712d1f4d2d17994842">__HAL_RCC_GET_SPI45_SOURCE</a></td></tr>
<tr class="separator:ga8ad4e833262fabd7960aab8946928a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1170019b0ed2e1301d2284c2af149f33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga1170019b0ed2e1301d2284c2af149f33">__HAL_RCC_SPI6_CONFIG</a>(__RCC_SPI6CLKSource__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;SRDCCIPR, RCC_SRDCCIPR_SPI6SEL, (__RCC_SPI6CLKSource__))</td></tr>
<tr class="separator:ga1170019b0ed2e1301d2284c2af149f33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e7af9e242f90f474d245e72066e163f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga8e7af9e242f90f474d245e72066e163f">__HAL_RCC_GET_SPI6_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;SRDCCIPR, RCC_SRDCCIPR_SPI6SEL)))</td></tr>
<tr class="separator:ga8e7af9e242f90f474d245e72066e163f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7754edd5cc00e691c5007f22d3a93d38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga7754edd5cc00e691c5007f22d3a93d38">__HAL_RCC_SDMMC_CONFIG</a>(__SDMMCCLKSource__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CDCCIPR, RCC_CDCCIPR_SDMMCSEL, (uint32_t)(__SDMMCCLKSource__))</td></tr>
<tr class="separator:ga7754edd5cc00e691c5007f22d3a93d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae34a5e47c3e3a519bfca1f4313a88f9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gae34a5e47c3e3a519bfca1f4313a88f9f">__HAL_RCC_RNG_CONFIG</a>(__RNGCLKSource__)&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CDCCIP2R, RCC_CDCCIP2R_RNGSEL, (uint32_t)(__RNGCLKSource__))</td></tr>
<tr class="separator:gae34a5e47c3e3a519bfca1f4313a88f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8f27c485f7252991877f8e423b73d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gad8f27c485f7252991877f8e423b73d46">__HAL_RCC_GET_RNG_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CDCCIP2R, RCC_CDCCIP2R_RNGSEL)))</td></tr>
<tr class="separator:gad8f27c485f7252991877f8e423b73d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga292ca7c84f192778314125ed6d7c8333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga292ca7c84f192778314125ed6d7c8333">__HAL_RCC_TIMCLKPRESCALER</a>(__PRESC__)</td></tr>
<tr class="separator:ga292ca7c84f192778314125ed6d7c8333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafca78bb6fbfed8a31ef7ee030d424b50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gafca78bb6fbfed8a31ef7ee030d424b50">__HAL_RCC_LSECSS_EXTI_ENABLE_IT</a>()&#160;&#160;&#160;SET_BIT(EXTI-&gt;IMR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="separator:gafca78bb6fbfed8a31ef7ee030d424b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c2a31f367b8085be517e315b8c0196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gaa5c2a31f367b8085be517e315b8c0196">__HAL_RCC_LSECSS_EXTI_DISABLE_IT</a>()&#160;&#160;&#160;CLEAR_BIT(EXTI-&gt;IMR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="separator:gaa5c2a31f367b8085be517e315b8c0196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f8173d2752512c30375c9ca7890fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gad5f8173d2752512c30375c9ca7890fbc">__HAL_RCC_LSECSS_EXTI_ENABLE_EVENT</a>()&#160;&#160;&#160;SET_BIT(EXTI-&gt;EMR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="separator:gad5f8173d2752512c30375c9ca7890fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20711e52b237c9c598c87d5329a9700f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga20711e52b237c9c598c87d5329a9700f">__HAL_RCC_LSECSS_EXTI_DISABLE_EVENT</a>()&#160;&#160;&#160;CLEAR_BIT(EXTI-&gt;EMR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="separator:ga20711e52b237c9c598c87d5329a9700f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45a0bf105427b24b377125346b2e597d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga45a0bf105427b24b377125346b2e597d">__HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE</a>()&#160;&#160;&#160;SET_BIT(EXTI-&gt;FTSR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="separator:ga45a0bf105427b24b377125346b2e597d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b8a28d3896b67495b996d001084885e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga5b8a28d3896b67495b996d001084885e">__HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE</a>()&#160;&#160;&#160;CLEAR_BIT(EXTI-&gt;FTSR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="separator:ga5b8a28d3896b67495b996d001084885e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14487ed9c109cb494cae4a9762b7c294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga14487ed9c109cb494cae4a9762b7c294">__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE</a>()&#160;&#160;&#160;SET_BIT(EXTI-&gt;RTSR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="separator:ga14487ed9c109cb494cae4a9762b7c294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2746b06cbf0f080a600f3f895c95f3fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga2746b06cbf0f080a600f3f895c95f3fb">__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE</a>()&#160;&#160;&#160;CLEAR_BIT(EXTI-&gt;RTSR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="separator:ga2746b06cbf0f080a600f3f895c95f3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga075e9194bfc08b5da32af130a74e7cb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga075e9194bfc08b5da32af130a74e7cb4">__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_FALLING_EDGE</a>()</td></tr>
<tr class="separator:ga075e9194bfc08b5da32af130a74e7cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea34070069d535080039e3067aba82d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gacea34070069d535080039e3067aba82d">__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_FALLING_EDGE</a>()</td></tr>
<tr class="separator:gacea34070069d535080039e3067aba82d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65fa248e1dd8c7258a50ba03c4e2ff85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga65fa248e1dd8c7258a50ba03c4e2ff85">__HAL_RCC_LSECSS_EXTI_GET_FLAG</a>()&#160;&#160;&#160;(READ_BIT(EXTI-&gt;PR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>) == <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="separator:ga65fa248e1dd8c7258a50ba03c4e2ff85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6171e2da4b75a993142330025862864f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga6171e2da4b75a993142330025862864f">__HAL_RCC_LSECSS_EXTI_CLEAR_FLAG</a>()&#160;&#160;&#160;WRITE_REG(EXTI-&gt;PR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="separator:ga6171e2da4b75a993142330025862864f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a7ed26daae142eb6cce551728ee88c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gac5a7ed26daae142eb6cce551728ee88c">__HAL_RCC_LSECSS_EXTI_GENERATE_SWIT</a>()&#160;&#160;&#160;SET_BIT(EXTI-&gt;SWIER1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td></tr>
<tr class="separator:gac5a7ed26daae142eb6cce551728ee88c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7a58e5b7b665d6fdd5af5f444d8ca8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gae7a58e5b7b665d6fdd5af5f444d8ca8a">__HAL_RCC_CRS_ENABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;SET_BIT(CRS-&gt;CR, (__INTERRUPT__))</td></tr>
<tr class="separator:gae7a58e5b7b665d6fdd5af5f444d8ca8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83218d96e4d75af9508a18cb81ad1254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga83218d96e4d75af9508a18cb81ad1254">__HAL_RCC_CRS_DISABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;CLEAR_BIT(CRS-&gt;CR, (__INTERRUPT__))</td></tr>
<tr class="separator:ga83218d96e4d75af9508a18cb81ad1254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86642491c37c596d1c07699030d40d48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga86642491c37c596d1c07699030d40d48">__HAL_RCC_CRS_GET_IT_SOURCE</a>(__INTERRUPT__)&#160;&#160;&#160;((READ_BIT(CRS-&gt;CR, (__INTERRUPT__)) != 0U) ? SET : RESET)</td></tr>
<tr class="separator:ga86642491c37c596d1c07699030d40d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c5b57880a8c7e917998d0c6a73351fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga4c5b57880a8c7e917998d0c6a73351fb">RCC_CRS_IT_ERROR_MASK</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#ga031f913312b8af1f38dc7c5adcd716f1">RCC_CRS_IT_TRIMOVF</a> | <a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#gaf464654bbdfda5b86982fc4aa5b5a031">RCC_CRS_IT_SYNCERR</a> | <a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#gac6b25a96e779b2f7ee3223101109ee33">RCC_CRS_IT_SYNCMISS</a>))</td></tr>
<tr class="separator:ga4c5b57880a8c7e917998d0c6a73351fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40507a114061cddd85528ecc7555e1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#gad40507a114061cddd85528ecc7555e1b">__HAL_RCC_CRS_GET_FLAG</a>(__FLAG__)&#160;&#160;&#160;(READ_BIT(CRS-&gt;ISR, (__FLAG__)) == (__FLAG__))</td></tr>
<tr class="separator:gad40507a114061cddd85528ecc7555e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39626ad9573958c96dccc66d13b1b6fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___exported___macros.html#ga39626ad9573958c96dccc66d13b1b6fe">RCC_CRS_FLAG_ERROR_MASK</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___r_c_c_ex___c_r_s___flags.html#ga4c4c324494f9c6469e53d225242c73d4">RCC_CRS_FLAG_TRIMOVF</a> | <a class="el" href="group___r_c_c_ex___c_r_s___flags.html#gad49f59e34225920835b69a34f1b4c02b">RCC_CRS_FLAG_SYNCERR</a> | <a class="el" href="group___r_c_c_ex___c_r_s___flags.html#ga78549e9f343ad843d6e5d45b4e08433c">RCC_CRS_FLAG_SYNCMISS</a>))</td></tr>
<tr class="separator:ga39626ad9573958c96dccc66d13b1b6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">详细描述</h2>
<h2 class="groupheader">宏定义说明</h2>
<a id="gacc1a8ad328f57e3dcade01e5355e0add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc1a8ad328f57e3dcade01e5355e0add">&#9670;&nbsp;</a></span>__HAL_RCC_PLL2_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL2_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga250f64c1041b823f2bd5dbbb4c54a2d5">RCC_CR_PLL2ON</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macros to enable or disable PLL2. </p>
<dl class="section note"><dt>注解</dt><dd>After enabling PLL2, the application software should wait on PLL2RDY flag to be set indicating that PLL2 clock is stable and can be used as kernel clock source. </dd>
<dd>
PLL2 is disabled by hardware when entering STOP and STANDBY modes. </dd></dl>

</div>
</div>
<a id="gadee20de14af30b0f958fda51d852066b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadee20de14af30b0f958fda51d852066b">&#9670;&nbsp;</a></span>__HAL_RCC_PLL2CLKOUT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL2CLKOUT_ENABLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RCC_PLL2ClockOut__</td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(RCC-&gt;PLLCFGR, (__RCC_PLL2ClockOut__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables each clock output (PLL2_P_CLK, PLL2_Q_CLK, PLL2_R_CLK) </p>
<dl class="section note"><dt>注解</dt><dd>Enabling/disabling those Clocks can be done only when the PLL2 is disabled, This is mainly used to save Power. </dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RCC_PLL2ClockOut&lt;/strong&gt;</td><td>Specifies the PLL2 clock to be outputted This parameter can be one of the following values: <ul>
<li>RCC_PLL2_DIVP: This clock is used to generate peripherals clock up to 550MHZ(*), 480MHZ(**) or 280MHZ(***) </li>
<li>RCC_PLL2_DIVQ: This clock is used to generate peripherals clock up to 550MHZ(*), 480MHZ(**) or 280MHZ(***) </li>
<li>RCC_PLL2_DIVR: This clock is used to generate peripherals clock up to 550MHZ(*), 480MHZ(**) or 280MHZ(***)</li>
</ul>
(*) : For stm32h72xxx and stm32h73xxx family lines and requires to enable the CPU_FREQ_BOOST flash option byte, 520MHZ otherwise. (**) : For stm32h74xx and stm32h75xx family lines and requires the board to be connected on LDO regulator not SMPS, 400MHZ otherwise. (***): For stm32h7a3xx, stm32h7b3xx and stm32h7b0xx family lines.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga25e0f4d0ef5f525a3c0c5c0a155d0ac6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25e0f4d0ef5f525a3c0c5c0a155d0ac6">&#9670;&nbsp;</a></span>__HAL_RCC_PLL2FRACN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL2FRACN_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLL2FRACEN)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables Fractional Part Of The Multiplication Factor of PLL2 VCO </p>
<dl class="section note"><dt>注解</dt><dd>Enabling/disabling Fractional Part can be any time without the need to stop the PLL2 </dd></dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1b17f7d45a505cc6acce76a1a80d9aca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1b17f7d45a505cc6acce76a1a80d9aca">&#9670;&nbsp;</a></span>__HAL_RCC_PLL2_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL2_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLL2M__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLL2N__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLL2P__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLL2Q__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLL2R__&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>值:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span>{ \</div><div class="line">                       MODIFY_REG(RCC-&gt;PLLCKSELR, ( RCC_PLLCKSELR_DIVM2) , ( (__PLL2M__) &lt;&lt;12U));  \</div><div class="line">                       WRITE_REG (RCC-&gt;PLL2DIVR , ( (((__PLL2N__) - 1U ) &amp; RCC_PLL2DIVR_N2) | ((((__PLL2P__) -1U ) &lt;&lt; 9U) &amp; RCC_PLL2DIVR_P2) | \</div><div class="line">                       ((((__PLL2Q__) -1U) &lt;&lt; 16U) &amp; RCC_PLL2DIVR_Q2) | ((((__PLL2R__)- 1U) &lt;&lt; 24U) &amp; RCC_PLL2DIVR_R2))); \</div><div class="line">                    } <span class="keywordflow">while</span>(0)</div></div><!-- fragment -->
<p>Macro to configures the PLL2 multiplication and division factors. </p>
<dl class="section note"><dt>注解</dt><dd>This function must be used only when PLL2 is disabled.</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLL2M&lt;/strong&gt;</td><td>specifies the division factor for PLL2 VCO input clock This parameter must be a number between 1 and 63. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>注解</dt><dd>You have to set the PLLM parameter correctly to ensure that the VCO input frequency ranges from 1 to 16 MHz.</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLL2N&lt;/strong&gt;</td><td>specifies the multiplication factor for PLL2 VCO output clock This parameter must be a number between 4 and 512 or between 8 and 420(*). </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>注解</dt><dd>You have to set the PLL2N parameter correctly to ensure that the VCO output frequency is between 150 and 420 MHz (when in medium VCO range) or between 192 and 836 MHZ or between 128 and 560 MHZ(*) (when in wide VCO range)</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLL2P&lt;/strong&gt;</td><td>specifies the division factor for peripheral kernel clocks This parameter must be a number between 1 and 128.</td></tr>
    <tr><td class="paramname">&lt;strong&gt;PLL2Q&lt;/strong&gt;</td><td>specifies the division factor for peripheral kernel clocks This parameter must be a number between 1 and 128.</td></tr>
    <tr><td class="paramname">&lt;strong&gt;PLL2R&lt;/strong&gt;</td><td>specifies the division factor for peripheral kernel clocks This parameter must be a number between 1 and 128.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>注解</dt><dd>To insure an optimal behavior of the PLL when one of the post-divider (DIVP, DIVQ or DIVR) is not used, application shall clear the enable bit (DIVyEN) and assign lowest possible value to <b>PLL2P</b>, <b>PLL2Q</b> or <b>PLL2R</b> parameters. </dd></dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td>(*) : For stm32h7a3xx and stm32h7b3xx family lines. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac2cb75d60618ffea824634490f9d81eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2cb75d60618ffea824634490f9d81eb">&#9670;&nbsp;</a></span>__HAL_RCC_PLL2FRACN_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL2FRACN_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RCC_PLL2FRACN__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;PLL2FRACR, RCC_PLL2FRACR_FRACN2,((uint32_t)(__RCC_PLL2FRACN__) &lt;&lt; RCC_PLL2FRACR_FRACN2_Pos))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configures PLL2 clock Fractional Part Of The Multiplication Factor </p>
<dl class="section note"><dt>注解</dt><dd>These bits can be written at any time, allowing dynamic fine-tuning of the PLL2 VCO</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RCC_PLL2FRACN&lt;/strong&gt;</td><td>Specifies Fractional Part Of The Multiplication factor for PLL2 VCO It should be a value between 0 and 8191 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>注解</dt><dd>Warning: the software has to set correctly these bits to insure that the VCO output frequency is between its valid frequency range, which is: 192 to 836 MHz or 128 to 560 MHz(*) if PLL2VCOSEL = 0 150 to 420 MHz if PLL2VCOSEL = 1.</dd></dl>
<p>(*) : For stm32h7a3xx and stm32h7b3xx family lines.</p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga88d12a5c64e4a820268b9f7f50d74179"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88d12a5c64e4a820268b9f7f50d74179">&#9670;&nbsp;</a></span>__HAL_RCC_PLL2_VCIRANGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL2_VCIRANGE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RCC_PLL2VCIRange__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLL2RGE, (__RCC_PLL2VCIRange__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to select the PLL2 reference frequency range. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RCC_PLL2VCIRange&lt;/strong&gt;</td><td>specifies the PLL2 input frequency range This parameter can be one of the following values: <ul>
<li>RCC_PLL2VCIRANGE_0: Range frequency is between 1 and 2 MHz </li>
<li>RCC_PLL2VCIRANGE_1: Range frequency is between 2 and 4 MHz </li>
<li>RCC_PLL2VCIRANGE_2: Range frequency is between 4 and 8 MHz </li>
<li>RCC_PLL2VCIRANGE_3: Range frequency is between 8 and 16 MHz </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5b448c0dab856525467ba9146db00432"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b448c0dab856525467ba9146db00432">&#9670;&nbsp;</a></span>__HAL_RCC_PLL2_VCORANGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL2_VCORANGE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RCC_PLL2VCORange__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLL2VCOSEL, (__RCC_PLL2VCORange__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to select the PLL2 reference frequency range. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RCC_PLL2VCORange&lt;/strong&gt;</td><td>Specifies the PLL2 input frequency range This parameter can be one of the following values: <ul>
<li>RCC_PLL2VCOWIDE: Range frequency is between 192 and 836 MHz or between 128 to 560 MHz(*) </li>
<li>RCC_PLL2VCOMEDIUM: Range frequency is between 150 and 420 MHz</li>
</ul>
(*) : For stm32h7a3xx and stm32h7b3xx family lines.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac7c3a26323f470a939b021ad76f29518"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7c3a26323f470a939b021ad76f29518">&#9670;&nbsp;</a></span>__HAL_RCC_PLL3_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL3_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(RCC-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga7e7f10468741ab47dc34808af0e49b2b">RCC_CR_PLL3ON</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macros to enable or disable the main PLL3. </p>
<dl class="section note"><dt>注解</dt><dd>After enabling PLL3, the application software should wait on PLL3RDY flag to be set indicating that PLL3 clock is stable and can be used as kernel clock source. </dd>
<dd>
PLL3 is disabled by hardware when entering STOP and STANDBY modes. </dd></dl>

</div>
</div>
<a id="ga35af940f02bf692f69ca9cf2dd598f24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga35af940f02bf692f69ca9cf2dd598f24">&#9670;&nbsp;</a></span>__HAL_RCC_PLL3FRACN_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL3FRACN_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLL3FRACEN)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables Fractional Part Of The Multiplication Factor of PLL3 VCO </p>
<dl class="section note"><dt>注解</dt><dd>Enabling/disabling Fractional Part can be any time without the need to stop the PLL3 </dd></dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga44dba3c4e64245e760eb3e780096b4da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44dba3c4e64245e760eb3e780096b4da">&#9670;&nbsp;</a></span>__HAL_RCC_PLL3CLKOUT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL3CLKOUT_ENABLE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RCC_PLL3ClockOut__</td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(RCC-&gt;PLLCFGR, (__RCC_PLL3ClockOut__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables each clock output (PLL3_P_CLK, PLL3_Q_CLK, PLL3_R_CLK) </p>
<dl class="section note"><dt>注解</dt><dd>Enabling/disabling those Clocks can be done only when the PLL3 is disabled, This is mainly used to save Power. </dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RCC_PLL3ClockOut&lt;/strong&gt;</td><td>specifies the PLL3 clock to be outputted This parameter can be one of the following values: <ul>
<li>RCC_PLL3_DIVP: This clock is used to generate peripherals clock up to 550MHZ(*), 480MHZ(**) or 280MHZ(***) </li>
<li>RCC_PLL3_DIVQ: This clock is used to generate peripherals clock up to 550MHZ(*), 480MHZ(**) or 280MHZ(***) </li>
<li>RCC_PLL3_DIVR: This clock is used to generate peripherals clock up to 550MHZ(*), 480MHZ(**) or 280MHZ(***)</li>
</ul>
(*) : For stm32h72xxx and stm32h73xxx family lines and requires to enable the CPU_FREQ_BOOST flash option byte, 520MHZ otherwise. (**) : For stm32h74xx and stm32h75xx family lines and requires the board to be connected on LDO regulator not SMPS, 400MHZ otherwise. (***): For stm32h7a3xx, stm32h7b3xx and stm32h7b0xx family lines.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac5020a08025c53436a32d77640786d5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5020a08025c53436a32d77640786d5d">&#9670;&nbsp;</a></span>__HAL_RCC_PLL3_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL3_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLL3M__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLL3N__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLL3P__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLL3Q__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLL3R__&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>值:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span>{ MODIFY_REG(RCC-&gt;PLLCKSELR, ( RCC_PLLCKSELR_DIVM3) , ( (__PLL3M__) &lt;&lt;20U));  \</div><div class="line">                         WRITE_REG (RCC-&gt;PLL3DIVR , ( (((__PLL3N__) - 1U ) &amp; RCC_PLL3DIVR_N3) | ((((__PLL3P__) -1U ) &lt;&lt; 9U) &amp; RCC_PLL3DIVR_P3) | \</div><div class="line">                                   ((((__PLL3Q__) -1U) &lt;&lt; 16U) &amp; RCC_PLL3DIVR_Q3) | ((((__PLL3R__) - 1U) &lt;&lt; 24U) &amp; RCC_PLL3DIVR_R3))); \</div><div class="line">                       } <span class="keywordflow">while</span>(0)</div></div><!-- fragment -->
<p>Macro to configures the PLL3 multiplication and division factors. </p>
<dl class="section note"><dt>注解</dt><dd>This function must be used only when PLL3 is disabled.</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLL3M&lt;/strong&gt;</td><td>specifies the division factor for PLL3 VCO input clock This parameter must be a number between 1 and 63. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>注解</dt><dd>You have to set the PLLM parameter correctly to ensure that the VCO input frequency ranges from 1 to 16 MHz.</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLL3N&lt;/strong&gt;</td><td>specifies the multiplication factor for PLL3 VCO output clock This parameter must be a number between 4 and 512. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>注解</dt><dd>You have to set the PLL3N parameter correctly to ensure that the VCO output frequency is between 150 and 420 MHz (when in medium VCO range) or between 192 and 836 MHZ or between 128 and 560 MHZ(*) (when in wide VCO range)</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PLL3P&lt;/strong&gt;</td><td>specifies the division factor for peripheral kernel clocks This parameter must be a number between 2 and 128 (where odd numbers not allowed)</td></tr>
    <tr><td class="paramname">&lt;strong&gt;PLL3Q&lt;/strong&gt;</td><td>specifies the division factor for peripheral kernel clocks This parameter must be a number between 1 and 128</td></tr>
    <tr><td class="paramname">&lt;strong&gt;PLL3R&lt;/strong&gt;</td><td>specifies the division factor for peripheral kernel clocks This parameter must be a number between 1 and 128</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>注解</dt><dd>To insure an optimal behavior of the PLL when one of the post-divider (DIVP, DIVQ or DIVR) is not used, application shall clear the enable bit (DIVyEN) and assign lowest possible value to <b>PLL3P</b>, <b>PLL3Q</b> or <b>PLL3R</b> parameters. </dd></dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td>(*) : For stm32h7a3xx and stm32h7b3xx family lines. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3c6bb3051b93d8f3051ace7b1611c5c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3c6bb3051b93d8f3051ace7b1611c5c1">&#9670;&nbsp;</a></span>__HAL_RCC_PLL3FRACN_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL3FRACN_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RCC_PLL3FRACN__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;PLL3FRACR, RCC_PLL3FRACR_FRACN3, (uint32_t)(__RCC_PLL3FRACN__) &lt;&lt; RCC_PLL3FRACR_FRACN3_Pos)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configures PLL3 clock Fractional Part of The Multiplication Factor </p>
<dl class="section note"><dt>注解</dt><dd>These bits can be written at any time, allowing dynamic fine-tuning of the PLL3 VCO</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RCC_PLL3FRACN&lt;/strong&gt;</td><td>specifies Fractional Part Of The Multiplication Factor for PLL3 VCO It should be a value between 0 and 8191 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>注解</dt><dd>Warning: the software has to set correctly these bits to insure that the VCO output frequency is between its valid frequency range, which is: 192 to 836 MHz or 128 to 560 MHz(*) if PLL3VCOSEL = 0 150 to 420 MHz if PLL3VCOSEL = 1.</dd></dl>
<p>(*) : For stm32h7a3xx and stm32h7b3xx family lines.</p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5825c7707fdbf1432a215fbf3ef4b766"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5825c7707fdbf1432a215fbf3ef4b766">&#9670;&nbsp;</a></span>__HAL_RCC_PLL3_VCIRANGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL3_VCIRANGE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RCC_PLL3VCIRange__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLL3RGE, (__RCC_PLL3VCIRange__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to select the PLL3 reference frequency range. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RCC_PLL3VCIRange&lt;/strong&gt;</td><td>specifies the PLL1 input frequency range This parameter can be one of the following values: <ul>
<li>RCC_PLL3VCIRANGE_0: Range frequency is between 1 and 2 MHz </li>
<li>RCC_PLL3VCIRANGE_1: Range frequency is between 2 and 4 MHz </li>
<li>RCC_PLL3VCIRANGE_2: Range frequency is between 4 and 8 MHz </li>
<li>RCC_PLL3VCIRANGE_3: Range frequency is between 8 and 16 MHz </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7c53c8f29406ecd9c45434db4b2af32d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c53c8f29406ecd9c45434db4b2af32d">&#9670;&nbsp;</a></span>__HAL_RCC_PLL3_VCORANGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL3_VCORANGE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RCC_PLL3VCORange__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;PLLCFGR, RCC_PLLCFGR_PLL3VCOSEL, (__RCC_PLL3VCORange__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to select the PLL3 reference frequency range. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RCC_PLL3VCORange&lt;/strong&gt;</td><td>specifies the PLL1 input frequency range This parameter can be one of the following values: <ul>
<li>RCC_PLL3VCOWIDE: Range frequency is between 192 and 836 MHz or between 128 to 560 MHz(*) </li>
<li>RCC_PLL3VCOMEDIUM: Range frequency is between 150 and 420 MHz</li>
</ul>
(*) : For stm32h7a3xx and stm32h7b3xx family lines.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0c98df7eb7d710df2bf05427a4a10bc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c98df7eb7d710df2bf05427a4a10bc7">&#9670;&nbsp;</a></span>__HAL_RCC_SAI1_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SAI1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RCC_SAI1CLKSource__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CDCCIP1R, RCC_CDCCIP1R_SAI1SEL, (__RCC_SAI1CLKSource__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to Configure the SAI1 clock source. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RCC_SAI1CLKSource&lt;/strong&gt;</td><td>defines the SAI1 clock source. This clock is derived from system PLL, PLL2, PLL3, OSC or external clock (through a dedicated PIN) This parameter can be one of the following values: <ul>
<li>RCC_SAI1CLKSOURCE_PLL: SAI1 clock = PLL </li>
<li>RCC_SAI1CLKSOURCE_PLL2: SAI1 clock = PLL2 </li>
<li>RCC_SAI1CLKSOURCE_PLL3: SAI1 clock = PLL3 </li>
<li>RCC_SAI1CLKSOURCE_OSC: SAI1 clock = OSC </li>
<li>RCC_SAI1CLKSOURCE_PIN: SAI1 clock = External Clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9af45dae7c2f2f1c8848be68d7bded7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9af45dae7c2f2f1c8848be68d7bded7e">&#9670;&nbsp;</a></span>__HAL_RCC_GET_SAI1_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_SAI1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CDCCIP1R, RCC_CDCCIP1R_SAI1SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the SAI1 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_SAI1CLKSOURCE_PLL: SAI1 clock = PLL </li>
<li>RCC_SAI1CLKSOURCE_PLL2: SAI1 clock = PLL2 </li>
<li>RCC_SAI1CLKSOURCE_PLL3: SAI1 clock = PLL3 </li>
<li>RCC_SAI1CLKSOURCE_CLKP: SAI1 clock = CLKP </li>
<li>RCC_SAI1CLKSOURCE_PIN: SAI1 clock = External Clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6cf17efbf8f472437732901308320283"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6cf17efbf8f472437732901308320283">&#9670;&nbsp;</a></span>__HAL_RCC_SPDIFRX_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SPDIFRX_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RCC_SPDIFCLKSource__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CDCCIP1R, RCC_CDCCIP1R_SPDIFSEL, (__RCC_SPDIFCLKSource__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to Configure the SPDIFRX clock source. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RCC_SPDIFCLKSource&lt;/strong&gt;</td><td>defines the SPDIFRX clock source. This clock is derived from system PLL, PLL2, PLL3, or internal OSC clock This parameter can be one of the following values: <ul>
<li>RCC_SPDIFRXCLKSOURCE_PLL: SPDIFRX clock = PLL </li>
<li>RCC_SPDIFRXCLKSOURCE_PLL2: SPDIFRX clock = PLL2 </li>
<li>RCC_SPDIFRXCLKSOURCE_PLL3: SPDIFRX clock = PLL3 </li>
<li>RCC_SPDIFRXCLKSOURCE_HSI: SPDIFRX clock = HSI </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad3ddc626288e3b401da0b8547f2ac0d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3ddc626288e3b401da0b8547f2ac0d3">&#9670;&nbsp;</a></span>__HAL_RCC_GET_SPDIFRX_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_SPDIFRX_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CDCCIP1R, RCC_CDCCIP1R_SPDIFSEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the SPDIFRX clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafd775b802b35eddc3763819b696c8dc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd775b802b35eddc3763819b696c8dc6">&#9670;&nbsp;</a></span>__HAL_RCC_I2C1235_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C1235_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__I2C1235CLKSource__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;D2CCIP2R, RCC_D2CCIP2R_I2C1235SEL, (uint32_t)(__I2C1235CLKSource__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to configure the I2C1/2/3/5* clock (I2C123CLK). </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;I2C1235CLKSource&lt;/strong&gt;</td><td>specifies the I2C1/2/3/5* clock source. This parameter can be one of the following values: <ul>
<li>RCC_I2C123CLKSOURCE_D2PCLK1: D2PCLK1 selected as I2C1/2/3/5* clock </li>
<li>RCC_I2C123CLKSOURCE_PLL3: PLL3 selected as I2C1/2/3/5* clock </li>
<li>RCC_I2C123CLKSOURCE_HSI: HSI selected as I2C1/2/3/5* clock </li>
<li>RCC_I2C123CLKSOURCE_CSI: CSI selected as I2C1/2/3/5* clock</li>
</ul>
(**): Available on stm32h72xxx and stm32h73xxx family lines. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga18d44d4471dc6940cdfa9ee4ad4025d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18d44d4471dc6940cdfa9ee4ad4025d3">&#9670;&nbsp;</a></span>__HAL_RCC_GET_I2C1235_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_I2C1235_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;D2CCIP2R, RCC_D2CCIP2R_I2C1235SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the I2C1/2/3/5* clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_I2C123CLKSOURCE_D2PCLK1: D2PCLK1 selected as I2C1/2/3/5* clock </li>
<li>RCC_I2C123CLKSOURCE_PLL3: PLL3 selected as I2C1/2/3/5* clock </li>
<li>RCC_I2C123CLKSOURCE_HSI: HSI selected as I2C1/2/3/5* clock </li>
<li>RCC_I2C123CLKSOURCE_CSI: CSI selected as I2C1/2/3/5* clock</li>
</ul>
(**): Available on stm32h72xxx and stm32h73xxx family lines. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7cd89ab045ec9b7d5bda7da3e1587828"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7cd89ab045ec9b7d5bda7da3e1587828">&#9670;&nbsp;</a></span>__HAL_RCC_I2C1_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C1_CONFIG&#160;&#160;&#160;__HAL_RCC_I2C123_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to configure the I2C1 clock (I2C1CLK). </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;I2C1CLKSource&lt;/strong&gt;</td><td>specifies the I2C1 clock source. This parameter can be one of the following values: <ul>
<li>RCC_I2C1CLKSOURCE_D2PCLK1: D2PCLK1 selected as I2C1 clock </li>
<li>RCC_I2C1CLKSOURCE_PLL3: PLL3 selected as I2C1 clock </li>
<li>RCC_I2C1CLKSOURCE_HSI: HSI selected as I2C1 clock </li>
<li>RCC_I2C1CLKSOURCE_CSI: CSI selected as I2C1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gabc9e99366b5dfab7a6c535f8f48af8d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc9e99366b5dfab7a6c535f8f48af8d3">&#9670;&nbsp;</a></span>__HAL_RCC_GET_I2C1_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_I2C1_SOURCE&#160;&#160;&#160;__HAL_RCC_GET_I2C123_SOURCE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the I2C1 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_I2C1CLKSOURCE_D2PCLK1: D2PCLK1 selected as I2C1 clock </li>
<li>RCC_I2C1CLKSOURCE_PLL3: PLL3 selected as I2C1 clock </li>
<li>RCC_I2C1CLKSOURCE_HSI: HSI selected as I2C1 clock </li>
<li>RCC_I2C1CLKSOURCE_CSI: CSI selected as I2C1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga96d9bad1e46c94af8387ca6dbfeea357"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga96d9bad1e46c94af8387ca6dbfeea357">&#9670;&nbsp;</a></span>__HAL_RCC_I2C2_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C2_CONFIG&#160;&#160;&#160;__HAL_RCC_I2C123_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to configure the I2C2 clock (I2C2CLK). </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;I2C2CLKSource&lt;/strong&gt;</td><td>specifies the I2C2 clock source. This parameter can be one of the following values: <ul>
<li>RCC_I2C2CLKSOURCE_D2PCLK1: D2PCLK1 selected as I2C2 clock </li>
<li>RCC_I2C2CLKSOURCE_PLL3: PLL3 selected as I2C2 clock </li>
<li>RCC_I2C2CLKSOURCE_HSI: HSI selected as I2C2 clock </li>
<li>RCC_I2C2CLKSOURCE_CSI: CSI selected as I2C2 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gabaa32df2434beb7a446be4aba5c2a06b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabaa32df2434beb7a446be4aba5c2a06b">&#9670;&nbsp;</a></span>__HAL_RCC_GET_I2C2_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_I2C2_SOURCE&#160;&#160;&#160;__HAL_RCC_GET_I2C123_SOURCE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the I2C2 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_I2C2CLKSOURCE_D2PCLK1: D2PCLK1 selected as I2C2 clock </li>
<li>RCC_I2C2CLKSOURCE_PLL3: PLL3 selected as I2C2 clock </li>
<li>RCC_I2C2CLKSOURCE_HSI: HSI selected as I2C2 clock </li>
<li>RCC_I2C2CLKSOURCE_CSI: CSI selected as I2C2 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga335a0313bb3a188435b39a11cf7c3eee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga335a0313bb3a188435b39a11cf7c3eee">&#9670;&nbsp;</a></span>__HAL_RCC_I2C3_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C3_CONFIG&#160;&#160;&#160;__HAL_RCC_I2C123_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to configure the I2C3 clock (I2C3CLK). </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;I2C3CLKSource&lt;/strong&gt;</td><td>specifies the I2C3 clock source. This parameter can be one of the following values: <ul>
<li>RCC_I2C3CLKSOURCE_D2PCLK1: D2PCLK1 selected as I2C3 clock </li>
<li>RCC_I2C3CLKSOURCE_PLL3: PLL3 selected as I2C3 clock </li>
<li>RCC_I2C3CLKSOURCE_HSI: HSI selected as I2C3 clock </li>
<li>RCC_I2C3CLKSOURCE_CSI: CSI selected as I2C3 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga06f70ebfa24caeb198001d5c02d6dc78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga06f70ebfa24caeb198001d5c02d6dc78">&#9670;&nbsp;</a></span>__HAL_RCC_GET_I2C3_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_I2C3_SOURCE&#160;&#160;&#160;__HAL_RCC_GET_I2C123_SOURCE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the I2C3 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_I2C3CLKSOURCE_D2PCLK1: D2PCLK1 selected as I2C3 clock </li>
<li>RCC_I2C3CLKSOURCE_PLL3: PLL3 selected as I2C3 clock </li>
<li>RCC_I2C3CLKSOURCE_HSI: HSI selected as I2C3 clock </li>
<li>RCC_I2C3CLKSOURCE_CSI: CSI selected as I2C3 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac63fbd88afa59e3453a7d5d7c32fb1dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac63fbd88afa59e3453a7d5d7c32fb1dc">&#9670;&nbsp;</a></span>__HAL_RCC_I2C4_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2C4_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__I2C4CLKSource__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;SRDCCIPR, RCC_SRDCCIPR_I2C4SEL, (uint32_t)(__I2C4CLKSource__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to configure the I2C4 clock (I2C4CLK). </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;I2C4CLKSource&lt;/strong&gt;</td><td>specifies the I2C4 clock source. This parameter can be one of the following values: <ul>
<li>RCC_I2C4CLKSOURCE_D3PCLK1: D3PCLK1 selected as I2C4 clock </li>
<li>RCC_I2C4CLKSOURCE_PLL3: PLL3 selected as I2C4 clock </li>
<li>RCC_I2C4CLKSOURCE_HSI: HSI selected as I2C4 clock </li>
<li>RCC_I2C4CLKSOURCE_CSI: CSI selected as I2C4 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6632a1fbc809f6f6dedde0d36cbaa3c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6632a1fbc809f6f6dedde0d36cbaa3c9">&#9670;&nbsp;</a></span>__HAL_RCC_GET_I2C4_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_I2C4_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;SRDCCIPR, RCC_SRDCCIPR_I2C4SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the I2C4 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_I2C4CLKSOURCE_D3PCLK1: D3PCLK1 selected as I2C4 clock </li>
<li>RCC_I2C4CLKSOURCE_PLL3: PLL3 selected as I2C4 clock </li>
<li>RCC_I2C4CLKSOURCE_HSI: HSI selected as I2C4 clock </li>
<li>RCC_I2C4CLKSOURCE_CSI: CSI selected as I2C4 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5d331d1d7b05a87debf939ff00d961d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d331d1d7b05a87debf939ff00d961d5">&#9670;&nbsp;</a></span>__HAL_RCC_USART16910_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART16910_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__USART16910CLKSource__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;D2CCIP2R, RCC_D2CCIP2R_USART16910SEL, (uint32_t)(__USART16910CLKSource__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to configure the USART1/6/9* /10* clock (USART16CLK). </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;USART16910CLKSource&lt;/strong&gt;</td><td>specifies the USART1/6/9* /10* clock source. This parameter can be one of the following values: <ul>
<li>RCC_USART16CLKSOURCE_D2PCLK2: APB2 Clock selected as USART1/6/9* /10* clock </li>
<li>RCC_USART16CLKSOURCE_PLL2: PLL2_Q Clock selected as USART1/6/9* /10* clock </li>
<li>RCC_USART16CLKSOURCE_PLL3: PLL3_Q Clock selected as USART1/6/9* /10* clock </li>
<li>RCC_USART16CLKSOURCE_HSI: HSI selected as USART1/6/9* /10* clock </li>
<li>RCC_USART16CLKSOURCE_CSI: CSI Clock selected as USART1/6/9* /10* clock </li>
<li>RCC_USART16CLKSOURCE_LSE: LSE selected as USART1/6/9* /10* clock</li>
</ul>
(*) : Available on some STM32H7 lines only. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4f9d49aa3d088259c585f7509736818c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f9d49aa3d088259c585f7509736818c">&#9670;&nbsp;</a></span>__HAL_RCC_GET_USART16910_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_USART16910_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;D2CCIP2R, RCC_D2CCIP2R_USART16910SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the USART1/6/9* /10* clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_USART16CLKSOURCE_D2PCLK2: APB2 Clock selected as USART1/6/9* /10* clock </li>
<li>RCC_USART16CLKSOURCE_PLL2: PLL2_Q Clock selected as USART1/6/9* /10* clock </li>
<li>RCC_USART16CLKSOURCE_PLL3: PLL3_Q Clock selected as USART1/6/9* /10* clock </li>
<li>RCC_USART16CLKSOURCE_HSI: HSI selected as USART1/6/9* /10* clock </li>
<li>RCC_USART16CLKSOURCE_CSI: CSI Clock selected as USART1/6/9* /10* clock </li>
<li>RCC_USART16CLKSOURCE_LSE: LSE selected as USART1/6/9* /10* clock</li>
</ul>
(*) : Available on some STM32H7 lines only. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga67f80d0a54e4800370619e3247e3ae01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67f80d0a54e4800370619e3247e3ae01">&#9670;&nbsp;</a></span>__HAL_RCC_USART234578_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART234578_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__USART234578CLKSource__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CDCCIP2R, RCC_CDCCIP2R_USART234578SEL, (uint32_t)(__USART234578CLKSource__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to configure the USART234578 clock (USART234578CLK). </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;USART234578CLKSource&lt;/strong&gt;</td><td>specifies the USART2/3/4/5/7/8 clock source. This parameter can be one of the following values: <ul>
<li>RCC_USART234578CLKSOURCE_D2PCLK1: APB1 Clock selected as USART2/3/4/5/7/8 clock </li>
<li>RCC_USART234578CLKSOURCE_PLL2: PLL2_Q Clock selected as USART2/3/4/5/7/8 clock </li>
<li>RCC_USART234578CLKSOURCE_PLL3: PLL3_Q Clock selected as USART2/3/4/5/7/8 clock </li>
<li>RCC_USART234578CLKSOURCE_HSI: HSI selected as USART2/3/4/5/7/8 clock </li>
<li>RCC_USART234578CLKSOURCE_CSI: CSI Clock selected as USART2/3/4/5/7/8 clock </li>
<li>RCC_USART234578CLKSOURCE_LSE: LSE selected as USART2/3/4/5/7/8 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2de2c847f3e490a5b6ac8b1d13b66883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2de2c847f3e490a5b6ac8b1d13b66883">&#9670;&nbsp;</a></span>__HAL_RCC_GET_USART234578_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_USART234578_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CDCCIP2R, RCC_CDCCIP2R_USART234578SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the USART2/3/4/5/7/8 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_USART234578CLKSOURCE_D2PCLK1: APB1 Clock selected as USART2/3/4/5/7/8 clock </li>
<li>RCC_USART234578CLKSOURCE_PLL2: PLL2_Q Clock selected as USART2/3/4/5/7/8 clock </li>
<li>RCC_USART234578CLKSOURCE_PLL3: PLL3_Q Clock selected as USART2/3/4/5/7/8 clock </li>
<li>RCC_USART234578CLKSOURCE_HSI: HSI selected as USART2/3/4/5/7/8 clock </li>
<li>RCC_USART234578CLKSOURCE_CSI: CSI Clock selected as USART2/3/4/5/7/8 clock </li>
<li>RCC_USART234578CLKSOURCE_LSE: LSE selected as USART2/3/4/5/7/8 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5c9ff3bd1509df21975b5a86202efd52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c9ff3bd1509df21975b5a86202efd52">&#9670;&nbsp;</a></span>__HAL_RCC_USART1_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART1_CONFIG&#160;&#160;&#160;__HAL_RCC_USART16_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to configure the USART1 clock (USART1CLK). </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;USART1CLKSource&lt;/strong&gt;</td><td>specifies the USART1 clock source. This parameter can be one of the following values: <ul>
<li>RCC_USART1CLKSOURCE_D2PCLK2: APB2 Clock selected as USART1 clock </li>
<li>RCC_USART1CLKSOURCE_PLL2: PLL2_Q Clock selected as USART1 clock </li>
<li>RCC_USART1CLKSOURCE_PLL3: PLL3_Q Clock selected as USART1 clock </li>
<li>RCC_USART1CLKSOURCE_HSI: HSI selected as USART1 clock </li>
<li>RCC_USART1CLKSOURCE_CSI: CSI Clock selected as USART1 clock </li>
<li>RCC_USART1CLKSOURCE_LSE: LSE selected as USART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga241bae96ad4a1ba687b3bf692e04f444"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga241bae96ad4a1ba687b3bf692e04f444">&#9670;&nbsp;</a></span>__HAL_RCC_GET_USART1_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_USART1_SOURCE&#160;&#160;&#160;__HAL_RCC_GET_USART16_SOURCE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the USART1 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_USART1CLKSOURCE_D2PCLK2: APB2 Clock selected as USART1 clock </li>
<li>RCC_USART1CLKSOURCE_PLL2: PLL2_Q Clock selected as USART1 clock </li>
<li>RCC_USART1CLKSOURCE_PLL3: PLL3_Q Clock selected as USART1 clock </li>
<li>RCC_USART1CLKSOURCE_HSI: HSI selected as USART1 clock </li>
<li>RCC_USART1CLKSOURCE_CSI: CSI Clock selected as USART1 clock </li>
<li>RCC_USART1CLKSOURCE_LSE: LSE selected as USART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaba22cefcb74b384a2e2fb3d2c51fae54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba22cefcb74b384a2e2fb3d2c51fae54">&#9670;&nbsp;</a></span>__HAL_RCC_USART2_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART2_CONFIG&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga67f80d0a54e4800370619e3247e3ae01">__HAL_RCC_USART234578_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to configure the USART2 clock (USART2CLK). </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;USART2CLKSource&lt;/strong&gt;</td><td>specifies the USART2 clock source. This parameter can be one of the following values: <ul>
<li>RCC_USART2CLKSOURCE_D2PCLK1: APB1 Clock selected as USART2 clock </li>
<li>RCC_USART2CLKSOURCE_PLL2: PLL2_Q Clock selected as USART2 clock </li>
<li>RCC_USART2CLKSOURCE_PLL3: PLL3_Q Clock selected as USART2 clock </li>
<li>RCC_USART2CLKSOURCE_HSI: HSI selected as USART2 clock </li>
<li>RCC_USART2CLKSOURCE_CSI: CSI Clock selected as USART2 clock </li>
<li>RCC_USART2CLKSOURCE_LSE: LSE selected as USART2 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga59a86a292df891a219d5d4a8e26a45e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59a86a292df891a219d5d4a8e26a45e9">&#9670;&nbsp;</a></span>__HAL_RCC_GET_USART2_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_USART2_SOURCE&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga2de2c847f3e490a5b6ac8b1d13b66883">__HAL_RCC_GET_USART234578_SOURCE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the USART2 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_USART2CLKSOURCE_D2PCLK1: APB1 Clock selected as USART2 clock </li>
<li>RCC_USART2CLKSOURCE_PLL2: PLL2_Q Clock selected as USART2 clock </li>
<li>RCC_USART2CLKSOURCE_PLL3: PLL3_Q Clock selected as USART2 clock </li>
<li>RCC_USART2CLKSOURCE_HSI: HSI selected as USART2 clock </li>
<li>RCC_USART2CLKSOURCE_CSI: CSI Clock selected as USART2 clock </li>
<li>RCC_USART2CLKSOURCE_LSE: LSE selected as USART2 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac1a20f806bcd2ec6cc781bab1d99e5b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1a20f806bcd2ec6cc781bab1d99e5b5">&#9670;&nbsp;</a></span>__HAL_RCC_USART3_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART3_CONFIG&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga67f80d0a54e4800370619e3247e3ae01">__HAL_RCC_USART234578_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to configure the USART3 clock (USART3CLK). </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;USART3CLKSource&lt;/strong&gt;</td><td>specifies the USART3 clock source. This parameter can be one of the following values: <ul>
<li>RCC_USART3CLKSOURCE_D2PCLK1: APB1 Clock selected as USART3 clock </li>
<li>RCC_USART3CLKSOURCE_PLL2: PLL2_Q Clock selected as USART3 clock </li>
<li>RCC_USART3CLKSOURCE_PLL3: PLL3_Q Clock selected as USART3 clock </li>
<li>RCC_USART3CLKSOURCE_HSI: HSI selected as USART3 clock </li>
<li>RCC_USART3CLKSOURCE_CSI: CSI Clock selected as USART3 clock </li>
<li>RCC_USART3CLKSOURCE_LSE: LSE selected as USART3 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga04818c61b18e167ea60f290ab52247db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04818c61b18e167ea60f290ab52247db">&#9670;&nbsp;</a></span>__HAL_RCC_GET_USART3_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_USART3_SOURCE&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga2de2c847f3e490a5b6ac8b1d13b66883">__HAL_RCC_GET_USART234578_SOURCE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the USART3 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_USART2CLKSOURCE_D2PCLK1: APB1 Clock selected as USART3 clock </li>
<li>RCC_USART3CLKSOURCE_PLL2: PLL2_Q Clock selected as USART3 clock </li>
<li>RCC_USART3CLKSOURCE_PLL3: PLL3_Q Clock selected as USART3 clock </li>
<li>RCC_USART3CLKSOURCE_HSI: HSI selected as USART3 clock </li>
<li>RCC_USART3CLKSOURCE_CSI: CSI Clock selected as USART3 clock </li>
<li>RCC_USART3CLKSOURCE_LSE: LSE selected as USART3 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga711b187525b8b788b9f0ca968b1bd648"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga711b187525b8b788b9f0ca968b1bd648">&#9670;&nbsp;</a></span>__HAL_RCC_UART4_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_UART4_CONFIG&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga67f80d0a54e4800370619e3247e3ae01">__HAL_RCC_USART234578_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to configure the UART4 clock (UART4CLK). </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;UART4CLKSource&lt;/strong&gt;</td><td>specifies the UART4 clock source. This parameter can be one of the following values: <ul>
<li>RCC_UART4CLKSOURCE_D2PCLK1: APB1 Clock selected as UART4 clock </li>
<li>RCC_UART4CLKSOURCE_PLL2: PLL2_Q Clock selected as UART4 clock </li>
<li>RCC_UART4CLKSOURCE_PLL3: PLL3_Q Clock selected as UART4 clock </li>
<li>RCC_UART4CLKSOURCE_HSI: HSI selected as UART4 clock </li>
<li>RCC_UART4CLKSOURCE_CSI: CSI Clock selected as UART4 clock </li>
<li>RCC_UART4CLKSOURCE_LSE: LSE selected as UART4 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9945c36dd4ffce9d8c1b213e56edf80a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9945c36dd4ffce9d8c1b213e56edf80a">&#9670;&nbsp;</a></span>__HAL_RCC_GET_UART4_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_UART4_SOURCE&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga2de2c847f3e490a5b6ac8b1d13b66883">__HAL_RCC_GET_USART234578_SOURCE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the UART4 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_UART4CLKSOURCE_D2PCLK1: APB1 Clock selected as UART4 clock </li>
<li>RCC_UART4CLKSOURCE_PLL2: PLL2_Q Clock selected as UART4 clock </li>
<li>RCC_UART4CLKSOURCE_PLL3: PLL3_Q Clock selected as UART4 clock </li>
<li>RCC_UART4CLKSOURCE_HSI: HSI selected as UART4 clock </li>
<li>RCC_UART4CLKSOURCE_CSI: CSI Clock selected as UART4 clock </li>
<li>RCC_UART4CLKSOURCE_LSE: LSE selected as UART4 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae6c043e0b4091279d4db065b38b801b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6c043e0b4091279d4db065b38b801b1">&#9670;&nbsp;</a></span>__HAL_RCC_UART5_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_UART5_CONFIG&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga67f80d0a54e4800370619e3247e3ae01">__HAL_RCC_USART234578_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to configure the UART5 clock (UART5CLK). </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;UART5CLKSource&lt;/strong&gt;</td><td>specifies the UART5 clock source. This parameter can be one of the following values: <ul>
<li>RCC_UART5CLKSOURCE_D2PCLK1: APB1 Clock selected as UART5 clock </li>
<li>RCC_UART5CLKSOURCE_PLL2: PLL2_Q Clock selected as UART5 clock </li>
<li>RCC_UART5CLKSOURCE_PLL3: PLL3_Q Clock selected as UART5 clock </li>
<li>RCC_UART5CLKSOURCE_HSI: HSI selected as UART5 clock </li>
<li>RCC_UART5CLKSOURCE_CSI: CSI Clock selected as UART5 clock </li>
<li>RCC_UART5CLKSOURCE_LSE: LSE selected as UART5 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2c68fe07259568cba46c14fc4259933d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c68fe07259568cba46c14fc4259933d">&#9670;&nbsp;</a></span>__HAL_RCC_GET_UART5_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_UART5_SOURCE&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga2de2c847f3e490a5b6ac8b1d13b66883">__HAL_RCC_GET_USART234578_SOURCE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the UART5 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_UART5CLKSOURCE_D2PCLK1: APB1 Clock selected as UART5 clock </li>
<li>RCC_UART5CLKSOURCE_PLL2: PLL2_Q Clock selected as UART5 clock </li>
<li>RCC_UART5CLKSOURCE_PLL3: PLL3_Q Clock selected as UART5 clock </li>
<li>RCC_UART5CLKSOURCE_HSI: HSI selected as UART5 clock </li>
<li>RCC_UART5CLKSOURCE_CSI: CSI Clock selected as UART5 clock </li>
<li>RCC_UART5CLKSOURCE_LSE: LSE selected as UART5 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga28d9b1a1ce7ec3639b1d02ca10104704"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28d9b1a1ce7ec3639b1d02ca10104704">&#9670;&nbsp;</a></span>__HAL_RCC_USART6_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USART6_CONFIG&#160;&#160;&#160;__HAL_RCC_USART16_CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to configure the USART6 clock (USART6CLK). </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;USART6CLKSource&lt;/strong&gt;</td><td>specifies the USART6 clock source. This parameter can be one of the following values: <ul>
<li>RCC_USART6CLKSOURCE_D2PCLK2: APB2 Clock selected as USART6 clock </li>
<li>RCC_USART6CLKSOURCE_PLL2: PLL2_Q Clock selected as USART6 clock </li>
<li>RCC_USART6CLKSOURCE_PLL3: PLL3_Q Clock selected as USART6 clock </li>
<li>RCC_USART6CLKSOURCE_HSI: HSI selected as USART6 clock </li>
<li>RCC_USART6CLKSOURCE_CSI: CSI Clock selected as USART6 clock </li>
<li>RCC_USART6CLKSOURCE_LSE: LSE selected as USART6 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga134c539c1f80f684ee9722f08e4c89ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga134c539c1f80f684ee9722f08e4c89ea">&#9670;&nbsp;</a></span>__HAL_RCC_GET_USART6_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_USART6_SOURCE&#160;&#160;&#160;__HAL_RCC_GET_USART16_SOURCE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the USART6 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_USART6CLKSOURCE_D2PCLK2: APB2 Clock selected as USART6 clock </li>
<li>RCC_USART6CLKSOURCE_PLL2: PLL2_Q Clock selected as USART6 clock </li>
<li>RCC_USART6CLKSOURCE_PLL3: PLL3_Q Clock selected as USART6 clock </li>
<li>RCC_USART6CLKSOURCE_HSI: HSI selected as USART6 clock </li>
<li>RCC_USART6CLKSOURCE_CSI: CSI Clock selected as USART6 clock </li>
<li>RCC_USART6CLKSOURCE_LSE: LSE selected as USART6 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga60bd7f1550266967e3f87a85afbddb7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60bd7f1550266967e3f87a85afbddb7a">&#9670;&nbsp;</a></span>__HAL_RCC_UART7_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_UART7_CONFIG&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga67f80d0a54e4800370619e3247e3ae01">__HAL_RCC_USART234578_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to configure the UART5 clock (UART7CLK). </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;UART7CLKSource&lt;/strong&gt;</td><td>specifies the UART7 clock source. This parameter can be one of the following values: <ul>
<li>RCC_UART7CLKSOURCE_D2PCLK1: APB1 Clock selected as UART7 clock </li>
<li>RCC_UART7CLKSOURCE_PLL2: PLL2_Q Clock selected as UART7 clock </li>
<li>RCC_UART7CLKSOURCE_PLL3: PLL3_Q Clock selected as UART7 clock </li>
<li>RCC_UART7CLKSOURCE_HSI: HSI selected as UART7 clock </li>
<li>RCC_UART7CLKSOURCE_CSI: CSI Clock selected as UART7 clock </li>
<li>RCC_UART7CLKSOURCE_LSE: LSE selected as UART7 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga680abf193deaeff90542affda7d160d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga680abf193deaeff90542affda7d160d4">&#9670;&nbsp;</a></span>__HAL_RCC_GET_UART7_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_UART7_SOURCE&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga2de2c847f3e490a5b6ac8b1d13b66883">__HAL_RCC_GET_USART234578_SOURCE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the UART7 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_UART7CLKSOURCE_D2PCLK1: APB1 Clock selected as UART7 clock </li>
<li>RCC_UART7CLKSOURCE_PLL2: PLL2_Q Clock selected as UART7 clock </li>
<li>RCC_UART7CLKSOURCE_PLL3: PLL3_Q Clock selected as UART7 clock </li>
<li>RCC_UART7CLKSOURCE_HSI: HSI selected as UART7 clock </li>
<li>RCC_UART7CLKSOURCE_CSI: CSI Clock selected as UART7 clock </li>
<li>RCC_UART7CLKSOURCE_LSE: LSE selected as UART7 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga492a06425e99e15b064d5278cf319722"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga492a06425e99e15b064d5278cf319722">&#9670;&nbsp;</a></span>__HAL_RCC_UART8_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_UART8_CONFIG&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga67f80d0a54e4800370619e3247e3ae01">__HAL_RCC_USART234578_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to configure the UART8 clock (UART8CLK). </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;UART8CLKSource&lt;/strong&gt;</td><td>specifies the UART8 clock source. This parameter can be one of the following values: <ul>
<li>RCC_UART8CLKSOURCE_D2PCLK1: APB1 Clock selected as UART8 clock </li>
<li>RCC_UART8CLKSOURCE_PLL2: PLL2_Q Clock selected as UART8 clock </li>
<li>RCC_UART8CLKSOURCE_PLL3: PLL3_Q Clock selected as UART8 clock </li>
<li>RCC_UART8CLKSOURCE_HSI: HSI selected as UART8 clock </li>
<li>RCC_UART8CLKSOURCE_CSI: CSI Clock selected as UART8 clock </li>
<li>RCC_UART8CLKSOURCE_LSE: LSE selected as UART8 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga56b15263e2d6dcc75b362d96bf2f7397"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56b15263e2d6dcc75b362d96bf2f7397">&#9670;&nbsp;</a></span>__HAL_RCC_GET_UART8_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_UART8_SOURCE&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga2de2c847f3e490a5b6ac8b1d13b66883">__HAL_RCC_GET_USART234578_SOURCE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the UART8 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_UART8CLKSOURCE_D2PCLK1: APB1 Clock selected as UART8 clock </li>
<li>RCC_UART8CLKSOURCE_PLL2: PLL2_Q Clock selected as UART8 clock </li>
<li>RCC_UART8CLKSOURCE_PLL3: PLL3_Q Clock selected as UART8 clock </li>
<li>RCC_UART8CLKSOURCE_HSI: HSI selected as UART8 clock </li>
<li>RCC_UART8CLKSOURCE_CSI: CSI Clock selected as UART8 clock </li>
<li>RCC_UART8CLKSOURCE_LSE: LSE selected as UART8 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2859926bab56d03f5d4bfbf0941a0a3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2859926bab56d03f5d4bfbf0941a0a3f">&#9670;&nbsp;</a></span>__HAL_RCC_LPUART1_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPUART1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__LPUART1CLKSource__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;SRDCCIPR, RCC_SRDCCIPR_LPUART1SEL, (uint32_t)(__LPUART1CLKSource__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to configure the LPUART1 clock (LPUART1CLK). </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;LPUART1CLKSource&lt;/strong&gt;</td><td>specifies the LPUART1 clock source. This parameter can be one of the following values: <ul>
<li>RCC_LPUART1CLKSOURCE_D3PCLK1: APB4 Clock selected as LPUART1 clock </li>
<li>RCC_LPUART1CLKSOURCE_PLL2: PLL2_Q Clock selected as LPUART1 clock </li>
<li>RCC_LPUART1CLKSOURCE_PLL3: PLL3_Q Clock selected as LPUART1 clock </li>
<li>RCC_LPUART1CLKSOURCE_HSI: HSI selected as LPUART1 clock </li>
<li>RCC_LPUART1CLKSOURCE_CSI: CSI Clock selected as LPUART1 clock </li>
<li>RCC_LPUART1CLKSOURCE_LSE: LSE selected as LPUART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga193015f4df5fb541bd4fbbc20d1e20ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga193015f4df5fb541bd4fbbc20d1e20ae">&#9670;&nbsp;</a></span>__HAL_RCC_GET_LPUART1_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_LPUART1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;SRDCCIPR, RCC_SRDCCIPR_LPUART1SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the LPUART1 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_LPUART1CLKSOURCE_D3PCLK1: APB4 Clock selected as LPUART1 clock </li>
<li>RCC_LPUART1CLKSOURCE_PLL2: PLL2_Q Clock selected as LPUART1 clock </li>
<li>RCC_LPUART1CLKSOURCE_PLL3: PLL3_Q Clock selected as LPUART1 clock </li>
<li>RCC_LPUART1CLKSOURCE_HSI: HSI selected as LPUART1 clock </li>
<li>RCC_LPUART1CLKSOURCE_CSI: CSI Clock selected as LPUART1 clock </li>
<li>RCC_LPUART1CLKSOURCE_LSE: LSE selected as LPUART1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3ef78c8916149398bba06596863734ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ef78c8916149398bba06596863734ab">&#9670;&nbsp;</a></span>__HAL_RCC_LPTIM1_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__LPTIM1CLKSource__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CDCCIP2R, RCC_CDCCIP2R_LPTIM1SEL, (uint32_t)(__LPTIM1CLKSource__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to configure the LPTIM1 clock source. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;LPTIM1CLKSource&lt;/strong&gt;</td><td>specifies the LPTIM1 clock source. This parameter can be one of the following values: <ul>
<li>RCC_LPTIM1CLKSOURCE_D2PCLK1: APB1 Clock selected as LPTIM1 clock </li>
<li>RCC_LPTIM1CLKSOURCE_PLL2: PLL2_P Clock selected as LPTIM1 clock </li>
<li>RCC_LPTIM1CLKSOURCE_PLL3: PLL3_R Clock selected as LPTIM1 clock </li>
<li>RCC_LPTIM1CLKSOURCE_LSE: LSE selected as LPTIM1 clock </li>
<li>RCC_LPTIM1CLKSOURCE_LSI: LSI Clock selected as LPTIM1 clock </li>
<li>RCC_LPTIM1CLKSOURCE_CLKP: CLKP selected as LPTIM1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad6688c07a2a8c314df547de8caf378bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6688c07a2a8c314df547de8caf378bb">&#9670;&nbsp;</a></span>__HAL_RCC_GET_LPTIM1_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_LPTIM1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CDCCIP2R, RCC_CDCCIP2R_LPTIM1SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the LPTIM1 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_LPTIM1CLKSOURCE_D2PCLK1: APB1 Clock selected as LPTIM1 clock </li>
<li>RCC_LPTIM1CLKSOURCE_PLL2: PLL2_P Clock selected as LPTIM1 clock </li>
<li>RCC_LPTIM1CLKSOURCE_PLL3: PLL3_R Clock selected as LPTIM1 clock </li>
<li>RCC_LPTIM1CLKSOURCE_LSE: LSE selected as LPTIM1 clock </li>
<li>RCC_LPTIM1CLKSOURCE_LSI: LSI Clock selected as LPTIM1 clock </li>
<li>RCC_LPTIM1CLKSOURCE_CLKP: CLKP selected as LPTIM1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gabe82d482e8127576b6ce1f331fcc7e1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabe82d482e8127576b6ce1f331fcc7e1a">&#9670;&nbsp;</a></span>__HAL_RCC_LPTIM2_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM2_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__LPTIM2CLKSource__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;SRDCCIPR, RCC_SRDCCIPR_LPTIM2SEL, (uint32_t)(__LPTIM2CLKSource__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to configure the LPTIM2 clock source. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;LPTIM2CLKSource&lt;/strong&gt;</td><td>specifies the LPTIM2 clock source. This parameter can be one of the following values: <ul>
<li>RCC_LPTIM2CLKSOURCE_D3PCLK1: APB4 Clock selected as LPTIM2 clock </li>
<li>RCC_LPTIM2CLKSOURCE_PLL2: PLL2_P Clock selected as LPTIM2 clock </li>
<li>RCC_LPTIM2CLKSOURCE_PLL3: PLL3_R Clock selected as LPTIM2 clock </li>
<li>RCC_LPTIM2CLKSOURCE_LSE: LSE selected as LPTIM2 clock </li>
<li>RCC_LPTIM2CLKSOURCE_LSI: LSI Clock selected as LPTIM2 clock </li>
<li>RCC_LPTIM2CLKSOURCE_CLKP: CLKP selected as LPTIM2 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga806f1d6e6a7d741b4d0524aa849f8ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga806f1d6e6a7d741b4d0524aa849f8ed8">&#9670;&nbsp;</a></span>__HAL_RCC_GET_LPTIM2_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_LPTIM2_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;SRDCCIPR, RCC_SRDCCIPR_LPTIM2SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the LPTIM2 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_LPTIM2CLKSOURCE_D3PCLK1: APB4 Clock selected as LPTIM2 clock </li>
<li>RCC_LPTIM2CLKSOURCE_PLL2: PLL2_P Clock selected as LPTIM2 clock </li>
<li>RCC_LPTIM2CLKSOURCE_PLL3: PLL3_R Clock selected as LPTIM2 clock </li>
<li>RCC_LPTIM2CLKSOURCE_LSE: LSE selected as LPTIM2 clock </li>
<li>RCC_LPTIM2CLKSOURCE_LSI: LSI Clock selected as LPTIM2 clock </li>
<li>RCC_LPTIM2CLKSOURCE_CLKP: CLKP selected as LPTIM2 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac11efaec3a89a1b6d9696eb6e9e8048e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac11efaec3a89a1b6d9696eb6e9e8048e">&#9670;&nbsp;</a></span>__HAL_RCC_LPTIM345_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM345_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__LPTIM345CLKSource__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;SRDCCIPR, RCC_SRDCCIPR_LPTIM3SEL, (uint32_t)(__LPTIM345CLKSource__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to configure the LPTIM3/4/5 clock source. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;LPTIM345CLKSource&lt;/strong&gt;</td><td>specifies the LPTIM3/4/5 clock source. <ul>
<li>RCC_LPTIM345CLKSOURCE_D3PCLK1: APB4 Clock selected as LPTIM3/4/5 clock </li>
<li>RCC_LPTIM345CLKSOURCE_PLL2: PLL2_P Clock selected as LPTIM3/4/5 clock </li>
<li>RCC_LPTIM345CLKSOURCE_PLL3: PLL3_R Clock selected as LPTIM3/4/5 clock </li>
<li>RCC_LPTIM345CLKSOURCE_LSE: LSE selected as LPTIM3/4/5 clock </li>
<li>RCC_LPTIM345CLKSOURCE_LSI: LSI Clock selected as LPTIM3/4/5 clock </li>
<li>RCC_LPTIM345CLKSOURCE_CLKP: CLKP selected as LPTIM3/4/5 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6b2263ea1e054aee45c85e64dcfeb99f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b2263ea1e054aee45c85e64dcfeb99f">&#9670;&nbsp;</a></span>__HAL_RCC_GET_LPTIM345_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_LPTIM345_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;SRDCCIPR, RCC_SRDCCIPR_LPTIM3SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the LPTIM3/4/5 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_LPTIM345CLKSOURCE_D3PCLK1: APB4 Clock selected as LPTIM3/4/5 clock </li>
<li>RCC_LPTIM345CLKSOURCE_PLL2: PLL2_P Clock selected as LPTIM3/4/5 clock </li>
<li>RCC_LPTIM345CLKSOURCE_PLL3: PLL3_R Clock selected as LPTIM3/4/5 clock </li>
<li>RCC_LPTIM345CLKSOURCE_LSE: LSE selected as LPTIM3/4/5 clock </li>
<li>RCC_LPTIM345CLKSOURCE_LSI: LSI Clock selected as LPTIM3/4/5 clock </li>
<li>RCC_LPTIM345CLKSOURCE_CLKP: CLKP selected as LPTIM3/4/5 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga36174050acd330e879a5d12bdbfb19c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36174050acd330e879a5d12bdbfb19c4">&#9670;&nbsp;</a></span>__HAL_RCC_LPTIM3_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LPTIM3_CONFIG&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#gac11efaec3a89a1b6d9696eb6e9e8048e">__HAL_RCC_LPTIM345_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to configure the LPTIM3 clock source. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;LPTIM3CLKSource&lt;/strong&gt;</td><td>specifies the LPTIM3 clock source. <ul>
<li>RCC_LPTIM3CLKSOURCE_D3PCLK1: APB4 Clock selected as LPTIM3 clock </li>
<li>RCC_LPTIM3CLKSOURCE_PLL2: PLL2_P Clock selected as LPTIM3 clock </li>
<li>RCC_LPTIM3CLKSOURCE_PLL3: PLL3_R Clock selected as LPTIM3 clock </li>
<li>RCC_LPTIM3CLKSOURCE_LSE: LSE selected as LPTIM3 clock </li>
<li>RCC_LPTIM3CLKSOURCE_LSI: LSI Clock selected as LPTIM3 clock </li>
<li>RCC_LPTIM3CLKSOURCE_CLKP: CLKP selected as LPTIM3 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga08d9d85cee6e2656f7a7b0cf920326b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08d9d85cee6e2656f7a7b0cf920326b8">&#9670;&nbsp;</a></span>__HAL_RCC_GET_LPTIM3_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_LPTIM3_SOURCE&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga6b2263ea1e054aee45c85e64dcfeb99f">__HAL_RCC_GET_LPTIM345_SOURCE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the LPTIM3 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_LPTIM3CLKSOURCE_D3PCLK1: APB4 Clock selected as LPTIM3 clock </li>
<li>RCC_LPTIM3CLKSOURCE_PLL2: PLL2_P Clock selected as LPTIM3 clock </li>
<li>RCC_LPTIM3CLKSOURCE_PLL3: PLL3_R Clock selected as LPTIM3 clock </li>
<li>RCC_LPTIM3CLKSOURCE_LSE: LSE selected as LPTIM3 clock </li>
<li>RCC_LPTIM3CLKSOURCE_LSI: LSI Clock selected as LPTIM3 clock </li>
<li>RCC_LPTIM3CLKSOURCE_CLKP: CLKP selected as LPTIM3 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga18a22f0e5f811ba9fee8bb2906dfa60b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18a22f0e5f811ba9fee8bb2906dfa60b">&#9670;&nbsp;</a></span>__HAL_RCC_FMC_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_FMC_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__FMCCLKSource__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CDCCIPR, RCC_CDCCIPR_FMCSEL, (uint32_t)(__FMCCLKSource__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to configure the FMC clock source. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;FMCCLKSource&lt;/strong&gt;</td><td>specifies the FMC clock source. <ul>
<li>RCC_RCC_FMCCLKSOURCE_D1HCLK: Domain1 HCLK Clock selected as FMC clock </li>
<li>RCC_RCC_FMCCLKSOURCE_PLL : PLL1_Q Clock selected as FMC clock </li>
<li>RCC_RCC_FMCCLKSOURCE_PLL2 : PLL2_R Clock selected as FMC clock </li>
<li>RCC_RCC_FMCCLKSOURCE_CLKP CLKP selected as FMC clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga48733b3d8faeb67777184a503bbbf2fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48733b3d8faeb67777184a503bbbf2fa">&#9670;&nbsp;</a></span>__HAL_RCC_GET_FMC_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_FMC_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CDCCIPR, RCC_CDCCIPR_FMCSEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the FMC clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_RCC_FMCCLKSOURCE_D1HCLK: Domain1 HCLK Clock selected as FMC clock </li>
<li>RCC_RCC_FMCCLKSOURCE_PLL : PLL1_Q Clock selected as FMC clock </li>
<li>RCC_RCC_FMCCLKSOURCE_PLL2 : PLL2_R Clock selected as FMC clock </li>
<li>RCC_RCC_FMCCLKSOURCE_CLKP CLKP selected as FMC clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1c690ec86648d92efb97d2598a0cb2f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1c690ec86648d92efb97d2598a0cb2f1">&#9670;&nbsp;</a></span>__HAL_RCC_USB_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_USB_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__USBCLKSource__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CDCCIP2R, RCC_CDCCIP2R_USBSEL, (uint32_t)(__USBCLKSource__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the USB clock (USBCLK). </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;USBCLKSource&lt;/strong&gt;</td><td>specifies the USB clock source. This parameter can be one of the following values: <ul>
<li>RCC_USBCLKSOURCE_PLL: PLL1Q selected as USB clock </li>
<li>RCC_USBCLKSOURCE_PLL3: PLL3Q Clock selected as USB clock </li>
<li>RCC_USBCLKSOURCE_HSI48: RC48 MHZ Clock selected as USB clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2b796e523b7f4c4cd7b5f06b7f995315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b796e523b7f4c4cd7b5f06b7f995315">&#9670;&nbsp;</a></span>__HAL_RCC_GET_USB_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_USB_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CDCCIP2R, RCC_CDCCIP2R_USBSEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the USB clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_USBCLKSOURCE_PLL: PLL1Q selected as USB clock </li>
<li>RCC_USBCLKSOURCE_PLL3: PLL3Q Clock selected as USB clock </li>
<li>RCC_USBCLKSOURCE_HSI48: RC48 MHZ Clock selected as USB clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga03642b548896f327c3efc876aff4b349"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03642b548896f327c3efc876aff4b349">&#9670;&nbsp;</a></span>__HAL_RCC_ADC_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_ADC_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__ADCCLKSource__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;SRDCCIPR, RCC_SRDCCIPR_ADCSEL, (uint32_t)(__ADCCLKSource__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the ADC clock </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;ADCCLKSource&lt;/strong&gt;</td><td>specifies the ADC digital interface clock source. This parameter can be one of the following values: <ul>
<li>RCC_ADCCLKSOURCE_PLL2: PLL2_P Clock selected as ADC clock </li>
<li>RCC_ADCCLKSOURCE_PLL3: PLL3_R Clock selected as ADC clock </li>
<li>RCC_ADCCLKSOURCE_CLKP: CLKP Clock selected as ADC clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2ee9f1838a8450f949b548a06ed3bc58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ee9f1838a8450f949b548a06ed3bc58">&#9670;&nbsp;</a></span>__HAL_RCC_GET_ADC_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_ADC_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;SRDCCIPR, RCC_SRDCCIPR_ADCSEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the ADC clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_ADCCLKSOURCE_PLL2: PLL2_P Clock selected as ADC clock </li>
<li>RCC_ADCCLKSOURCE_PLL3: PLL3_R Clock selected as ADC clock </li>
<li>RCC_ADCCLKSOURCE_CLKP: CLKP Clock selected as ADC clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac23e7b662783a7131e3e892ff0c21f06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac23e7b662783a7131e3e892ff0c21f06">&#9670;&nbsp;</a></span>__HAL_RCC_SWPMI1_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SWPMI1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__SWPMI1CLKSource__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CDCCIP1R, RCC_CDCCIP1R_SWPSEL, (uint32_t)(__SWPMI1CLKSource__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the SWPMI1 clock </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;SWPMI1CLKSource&lt;/strong&gt;</td><td>specifies the SWPMI1 clock source. This parameter can be one of the following values: <ul>
<li>RCC_SWPMI1CLKSOURCE_D2PCLK1: D2PCLK1 Clock selected as SWPMI1 clock </li>
<li>RCC_SWPMI1CLKSOURCE_HSI: HSI Clock selected as SWPMI1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3ddf343654e802758b5e779d81122404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ddf343654e802758b5e779d81122404">&#9670;&nbsp;</a></span>__HAL_RCC_GET_SWPMI1_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_SWPMI1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CDCCIP1R, RCC_CDCCIP1R_SWPSEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the SWPMI1 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_SWPMI1CLKSOURCE_D2PCLK1: D2PCLK1 Clock selected as SWPMI1 clock </li>
<li>RCC_SWPMI1CLKSOURCE_HSI: HSI Clock selected as SWPMI1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga79c4e732154d11fb10e6b5752ab31fc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga79c4e732154d11fb10e6b5752ab31fc4">&#9670;&nbsp;</a></span>__HAL_RCC_DFSDM1_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_DFSDM1_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__DFSDM1CLKSource__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CDCCIP1R, RCC_CDCCIP1R_DFSDM1SEL, (uint32_t)(__DFSDM1CLKSource__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the DFSDM1 clock </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;DFSDM1CLKSource&lt;/strong&gt;</td><td>specifies the DFSDM1 clock source. This parameter can be one of the following values: <ul>
<li>RCC_DFSDM1CLKSOURCE_D2PCLK: D2PCLK Clock selected as DFSDM1 clock </li>
<li>RCC_DFSDM1CLKSOURCE_SYS: System Clock selected as DFSDM1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5bd849cb75a56ae9a27a164e7d3c8575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5bd849cb75a56ae9a27a164e7d3c8575">&#9670;&nbsp;</a></span>__HAL_RCC_GET_DFSDM1_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_DFSDM1_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CDCCIP1R, RCC_CDCCIP1R_DFSDM1SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the DFSDM1 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_DFSDM1CLKSOURCE_D2PCLK: D2PCLK Clock selected as DFSDM1 clock </li>
<li>RCC_DFSDM1CLKSOURCE_SYS: System Clock selected as DFSDM1 clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7aff87df867beb2eb7eddbbfe06fcdc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7aff87df867beb2eb7eddbbfe06fcdc6">&#9670;&nbsp;</a></span>__HAL_RCC_CEC_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_CEC_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__CECCLKSource__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CDCCIP2R, RCC_CDCCIP2R_CECSEL, (uint32_t)(__CECCLKSource__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to configure the CEC clock (CECCLK). </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;CECCLKSource&lt;/strong&gt;</td><td>specifies the CEC clock source. This parameter can be one of the following values: <ul>
<li>RCC_CECCLKSOURCE_LSE: LSE selected as CEC clock </li>
<li>RCC_CECCLKSOURCE_LSI: LSI selected as CEC clock </li>
<li>RCC_CECCLKSOURCE_CSI: CSI Clock selected as CEC clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7a636a5c50887bba7270924c3eb6ef2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7a636a5c50887bba7270924c3eb6ef2f">&#9670;&nbsp;</a></span>__HAL_RCC_GET_CEC_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_CEC_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CDCCIP2R, RCC_CDCCIP2R_CECSEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the CEC clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_CECCLKSOURCE_LSE: LSE selected as CEC clock </li>
<li>RCC_CECCLKSOURCE_LSI: LSI selected as CEC clock </li>
<li>RCC_CECCLKSOURCE_CSI: CSI Clock selected as CEC clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa463f3972818967005d31114221e1cdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa463f3972818967005d31114221e1cdc">&#9670;&nbsp;</a></span>__HAL_RCC_CLKP_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_CLKP_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__CLKPSource__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CDCCIPR, RCC_CDCCIPR_CKPERSEL, (uint32_t)(__CLKPSource__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the CLKP : Oscillator clock for peripheral </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;CLKPSource&lt;/strong&gt;</td><td>specifies Oscillator clock for peripheral This parameter can be one of the following values: <ul>
<li>RCC_CLKPSOURCE_HSI: HSI selected Oscillator clock for peripheral </li>
<li>RCC_CLKPSOURCE_CSI: CSI selected Oscillator clock for peripheral </li>
<li>RCC_CLKPSOURCE_HSE: HSE selected Oscillator clock for peripheral </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5d047265ca753e28b45b09e53c3f50fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d047265ca753e28b45b09e53c3f50fe">&#9670;&nbsp;</a></span>__HAL_RCC_GET_CLKP_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_CLKP_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CDCCIPR, RCC_CDCCIPR_CKPERSEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the Oscillator clock for peripheral source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_CLKPSOURCE_HSI: HSI selected Oscillator clock for peripheral </li>
<li>RCC_CLKPSOURCE_CSI: CSI selected Oscillator clock for peripheral </li>
<li>RCC_CLKPSOURCE_HSE: HSE selected Oscillator clock for peripheral </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8da215b69bc3712d5bb359c66198d374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8da215b69bc3712d5bb359c66198d374">&#9670;&nbsp;</a></span>__HAL_RCC_SPI123_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SPI123_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RCC_SPI123CLKSource__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CDCCIP1R, RCC_CDCCIP1R_SPI123SEL, (__RCC_SPI123CLKSource__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to Configure the SPI1/2/3 clock source. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RCC_SPI123CLKSource&lt;/strong&gt;</td><td>defines the SPI1/2/3 clock source. This clock is derived from system PLL, PLL2, PLL3, OSC or external clock (through a dedicated PIN) This parameter can be one of the following values: <ul>
<li>RCC_SPI123CLKSOURCE_PLL: SPI1/2/3 clock = PLL </li>
<li>RCC_SPI123CLKSOURCE_PLL2: SPI1/2/3 clock = PLL2 </li>
<li>RCC_SPI123CLKSOURCE_PLL3: SPI1/2/3 clock = PLL3 </li>
<li>RCC_SPI123CLKSOURCE_CLKP: SPI1/2/3 clock = CLKP </li>
<li>RCC_SPI123CLKSOURCE_PIN: SPI1/2/3 clock = External Clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga28d7eae98ab899dc6e1d4e80b8aea33d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga28d7eae98ab899dc6e1d4e80b8aea33d">&#9670;&nbsp;</a></span>__HAL_RCC_GET_SPI123_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_SPI123_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CDCCIP1R, RCC_CDCCIP1R_SPI123SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the SPI1/2/3 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_SPI123CLKSOURCE_PLL: SPI1/2/3 clock = PLL </li>
<li>RCC_SPI123CLKSOURCE_PLL2: SPI1/2/3 clock = PLL2 </li>
<li>RCC_SPI123CLKSOURCE_PLL3: SPI1/2/3 clock = PLL3 </li>
<li>RCC_SPI123CLKSOURCE_CLKP: SPI1/2/3 clock = CLKP </li>
<li>RCC_SPI123CLKSOURCE_PIN: SPI1/2/3 clock = External Clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9b531a40f565975ef8901b48afddf1cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9b531a40f565975ef8901b48afddf1cc">&#9670;&nbsp;</a></span>__HAL_RCC_SPI1_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SPI1_CONFIG&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga8da215b69bc3712d5bb359c66198d374">__HAL_RCC_SPI123_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to Configure the SPI1 clock source. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RCC_SPI1CLKSource&lt;/strong&gt;</td><td>defines the SPI1 clock source. This clock is derived from system PLL, PLL2, PLL3, OSC or external clock (through a dedicated PIN) This parameter can be one of the following values: <ul>
<li>RCC_SPI1CLKSOURCE_PLL: SPI1 clock = PLL </li>
<li>RCC_SPI1CLKSOURCE_PLL2: SPI1 clock = PLL2 </li>
<li>RCC_SPI1CLKSOURCE_PLL3: SPI1 clock = PLL3 </li>
<li>RCC_SPI1CLKSOURCE_CLKP: SPI1 clock = CLKP </li>
<li>RCC_SPI1CLKSOURCE_PIN: SPI1 clock = External Clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa390c5d70fdb5e8c4d9171a79e3e95a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa390c5d70fdb5e8c4d9171a79e3e95a1">&#9670;&nbsp;</a></span>__HAL_RCC_GET_SPI1_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_SPI1_SOURCE&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga28d7eae98ab899dc6e1d4e80b8aea33d">__HAL_RCC_GET_SPI123_SOURCE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the SPI1 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_SPI1CLKSOURCE_PLL: SPI1 clock = PLL </li>
<li>RCC_SPI1CLKSOURCE_PLL2: SPI1 clock = PLL2 </li>
<li>RCC_SPI1CLKSOURCE_PLL3: SPI1 clock = PLL3 </li>
<li>RCC_SPI1CLKSOURCE_CLKP: SPI1 clock = CLKP </li>
<li>RCC_SPI1CLKSOURCE_PIN: SPI1 clock = External Clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga03aafcdc3a862d9f10a5d1fcce4b549e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03aafcdc3a862d9f10a5d1fcce4b549e">&#9670;&nbsp;</a></span>__HAL_RCC_SPI2_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SPI2_CONFIG&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga8da215b69bc3712d5bb359c66198d374">__HAL_RCC_SPI123_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to Configure the SPI2 clock source. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RCC_SPI2CLKSource&lt;/strong&gt;</td><td>defines the SPI2 clock source. This clock is derived from system PLL, PLL2, PLL3, OSC or external clock (through a dedicated PIN) This parameter can be one of the following values: <ul>
<li>RCC_SPI2CLKSOURCE_PLL: SPI2 clock = PLL </li>
<li>RCC_SPI2CLKSOURCE_PLL2: SPI2 clock = PLL2 </li>
<li>RCC_SPI2CLKSOURCE_PLL3: SPI2 clock = PLL3 </li>
<li>RCC_SPI2CLKSOURCE_CLKP: SPI2 clock = CLKP </li>
<li>RCC_SPI2CLKSOURCE_PIN: SPI2 clock = External Clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf1fd8060d50a3ca2ee9e6d193546126e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1fd8060d50a3ca2ee9e6d193546126e">&#9670;&nbsp;</a></span>__HAL_RCC_GET_SPI2_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_SPI2_SOURCE&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga28d7eae98ab899dc6e1d4e80b8aea33d">__HAL_RCC_GET_SPI123_SOURCE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the SPI2 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_SPI2CLKSOURCE_PLL: SPI2 clock = PLL </li>
<li>RCC_SPI2CLKSOURCE_PLL2: SPI2 clock = PLL2 </li>
<li>RCC_SPI2CLKSOURCE_PLL3: SPI2 clock = PLL3 </li>
<li>RCC_SPI2CLKSOURCE_CLKP: SPI2 clock = CLKP </li>
<li>RCC_SPI2CLKSOURCE_PIN: SPI2 clock = External Clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga72e45b0673f5829c390032f8bbb24f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga72e45b0673f5829c390032f8bbb24f17">&#9670;&nbsp;</a></span>__HAL_RCC_SPI3_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SPI3_CONFIG&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga8da215b69bc3712d5bb359c66198d374">__HAL_RCC_SPI123_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to Configure the SPI3 clock source. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RCC_SPI3CLKSource&lt;/strong&gt;</td><td>defines the SPI3 clock source. This clock is derived from system PLL, PLL2, PLL3, OSC or external clock (through a dedicated PIN) This parameter can be one of the following values: <ul>
<li>RCC_SPI3CLKSOURCE_PLL: SPI3 clock = PLL </li>
<li>RCC_SPI3CLKSOURCE_PLL2: SPI3 clock = PLL2 </li>
<li>RCC_SPI3CLKSOURCE_PLL3: SPI3 clock = PLL3 </li>
<li>RCC_SPI3CLKSOURCE_CLKP: SPI3 clock = CLKP </li>
<li>RCC_SPI3CLKSOURCE_PIN: SPI3 clock = External Clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga05c66c28f3d72c123bb284e106a0d99b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05c66c28f3d72c123bb284e106a0d99b">&#9670;&nbsp;</a></span>__HAL_RCC_GET_SPI3_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_SPI3_SOURCE&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#ga28d7eae98ab899dc6e1d4e80b8aea33d">__HAL_RCC_GET_SPI123_SOURCE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the SPI3 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_SPI3CLKSOURCE_PLL: SPI3 clock = PLL </li>
<li>RCC_SPI3CLKSOURCE_PLL2: SPI3 clock = PLL2 </li>
<li>RCC_SPI3CLKSOURCE_PLL3: SPI3 clock = PLL3 </li>
<li>RCC_SPI3CLKSOURCE_CLKP: SPI3 clock = CLKP </li>
<li>RCC_SPI3CLKSOURCE_PIN: SPI3 clock = External Clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaecfe51f0d81f0130e1a5a06408320b72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaecfe51f0d81f0130e1a5a06408320b72">&#9670;&nbsp;</a></span>__HAL_RCC_SPI45_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SPI45_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RCC_SPI45CLKSource__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CDCCIP1R, RCC_CDCCIP1R_SPI45SEL, (__RCC_SPI45CLKSource__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to Configure the SPI4/5 clock source. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RCC_SPI45CLKSource&lt;/strong&gt;</td><td>defines the SPI4/5 clock source. This clock is derived from system PCLK, PLL2, PLL3, OSC This parameter can be one of the following values: <ul>
<li>RCC_SPI45CLKSOURCE_D2PCLK1:SPI4/5 clock = D2PCLK1 </li>
<li>RCC_SPI45CLKSOURCE_PLL2: SPI4/5 clock = PLL2 </li>
<li>RCC_SPI45CLKSOURCE_PLL3: SPI4/5 clock = PLL3 </li>
<li>RCC_SPI45CLKSOURCE_HSI: SPI4/5 clock = HSI </li>
<li>RCC_SPI45CLKSOURCE_CSI: SPI4/5 clock = CSI </li>
<li>RCC_SPI45CLKSOURCE_HSE: SPI4/5 clock = HSE </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafdcff08fc3544c712d1f4d2d17994842"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafdcff08fc3544c712d1f4d2d17994842">&#9670;&nbsp;</a></span>__HAL_RCC_GET_SPI45_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_SPI45_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CDCCIP1R, RCC_CDCCIP1R_SPI45SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the SPI4/5 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_SPI45CLKSOURCE_D2PCLK1:SPI4/5 clock = D2PCLK1 </li>
<li>RCC_SPI45CLKSOURCE_PLL2: SPI4/5 clock = PLL2 </li>
<li>RCC_SPI45CLKSOURCE_PLL3: SPI4/5 clock = PLL3 </li>
<li>RCC_SPI45CLKSOURCE_HSI: SPI4/5 clock = HSI </li>
<li>RCC_SPI45CLKSOURCE_CSI: SPI4/5 clock = CSI </li>
<li>RCC_SPI45CLKSOURCE_HSE: SPI4/5 clock = HSE </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga04806afde06b2bc3b4e409b81fce5c41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04806afde06b2bc3b4e409b81fce5c41">&#9670;&nbsp;</a></span>__HAL_RCC_SPI4_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SPI4_CONFIG&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#gaecfe51f0d81f0130e1a5a06408320b72">__HAL_RCC_SPI45_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to Configure the SPI4 clock source. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RCC_SPI4CLKSource&lt;/strong&gt;</td><td>defines the SPI4 clock source. This clock is derived from system PCLK, PLL2, PLL3, OSC This parameter can be one of the following values: <ul>
<li>RCC_SPI4CLKSOURCE_D2PCLK1:SPI4 clock = D2PCLK1 </li>
<li>RCC_SPI4CLKSOURCE_PLL2: SPI4 clock = PLL2 </li>
<li>RCC_SPI4CLKSOURCE_PLL3: SPI4 clock = PLL3 </li>
<li>RCC_SPI4CLKSOURCE_HSI: SPI4 clock = HSI </li>
<li>RCC_SPI4CLKSOURCE_CSI: SPI4 clock = CSI </li>
<li>RCC_SPI4CLKSOURCE_HSE: SPI4 clock = HSE </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaffce7a01f11a975120059a0a2a322d01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffce7a01f11a975120059a0a2a322d01">&#9670;&nbsp;</a></span>__HAL_RCC_GET_SPI4_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_SPI4_SOURCE&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#gafdcff08fc3544c712d1f4d2d17994842">__HAL_RCC_GET_SPI45_SOURCE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the SPI4 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_SPI4CLKSOURCE_D2PCLK1:SPI4 clock = D2PCLK1 </li>
<li>RCC_SPI4CLKSOURCE_PLL2: SPI4 clock = PLL2 </li>
<li>RCC_SPI4CLKSOURCE_PLL3: SPI4 clock = PLL3 </li>
<li>RCC_SPI4CLKSOURCE_HSI: SPI4 clock = HSI </li>
<li>RCC_SPI4CLKSOURCE_CSI: SPI4 clock = CSI </li>
<li>RCC_SPI4CLKSOURCE_HSE: SPI4 clock = HSE </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga14c138363b18bdee29cbb3ec82594b92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14c138363b18bdee29cbb3ec82594b92">&#9670;&nbsp;</a></span>__HAL_RCC_SPI5_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SPI5_CONFIG&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#gaecfe51f0d81f0130e1a5a06408320b72">__HAL_RCC_SPI45_CONFIG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to Configure the SPI5 clock source. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RCC_SPI5CLKSource&lt;/strong&gt;</td><td>defines the SPI5 clock source. This clock is derived from system PCLK, PLL2, PLL3, OSC This parameter can be one of the following values: <ul>
<li>RCC_SPI5CLKSOURCE_D2PCLK1:SPI5 clock = D2PCLK1 </li>
<li>RCC_SPI5CLKSOURCE_PLL2: SPI5 clock = PLL2 </li>
<li>RCC_SPI5CLKSOURCE_PLL3: SPI5 clock = PLL3 </li>
<li>RCC_SPI5CLKSOURCE_HSI: SPI5 clock = HSI </li>
<li>RCC_SPI5CLKSOURCE_CSI: SPI5 clock = CSI </li>
<li>RCC_SPI5CLKSOURCE_HSE: SPI5 clock = HSE </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8ad4e833262fabd7960aab8946928a5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8ad4e833262fabd7960aab8946928a5f">&#9670;&nbsp;</a></span>__HAL_RCC_GET_SPI5_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_SPI5_SOURCE&#160;&#160;&#160;<a class="el" href="group___r_c_c_ex___exported___macros.html#gafdcff08fc3544c712d1f4d2d17994842">__HAL_RCC_GET_SPI45_SOURCE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the SPI5 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_SPI5CLKSOURCE_D2PCLK1:SPI5 clock = D2PCLK1 </li>
<li>RCC_SPI5CLKSOURCE_PLL2: SPI5 clock = PLL2 </li>
<li>RCC_SPI5CLKSOURCE_PLL3: SPI5 clock = PLL3 </li>
<li>RCC_SPI5CLKSOURCE_HSI: SPI5 clock = HSI </li>
<li>RCC_SPI5CLKSOURCE_CSI: SPI5 clock = CSI </li>
<li>RCC_SPI5CLKSOURCE_HSE: SPI5 clock = HSE </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1170019b0ed2e1301d2284c2af149f33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1170019b0ed2e1301d2284c2af149f33">&#9670;&nbsp;</a></span>__HAL_RCC_SPI6_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SPI6_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RCC_SPI6CLKSource__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;SRDCCIPR, RCC_SRDCCIPR_SPI6SEL, (__RCC_SPI6CLKSource__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to Configure the SPI6 clock source. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RCC_SPI6CLKSource&lt;/strong&gt;</td><td>defines the SPI6 clock source. This clock is derived from system PCLK, PLL2, PLL3, OSC This parameter can be one of the following values: <ul>
<li>RCC_SPI6CLKSOURCE_D3PCLK1:SPI6 clock = D2PCLK1 </li>
<li>RCC_SPI6CLKSOURCE_PLL2: SPI6 clock = PLL2 </li>
<li>RCC_SPI6CLKSOURCE_PLL3: SPI6 clock = PLL3 </li>
<li>RCC_SPI6CLKSOURCE_HSI: SPI6 clock = HSI </li>
<li>RCC_SPI6CLKSOURCE_CSI: SPI6 clock = CSI </li>
<li>RCC_SPI6CLKSOURCE_HSE: SPI6 clock = HSE </li>
<li>RCC_SPI6CLKSOURCE_PIN: SPI6 clock = I2S_CKIN (*)</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td>(*) : Available on stm32h7a3xx and stm32h7b3xx family lines. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8e7af9e242f90f474d245e72066e163f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e7af9e242f90f474d245e72066e163f">&#9670;&nbsp;</a></span>__HAL_RCC_GET_SPI6_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_SPI6_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;SRDCCIPR, RCC_SRDCCIPR_SPI6SEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the SPI6 clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_SPI6CLKSOURCE_D3PCLK1:SPI6 clock = D2PCLK1 </li>
<li>RCC_SPI6CLKSOURCE_PLL2: SPI6 clock = PLL2 </li>
<li>RCC_SPI6CLKSOURCE_PLL3: SPI6 clock = PLL3 </li>
<li>RCC_SPI6CLKSOURCE_HSI: SPI6 clock = HSI </li>
<li>RCC_SPI6CLKSOURCE_CSI: SPI6 clock = CSI </li>
<li>RCC_SPI6CLKSOURCE_HSE: SPI6 clock = HSE </li>
<li>RCC_SPI6CLKSOURCE_PIN: SPI6 clock = I2S_CKIN </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7754edd5cc00e691c5007f22d3a93d38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7754edd5cc00e691c5007f22d3a93d38">&#9670;&nbsp;</a></span>__HAL_RCC_SDMMC_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_SDMMC_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__SDMMCCLKSource__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CDCCIPR, RCC_CDCCIPR_SDMMCSEL, (uint32_t)(__SDMMCCLKSource__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the SDMMC clock </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;SDMMCCLKSource&lt;/strong&gt;</td><td>specifies clock source for SDMMC This parameter can be one of the following values: <ul>
<li>RCC_SDMMCCLKSOURCE_PLL: PLLQ selected as SDMMC clock </li>
<li>RCC_SDMMCCLKSOURCE_PLL2: PLL2R selected as SDMMC clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae34a5e47c3e3a519bfca1f4313a88f9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae34a5e47c3e3a519bfca1f4313a88f9f">&#9670;&nbsp;</a></span>__HAL_RCC_RNG_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_RNG_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RNGCLKSource__</td><td>)</td>
          <td>&#160;&#160;&#160;MODIFY_REG(RCC-&gt;CDCCIP2R, RCC_CDCCIP2R_RNGSEL, (uint32_t)(__RNGCLKSource__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to configure the RNG clock (RNGCLK). </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;RNGCLKSource&lt;/strong&gt;</td><td>specifies the RNG clock source. This parameter can be one of the following values: <ul>
<li>RCC_RNGCLKSOURCE_HSI48: HSI48 selected as RNG clock </li>
<li>RCC_RNGCLKSOURCE_PLL: PLL1Q selected as RNG clock </li>
<li>RCC_RNGCLKSOURCE_LSE: LSE selected as RNG clock </li>
<li>RCC_RNGCLKSOURCE_LSI: LSI selected as RNG clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad8f27c485f7252991877f8e423b73d46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad8f27c485f7252991877f8e423b73d46">&#9670;&nbsp;</a></span>__HAL_RCC_GET_RNG_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_RNG_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((uint32_t)(READ_BIT(RCC-&gt;CDCCIP2R, RCC_CDCCIP2R_RNGSEL)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>macro to get the RNG clock source. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source can be one of the following values: <ul>
<li>RCC_RNGCLKSOURCE_HSI48: HSI48 selected as RNG clock </li>
<li>RCC_RNGCLKSOURCE_PLL: PLL1Q selected as RNG clock </li>
<li>RCC_RNGCLKSOURCE_LSE: LSE selected as RNG clock </li>
<li>RCC_RNGCLKSOURCE_LSI: LSI selected as RNG clock </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga292ca7c84f192778314125ed6d7c8333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga292ca7c84f192778314125ed6d7c8333">&#9670;&nbsp;</a></span>__HAL_RCC_TIMCLKPRESCALER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_TIMCLKPRESCALER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PRESC__</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>值:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {RCC-&gt;CFGR &amp;= ~(<a class="code" href="group___peripheral___registers___bits___definition.html#ga6d6448d5ee420f8cc87b22b1201f5be2">RCC_CFGR_TIMPRE</a>);\</div><div class="line">                                                 RCC-&gt;CFGR |= (__PRESC__);       \</div><div class="line">                                                }<span class="keywordflow">while</span>(0)</div><div class="ttc" id="group___peripheral___registers___bits___definition_html_ga6d6448d5ee420f8cc87b22b1201f5be2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6d6448d5ee420f8cc87b22b1201f5be2">RCC_CFGR_TIMPRE</a></div><div class="ttdeci">#define RCC_CFGR_TIMPRE</div><div class="ttdef"><b>Definition:</b> stm32h750xx.h:14778</div></div>
</div><!-- fragment -->
<p>Macro to configure the Timers clocks prescalers </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;PRESC&lt;/strong&gt;</td><td>specifies the Timers clocks prescalers selection This parameter can be one of the following values: <ul>
<li>RCC_TIMPRES_DESACTIVATED: The Timers kernels clocks prescaler is equal to rcc_hclk1 if D2PPREx is corresponding to division by 1 or 2, else it is equal to 2 x Frcc_pclkx_d2 (default after reset) </li>
<li>RCC_TIMPRES_ACTIVATED: The Timers kernels clocks prescaler is equal to rcc_hclk1 if D2PPREx is corresponding to division by 1, 2 or 4, else it is equal to 4 x Frcc_pclkx_d2 </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafca78bb6fbfed8a31ef7ee030d424b50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafca78bb6fbfed8a31ef7ee030d424b50">&#9670;&nbsp;</a></span>__HAL_RCC_LSECSS_EXTI_ENABLE_IT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LSECSS_EXTI_ENABLE_IT</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(EXTI-&gt;IMR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the RCC LSE CSS Extended Interrupt Line. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa5c2a31f367b8085be517e315b8c0196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa5c2a31f367b8085be517e315b8c0196">&#9670;&nbsp;</a></span>__HAL_RCC_LSECSS_EXTI_DISABLE_IT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LSECSS_EXTI_DISABLE_IT</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;CLEAR_BIT(EXTI-&gt;IMR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the RCC LSE CSS Extended Interrupt Line. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad5f8173d2752512c30375c9ca7890fbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad5f8173d2752512c30375c9ca7890fbc">&#9670;&nbsp;</a></span>__HAL_RCC_LSECSS_EXTI_ENABLE_EVENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LSECSS_EXTI_ENABLE_EVENT</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(EXTI-&gt;EMR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the RCC LSE CSS Event Line. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga20711e52b237c9c598c87d5329a9700f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga20711e52b237c9c598c87d5329a9700f">&#9670;&nbsp;</a></span>__HAL_RCC_LSECSS_EXTI_DISABLE_EVENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LSECSS_EXTI_DISABLE_EVENT</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;CLEAR_BIT(EXTI-&gt;EMR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the RCC LSE CSS Event Line. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga45a0bf105427b24b377125346b2e597d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga45a0bf105427b24b377125346b2e597d">&#9670;&nbsp;</a></span>__HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(EXTI-&gt;FTSR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the RCC LSE CSS Extended Interrupt Falling Trigger. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5b8a28d3896b67495b996d001084885e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b8a28d3896b67495b996d001084885e">&#9670;&nbsp;</a></span>__HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;CLEAR_BIT(EXTI-&gt;FTSR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the RCC LSE CSS Extended Interrupt Falling Trigger. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga14487ed9c109cb494cae4a9762b7c294"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14487ed9c109cb494cae4a9762b7c294">&#9670;&nbsp;</a></span>__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(EXTI-&gt;RTSR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the RCC LSE CSS Extended Interrupt Rising Trigger. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga2746b06cbf0f080a600f3f895c95f3fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2746b06cbf0f080a600f3f895c95f3fb">&#9670;&nbsp;</a></span>__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;CLEAR_BIT(EXTI-&gt;RTSR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the RCC LSE CSS Extended Interrupt Rising Trigger. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga075e9194bfc08b5da32af130a74e7cb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga075e9194bfc08b5da32af130a74e7cb4">&#9670;&nbsp;</a></span>__HAL_RCC_LSECSS_EXTI_ENABLE_RISING_FALLING_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_FALLING_EDGE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>值:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {                                                      \</div><div class="line">    __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE();             \</div><div class="line">    __HAL_RCC_LSECSS_EXTI_ENABLE_FALLING_EDGE();            \</div><div class="line">  } <span class="keywordflow">while</span>(0)</div></div><!-- fragment -->
<p>Enable the RCC LSE CSS Extended Interrupt Rising &amp; Falling Trigger. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gacea34070069d535080039e3067aba82d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacea34070069d535080039e3067aba82d">&#9670;&nbsp;</a></span>__HAL_RCC_LSECSS_EXTI_DISABLE_RISING_FALLING_EDGE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LSECSS_EXTI_DISABLE_RISING_FALLING_EDGE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>值:</b><div class="fragment"><div class="line"><span class="keywordflow">do</span> {                                                       \</div><div class="line">    __HAL_RCC_LSECSS_EXTI_DISABLE_RISING_EDGE();             \</div><div class="line">    __HAL_RCC_LSECSS_EXTI_DISABLE_FALLING_EDGE();            \</div><div class="line">  } <span class="keywordflow">while</span>(0)</div></div><!-- fragment -->
<p>Disable the RCC LSE CSS Extended Interrupt Rising &amp; Falling Trigger. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga65fa248e1dd8c7258a50ba03c4e2ff85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga65fa248e1dd8c7258a50ba03c4e2ff85">&#9670;&nbsp;</a></span>__HAL_RCC_LSECSS_EXTI_GET_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LSECSS_EXTI_GET_FLAG</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(READ_BIT(EXTI-&gt;PR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>) == <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check whether the specified RCC LSE CSS EXTI interrupt flag is set or not. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">EXTI</td><td>RCC LSE CSS Line Status. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6171e2da4b75a993142330025862864f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6171e2da4b75a993142330025862864f">&#9670;&nbsp;</a></span>__HAL_RCC_LSECSS_EXTI_CLEAR_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LSECSS_EXTI_CLEAR_FLAG</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;WRITE_REG(EXTI-&gt;PR1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear the RCC LSE CSS EXTI flag. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac5a7ed26daae142eb6cce551728ee88c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5a7ed26daae142eb6cce551728ee88c">&#9670;&nbsp;</a></span>__HAL_RCC_LSECSS_EXTI_GENERATE_SWIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LSECSS_EXTI_GENERATE_SWIT</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(EXTI-&gt;SWIER1, <a class="el" href="group___r_c_c_ex___e_x_t_i___l_i_n_e___l_s_e_c_s_s.html#ga9b28da23df63fe2a235536edd669d8e9">RCC_EXTI_LINE_LSECSS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate a Software interrupt on the RCC LSE CSS EXTI line. </p>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae7a58e5b7b665d6fdd5af5f444d8ca8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae7a58e5b7b665d6fdd5af5f444d8ca8a">&#9670;&nbsp;</a></span>__HAL_RCC_CRS_ENABLE_IT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_CRS_ENABLE_IT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__INTERRUPT__</td><td>)</td>
          <td>&#160;&#160;&#160;SET_BIT(CRS-&gt;CR, (__INTERRUPT__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the specified CRS interrupts. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;INTERRUPT&lt;/strong&gt;</td><td>specifies the CRS interrupt sources to be enabled. This parameter can be any combination of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#ga772a7eb77eaea0622fb3e3b20275a37f">RCC_CRS_IT_SYNCOK</a> SYNC event OK interrupt </li>
<li><a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#ga8b9e2cbfa3fd8d7c18f81685c24a394f">RCC_CRS_IT_SYNCWARN</a> SYNC warning interrupt </li>
<li><a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#ga01a198f277ff33e6fd5a9c2a6ad908b9">RCC_CRS_IT_ERR</a> Synchronization or trimming error interrupt </li>
<li><a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#gadf2de3907d21dfaea6b2444d66adfe13">RCC_CRS_IT_ESYNC</a> Expected SYNC interrupt </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga83218d96e4d75af9508a18cb81ad1254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83218d96e4d75af9508a18cb81ad1254">&#9670;&nbsp;</a></span>__HAL_RCC_CRS_DISABLE_IT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_CRS_DISABLE_IT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__INTERRUPT__</td><td>)</td>
          <td>&#160;&#160;&#160;CLEAR_BIT(CRS-&gt;CR, (__INTERRUPT__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the specified CRS interrupts. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;INTERRUPT&lt;/strong&gt;</td><td>specifies the CRS interrupt sources to be disabled. This parameter can be any combination of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#ga772a7eb77eaea0622fb3e3b20275a37f">RCC_CRS_IT_SYNCOK</a> SYNC event OK interrupt </li>
<li><a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#ga8b9e2cbfa3fd8d7c18f81685c24a394f">RCC_CRS_IT_SYNCWARN</a> SYNC warning interrupt </li>
<li><a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#ga01a198f277ff33e6fd5a9c2a6ad908b9">RCC_CRS_IT_ERR</a> Synchronization or trimming error interrupt </li>
<li><a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#gadf2de3907d21dfaea6b2444d66adfe13">RCC_CRS_IT_ESYNC</a> Expected SYNC interrupt </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga86642491c37c596d1c07699030d40d48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga86642491c37c596d1c07699030d40d48">&#9670;&nbsp;</a></span>__HAL_RCC_CRS_GET_IT_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_CRS_GET_IT_SOURCE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__INTERRUPT__</td><td>)</td>
          <td>&#160;&#160;&#160;((READ_BIT(CRS-&gt;CR, (__INTERRUPT__)) != 0U) ? SET : RESET)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check whether the CRS interrupt has occurred or not. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;INTERRUPT&lt;/strong&gt;</td><td>specifies the CRS interrupt source to check. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#ga772a7eb77eaea0622fb3e3b20275a37f">RCC_CRS_IT_SYNCOK</a> SYNC event OK interrupt </li>
<li><a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#ga8b9e2cbfa3fd8d7c18f81685c24a394f">RCC_CRS_IT_SYNCWARN</a> SYNC warning interrupt </li>
<li><a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#ga01a198f277ff33e6fd5a9c2a6ad908b9">RCC_CRS_IT_ERR</a> Synchronization or trimming error interrupt </li>
<li><a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#gadf2de3907d21dfaea6b2444d66adfe13">RCC_CRS_IT_ESYNC</a> Expected SYNC interrupt </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of <b>INTERRUPT</b> (SET or RESET). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4c5b57880a8c7e917998d0c6a73351fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c5b57880a8c7e917998d0c6a73351fb">&#9670;&nbsp;</a></span>RCC_CRS_IT_ERROR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CRS_IT_ERROR_MASK&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#ga031f913312b8af1f38dc7c5adcd716f1">RCC_CRS_IT_TRIMOVF</a> | <a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#gaf464654bbdfda5b86982fc4aa5b5a031">RCC_CRS_IT_SYNCERR</a> | <a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#gac6b25a96e779b2f7ee3223101109ee33">RCC_CRS_IT_SYNCMISS</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear the CRS interrupt pending bits </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;INTERRUPT&lt;/strong&gt;</td><td>specifies the interrupt pending bit to clear. This parameter can be any combination of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#ga772a7eb77eaea0622fb3e3b20275a37f">RCC_CRS_IT_SYNCOK</a> SYNC event OK interrupt </li>
<li><a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#ga8b9e2cbfa3fd8d7c18f81685c24a394f">RCC_CRS_IT_SYNCWARN</a> SYNC warning interrupt </li>
<li><a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#ga01a198f277ff33e6fd5a9c2a6ad908b9">RCC_CRS_IT_ERR</a> Synchronization or trimming error interrupt </li>
<li><a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#gadf2de3907d21dfaea6b2444d66adfe13">RCC_CRS_IT_ESYNC</a> Expected SYNC interrupt </li>
<li><a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#ga031f913312b8af1f38dc7c5adcd716f1">RCC_CRS_IT_TRIMOVF</a> Trimming overflow or underflow interrupt </li>
<li><a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#gaf464654bbdfda5b86982fc4aa5b5a031">RCC_CRS_IT_SYNCERR</a> SYNC error interrupt </li>
<li><a class="el" href="group___r_c_c_ex___c_r_s___interrupt___sources.html#gac6b25a96e779b2f7ee3223101109ee33">RCC_CRS_IT_SYNCMISS</a> SYNC missed interrupt </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad40507a114061cddd85528ecc7555e1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad40507a114061cddd85528ecc7555e1b">&#9670;&nbsp;</a></span>__HAL_RCC_CRS_GET_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_CRS_GET_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__FLAG__</td><td>)</td>
          <td>&#160;&#160;&#160;(READ_BIT(CRS-&gt;ISR, (__FLAG__)) == (__FLAG__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check whether the specified CRS flag is set or not. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;FLAG&lt;/strong&gt;</td><td>specifies the flag to check. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___c_r_s___flags.html#ga27e1ae14c7854ca42faf5379bea5ac39">RCC_CRS_FLAG_SYNCOK</a> SYNC event OK </li>
<li><a class="el" href="group___r_c_c_ex___c_r_s___flags.html#ga244c3ca47b8099a79212ab10d8e823c9">RCC_CRS_FLAG_SYNCWARN</a> SYNC warning </li>
<li><a class="el" href="group___r_c_c_ex___c_r_s___flags.html#ga92be7705ece62c427a262355305527fa">RCC_CRS_FLAG_ERR</a> Error </li>
<li><a class="el" href="group___r_c_c_ex___c_r_s___flags.html#ga10697d7c12b710c52c26db522c11986b">RCC_CRS_FLAG_ESYNC</a> Expected SYNC </li>
<li><a class="el" href="group___r_c_c_ex___c_r_s___flags.html#ga4c4c324494f9c6469e53d225242c73d4">RCC_CRS_FLAG_TRIMOVF</a> Trimming overflow or underflow </li>
<li><a class="el" href="group___r_c_c_ex___c_r_s___flags.html#gad49f59e34225920835b69a34f1b4c02b">RCC_CRS_FLAG_SYNCERR</a> SYNC error </li>
<li><a class="el" href="group___r_c_c_ex___c_r_s___flags.html#ga78549e9f343ad843d6e5d45b4e08433c">RCC_CRS_FLAG_SYNCMISS</a> SYNC missed </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of <em>FLAG</em> (TRUE or FALSE). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga39626ad9573958c96dccc66d13b1b6fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39626ad9573958c96dccc66d13b1b6fe">&#9670;&nbsp;</a></span>RCC_CRS_FLAG_ERROR_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_CRS_FLAG_ERROR_MASK&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___r_c_c_ex___c_r_s___flags.html#ga4c4c324494f9c6469e53d225242c73d4">RCC_CRS_FLAG_TRIMOVF</a> | <a class="el" href="group___r_c_c_ex___c_r_s___flags.html#gad49f59e34225920835b69a34f1b4c02b">RCC_CRS_FLAG_SYNCERR</a> | <a class="el" href="group___r_c_c_ex___c_r_s___flags.html#ga78549e9f343ad843d6e5d45b4e08433c">RCC_CRS_FLAG_SYNCMISS</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear the CRS specified FLAG. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">&lt;strong&gt;FLAG&lt;/strong&gt;</td><td>specifies the flag to clear. This parameter can be one of the following values: <ul>
<li><a class="el" href="group___r_c_c_ex___c_r_s___flags.html#ga27e1ae14c7854ca42faf5379bea5ac39">RCC_CRS_FLAG_SYNCOK</a> SYNC event OK </li>
<li><a class="el" href="group___r_c_c_ex___c_r_s___flags.html#ga244c3ca47b8099a79212ab10d8e823c9">RCC_CRS_FLAG_SYNCWARN</a> SYNC warning </li>
<li><a class="el" href="group___r_c_c_ex___c_r_s___flags.html#ga92be7705ece62c427a262355305527fa">RCC_CRS_FLAG_ERR</a> Error </li>
<li><a class="el" href="group___r_c_c_ex___c_r_s___flags.html#ga10697d7c12b710c52c26db522c11986b">RCC_CRS_FLAG_ESYNC</a> Expected SYNC </li>
<li><a class="el" href="group___r_c_c_ex___c_r_s___flags.html#ga4c4c324494f9c6469e53d225242c73d4">RCC_CRS_FLAG_TRIMOVF</a> Trimming overflow or underflow </li>
<li><a class="el" href="group___r_c_c_ex___c_r_s___flags.html#gad49f59e34225920835b69a34f1b4c02b">RCC_CRS_FLAG_SYNCERR</a> SYNC error </li>
<li><a class="el" href="group___r_c_c_ex___c_r_s___flags.html#ga78549e9f343ad843d6e5d45b4e08433c">RCC_CRS_FLAG_SYNCMISS</a> SYNC missed </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>注解</dt><dd>RCC_CRS_FLAG_ERR clears RCC_CRS_FLAG_TRIMOVF, RCC_CRS_FLAG_SYNCERR, RCC_CRS_FLAG_SYNCMISS and consequently RCC_CRS_FLAG_ERR </dd></dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">生成于 2022年 二月 12日 星期六 02:15:48 , 为 Test使用 
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
