Connected to COM3

ClearSy Safety Plateform - Startup
Version 0.7 
Replicas initialisation
PIC 0 - Card 0
(55:55)
nb_global_inputs 11, nb_local_inputs 3, nb_external_inputs 8 
nb_external_inputs 8, nb_external_outputs 8 
Sending configuration to daughter board
Waiting for acknowledge from daughter board
Started
(55:55)
Cycle 1 time: 1945
Cycle 0 time: 25
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 2215
clock 02099 ms | mcu 0 | user time 1944 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 5 | nb_rw_cycle_counter 1 | nb_inter_pic_trame_counter 4
Cycle 1 time: 1950
Cycle 2 time: 284
Cycle 0 time: 20
RW cycle time: 2254
Cycle 1 time: 2062
Cycle 2 time: 279
Cycle 0 time: 17
RW cycle time: 2358
Cycle 1 time: 2107
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2364
Cycle 1 time: 2129
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 2383
Cycle 1 time: 1977
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2237
Cycle 1 time: 2139
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 2406
Cycle 1 time: 2744
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 3011
Cycle 1 time: 1807
Cycle 2 time: 267
Cycle 0 time: 18
RW cycle time: 2092
Cycle 1 time: 2113
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 2375
clock 04264 ms | mcu 0 | user time 2113 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 32 | nb_rw_cycle_counter 10 | nb_inter_pic_trame_counter 31
Cycle 1 time: 2119
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 2372
Cycle 1 time: 1167
Cycle 2 time: 253
Cycle 0 time: 15
RW cycle time: 1435
Cycle 1 time: 1319
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1582
Cycle 1 time: 2422
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2676
Cycle 1 time: 2131
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2385
Cycle 1 time: 2114
Cycle 2 time: 275
Cycle 0 time: 17
RW cycle time: 2406
Cycle 1 time: 1749
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1998
Cycle 1 time: 2280
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 2533
Cycle 1 time: 1809
Cycle 2 time: 273
Cycle 0 time: 15
RW cycle time: 2097
Cycle 1 time: 2087
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2347
clock 06463 ms | mcu 0 | user time 2270 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 62 | nb_rw_cycle_counter 20 | nb_inter_pic_trame_counter 61
Cycle 1 time: 2275
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 2524
Cycle 1 time: 2282
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2541
Cycle 1 time: 1958
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2215
Cycle 1 time: 2142
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2395
Cycle 1 time: 1669
Cycle 2 time: 263
Cycle 0 time: 18
RW cycle time: 1950
Cycle 1 time: 2583
Cycle 2 time: 296
Cycle 0 time: 18
RW cycle time: 2897
Cycle 1 time: 1757
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 2025
Cycle 1 time: 1849
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2107
Cycle 1 time: 1865
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 2131
clock 08480 ms | mcu 0 | user time 1655 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 89 | nb_rw_cycle_counter 29 | nb_inter_pic_trame_counter 88
Cycle 1 time: 1661
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 1906
Cycle 1 time: 2353
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 2616
Cycle 1 time: 1463
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 1734
Cycle 1 time: 1108
Cycle 2 time: 275
Cycle 0 time: 23
RW cycle time: 1406
Cycle 1 time: 1411
Cycle 2 time: 269
Cycle 0 time: 16
RW cycle time: 1696
Cycle 1 time: 1206
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1466
Cycle 1 time: 1473
Cycle 2 time: 279
Cycle 0 time: 16
RW cycle time: 1768
Cycle 1 time: 990
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1256
Cycle 1 time: 1852
Cycle 2 time: 281
Cycle 0 time: 16
RW cycle time: 2149
Cycle 1 time: 1306
Cycle 2 time: 268
Cycle 0 time: 17
RW cycle time: 1591
Cycle 1 time: 1098
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1361
Cycle 1 time: 2176
Cycle 2 time: 264
Cycle 0 time: 20
RW cycle time: 2460
clock 10635 ms | mcu 0 | user time 1797 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 125 | nb_rw_cycle_counter 41 | nb_inter_pic_trame_counter 124
Cycle 1 time: 1803
Cycle 2 time: 258
Cycle 0 time: 15
RW cycle time: 2076
Cycle 1 time: 1799
Cycle 2 time: 296
Cycle 0 time: 19
RW cycle time: 2114
Cycle 1 time: 1531
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1786
Cycle 1 time: 2289
Cycle 2 time: 265
Cycle 0 time: 19
RW cycle time: 2573
Cycle 1 time: 1776
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 2045
Cycle 1 time: 1646
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1902
Cycle 1 time: 1672
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1915
Cycle 1 time: 1329
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1589
Cycle 1 time: 2448
Cycle 2 time: 265
Cycle 0 time: 18
RW cycle time: 2731
Cycle 1 time: 2026
Cycle 2 time: 253
Cycle 0 time: 15
RW cycle time: 2294
clock 12696 ms | mcu 0 | user time 1382 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 155 | nb_rw_cycle_counter 51 | nb_inter_pic_trame_counter 154
Cycle 1 time: 1387
Cycle 2 time: 262
Cycle 0 time: 16
RW cycle time: 1665
Cycle 1 time: 1754
Cycle 2 time: 252
Cycle 0 time: 24
RW cycle time: 2030
Cycle 1 time: 1793
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2046
Cycle 1 time: 1249
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1517
Cycle 1 time: 1132
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1401
Cycle 1 time: 1198
Cycle 2 time: 254
Cycle 0 time: 17
RW cycle time: 1469
Cycle 1 time: 1278
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1532
Cycle 1 time: 980
Cycle 2 time: 274
Cycle 0 time: 20
RW cycle time: 1274
Cycle 1 time: 1101
Cycle 2 time: 284
Cycle 0 time: 21
RW cycle time: 1406
Cycle 1 time: 948
Cycle 2 time: 256
Cycle 0 time: 16
RW cycle time: 1220
Cycle 1 time: 1377
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1640
Cycle 1 time: 1337
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1602
Cycle 1 time: 1924
Cycle 2 time: 254
Cycle 0 time: 22
RW cycle time: 2200
clock 14821 ms | mcu 0 | user time 1632 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 194 | nb_rw_cycle_counter 64 | nb_inter_pic_trame_counter 193
Cycle 1 time: 1638
Cycle 2 time: 261
Cycle 0 time: 18
RW cycle time: 1917
Cycle 1 time: 1538
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1793
Cycle 1 time: 1256
Cycle 2 time: 259
Cycle 0 time: 20
RW cycle time: 1535
Cycle 1 time: 1206
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1467
Cycle 1 time: 1863
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 2124
Cycle 1 time: 1828
Cycle 2 time: 321
Cycle 0 time: 17
RW cycle time: 2166
Cycle 1 time: 2139
Cycle 2 time: 260
Cycle 0 time: 18
RW cycle time: 2417
Cycle 1 time: 1111
Cycle 2 time: 283
Cycle 0 time: 24
RW cycle time: 1418
Cycle 1 time: 2153
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2407
Cycle 1 time: 1894
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 2144
Cycle 1 time: 2157
clock 16836 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 225 | nb_rw_cycle_counter 74 | nb_inter_pic_trame_counter 224
Cycle 2 time: 246
Cycle 0 time: 13
RW cycle time: 2416
Cycle 1 time: 1770
Cycle 2 time: 266
Cycle 0 time: 16
RW cycle time: 2052
Cycle 1 time: 1110
Cycle 2 time: 257
Cycle 0 time: 16
RW cycle time: 1383
Cycle 1 time: 1269
Cycle 2 time: 254
Cycle 0 time: 18
RW cycle time: 1541
Cycle 1 time: 1458
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1718
Cycle 1 time: 1264
Cycle 2 time: 327
Cycle 0 time: 21
RW cycle time: 1612
Cycle 1 time: 1838
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2099
Cycle 1 time: 1476
Cycle 2 time: 293
Cycle 0 time: 19
RW cycle time: 1788
Cycle 1 time: 1872
Cycle 2 time: 285
Cycle 0 time: 20
RW cycle time: 2177
Cycle 1 time: 1323
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1588
Cycle 1 time: 1018
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1269
Cycle 1 time: 1505
Cycle 2 time: 254
Cycle 0 time: 20
RW cycle time: 1779
clock 18876 ms | mcu 0 | user time 1375 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 260 | nb_rw_cycle_counter 86 | nb_inter_pic_trame_counter 259
Cycle 1 time: 1380
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1634
Cycle 1 time: 1591
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1847
Cycle 1 time: 1370
Cycle 2 time: 276
Cycle 0 time: 17
RW cycle time: 1663
Cycle 1 time: 1761
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2013
Cycle 1 time: 1781
Cycle 2 time: 276
Cycle 0 time: 20
RW cycle time: 2077
Cycle 1 time: 2348
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2608
Cycle 1 time: 1269
Cycle 2 time: 271
Cycle 0 time: 17
RW cycle time: 1557
Cycle 1 time: 2006
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 2268
Cycle 1 time: 1327
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1581
Cycle 1 time: 1937
Cycle 2 time: 263
Cycle 0 time: 16
RW cycle time: 2216
Cycle 1 time: 1544
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1807
clock 21004 ms | mcu 0 | user time 1376 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 293 | nb_rw_cycle_counter 97 | nb_inter_pic_trame_counter 292
Cycle 1 time: 1382
Cycle 2 time: 304
Cycle 0 time: 16
RW cycle time: 1702
Cycle 1 time: 1315
Cycle 2 time: 258
Cycle 0 time: 17
RW cycle time: 1590
Cycle 1 time: 1250
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1501
Cycle 1 time: 1261
Cycle 2 time: 265
Cycle 0 time: 16
RW cycle time: 1542
Cycle 1 time: 1068
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1334
Cycle 1 time: 1588
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1841
Cycle 1 time: 1669
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1916
Cycle 1 time: 1632
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1888
Cycle 1 time: 1543
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1800
Cycle 1 time: 1452
Cycle 2 time: 255
Cycle 0 time: 15
RW cycle time: 1722
Cycle 1 time: 1221
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1476
Cycle 1 time: 1508
Cycle 2 time: 226
Cycle 0 time: 15
RW cycle time: 1749
clock 23015 ms | mcu 0 | user time 1426 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 329 | nb_rw_cycle_counter 109 | nb_inter_pic_trame_counter 328
Cycle 1 time: 1432
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1686
Cycle 1 time: 1565
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1825
Cycle 1 time: 1485
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1738
Cycle 1 time: 1320
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1577
Cycle 1 time: 1125
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1383
Cycle 1 time: 1548
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 1818
Cycle 1 time: 1265
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 1533
Cycle 1 time: 1392
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1651
Cycle 1 time: 1547
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1811
Cycle 1 time: 1263
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1514
Cycle 1 time: 1539
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1795
Cycle 1 time: 1896
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 2162
clock 25067 ms | mcu 0 | user time 1459 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 365 | nb_rw_cycle_counter 121 | nb_inter_pic_trame_counter 364
Cycle 1 time: 1465
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1729
Cycle 1 time: 1367
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1628
Cycle 1 time: 1781
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2035
Cycle 1 time: 1166
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1429
Cycle 1 time: 1691
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1946
Cycle 1 time: 1549
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1813
Cycle 1 time: 1658
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1914
Cycle 1 time: 1280
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1540
Cycle 1 time: 1688
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1947
Cycle 1 time: 1677
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1940
Cycle 1 time: 1591
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1848
clock 27078 ms | mcu 0 | user time 1799 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 398 | nb_rw_cycle_counter 132 | nb_inter_pic_trame_counter 397
Cycle 1 time: 1804
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2059
Cycle 1 time: 1550
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1803
Cycle 1 time: 1116
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1366
Cycle 1 time: 1876
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2128
Cycle 1 time: 2244
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2498
Cycle 1 time: 1878
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 2129
Cycle 1 time: 2205
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2465
Cycle 1 time: 1819
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2075
Cycle 1 time: 1693
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1951
Cycle 1 time: 1493
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1749
clock 29144 ms | mcu 0 | user time 2233 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 428 | nb_rw_cycle_counter 142 | nb_inter_pic_trame_counter 427
Cycle 1 time: 2239
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 2485
Cycle 1 time: 1904
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2158
Cycle 1 time: 1516
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1768
Cycle 1 time: 2089
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 2340
Cycle 1 time: 1279
Cycle 2 time: 268
Cycle 0 time: 18
RW cycle time: 1565
Cycle 1 time: 1244
Cycle 2 time: 274
Cycle 0 time: 16
RW cycle time: 1534
Cycle 1 time: 1543
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1810
Cycle 1 time: 1846
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2105
Cycle 1 time: 1741
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 2008
Cycle 1 time: 1733
Cycle 2 time: 260
Cycle 0 time: 15
RW cycle time: 2008
Cycle 1 time: 1439
Cycle 2 time: 260
Cycle 0 time: 16
RW cycle time: 1715
clock 31195 ms | mcu 0 | user time 1251 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 461 | nb_rw_cycle_counter 153 | nb_inter_pic_trame_counter 460
Cycle 1 time: 1257
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1513
Cycle 1 time: 434
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 700
Cycle 1 time: 1812
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 2076
Cycle 1 time: 1400
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1655
Cycle 1 time: 1133
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 1395
Cycle 1 time: 1335
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1600
Cycle 1 time: 1490
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1748
Cycle 1 time: 1322
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1589
Cycle 1 time: 1390
Cycle 2 time: 284
Cycle 0 time: 17
RW cycle time: 1691
Cycle 1 time: 1114
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 1382
Cycle 1 time: 1325
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1580
Cycle 1 time: 1332
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1589
Cycle 1 time: 1343
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 1613
clock 33201 ms | mcu 0 | user time 1176 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 500 | nb_rw_cycle_counter 166 | nb_inter_pic_trame_counter 499
Cycle 1 time: 1182
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1451
Cycle 1 time: 1201
Cycle 2 time: 258
Cycle 0 time: 16
RW cycle time: 1475
Cycle 1 time: 2215
Cycle 2 time: 266
Cycle 0 time: 15
RW cycle time: 2496
Cycle 1 time: 1963
Cycle 2 time: 275
Cycle 0 time: 17
RW cycle time: 2255
Cycle 1 time: 1758
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 2023
Cycle 1 time: 2600
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2860
Cycle 1 time: 1687
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 1956
Cycle 1 time: 1364
Cycle 2 time: 271
Cycle 0 time: 15
RW cycle time: 1650
Cycle 1 time: 1293
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1557
Cycle 1 time: 1238
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1505
clock 35229 ms | mcu 0 | user time 2232 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 530 | nb_rw_cycle_counter 176 | nb_inter_pic_trame_counter 529
Cycle 1 time: 2237
Cycle 2 time: 278
Cycle 0 time: 19
RW cycle time: 2534
Cycle 1 time: 1433
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1700
Cycle 1 time: 1123
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1385
Cycle 1 time: 1199
Cycle 2 time: 264
Cycle 0 time: 16
RW cycle time: 1479
Cycle 1 time: 972
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1239
Cycle 1 time: 1397
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1656
Cycle 1 time: 1268
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1523
Cycle 1 time: 1213
Cycle 2 time: 256
Cycle 0 time: 17
RW cycle time: 1486
Cycle 1 time: 1399
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1659
Cycle 1 time: 1399
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1658
Cycle 1 time: 1058
Cycle 2 time: 256
Cycle 0 time: 15
RW cycle time: 1329
Cycle 1 time: 1177
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1421
Cycle 1 time: 1504
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 1774
clock 37238 ms | mcu 0 | user time 1472 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 569 | nb_rw_cycle_counter 189 | nb_inter_pic_trame_counter 568
Cycle 1 time: 1478
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1725
Cycle 1 time: 1419
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1677
Cycle 1 time: 1244
Cycle 2 time: 274
Cycle 0 time: 15
RW cycle time: 1533
Cycle 1 time: 2141
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 2409
Cycle 1 time: 1590
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1854
Cycle 1 time: 1668
Cycle 2 time: 225
Cycle 0 time: 16
RW cycle time: 1909
Cycle 1 time: 1249
Cycle 2 time: 287
Cycle 0 time: 17
RW cycle time: 1553
Cycle 1 time: 1433
Cycle 2 time: 295
Cycle 0 time: 16
RW cycle time: 1744
Cycle 1 time: 1524
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1773
Cycle 1 time: 1817
Cycle 2 time: 288
Cycle 0 time: 17
RW cycle time: 2122
Cycle 1 time: 1625
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1884
clock 39317 ms | mcu 0 | user time 2078 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 602 | nb_rw_cycle_counter 200 | nb_inter_pic_trame_counter 601
Cycle 1 time: 2084
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2336
Cycle 1 time: 1436
Cycle 2 time: 286
Cycle 0 time: 18
RW cycle time: 1740
Cycle 1 time: 1357
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1606
Cycle 1 time: 1407
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1657
Cycle 1 time: 1706
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1958
Cycle 1 time: 2332
Cycle 2 time: 303
Cycle 0 time: 17
RW cycle time: 2652
Cycle 1 time: 1224
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1488
Cycle 1 time: 1654
Cycle 2 time: 288
Cycle 0 time: 16
RW cycle time: 1958
Cycle 1 time: 1502
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1760
Cycle 1 time: 1479
Cycle 2 time: 281
Cycle 0 time: 16
RW cycle time: 1776
Cycle 1 time: 945
Cycle 2 time: 280
Cycle 0 time: 22
RW cycle time: 1247
Cycle 1 time: 955
Cycle 2 time: 267
Cycle 0 time: 16
RW cycle time: 1238
clock 41435 ms | mcu 0 | user time 1849 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 638 | nb_rw_cycle_counter 212 | nb_inter_pic_trame_counter 637
Cycle 1 time: 1855
Cycle 2 time: 264
Cycle 0 time: 21
RW cycle time: 2140
Cycle 1 time: 1442
Cycle 2 time: 265
Cycle 0 time: 16
RW cycle time: 1723
Cycle 1 time: 1408
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1675
Cycle 1 time: 1129
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1396
Cycle 1 time: 1533
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1798
Cycle 1 time: 1605
Cycle 2 time: 266
Cycle 0 time: 15
RW cycle time: 1886
Cycle 1 time: 1111
Cycle 2 time: 278
Cycle 0 time: 18
RW cycle time: 1407
Cycle 1 time: 1647
Cycle 2 time: 254
Cycle 0 time: 18
RW cycle time: 1919
Cycle 1 time: 1397
Cycle 2 time: 254
Cycle 0 time: 17
RW cycle time: 1668
Cycle 1 time: 1597
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 1863
Cycle 1 time: 1409
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1660
Cycle 1 time: 1705
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1964
clock 43540 ms | mcu 0 | user time 1798 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 674 | nb_rw_cycle_counter 224 | nb_inter_pic_trame_counter 673
Cycle 1 time: 1804
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 2066
Cycle 1 time: 1129
Cycle 2 time: 284
Cycle 0 time: 18
RW cycle time: 1431
Cycle 1 time: 1438
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1703
Cycle 1 time: 1259
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1520
Cycle 1 time: 1717
Cycle 2 time: 273
Cycle 0 time: 16
RW cycle time: 2006
Cycle 1 time: 1706
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1971
Cycle 1 time: 1416
Cycle 2 time: 259
Cycle 0 time: 20
RW cycle time: 1695
Cycle 1 time: 1287
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1546
Cycle 1 time: 995
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1255
Cycle 1 time: 1304
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1562
Cycle 1 time: 1455
Cycle 2 time: 272
Cycle 0 time: 23
RW cycle time: 1750
Cycle 1 time: 1603
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1860
clock 45575 ms | mcu 0 | user time 1786 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 710 | nb_rw_cycle_counter 236 | nb_inter_pic_trame_counter 709
Cycle 1 time: 1792
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 2046
Cycle 1 time: 1545
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1804
Cycle 1 time: 1480
Cycle 2 time: 267
Cycle 0 time: 18
RW cycle time: 1765
Cycle 1 time: 1435
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1696
Cycle 1 time: 1549
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1809
Cycle 1 time: 1329
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1597
Cycle 1 time: 1486
Cycle 2 time: 274
Cycle 0 time: 18
RW cycle time: 1778
Cycle 1 time: 1172
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1440
Cycle 1 time: 1808
Cycle 2 time: 264
Cycle 0 time: 22
RW cycle time: 2094
Cycle 1 time: 1619
Cycle 2 time: 284
Cycle 0 time: 18
RW cycle time: 1921
Cycle 1 time: 787
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1052
Cycle 1 time: 1279
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1548
clock 47627 ms | mcu 0 | user time 1752 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 746 | nb_rw_cycle_counter 248 | nb_inter_pic_trame_counter 745
Cycle 1 time: 1758
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 2022
Cycle 1 time: 1778
Cycle 2 time: 261
Cycle 0 time: 20
RW cycle time: 2059
Cycle 1 time: 1040
Cycle 2 time: 279
Cycle 0 time: 18
RW cycle time: 1337
Cycle 1 time: 1622
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1880
Cycle 1 time: 1702
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1964
Cycle 1 time: 1585
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1843
Cycle 1 time: 1192
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1459
Cycle 1 time: 1176
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1444
Cycle 1 time: 1843
Cycle 2 time: 295
Cycle 0 time: 19
RW cycle time: 2157
Cycle 1 time: 1530
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1791
Cycle 1 time: 1924
Cycle 2 time: 259
Cycle 0 time: 17
RW cycle time: 2200
Cycle 1 time: 1568
clock 49651 ms | mcu 0 | user time 271 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 780 | nb_rw_cycle_counter 259 | nb_inter_pic_trame_counter 779
Cycle 2 time: 278
Cycle 0 time: 13
RW cycle time: 1859
Cycle 1 time: 1538
Cycle 2 time: 271
Cycle 0 time: 16
RW cycle time: 1825
Cycle 1 time: 1463
Cycle 2 time: 261
Cycle 0 time: 17
RW cycle time: 1741
Cycle 1 time: 1496
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1764
Cycle 1 time: 1150
Cycle 2 time: 292
Cycle 0 time: 18
RW cycle time: 1460
Cycle 1 time: 1161
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1426
Cycle 1 time: 1801
Cycle 2 time: 271
Cycle 0 time: 16
RW cycle time: 2088
Cycle 1 time: 1315
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1580
Cycle 1 time: 1224
Cycle 2 time: 276
Cycle 0 time: 16
RW cycle time: 1516
Cycle 1 time: 1395
Cycle 2 time: 260
Cycle 0 time: 16
RW cycle time: 1671
Cycle 1 time: 1225
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1482
Cycle 1 time: 1826
Cycle 2 time: 230
Cycle 0 time: 19
RW cycle time: 2075
clock 51658 ms | mcu 0 | user time 1422 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 815 | nb_rw_cycle_counter 271 | nb_inter_pic_trame_counter 814
Cycle 1 time: 1428
Cycle 2 time: 255
Cycle 0 time: 19
RW cycle time: 1702
Cycle 1 time: 1530
Cycle 2 time: 257
Cycle 0 time: 18
RW cycle time: 1805
Cycle 1 time: 1464
Cycle 2 time: 256
Cycle 0 time: 18
RW cycle time: 1738
Cycle 1 time: 1398
Cycle 2 time: 268
Cycle 0 time: 19
RW cycle time: 1685
Cycle 1 time: 1576
Cycle 2 time: 249
Cycle 0 time: 15
RW cycle time: 1840
Cycle 1 time: 1491
Cycle 2 time: 278
Cycle 0 time: 15
RW cycle time: 1784
Cycle 1 time: 2425
Cycle 2 time: 322
Cycle 0 time: 20
RW cycle time: 2767
Cycle 1 time: 1297
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1558
Cycle 1 time: 1199
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1457
Cycle 1 time: 1797
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 2062
Cycle 1 time: 1081
Cycle 2 time: 294
Cycle 0 time: 21
RW cycle time: 1396
Cycle 1 time: 1593
clock 53679 ms | mcu 0 | user time 247 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 849 | nb_rw_cycle_counter 282 | nb_inter_pic_trame_counter 848
Cycle 2 time: 254
Cycle 0 time: 13
RW cycle time: 1860
Cycle 1 time: 1581
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1842
Cycle 1 time: 1401
Cycle 2 time: 260
Cycle 0 time: 17
RW cycle time: 1678
Cycle 1 time: 1600
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1861
Cycle 1 time: 1489
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1749
Cycle 1 time: 1547
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1805
Cycle 1 time: 957
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1224
Cycle 1 time: 1190
Cycle 2 time: 265
Cycle 0 time: 17
RW cycle time: 1472
Cycle 1 time: 1536
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1796
Cycle 1 time: 1780
Cycle 2 time: 269
Cycle 0 time: 17
RW cycle time: 2066
Cycle 1 time: 928
Cycle 2 time: 264
Cycle 0 time: 16
RW cycle time: 1208
Cycle 1 time: 1122
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1385
clock 55687 ms | mcu 0 | user time 1974 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 884 | nb_rw_cycle_counter 294 | nb_inter_pic_trame_counter 883
Cycle 1 time: 1980
Cycle 2 time: 255
Cycle 0 time: 17
RW cycle time: 2252
Cycle 1 time: 1310
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1573
Cycle 1 time: 1393
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1647
Cycle 1 time: 1336
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1596
Cycle 1 time: 1740
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2000
Cycle 1 time: 1294
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1551
Cycle 1 time: 1574
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1841
Cycle 1 time: 1474
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1731
Cycle 1 time: 1720
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1979
Cycle 1 time: 1635
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1887
Cycle 1 time: 1750
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 2006
Cycle 1 time: 1685
clock 57691 ms | mcu 0 | user time 263 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 918 | nb_rw_cycle_counter 305 | nb_inter_pic_trame_counter 917
Cycle 2 time: 269
Cycle 0 time: 13
RW cycle time: 1967
Cycle 1 time: 1193
Cycle 2 time: 280
Cycle 0 time: 17
RW cycle time: 1490
Cycle 1 time: 1371
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1639
Cycle 1 time: 1935
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2188
Cycle 1 time: 1958
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 2219
Cycle 1 time: 1695
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1952
Cycle 1 time: 1216
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1469
Cycle 1 time: 1193
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1439
Cycle 1 time: 1836
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2088
Cycle 1 time: 1454
Cycle 2 time: 265
Cycle 0 time: 16
RW cycle time: 1735
Cycle 1 time: 1829
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2086
clock 59700 ms | mcu 0 | user time 1761 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 950 | nb_rw_cycle_counter 316 | nb_inter_pic_trame_counter 949
Cycle 1 time: 1767
Cycle 2 time: 268
Cycle 0 time: 17
RW cycle time: 2052
Cycle 1 time: 1789
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2048
Cycle 1 time: 1416
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 1684
Cycle 1 time: 1252
Cycle 2 time: 265
Cycle 0 time: 17
RW cycle time: 1534
Cycle 1 time: 1594
Cycle 2 time: 257
Cycle 0 time: 16
RW cycle time: 1867
Cycle 1 time: 1639
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1898
Cycle 1 time: 1214
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1467
Cycle 1 time: 1453
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1705
Cycle 1 time: 1349
Cycle 2 time: 255
Cycle 0 time: 16
RW cycle time: 1620
Cycle 1 time: 1462
Cycle 2 time: 255
Cycle 0 time: 17
RW cycle time: 1734
Cycle 1 time: 1775
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2032
Cycle 1 time: 1351
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1604
clock 61796 ms | mcu 0 | user time 1479 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 986 | nb_rw_cycle_counter 328 | nb_inter_pic_trame_counter 985
Cycle 1 time: 1484
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1733
Cycle 1 time: 1554
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1810
Cycle 1 time: 1761
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2014
Cycle 1 time: 1086
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1339
Cycle 1 time: 1397
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1661
Cycle 1 time: 1541
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1800
Cycle 1 time: 1753
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2012
Cycle 1 time: 1546
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1804
Cycle 1 time: 1478
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1744
Cycle 1 time: 1433
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1692
Cycle 1 time: 1016
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1279
Cycle 1 time: 1335
Cycle 2 time: 271
Cycle 0 time: 16
RW cycle time: 1622
clock 63901 ms | mcu 0 | user time 2019 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1022 | nb_rw_cycle_counter 340 | nb_inter_pic_trame_counter 1021
Cycle 1 time: 2025
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2278
Cycle 1 time: 1253
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1515
Cycle 1 time: 1355
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1616
Cycle 1 time: 1188
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1446
Cycle 1 time: 1568
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1830
Cycle 1 time: 1449
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1710
Cycle 1 time: 2030
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2288
Cycle 1 time: 1613
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1868
Cycle 1 time: 1695
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1955
Cycle 1 time: 1842
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2100
Cycle 1 time: 1672
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1928
Cycle 1 time: 1109
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1365
clock 66059 ms | mcu 0 | user time 1701 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1058 | nb_rw_cycle_counter 352 | nb_inter_pic_trame_counter 1057
Cycle 1 time: 1707
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1969
Cycle 1 time: 1500
Cycle 2 time: 260
Cycle 0 time: 16
RW cycle time: 1776
Cycle 1 time: 1310
Cycle 2 time: 257
Cycle 0 time: 19
RW cycle time: 1586
Cycle 1 time: 1588
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1844
Cycle 1 time: 1572
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1826
Cycle 1 time: 1600
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 1869
Cycle 1 time: 1809
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2068
Cycle 1 time: 997
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1259
Cycle 1 time: 1529
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1787
Cycle 1 time: 1458
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1716
Cycle 1 time: 1528
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1787
Cycle 1 time: 1471
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1734
clock 68122 ms | mcu 0 | user time 1110 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1094 | nb_rw_cycle_counter 364 | nb_inter_pic_trame_counter 1093
Cycle 1 time: 1115
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1383
Cycle 1 time: 1206
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1459
Cycle 1 time: 1450
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1709
Cycle 1 time: 1551
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1813
Cycle 1 time: 1779
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2039
Cycle 1 time: 1786
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2041
Cycle 1 time: 1086
Cycle 2 time: 269
Cycle 0 time: 19
RW cycle time: 1374
Cycle 1 time: 1240
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1496
Cycle 1 time: 1430
Cycle 2 time: 257
Cycle 0 time: 16
RW cycle time: 1703
Cycle 1 time: 1512
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1774
Cycle 1 time: 1060
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1316
Cycle 1 time: 1199
Cycle 2 time: 283
Cycle 0 time: 18
RW cycle time: 1500
clock 70184 ms | mcu 0 | user time 2127 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1130 | nb_rw_cycle_counter 376 | nb_inter_pic_trame_counter 1129
Cycle 1 time: 2133
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 2383
Cycle 1 time: 2187
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 2439
Cycle 1 time: 1629
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1887
Cycle 1 time: 1434
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1689
Cycle 1 time: 1927
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2185
Cycle 1 time: 1066
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1331
Cycle 1 time: 1744
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1999
Cycle 1 time: 1340
Cycle 2 time: 251
Cycle 0 time: 15
RW cycle time: 1606
Cycle 1 time: 1195
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1459
Cycle 1 time: 1988
Cycle 2 time: 255
Cycle 0 time: 18
RW cycle time: 2261
Cycle 1 time: 1482
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1752
Cycle 1 time: 991
clock 72194 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1164 | nb_rw_cycle_counter 387 | nb_inter_pic_trame_counter 1163
Cycle 2 time: 249
Cycle 0 time: 14
RW cycle time: 1254
Cycle 1 time: 1202
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1461
Cycle 1 time: 1408
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1662
Cycle 1 time: 1810
Cycle 2 time: 264
Cycle 0 time: 18
RW cycle time: 2092
Cycle 1 time: 1235
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1495
Cycle 1 time: 1090
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1344
Cycle 1 time: 1566
Cycle 2 time: 250
Cycle 0 time: 15
RW cycle time: 1831
Cycle 1 time: 1316
Cycle 2 time: 255
Cycle 0 time: 16
RW cycle time: 1587
Cycle 1 time: 1827
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 2088
Cycle 1 time: 1143
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1403
Cycle 1 time: 1257
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1517
Cycle 1 time: 1322
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1577
Cycle 1 time: 1330
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1584
clock 74352 ms | mcu 0 | user time 1916 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1202 | nb_rw_cycle_counter 400 | nb_inter_pic_trame_counter 1201
Cycle 1 time: 1922
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 2167
Cycle 1 time: 1200
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1460
Cycle 1 time: 1684
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1938
Cycle 1 time: 1528
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1790
Cycle 1 time: 1635
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1895
Cycle 1 time: 920
Cycle 2 time: 260
Cycle 0 time: 17
RW cycle time: 1197
Cycle 1 time: 972
Cycle 2 time: 312
Cycle 0 time: 22
RW cycle time: 1306
Cycle 1 time: 1203
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1462
Cycle 1 time: 1426
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1695
Cycle 1 time: 1893
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 2158
Cycle 1 time: 1026
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1280
Cycle 1 time: 1325
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1579
Cycle 1 time: 1322
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 1593
clock 76452 ms | mcu 0 | user time 1396 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1241 | nb_rw_cycle_counter 413 | nb_inter_pic_trame_counter 1240
Cycle 1 time: 1402
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1659
Cycle 1 time: 1293
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1552
Cycle 1 time: 1446
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1712
Cycle 1 time: 1894
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2149
Cycle 1 time: 1567
Cycle 2 time: 263
Cycle 0 time: 16
RW cycle time: 1846
Cycle 1 time: 1922
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2181
Cycle 1 time: 1438
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1695
Cycle 1 time: 994
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 1843
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 2107
Cycle 1 time: 1656
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1912
Cycle 1 time: 1769
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 2020
clock 78462 ms | mcu 0 | user time 1414 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1274 | nb_rw_cycle_counter 424 | nb_inter_pic_trame_counter 1273
Cycle 1 time: 1420
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1675
Cycle 1 time: 1968
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2224
Cycle 1 time: 1541
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1803
Cycle 1 time: 2263
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2523
Cycle 1 time: 1717
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1980
Cycle 1 time: 1403
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1666
Cycle 1 time: 1431
Cycle 2 time: 269
Cycle 0 time: 17
RW cycle time: 1717
Cycle 1 time: 1766
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 2036
Cycle 1 time: 1595
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1863
Cycle 1 time: 1631
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1891
Cycle 1 time: 1822
clock 80464 ms | mcu 0 | user time 233 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1305 | nb_rw_cycle_counter 434 | nb_inter_pic_trame_counter 1304
Cycle 2 time: 239
Cycle 0 time: 13
RW cycle time: 2074
Cycle 1 time: 1489
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1757
Cycle 1 time: 1119
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1377
Cycle 1 time: 899
Cycle 2 time: 261
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 1206
Cycle 2 time: 288
Cycle 0 time: 21
RW cycle time: 1515
Cycle 1 time: 2037
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 2298
Cycle 1 time: 1844
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 2110
Cycle 1 time: 1462
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1732
Cycle 1 time: 1050
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1312
Cycle 1 time: 1193
Cycle 2 time: 350
Cycle 0 time: 22
RW cycle time: 1565
Cycle 1 time: 952
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1209
Cycle 1 time: 1411
Cycle 2 time: 256
Cycle 0 time: 17
RW cycle time: 1684
Cycle 1 time: 1109
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1361
Cycle 1 time: 856
clock 82485 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1344 | nb_rw_cycle_counter 447 | nb_inter_pic_trame_counter 1343
Cycle 2 time: 245
Cycle 0 time: 14
RW cycle time: 1115
Cycle 1 time: 1361
Cycle 2 time: 258
Cycle 0 time: 16
RW cycle time: 1635
Cycle 1 time: 1509
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1772
Cycle 1 time: 2302
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 2567
Cycle 1 time: 2229
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 2496
Cycle 1 time: 1985
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 2247
Cycle 1 time: 2106
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2365
Cycle 1 time: 2838
Cycle 2 time: 266
Cycle 0 time: 17
RW cycle time: 3121
Cycle 1 time: 1676
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1931
clock 84552 ms | mcu 0 | user time 2512 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1370 | nb_rw_cycle_counter 456 | nb_inter_pic_trame_counter 1369
Cycle 1 time: 2518
Cycle 2 time: 255
Cycle 0 time: 19
RW cycle time: 2792
Cycle 1 time: 1446
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1708
Cycle 1 time: 2873
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 3134
Cycle 1 time: 1882
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2134
Cycle 1 time: 2275
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 2527
Cycle 1 time: 1802
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2056
Cycle 1 time: 1809
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2069
Cycle 1 time: 1810
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2066
Cycle 1 time: 2121
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 2390
clock 86631 ms | mcu 0 | user time 2433 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1397 | nb_rw_cycle_counter 465 | nb_inter_pic_trame_counter 1396
Cycle 1 time: 2439
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2698
Cycle 1 time: 1965
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 2231
Cycle 1 time: 1839
Cycle 2 time: 314
Cycle 0 time: 20
RW cycle time: 2173
Cycle 1 time: 2217
Cycle 2 time: 258
Cycle 0 time: 22
RW cycle time: 2497
Cycle 1 time: 2567
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2824
Cycle 1 time: 2273
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 2535
Cycle 1 time: 1980
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 2241
Cycle 1 time: 2124
Cycle 2 time: 274
Cycle 0 time: 16
RW cycle time: 2414
Cycle 1 time: 1630
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1896
clock 88750 ms | mcu 0 | user time 2112 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1424 | nb_rw_cycle_counter 474 | nb_inter_pic_trame_counter 1423
Cycle 1 time: 2118
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 2369
Cycle 1 time: 1482
Cycle 2 time: 256
Cycle 0 time: 19
RW cycle time: 1757
Cycle 1 time: 1318
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1570
Cycle 1 time: 1665
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1923
Cycle 1 time: 1955
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 2208
Cycle 1 time: 2154
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 2422
Cycle 1 time: 2321
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 2574
Cycle 1 time: 1985
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 2236
Cycle 1 time: 2446
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2699
Cycle 1 time: 1955
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2212
clock 90948 ms | mcu 0 | user time 2120 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1454 | nb_rw_cycle_counter 484 | nb_inter_pic_trame_counter 1453
Cycle 1 time: 2126
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 2374
Cycle 1 time: 2265
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 2514
Cycle 1 time: 1647
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1899
Cycle 1 time: 2130
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2390
Cycle 1 time: 2115
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 2366
Cycle 1 time: 2463
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 2714
Cycle 1 time: 1799
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 2062
Cycle 1 time: 2209
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2467
Cycle 1 time: 2117
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2377
clock 93013 ms | mcu 0 | user time 1611 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1481 | nb_rw_cycle_counter 493 | nb_inter_pic_trame_counter 1480
Cycle 1 time: 1617
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 1888
Cycle 1 time: 2580
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2840
Cycle 1 time: 2423
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2683
Cycle 1 time: 1755
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 2018
Cycle 1 time: 1706
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1966
Cycle 1 time: 2138
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 2386
Cycle 1 time: 1815
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2072
Cycle 1 time: 1902
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 2152
Cycle 1 time: 1691
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1947
Cycle 1 time: 1648
clock 95037 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1509 | nb_rw_cycle_counter 502 | nb_inter_pic_trame_counter 1508
Cycle 2 time: 251
Cycle 0 time: 13
RW cycle time: 1912
Cycle 1 time: 1631
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1895
Cycle 1 time: 1655
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1909
Cycle 1 time: 1866
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 2130
Cycle 1 time: 2054
Cycle 2 time: 258
Cycle 0 time: 17
RW cycle time: 2329
Cycle 1 time: 1302
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1559
Cycle 1 time: 1852
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 2114
Cycle 1 time: 1366
Cycle 2 time: 271
Cycle 0 time: 17
RW cycle time: 1654
Cycle 1 time: 1900
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 2169
Cycle 1 time: 1720
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1984
Cycle 1 time: 1472
Cycle 2 time: 261
Cycle 0 time: 15
RW cycle time: 1748
clock 97138 ms | mcu 0 | user time 1500 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1541 | nb_rw_cycle_counter 513 | nb_inter_pic_trame_counter 1540
Cycle 1 time: 1506
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1765
Cycle 1 time: 1603
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1865
Cycle 1 time: 1719
Cycle 2 time: 267
Cycle 0 time: 16
RW cycle time: 2002
Cycle 1 time: 1843
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2101
Cycle 1 time: 1388
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1654
Cycle 1 time: 1795
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2051
Cycle 1 time: 1484
Cycle 2 time: 254
Cycle 0 time: 20
RW cycle time: 1758
Cycle 1 time: 1185
Cycle 2 time: 339
Cycle 0 time: 18
RW cycle time: 1542
Cycle 1 time: 1312
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1567
Cycle 1 time: 1065
Cycle 2 time: 258
Cycle 0 time: 17
RW cycle time: 1340
Cycle 1 time: 898
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1156
Cycle 1 time: 848
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 1005
Cycle 2 time: 241
Cycle 0 time: 24
RW cycle time: 1270
clock 99210 ms | mcu 0 | user time 1044 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1580 | nb_rw_cycle_counter 526 | nb_inter_pic_trame_counter 1579
Cycle 1 time: 1049
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 1315
Cycle 1 time: 1189
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1449
Cycle 1 time: 848
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 1198
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1454
Cycle 1 time: 1046
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1303
Cycle 1 time: 999
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1257
Cycle 1 time: 1143
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1402
Cycle 1 time: 1245
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1506
Cycle 1 time: 897
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 1163
Cycle 1 time: 1234
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1493
Cycle 1 time: 1554
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1807
Cycle 1 time: 2306
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 2554
Cycle 1 time: 1399
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1664
Cycle 1 time: 1288
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1546
clock 101321 ms | mcu 0 | user time 1128 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1622 | nb_rw_cycle_counter 540 | nb_inter_pic_trame_counter 1621
Cycle 1 time: 1134
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1389
Cycle 1 time: 1134
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1394
Cycle 1 time: 1005
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1267
Cycle 1 time: 971
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1226
Cycle 1 time: 1064
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1320
Cycle 1 time: 1480
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1736
Cycle 1 time: 1275
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1535
Cycle 1 time: 1665
Cycle 2 time: 229
Cycle 0 time: 15
RW cycle time: 1909
Cycle 1 time: 1369
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1624
Cycle 1 time: 1273
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1533
Cycle 1 time: 831
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1088
Cycle 1 time: 923
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 1017
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1270
Cycle 1 time: 1675
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1927
clock 103375 ms | mcu 0 | user time 1275 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1664 | nb_rw_cycle_counter 554 | nb_inter_pic_trame_counter 1663
Cycle 1 time: 1281
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1528
Cycle 1 time: 1800
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 2065
Cycle 1 time: 1508
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1769
Cycle 1 time: 1969
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2228
Cycle 1 time: 2111
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2368
Cycle 1 time: 1976
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 2232
Cycle 1 time: 1669
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1928
Cycle 1 time: 1066
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 1334
Cycle 1 time: 1185
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1449
Cycle 1 time: 1548
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1815
Cycle 1 time: 1391
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1649
clock 105477 ms | mcu 0 | user time 1930 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1697 | nb_rw_cycle_counter 565 | nb_inter_pic_trame_counter 1696
Cycle 1 time: 1936
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 2205
Cycle 1 time: 1853
Cycle 2 time: 260
Cycle 0 time: 21
RW cycle time: 2134
Cycle 1 time: 1380
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1633
Cycle 1 time: 926
Cycle 2 time: 255
Cycle 0 time: 16
RW cycle time: 1197
Cycle 1 time: 1458
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1709
Cycle 1 time: 1342
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1603
Cycle 1 time: 1204
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1464
Cycle 1 time: 1217
Cycle 2 time: 270
Cycle 0 time: 17
RW cycle time: 1504
Cycle 1 time: 1458
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1727
Cycle 1 time: 1932
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2191
Cycle 1 time: 1563
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1828
Cycle 1 time: 1314
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1568
Cycle 1 time: 1081
clock 107493 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1734 | nb_rw_cycle_counter 577 | nb_inter_pic_trame_counter 1733
Cycle 2 time: 249
Cycle 0 time: 13
RW cycle time: 1343
Cycle 1 time: 1736
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1993
Cycle 1 time: 1476
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1735
Cycle 1 time: 1407
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1664
Cycle 1 time: 2621
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 2879
Cycle 1 time: 1375
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1630
Cycle 1 time: 1326
Cycle 2 time: 258
Cycle 0 time: 20
RW cycle time: 1604
Cycle 1 time: 1613
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1878
Cycle 1 time: 1263
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1514
Cycle 1 time: 1559
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1819
Cycle 1 time: 1497
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1763
Cycle 1 time: 977
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1235
clock 109606 ms | mcu 0 | user time 1403 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1769 | nb_rw_cycle_counter 589 | nb_inter_pic_trame_counter 1768
Cycle 1 time: 1409
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1669
Cycle 1 time: 1294
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1561
Cycle 1 time: 1586
Cycle 2 time: 252
Cycle 0 time: 22
RW cycle time: 1860
Cycle 1 time: 1240
Cycle 2 time: 250
Cycle 0 time: 24
RW cycle time: 1514
Cycle 1 time: 1825
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 2093
Cycle 1 time: 1804
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2062
Cycle 1 time: 1976
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 2240
Cycle 1 time: 1615
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1873
Cycle 1 time: 2078
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 2342
Cycle 1 time: 1269
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1529
Cycle 1 time: 1330
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1592
clock 111678 ms | mcu 0 | user time 1780 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1802 | nb_rw_cycle_counter 600 | nb_inter_pic_trame_counter 1801
Cycle 1 time: 1786
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 2052
Cycle 1 time: 1435
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1694
Cycle 1 time: 1566
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1826
Cycle 1 time: 1664
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1920
Cycle 1 time: 1128
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1383
Cycle 1 time: 1516
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1774
Cycle 1 time: 1598
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1850
Cycle 1 time: 1868
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 2126
Cycle 1 time: 1230
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1486
Cycle 1 time: 1062
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1321
Cycle 1 time: 1458
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1720
Cycle 1 time: 1694
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1957
clock 113779 ms | mcu 0 | user time 1682 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1838 | nb_rw_cycle_counter 612 | nb_inter_pic_trame_counter 1837
Cycle 1 time: 1688
Cycle 2 time: 264
Cycle 0 time: 19
RW cycle time: 1971
Cycle 1 time: 1029
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1284
Cycle 1 time: 1322
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1577
Cycle 1 time: 1386
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1652
Cycle 1 time: 1540
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1810
Cycle 1 time: 1945
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2197
Cycle 1 time: 2087
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2340
Cycle 1 time: 1419
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 1687
Cycle 1 time: 1327
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 1597
Cycle 1 time: 1066
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1320
Cycle 1 time: 773
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1028
Cycle 1 time: 1639
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1898
clock 115813 ms | mcu 0 | user time 1660 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1874 | nb_rw_cycle_counter 624 | nb_inter_pic_trame_counter 1873
Cycle 1 time: 1666
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1917
Cycle 1 time: 1051
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1312
Cycle 1 time: 1491
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1745
Cycle 1 time: 2238
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 2500
Cycle 1 time: 2247
Cycle 2 time: 260
Cycle 0 time: 18
RW cycle time: 2525
Cycle 1 time: 1320
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1577
Cycle 1 time: 1620
Cycle 2 time: 291
Cycle 0 time: 19
RW cycle time: 1930
Cycle 1 time: 1426
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1682
Cycle 1 time: 972
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1234
Cycle 1 time: 1141
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1400
Cycle 1 time: 1059
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1313
Cycle 1 time: 1566
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1824
clock 117902 ms | mcu 0 | user time 1595 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1910 | nb_rw_cycle_counter 636 | nb_inter_pic_trame_counter 1909
Cycle 1 time: 1601
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1855
Cycle 1 time: 1901
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2158
Cycle 1 time: 1409
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1669
Cycle 1 time: 1063
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1330
Cycle 1 time: 843
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1095
Cycle 1 time: 1065
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1322
Cycle 1 time: 1347
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1600
Cycle 1 time: 1223
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1482
Cycle 1 time: 2011
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2271
Cycle 1 time: 1334
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1586
Cycle 1 time: 1682
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1935
Cycle 1 time: 1075
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1332
Cycle 1 time: 1411
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1670
clock 120061 ms | mcu 0 | user time 1879 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1949 | nb_rw_cycle_counter 649 | nb_inter_pic_trame_counter 1948
Cycle 1 time: 1885
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 2137
Cycle 1 time: 1795
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 2046
Cycle 1 time: 1329
Cycle 2 time: 272
Cycle 0 time: 16
RW cycle time: 1617
Cycle 1 time: 1095
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1351
Cycle 1 time: 854
Cycle 2 time: 293
Cycle 0 time: 16
RW cycle time: 1163
Cycle 1 time: 1157
Cycle 2 time: 274
Cycle 0 time: 18
RW cycle time: 1449
Cycle 1 time: 1157
Cycle 2 time: 268
Cycle 0 time: 16
RW cycle time: 1441
Cycle 1 time: 1814
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2068
Cycle 1 time: 1280
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1534
Cycle 1 time: 1296
Cycle 2 time: 306
Cycle 0 time: 20
RW cycle time: 1622
Cycle 1 time: 1229
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1488
Cycle 1 time: 968
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1226
Cycle 1 time: 1273
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1533
clock 122090 ms | mcu 0 | user time 1493 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 1988 | nb_rw_cycle_counter 662 | nb_inter_pic_trame_counter 1987
Cycle 1 time: 1499
Cycle 2 time: 232
Cycle 0 time: 19
RW cycle time: 1750
Cycle 1 time: 858
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1116
Cycle 1 time: 924
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 1063
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1325
Cycle 1 time: 1238
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1499
Cycle 1 time: 1002
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1261
Cycle 1 time: 940
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1196
Cycle 1 time: 945
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1200
Cycle 1 time: 1179
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1436
Cycle 1 time: 1061
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1318
Cycle 1 time: 1269
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1531
Cycle 1 time: 1650
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1904
Cycle 1 time: 2305
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 2558
Cycle 1 time: 1489
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1752
clock 124175 ms | mcu 0 | user time 1324 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 2030 | nb_rw_cycle_counter 676 | nb_inter_pic_trame_counter 2029
Cycle 1 time: 1330
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1595
Cycle 1 time: 1629
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1886
Cycle 1 time: 1317
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1575
Cycle 1 time: 1340
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1599
Cycle 1 time: 1593
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1855
Cycle 1 time: 1539
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1795
Cycle 1 time: 2128
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2385
Cycle 1 time: 1662
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1923
Cycle 1 time: 1795
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 2059
Cycle 1 time: 1472
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1725
Cycle 1 time: 1966
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2228
clock 126287 ms | mcu 0 | user time 1812 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 2063 | nb_rw_cycle_counter 687 | nb_inter_pic_trame_counter 2062
Cycle 1 time: 1818
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 2078
Cycle 1 time: 1490
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1742
Cycle 1 time: 2143
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 2399
Cycle 1 time: 1965
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2223
Cycle 1 time: 1486
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1740
Cycle 1 time: 1670
Cycle 2 time: 302
Cycle 0 time: 22
RW cycle time: 1994
Cycle 1 time: 2192
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2450
Cycle 1 time: 1704
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1961
Cycle 1 time: 1370
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1624
Cycle 1 time: 1498
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1752
Cycle 1 time: 1128
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1374
clock 128367 ms | mcu 0 | user time 1283 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 2096 | nb_rw_cycle_counter 698 | nb_inter_pic_trame_counter 2095
Cycle 1 time: 1289
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1544
Cycle 1 time: 1614
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1866
Cycle 1 time: 1508
Cycle 2 time: 227
Cycle 0 time: 15
RW cycle time: 1750
Cycle 1 time: 836
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1093
Cycle 1 time: 929
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1182
Cycle 1 time: 1537
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1800
Cycle 1 time: 1566
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1831
Cycle 1 time: 979
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1234
Cycle 1 time: 1306
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1570
Cycle 1 time: 1802
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 2053
Cycle 1 time: 1987
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 2238
Cycle 1 time: 1328
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1586
Cycle 1 time: 1164
Cycle 2 time: 274
Cycle 0 time: 16
RW cycle time: 1454
clock 130521 ms | mcu 0 | user time 1615 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 2135 | nb_rw_cycle_counter 711 | nb_inter_pic_trame_counter 2134
Cycle 1 time: 1621
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 1892
Cycle 1 time: 1320
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1581
Cycle 1 time: 1320
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1576
Cycle 1 time: 1337
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1587
Cycle 1 time: 2293
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2552
Cycle 1 time: 1196
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1444
Cycle 1 time: 1965
Cycle 2 time: 238
Cycle 0 time: 21
RW cycle time: 2224
Cycle 1 time: 1326
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1585
Cycle 1 time: 1830
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2086
Cycle 1 time: 1197
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1462
Cycle 1 time: 1706
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1966
Cycle 1 time: 946
Cycle 2 time: 276
Cycle 0 time: 16
RW cycle time: 1238
clock 132611 ms | mcu 0 | user time 1325 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 2171 | nb_rw_cycle_counter 723 | nb_inter_pic_trame_counter 2170
Cycle 1 time: 1331
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1587
Cycle 1 time: 2019
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2276
Cycle 1 time: 1775
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2027
Cycle 1 time: 1931
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2188
Cycle 1 time: 1224
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1480
Cycle 1 time: 1647
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1908
Cycle 1 time: 1809
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2064
Cycle 1 time: 1818
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2075
Cycle 1 time: 1804
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2059
Cycle 1 time: 877
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1132
Cycle 1 time: 1093
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1348
clock 134644 ms | mcu 0 | user time 1515 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 2204 | nb_rw_cycle_counter 734 | nb_inter_pic_trame_counter 2203
Cycle 1 time: 1521
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1780
Cycle 1 time: 1877
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 2139
Cycle 1 time: 1699
Cycle 2 time: 268
Cycle 0 time: 21
RW cycle time: 1988
Cycle 1 time: 895
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1160
Cycle 1 time: 981
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1243
Cycle 1 time: 1719
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1979
Cycle 1 time: 1458
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1717
Cycle 1 time: 1644
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1900
Cycle 1 time: 1523
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1783
Cycle 1 time: 1313
Cycle 2 time: 257
Cycle 0 time: 16
RW cycle time: 1586
Cycle 1 time: 1451
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1703
Cycle 1 time: 1821
Cycle 2 time: 277
Cycle 0 time: 16
RW cycle time: 2114
clock 136734 ms | mcu 0 | user time 1324 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 2240 | nb_rw_cycle_counter 746 | nb_inter_pic_trame_counter 2239
Cycle 1 time: 1330
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1580
Cycle 1 time: 1567
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1820
Cycle 1 time: 1300
Cycle 2 time: 263
Cycle 0 time: 16
RW cycle time: 1579
Cycle 1 time: 1904
Cycle 2 time: 296
Cycle 0 time: 16
RW cycle time: 2216
Cycle 1 time: 1841
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2096
Cycle 1 time: 925
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 924
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 995
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1249
Cycle 1 time: 752
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1008
Cycle 1 time: 956
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1218
Cycle 1 time: 921
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 858
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1128
Cycle 1 time: 976
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1240
Cycle 1 time: 848
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 1000
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1260
clock 138804 ms | mcu 0 | user time 993 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 2285 | nb_rw_cycle_counter 761 | nb_inter_pic_trame_counter 2284
Cycle 1 time: 998
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1249
Cycle 1 time: 992
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1249
Cycle 1 time: 851
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 928
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 1071
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1329
Cycle 1 time: 1063
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1315
Cycle 1 time: 852
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 931
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1183
Cycle 1 time: 645
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 896
Cycle 1 time: 875
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1136
Cycle 1 time: 628
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 883
Cycle 1 time: 855
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 718
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 979
Cycle 1 time: 1061
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1318
Cycle 1 time: 996
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1252
Cycle 1 time: 920
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 1270
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1525
clock 140839 ms | mcu 0 | user time 1348 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 2336 | nb_rw_cycle_counter 778 | nb_inter_pic_trame_counter 2335
Cycle 1 time: 1354
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1614
Cycle 1 time: 1263
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1515
Cycle 1 time: 789
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 778
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1037
Cycle 1 time: 779
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1030
Cycle 1 time: 797
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1054
Cycle 1 time: 1266
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1525
Cycle 1 time: 716
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 977
Cycle 1 time: 1125
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1380
Cycle 1 time: 856
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1111
Cycle 1 time: 1412
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1671
Cycle 1 time: 1063
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1315
Cycle 1 time: 1404
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1661
Cycle 1 time: 838
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1092
Cycle 1 time: 1089
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1341
Cycle 1 time: 1068
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1319
clock 142859 ms | mcu 0 | user time 859 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 2384 | nb_rw_cycle_counter 794 | nb_inter_pic_trame_counter 2383
Cycle 1 time: 865
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 711
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 963
Cycle 1 time: 1070
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1327
Cycle 1 time: 1060
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1316
Cycle 1 time: 1136
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1396
Cycle 1 time: 708
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 956
Cycle 1 time: 1213
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1463
Cycle 1 time: 927
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 1048
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1305
Cycle 1 time: 738
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 996
Cycle 1 time: 851
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 714
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 973
Cycle 1 time: 921
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1177
Cycle 1 time: 1129
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1386
Cycle 1 time: 787
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1043
Cycle 1 time: 975
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1232
Cycle 1 time: 864
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1120
clock 144866 ms | mcu 0 | user time 863 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 2435 | nb_rw_cycle_counter 811 | nb_inter_pic_trame_counter 2434
Cycle 1 time: 869
Cycle 2 time: 219
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 920
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1176
Cycle 1 time: 876
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1136
Cycle 1 time: 996
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 932
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1194
Cycle 1 time: 1258
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1515
Cycle 1 time: 797
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1060
Cycle 1 time: 1044
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1298
Cycle 1 time: 856
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 780
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1045
Cycle 1 time: 1543
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1801
Cycle 1 time: 1642
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1901
Cycle 1 time: 825
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1088
Cycle 1 time: 1333
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1598
Cycle 1 time: 986
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1234
Cycle 1 time: 931
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 1180
clock 146942 ms | mcu 0 | user time 931 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 2483 | nb_rw_cycle_counter 827 | nb_inter_pic_trame_counter 2482
Cycle 1 time: 937
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1191
Cycle 1 time: 1132
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1388
Cycle 1 time: 1497
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1758
Cycle 1 time: 1596
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1848
Cycle 1 time: 927
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 1006
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1259
Cycle 1 time: 1517
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1774
Cycle 1 time: 1011
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1274
Cycle 1 time: 721
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 979
Cycle 1 time: 989
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1247
Cycle 1 time: 1189
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 1431
Cycle 1 time: 851
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 1169
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1431
Cycle 1 time: 1124
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1377
Cycle 1 time: 1139
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1398
clock 148998 ms | mcu 0 | user time 854 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 2528 | nb_rw_cycle_counter 842 | nb_inter_pic_trame_counter 2527
Cycle 1 time: 860
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1121
Cycle 1 time: 1051
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1308
Cycle 1 time: 918
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 859
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1114
Cycle 1 time: 789
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 1221
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1483
Cycle 1 time: 1596
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1860
Cycle 1 time: 1130
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1391
Cycle 1 time: 561
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 825
Cycle 1 time: 916
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 1612
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1871
Cycle 1 time: 779
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1040
Cycle 1 time: 1061
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1317
Cycle 1 time: 925
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1190
Cycle 1 time: 1052
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1309
Cycle 1 time: 1552
clock 151014 ms | mcu 0 | user time 237 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 2574 | nb_rw_cycle_counter 857 | nb_inter_pic_trame_counter 2573
Cycle 2 time: 244
Cycle 0 time: 13
RW cycle time: 1809
Cycle 1 time: 1265
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1525
Cycle 1 time: 855
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1118
Cycle 1 time: 1323
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1587
Cycle 1 time: 1972
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2230
Cycle 1 time: 909
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1167
Cycle 1 time: 1070
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1334
Cycle 1 time: 1338
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1595
Cycle 1 time: 1409
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1671
Cycle 1 time: 921
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1188
Cycle 1 time: 978
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1234
Cycle 1 time: 922
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 1281
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1541
Cycle 1 time: 1337
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1598
Cycle 1 time: 993
clock 153036 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 2616 | nb_rw_cycle_counter 871 | nb_inter_pic_trame_counter 2615
Cycle 2 time: 244
Cycle 0 time: 14
RW cycle time: 1251
Cycle 1 time: 979
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1238
Cycle 1 time: 1131
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1389
Cycle 1 time: 992
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1244
Cycle 1 time: 858
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 994
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1248
Cycle 1 time: 792
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1045
Cycle 1 time: 779
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1036
Cycle 1 time: 1061
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1316
Cycle 1 time: 985
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1238
Cycle 1 time: 1082
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1335
Cycle 1 time: 721
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 978
Cycle 1 time: 819
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1070
Cycle 1 time: 896
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1150
Cycle 1 time: 785
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1040
Cycle 1 time: 721
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 981
Cycle 1 time: 849
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 1275
clock 155044 ms | mcu 0 | user time 259 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 2667 | nb_rw_cycle_counter 888 | nb_inter_pic_trame_counter 2666
Cycle 2 time: 265
Cycle 0 time: 13
RW cycle time: 1553
Cycle 1 time: 1110
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1365
Cycle 1 time: 1112
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1366
Cycle 1 time: 1364
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1618
Cycle 1 time: 924
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 1137
Cycle 2 time: 296
Cycle 0 time: 16
RW cycle time: 1449
Cycle 1 time: 1216
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1473
Cycle 1 time: 809
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1065
Cycle 1 time: 693
Cycle 2 time: 295
Cycle 0 time: 19
RW cycle time: 1007
Cycle 1 time: 863
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1123
Cycle 1 time: 923
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 995
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1249
Cycle 1 time: 1093
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1350
Cycle 1 time: 1342
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1596
Cycle 1 time: 1256
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1521
clock 157076 ms | mcu 0 | user time 1761 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 2711 | nb_rw_cycle_counter 903 | nb_inter_pic_trame_counter 2710
Cycle 1 time: 1767
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 2031
Cycle 1 time: 1929
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 2187
Cycle 1 time: 2091
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 2353
Cycle 1 time: 1349
Cycle 2 time: 283
Cycle 0 time: 17
RW cycle time: 1649
Cycle 1 time: 1643
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1896
Cycle 1 time: 1343
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1598
Cycle 1 time: 1481
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1735
Cycle 1 time: 1553
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1809
Cycle 1 time: 1650
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1918
Cycle 1 time: 882
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1150
Cycle 1 time: 840
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1098
Cycle 1 time: 1916
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 2172
clock 159209 ms | mcu 0 | user time 1498 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 2747 | nb_rw_cycle_counter 915 | nb_inter_pic_trame_counter 2746
Cycle 1 time: 1504
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1757
Cycle 1 time: 1182
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1434
Cycle 1 time: 1573
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1835
Cycle 1 time: 1626
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1880
Cycle 1 time: 1367
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1624
Cycle 1 time: 1400
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1654
Cycle 1 time: 787
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 1000
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1259
Cycle 1 time: 918
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 1629
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1878
Cycle 1 time: 1666
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1917
Cycle 1 time: 1335
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1592
Cycle 1 time: 1403
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1658
clock 161342 ms | mcu 0 | user time 2124 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 2786 | nb_rw_cycle_counter 928 | nb_inter_pic_trame_counter 2785
Cycle 1 time: 2130
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2387
Cycle 1 time: 1632
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1884
Cycle 1 time: 1225
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1485
Cycle 1 time: 1102
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1364
Cycle 1 time: 997
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1252
Cycle 1 time: 994
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1247
Cycle 1 time: 863
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 1167
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1424
Cycle 1 time: 1911
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 2168
Cycle 1 time: 1013
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1263
Cycle 1 time: 1066
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1317
Cycle 1 time: 1209
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1457
Cycle 1 time: 2214
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2471
clock 163344 ms | mcu 0 | user time 1314 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 2825 | nb_rw_cycle_counter 941 | nb_inter_pic_trame_counter 2824
Cycle 1 time: 1320
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1567
Cycle 1 time: 1273
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1529
Cycle 1 time: 913
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1173
Cycle 1 time: 1264
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1517
Cycle 1 time: 1080
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1340
Cycle 1 time: 1084
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1349
Cycle 1 time: 1197
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1456
Cycle 1 time: 1309
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1566
Cycle 1 time: 1272
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1528
Cycle 1 time: 1241
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1497
Cycle 1 time: 880
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1141
Cycle 1 time: 1194
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1455
Cycle 1 time: 1850
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 2114
Cycle 1 time: 894
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1156
Cycle 1 time: 780
clock 165354 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 2868 | nb_rw_cycle_counter 955 | nb_inter_pic_trame_counter 2867
Cycle 2 time: 248
Cycle 0 time: 13
RW cycle time: 1041
Cycle 1 time: 639
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 899
Cycle 1 time: 1244
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1495
Cycle 1 time: 1753
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2013
Cycle 1 time: 1512
Cycle 2 time: 255
Cycle 0 time: 17
RW cycle time: 1784
Cycle 1 time: 1187
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 1437
Cycle 1 time: 1464
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1717
Cycle 1 time: 1458
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1714
Cycle 1 time: 1537
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1795
Cycle 1 time: 1051
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1309
Cycle 1 time: 926
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1191
Cycle 1 time: 984
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1248
Cycle 1 time: 1612
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1878
Cycle 1 time: 1234
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1497
clock 167477 ms | mcu 0 | user time 1241 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 2909 | nb_rw_cycle_counter 969 | nb_inter_pic_trame_counter 2908
Cycle 1 time: 1247
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1509
Cycle 1 time: 1401
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1651
Cycle 1 time: 2291
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2550
Cycle 1 time: 1633
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1887
Cycle 1 time: 1805
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 2061
Cycle 1 time: 1649
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1902
Cycle 1 time: 1496
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1755
Cycle 1 time: 1975
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2233
Cycle 1 time: 1323
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1582
Cycle 1 time: 1471
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1724
Cycle 1 time: 1744
Cycle 2 time: 260
Cycle 0 time: 21
RW cycle time: 2025
clock 169552 ms | mcu 0 | user time 1103 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 2942 | nb_rw_cycle_counter 980 | nb_inter_pic_trame_counter 2941
Cycle 1 time: 1109
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1364
Cycle 1 time: 1426
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1687
Cycle 1 time: 1248
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1505
Cycle 1 time: 1302
Cycle 2 time: 323
Cycle 0 time: 16
RW cycle time: 1641
Cycle 1 time: 1609
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1866
Cycle 1 time: 1810
Cycle 2 time: 256
Cycle 0 time: 16
RW cycle time: 2082
Cycle 1 time: 1447
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1705
Cycle 1 time: 1340
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1597
Cycle 1 time: 1267
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1525
Cycle 1 time: 1406
Cycle 2 time: 264
Cycle 0 time: 16
RW cycle time: 1686
Cycle 1 time: 1732
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1986
Cycle 1 time: 1135
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1395
Cycle 1 time: 852
clock 171554 ms | mcu 0 | user time 233 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 2979 | nb_rw_cycle_counter 992 | nb_inter_pic_trame_counter 2978
Cycle 2 time: 239
Cycle 0 time: 13
RW cycle time: 1104
Cycle 1 time: 581
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 836
Cycle 1 time: 854
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 979
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1230
Cycle 1 time: 1299
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1548
Cycle 1 time: 1350
Cycle 2 time: 270
Cycle 0 time: 18
RW cycle time: 1638
Cycle 1 time: 1717
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1971
Cycle 1 time: 1288
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1553
Cycle 1 time: 1356
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1614
Cycle 1 time: 1381
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1646
Cycle 1 time: 1649
Cycle 2 time: 256
Cycle 0 time: 18
RW cycle time: 1923
Cycle 1 time: 1641
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1902
Cycle 1 time: 770
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1034
Cycle 1 time: 920
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1176
clock 173579 ms | mcu 0 | user time 1058 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 3020 | nb_rw_cycle_counter 1006 | nb_inter_pic_trame_counter 3019
Cycle 1 time: 1064
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1330
Cycle 1 time: 1116
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1373
Cycle 1 time: 1128
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1381
Cycle 1 time: 1066
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1326
Cycle 1 time: 920
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 1203
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1467
Cycle 1 time: 1194
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1452
Cycle 1 time: 1060
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1318
Cycle 1 time: 715
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 966
Cycle 1 time: 722
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 986
Cycle 1 time: 771
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1024
Cycle 1 time: 1070
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1329
Cycle 1 time: 993
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1247
Cycle 1 time: 996
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1253
Cycle 1 time: 1061
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1324
Cycle 1 time: 781
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 853
clock 175582 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 3069 | nb_rw_cycle_counter 1022 | nb_inter_pic_trame_counter 3068
Cycle 2 time: 246
Cycle 0 time: 13
RW cycle time: 1112
Cycle 1 time: 574
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 827
Cycle 1 time: 1134
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1389
Cycle 1 time: 857
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 929
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1189
Cycle 1 time: 782
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1039
Cycle 1 time: 786
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1050
Cycle 1 time: 1058
Cycle 2 time: 246
Cycle 0 time: 26
RW cycle time: 1330
Cycle 1 time: 974
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1226
Cycle 1 time: 859
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1120
Cycle 1 time: 1059
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1316
Cycle 1 time: 990
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1248
Cycle 1 time: 716
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 975
Cycle 1 time: 922
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1173
Cycle 1 time: 1067
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1318
Cycle 1 time: 1000
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1263
Cycle 1 time: 916
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1177
Cycle 1 time: 992
clock 177582 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 3120 | nb_rw_cycle_counter 1039 | nb_inter_pic_trame_counter 3119
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 1252
Cycle 1 time: 780
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1031
Cycle 1 time: 720
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 970
Cycle 1 time: 862
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 996
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1255
Cycle 1 time: 993
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1250
Cycle 1 time: 854
Cycle 2 time: 235
Cycle 0 time: 22
RW cycle time: 1111
Cycle 1 time: 852
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 1056
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1317
Cycle 1 time: 1057
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1308
Cycle 1 time: 996
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1256
Cycle 1 time: 438
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 691
Cycle 1 time: 995
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1247
Cycle 1 time: 791
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 716
Cycle 2 time: 225
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 874
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1135
Cycle 1 time: 707
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 654
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 912
Cycle 1 time: 786
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1039
clock 179634 ms | mcu 0 | user time 788 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 3176 | nb_rw_cycle_counter 1058 | nb_inter_pic_trame_counter 3175
Cycle 1 time: 794
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1053
Cycle 1 time: 845
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1102
Cycle 1 time: 788
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1043
Cycle 1 time: 854
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 999
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1260
Cycle 1 time: 1056
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1317
Cycle 1 time: 1129
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1387
Cycle 1 time: 1202
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1463
Cycle 1 time: 1057
Cycle 2 time: 243
Cycle 0 time: 23
RW cycle time: 1323
Cycle 1 time: 842
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1103
Cycle 1 time: 995
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1254
Cycle 1 time: 1056
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1311
Cycle 1 time: 926
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1187
Cycle 1 time: 1480
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1739
Cycle 1 time: 1058
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1312
Cycle 1 time: 1065
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1333
clock 181689 ms | mcu 0 | user time 1047 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 3224 | nb_rw_cycle_counter 1074 | nb_inter_pic_trame_counter 3223
Cycle 1 time: 1053
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1309
Cycle 1 time: 712
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 970
Cycle 1 time: 1132
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1389
Cycle 1 time: 852
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 2173
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2427
Cycle 1 time: 997
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1259
Cycle 1 time: 1039
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1299
Cycle 1 time: 1499
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1756
Cycle 1 time: 1231
Cycle 2 time: 331
Cycle 0 time: 17
RW cycle time: 1579
Cycle 1 time: 1353
Cycle 2 time: 278
Cycle 0 time: 16
RW cycle time: 1647
Cycle 1 time: 2165
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 2415
Cycle 1 time: 1526
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1778
Cycle 1 time: 1744
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1998
clock 183875 ms | mcu 0 | user time 1974 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 3263 | nb_rw_cycle_counter 1087 | nb_inter_pic_trame_counter 3262
Cycle 1 time: 1980
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2232
Cycle 1 time: 2046
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 2295
Cycle 1 time: 1646
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1897
Cycle 1 time: 2131
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2389
Cycle 1 time: 1554
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1806
Cycle 1 time: 1502
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1763
Cycle 1 time: 1686
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1939
Cycle 1 time: 1395
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1657
Cycle 1 time: 1746
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2006
Cycle 1 time: 1918
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2179
Cycle 1 time: 1788
clock 185897 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 3294 | nb_rw_cycle_counter 1097 | nb_inter_pic_trame_counter 3293
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 2048
Cycle 1 time: 1787
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 2045
Cycle 1 time: 1065
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1326
Cycle 1 time: 1751
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 2019
Cycle 1 time: 1885
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 2136
Cycle 1 time: 1482
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1739
Cycle 1 time: 1760
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2018
Cycle 1 time: 849
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 992
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1250
Cycle 1 time: 937
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1201
Cycle 1 time: 1468
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1731
Cycle 1 time: 1315
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1576
Cycle 1 time: 1010
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1260
clock 187932 ms | mcu 0 | user time 917 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 3332 | nb_rw_cycle_counter 1110 | nb_inter_pic_trame_counter 3331
Cycle 1 time: 923
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1183
Cycle 1 time: 1066
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1317
Cycle 1 time: 1337
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1592
Cycle 1 time: 1064
Cycle 2 time: 233
Cycle 0 time: 19
RW cycle time: 1316
Cycle 1 time: 1139
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1396
Cycle 1 time: 1406
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1660
Cycle 1 time: 717
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 978
Cycle 1 time: 1127
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1383
Cycle 1 time: 925
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1186
Cycle 1 time: 782
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1039
Cycle 1 time: 992
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1249
Cycle 1 time: 1132
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1385
Cycle 1 time: 984
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1236
Cycle 1 time: 653
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 911
Cycle 1 time: 934
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1191
Cycle 1 time: 854
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1120
clock 189960 ms | mcu 0 | user time 1053 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 3380 | nb_rw_cycle_counter 1126 | nb_inter_pic_trame_counter 3379
Cycle 1 time: 1059
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1321
Cycle 1 time: 844
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1108
Cycle 1 time: 776
Cycle 2 time: 260
Cycle 0 time: 17
RW cycle time: 1053
Cycle 1 time: 1966
Cycle 2 time: 278
Cycle 0 time: 16
RW cycle time: 2260
Cycle 1 time: 1559
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1817
Cycle 1 time: 1061
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1320
Cycle 1 time: 989
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1247
Cycle 1 time: 1135
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1390
Cycle 1 time: 1968
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2227
Cycle 1 time: 1056
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1309
Cycle 1 time: 1141
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1396
Cycle 1 time: 920
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 1436
Cycle 2 time: 256
Cycle 0 time: 16
RW cycle time: 1708
Cycle 1 time: 1092
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1348
clock 192022 ms | mcu 0 | user time 991 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 3422 | nb_rw_cycle_counter 1140 | nb_inter_pic_trame_counter 3421
Cycle 1 time: 997
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1250
Cycle 1 time: 788
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 780
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1034
Cycle 1 time: 996
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1254
Cycle 1 time: 1408
Cycle 2 time: 261
Cycle 0 time: 21
RW cycle time: 1690
Cycle 1 time: 762
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1019
Cycle 1 time: 1129
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1387
Cycle 1 time: 1129
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1390
Cycle 1 time: 1351
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1617
Cycle 1 time: 1244
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1501
Cycle 1 time: 720
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 978
Cycle 1 time: 1202
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1464
Cycle 1 time: 987
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1244
Cycle 1 time: 854
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 986
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1243
Cycle 1 time: 853
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1119
clock 194049 ms | mcu 0 | user time 915 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 3470 | nb_rw_cycle_counter 1156 | nb_inter_pic_trame_counter 3469
Cycle 1 time: 921
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 1131
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1387
Cycle 1 time: 1062
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1319
Cycle 1 time: 1516
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 1781
Cycle 1 time: 742
Cycle 2 time: 252
Cycle 0 time: 21
RW cycle time: 1015
Cycle 1 time: 989
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1246
Cycle 1 time: 1329
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1581
Cycle 1 time: 1202
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1462
Cycle 1 time: 1183
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1438
Cycle 1 time: 874
Cycle 2 time: 256
Cycle 0 time: 21
RW cycle time: 1151
Cycle 1 time: 754
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1006
Cycle 1 time: 1286
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1543
Cycle 1 time: 1483
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1746
Cycle 1 time: 1331
Cycle 2 time: 267
Cycle 0 time: 16
RW cycle time: 1614
Cycle 1 time: 1177
clock 196049 ms | mcu 0 | user time 272 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 3513 | nb_rw_cycle_counter 1170 | nb_inter_pic_trame_counter 3512
Cycle 2 time: 279
Cycle 0 time: 14
RW cycle time: 1470
Cycle 1 time: 1090
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1343
Cycle 1 time: 1276
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1532
Cycle 1 time: 1201
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1454
Cycle 1 time: 1067
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1326
Cycle 1 time: 1220
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1478
Cycle 1 time: 1462
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1725
Cycle 1 time: 777
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1041
Cycle 1 time: 996
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1262
Cycle 1 time: 771
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1030
Cycle 1 time: 773
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1028
Cycle 1 time: 719
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 973
Cycle 1 time: 927
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1183
Cycle 1 time: 1200
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1454
Cycle 1 time: 996
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1247
Cycle 1 time: 861
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1117
clock 198049 ms | mcu 0 | user time 783 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 3560 | nb_rw_cycle_counter 1186 | nb_inter_pic_trame_counter 3559
Cycle 1 time: 789
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1042
Cycle 1 time: 1130
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1384
Cycle 1 time: 862
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 991
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 932
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 957
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1209
Cycle 1 time: 955
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1224
Cycle 1 time: 1049
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1305
Cycle 1 time: 783
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1035
Cycle 1 time: 723
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 984
Cycle 1 time: 987
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1247
Cycle 1 time: 643
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 900
Cycle 1 time: 783
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1042
Cycle 1 time: 993
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1252
Cycle 1 time: 1269
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1529
Cycle 1 time: 917
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 656
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 914
Cycle 1 time: 644
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 903
clock 200119 ms | mcu 0 | user time 785 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 3614 | nb_rw_cycle_counter 1204 | nb_inter_pic_trame_counter 3613
Cycle 1 time: 791
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1057
Cycle 1 time: 1115
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1371
Cycle 1 time: 1064
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1331
Cycle 1 time: 842
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 720
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 983
Cycle 1 time: 1194
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1454
Cycle 1 time: 1131
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1397
Cycle 1 time: 982
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1238
Cycle 1 time: 784
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1042
Cycle 1 time: 785
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1043
Cycle 1 time: 643
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 898
Cycle 1 time: 996
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1250
Cycle 1 time: 647
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 904
Cycle 1 time: 856
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 857
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1121
Cycle 1 time: 776
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1032
Cycle 1 time: 857
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 852
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1110
clock 202188 ms | mcu 0 | user time 924 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 3668 | nb_rw_cycle_counter 1222 | nb_inter_pic_trame_counter 3667
Cycle 1 time: 930
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1194
Cycle 1 time: 703
Cycle 2 time: 338
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 1034
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1289
Cycle 1 time: 716
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 976
Cycle 1 time: 784
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1043
Cycle 1 time: 1128
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1380
Cycle 1 time: 650
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 904
Cycle 1 time: 790
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1054
Cycle 1 time: 706
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 954
Cycle 1 time: 657
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 912
Cycle 1 time: 924
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 997
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1260
Cycle 1 time: 918
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1186
Cycle 1 time: 769
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1032
Cycle 1 time: 851
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1114
Cycle 1 time: 778
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1046
Cycle 1 time: 841
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1097
Cycle 1 time: 715
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 964
Cycle 1 time: 1004
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1263
clock 204243 ms | mcu 0 | user time 572 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 3725 | nb_rw_cycle_counter 1241 | nb_inter_pic_trame_counter 3724
Cycle 1 time: 578
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 834
Cycle 1 time: 1130
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1382
Cycle 1 time: 996
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1254
Cycle 1 time: 1061
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1322
Cycle 1 time: 921
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1180
Cycle 1 time: 988
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1249
Cycle 1 time: 1198
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1457
Cycle 1 time: 713
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 966
Cycle 1 time: 1136
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1392
Cycle 1 time: 1676
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1935
Cycle 1 time: 1977
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2233
Cycle 1 time: 1133
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1395
Cycle 1 time: 1125
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1384
Cycle 1 time: 1677
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1933
clock 206340 ms | mcu 0 | user time 1629 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 3767 | nb_rw_cycle_counter 1255 | nb_inter_pic_trame_counter 3766
Cycle 1 time: 1635
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1887
Cycle 1 time: 1198
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1458
Cycle 1 time: 991
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 993
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1252
Cycle 1 time: 849
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 783
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 789
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1046
Cycle 1 time: 993
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1251
Cycle 1 time: 783
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1046
Cycle 1 time: 1128
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1395
Cycle 1 time: 829
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1088
Cycle 1 time: 1216
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1482
Cycle 1 time: 636
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 898
Cycle 1 time: 850
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1108
Cycle 1 time: 919
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1171
Cycle 1 time: 1488
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1758
Cycle 1 time: 1183
clock 208343 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 3816 | nb_rw_cycle_counter 1271 | nb_inter_pic_trame_counter 3815
Cycle 2 time: 246
Cycle 0 time: 13
RW cycle time: 1442
Cycle 1 time: 1549
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1809
Cycle 1 time: 1548
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1806
Cycle 1 time: 1061
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1320
Cycle 1 time: 847
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 859
Cycle 2 time: 251
Cycle 0 time: 21
RW cycle time: 1131
Cycle 1 time: 837
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1102
Cycle 1 time: 912
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1163
Cycle 1 time: 1002
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1262
Cycle 1 time: 1059
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1315
Cycle 1 time: 923
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 716
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 968
Cycle 1 time: 772
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1028
Cycle 1 time: 1217
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1466
Cycle 1 time: 1581
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1844
Cycle 1 time: 1316
clock 210351 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 3861 | nb_rw_cycle_counter 1286 | nb_inter_pic_trame_counter 3860
Cycle 2 time: 248
Cycle 0 time: 13
RW cycle time: 1577
Cycle 1 time: 1594
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1849
Cycle 1 time: 874
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1136
Cycle 1 time: 638
Cycle 2 time: 243
Cycle 0 time: 23
RW cycle time: 904
Cycle 1 time: 844
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1102
Cycle 1 time: 1064
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1319
Cycle 1 time: 771
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1033
Cycle 1 time: 1072
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1328
Cycle 1 time: 644
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 910
Cycle 1 time: 915
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1174
Cycle 1 time: 920
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 645
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 896
Cycle 1 time: 1135
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1392
Cycle 1 time: 942
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1198
Cycle 1 time: 1117
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1383
Cycle 1 time: 776
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1032
Cycle 1 time: 993
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1250
clock 212380 ms | mcu 0 | user time 1189 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 3911 | nb_rw_cycle_counter 1303 | nb_inter_pic_trame_counter 3910
Cycle 1 time: 1195
Cycle 2 time: 221
Cycle 0 time: 18
RW cycle time: 1434
Cycle 1 time: 947
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1201
Cycle 1 time: 929
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1192
Cycle 1 time: 1902
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 2164
Cycle 1 time: 1114
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1370
Cycle 1 time: 868
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 1057
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1318
Cycle 1 time: 919
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1173
Cycle 1 time: 996
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1255
Cycle 1 time: 993
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1253
Cycle 1 time: 1128
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1386
Cycle 1 time: 923
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 1139
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1401
Cycle 1 time: 773
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1036
Cycle 1 time: 1111
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1369
Cycle 1 time: 728
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 984
clock 214437 ms | mcu 0 | user time 924 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 3959 | nb_rw_cycle_counter 1319 | nb_inter_pic_trame_counter 3958
Cycle 1 time: 930
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1185
Cycle 1 time: 1118
Cycle 2 time: 266
Cycle 0 time: 17
RW cycle time: 1401
Cycle 1 time: 1121
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1384
Cycle 1 time: 988
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1250
Cycle 1 time: 775
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1035
Cycle 1 time: 854
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1122
Cycle 1 time: 1418
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1688
Cycle 1 time: 1328
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1594
Cycle 1 time: 1517
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1773
Cycle 1 time: 1685
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1939
Cycle 1 time: 1351
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1601
Cycle 1 time: 1064
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1328
Cycle 1 time: 1587
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1849
Cycle 1 time: 876
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1144
clock 216485 ms | mcu 0 | user time 1118 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 4001 | nb_rw_cycle_counter 1333 | nb_inter_pic_trame_counter 4000
Cycle 1 time: 1124
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1380
Cycle 1 time: 1129
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1390
Cycle 1 time: 1199
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1460
Cycle 1 time: 846
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 1058
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1307
Cycle 1 time: 1002
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1260
Cycle 1 time: 856
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 784
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 791
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 853
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1114
Cycle 1 time: 1057
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1313
Cycle 1 time: 786
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1057
Cycle 1 time: 981
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1249
Cycle 1 time: 910
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 1057
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1320
Cycle 1 time: 711
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 974
Cycle 1 time: 1059
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1317
clock 218520 ms | mcu 0 | user time 849 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 4052 | nb_rw_cycle_counter 1350 | nb_inter_pic_trame_counter 4051
Cycle 1 time: 855
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1118
Cycle 1 time: 568
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 835
Cycle 1 time: 982
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1244
Cycle 1 time: 637
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 905
Cycle 1 time: 1050
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1307
Cycle 1 time: 1204
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1460
Cycle 1 time: 786
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1046
Cycle 1 time: 782
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1036
Cycle 1 time: 924
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1182
Cycle 1 time: 784
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1041
Cycle 1 time: 854
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 790
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 1688
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1948
Cycle 1 time: 1474
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1731
Cycle 1 time: 1272
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1536
Cycle 1 time: 918
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 986
clock 220530 ms | mcu 0 | user time 245 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 4101 | nb_rw_cycle_counter 1366 | nb_inter_pic_trame_counter 4100
Cycle 2 time: 252
Cycle 0 time: 13
RW cycle time: 1251
Cycle 1 time: 776
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1032
Cycle 1 time: 997
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1254
Cycle 1 time: 713
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 965
Cycle 1 time: 654
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 911
Cycle 1 time: 854
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 989
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1247
Cycle 1 time: 857
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1112
Cycle 1 time: 925
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 996
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1249
Cycle 1 time: 788
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 859
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1122
Cycle 1 time: 773
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 717
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 975
Cycle 1 time: 782
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 649
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 910
Cycle 1 time: 844
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 793
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1051
Cycle 1 time: 1060
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1319
clock 222582 ms | mcu 0 | user time 851 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 4157 | nb_rw_cycle_counter 1385 | nb_inter_pic_trame_counter 4156
Cycle 1 time: 857
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 787
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1045
Cycle 1 time: 784
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1043
Cycle 1 time: 1058
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1323
Cycle 1 time: 707
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 963
Cycle 1 time: 922
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 786
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1050
Cycle 1 time: 1263
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1522
Cycle 1 time: 853
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1114
Cycle 1 time: 1134
Cycle 2 time: 235
Cycle 0 time: 20
RW cycle time: 1389
Cycle 1 time: 987
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1248
Cycle 1 time: 1410
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1671
Cycle 1 time: 708
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 961
Cycle 1 time: 1189
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1441
Cycle 1 time: 1162
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1422
Cycle 1 time: 1328
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1586
clock 224637 ms | mcu 0 | user time 1339 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 4205 | nb_rw_cycle_counter 1401 | nb_inter_pic_trame_counter 4204
Cycle 1 time: 1345
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1596
Cycle 1 time: 1132
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1391
Cycle 1 time: 1122
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1375
Cycle 1 time: 1219
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1479
Cycle 1 time: 914
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1179
Cycle 1 time: 778
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 931
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1193
Cycle 1 time: 1166
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1424
Cycle 1 time: 1647
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1915
Cycle 1 time: 1158
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1417
Cycle 1 time: 1231
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1491
Cycle 1 time: 1337
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1603
Cycle 1 time: 634
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 895
Cycle 1 time: 808
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 1119
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1380
clock 226649 ms | mcu 0 | user time 1028 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 4250 | nb_rw_cycle_counter 1416 | nb_inter_pic_trame_counter 4249
Cycle 1 time: 1034
Cycle 2 time: 226
Cycle 0 time: 17
RW cycle time: 1277
Cycle 1 time: 813
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1070
Cycle 1 time: 1997
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 2264
Cycle 1 time: 1648
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1917
Cycle 1 time: 1953
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2210
Cycle 1 time: 1507
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1766
Cycle 1 time: 2274
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 2535
Cycle 1 time: 1302
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1566
Cycle 1 time: 1033
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1297
Cycle 1 time: 1053
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1311
Cycle 1 time: 851
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 1202
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1459
Cycle 1 time: 784
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1040
clock 228706 ms | mcu 0 | user time 786 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 4289 | nb_rw_cycle_counter 1429 | nb_inter_pic_trame_counter 4288
Cycle 1 time: 792
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1052
Cycle 1 time: 845
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1103
Cycle 1 time: 997
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1250
Cycle 1 time: 852
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1111
Cycle 1 time: 923
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 859
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1121
Cycle 1 time: 1061
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1318
Cycle 1 time: 855
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 920
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 711
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 975
Cycle 1 time: 634
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 891
Cycle 1 time: 715
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 976
Cycle 1 time: 919
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 722
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 984
Cycle 1 time: 918
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1178
Cycle 1 time: 992
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1257
Cycle 1 time: 915
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1169
Cycle 1 time: 1066
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1330
clock 230748 ms | mcu 0 | user time 844 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 4343 | nb_rw_cycle_counter 1447 | nb_inter_pic_trame_counter 4342
Cycle 1 time: 850
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 850
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1101
Cycle 1 time: 655
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 906
Cycle 1 time: 1067
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1321
Cycle 1 time: 1068
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1328
Cycle 1 time: 779
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1039
Cycle 1 time: 1127
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1384
Cycle 1 time: 1065
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1325
Cycle 1 time: 868
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1124
Cycle 1 time: 975
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1231
Cycle 1 time: 714
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 963
Cycle 1 time: 729
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 985
Cycle 1 time: 713
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 963
Cycle 1 time: 874
Cycle 2 time: 225
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 786
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1033
Cycle 1 time: 934
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1192
Cycle 1 time: 995
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1248
Cycle 1 time: 857
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1118
clock 232796 ms | mcu 0 | user time 849 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 4397 | nb_rw_cycle_counter 1465 | nb_inter_pic_trame_counter 4396
Cycle 1 time: 855
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 1045
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1303
Cycle 1 time: 797
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 717
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 985
Cycle 1 time: 911
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 1137
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1402
Cycle 1 time: 985
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1242
Cycle 1 time: 713
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 964
Cycle 1 time: 931
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1187
Cycle 1 time: 719
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 976
Cycle 1 time: 904
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1159
Cycle 1 time: 734
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 992
Cycle 1 time: 925
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1187
Cycle 1 time: 907
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 996
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1259
Cycle 1 time: 848
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 1060
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1320
Cycle 1 time: 780
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1036
clock 234872 ms | mcu 0 | user time 995 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 4451 | nb_rw_cycle_counter 1483 | nb_inter_pic_trame_counter 4450
Cycle 1 time: 1001
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1262
Cycle 1 time: 920
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1182
Cycle 1 time: 1409
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1676
Cycle 1 time: 974
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 923
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1184
Cycle 1 time: 1126
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1383
Cycle 1 time: 1128
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1385
Cycle 1 time: 922
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1184
Cycle 1 time: 853
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 853
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 930
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1192
Cycle 1 time: 780
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1035
Cycle 1 time: 785
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1041
Cycle 1 time: 1131
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1387
Cycle 1 time: 926
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 860
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 789
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1042
clock 236928 ms | mcu 0 | user time 858 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 4502 | nb_rw_cycle_counter 1500 | nb_inter_pic_trame_counter 4501
Cycle 1 time: 864
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 644
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 899
Cycle 1 time: 719
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 979
Cycle 1 time: 644
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 906
Cycle 1 time: 916
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1170
Cycle 1 time: 792
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1048
Cycle 1 time: 716
Cycle 2 time: 250
Cycle 0 time: 15
RW cycle time: 981
Cycle 1 time: 1051
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1311
Cycle 1 time: 922
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 1064
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1329
Cycle 1 time: 845
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 919
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 854
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 993
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 714
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 963
Cycle 1 time: 934
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1193
Cycle 1 time: 1131
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1389
Cycle 1 time: 851
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 643
clock 238951 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 4557 | nb_rw_cycle_counter 1518 | nb_inter_pic_trame_counter 4556
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 903
Cycle 1 time: 854
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 711
Cycle 2 time: 230
Cycle 0 time: 18
RW cycle time: 959
Cycle 1 time: 1018
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1271
Cycle 1 time: 911
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1170
Cycle 1 time: 714
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 983
Cycle 1 time: 777
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1034
Cycle 1 time: 1059
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1319
Cycle 1 time: 642
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 897
Cycle 1 time: 650
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 913
Cycle 1 time: 847
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 850
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 1063
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1318
Cycle 1 time: 995
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1255
Cycle 1 time: 991
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1252
Cycle 1 time: 1061
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1330
Cycle 1 time: 698
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 955
Cycle 1 time: 786
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1049
Cycle 1 time: 712
clock 240953 ms | mcu 0 | user time 250 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 4611 | nb_rw_cycle_counter 1536 | nb_inter_pic_trame_counter 4610
Cycle 2 time: 256
Cycle 0 time: 14
RW cycle time: 982
Cycle 1 time: 976
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1237
Cycle 1 time: 1545
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1806
Cycle 1 time: 1474
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1737
Cycle 1 time: 1615
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1872
Cycle 1 time: 1479
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1740
Cycle 1 time: 1689
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1945
Cycle 1 time: 996
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1261
Cycle 1 time: 984
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1245
Cycle 1 time: 1471
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1738
Cycle 1 time: 1054
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1314
Cycle 1 time: 1056
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1317
Cycle 1 time: 1058
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1324
Cycle 1 time: 1050
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1317
clock 243038 ms | mcu 0 | user time 979 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 4652 | nb_rw_cycle_counter 1550 | nb_inter_pic_trame_counter 4651
Cycle 1 time: 985
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1239
Cycle 1 time: 787
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1050
Cycle 1 time: 1078
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1349
Cycle 1 time: 1165
Cycle 2 time: 251
Cycle 0 time: 21
RW cycle time: 1437
Cycle 1 time: 1607
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1865
Cycle 1 time: 1703
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1972
Cycle 1 time: 1243
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1502
Cycle 1 time: 1126
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1387
Cycle 1 time: 1259
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1520
Cycle 1 time: 1890
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2150
Cycle 1 time: 1205
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1466
Cycle 1 time: 920
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 1549
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1808
clock 245046 ms | mcu 0 | user time 1133 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 4691 | nb_rw_cycle_counter 1563 | nb_inter_pic_trame_counter 4690
Cycle 1 time: 1139
Cycle 2 time: 277
Cycle 0 time: 18
RW cycle time: 1434
Cycle 1 time: 965
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1224
Cycle 1 time: 1238
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1501
Cycle 1 time: 1275
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1534
Cycle 1 time: 1183
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1436
Cycle 1 time: 1358
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1609
Cycle 1 time: 1015
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1270
Cycle 1 time: 914
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 1617
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1878
Cycle 1 time: 1355
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1619
Cycle 1 time: 799
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 1019
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1275
Cycle 1 time: 866
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1122
Cycle 1 time: 988
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1246
Cycle 1 time: 779
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1035
clock 247116 ms | mcu 0 | user time 1420 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 4736 | nb_rw_cycle_counter 1578 | nb_inter_pic_trame_counter 4735
Cycle 1 time: 1426
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1682
Cycle 1 time: 909
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1173
Cycle 1 time: 1366
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1626
Cycle 1 time: 1223
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1481
Cycle 1 time: 876
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1134
Cycle 1 time: 1124
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1383
Cycle 1 time: 1069
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1324
Cycle 1 time: 982
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1239
Cycle 1 time: 443
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 701
Cycle 1 time: 1707
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1963
Cycle 1 time: 1561
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1823
Cycle 1 time: 881
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1136
Cycle 1 time: 839
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1102
Cycle 1 time: 727
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 988
Cycle 1 time: 1327
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1587
Cycle 1 time: 925
clock 249124 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 4782 | nb_rw_cycle_counter 1593 | nb_inter_pic_trame_counter 4781
Cycle 2 time: 243
Cycle 0 time: 13
RW cycle time: 1181
Cycle 1 time: 858
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1122
Cycle 1 time: 849
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1118
Cycle 1 time: 1118
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1372
Cycle 1 time: 1534
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1786
Cycle 1 time: 1243
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1504
Cycle 1 time: 758
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1022
Cycle 1 time: 1126
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1382
Cycle 1 time: 784
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 1068
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1321
Cycle 1 time: 1518
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1781
Cycle 1 time: 996
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1259
Cycle 1 time: 1210
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1462
Cycle 1 time: 1983
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2240
Cycle 1 time: 997
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1246
clock 251262 ms | mcu 0 | user time 1707 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 4826 | nb_rw_cycle_counter 1608 | nb_inter_pic_trame_counter 4825
Cycle 1 time: 1713
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1968
Cycle 1 time: 1176
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1428
Cycle 1 time: 934
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1195
Cycle 1 time: 832
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1089
Cycle 1 time: 801
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1054
Cycle 1 time: 859
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1120
Cycle 1 time: 847
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 1062
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1321
Cycle 1 time: 852
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1112
Cycle 1 time: 1316
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1571
Cycle 1 time: 1262
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1523
Cycle 1 time: 1510
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1761
Cycle 1 time: 1188
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1437
Cycle 1 time: 1818
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 2072
Cycle 1 time: 1341
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1602
clock 253424 ms | mcu 0 | user time 1974 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 4871 | nb_rw_cycle_counter 1623 | nb_inter_pic_trame_counter 4870
Cycle 1 time: 1980
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 2237
Cycle 1 time: 1343
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1594
Cycle 1 time: 1986
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 2236
Cycle 1 time: 1578
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1845
Cycle 1 time: 1300
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1565
Cycle 1 time: 1290
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1546
Cycle 1 time: 1805
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 2059
Cycle 1 time: 1065
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1322
Cycle 1 time: 832
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1093
Cycle 1 time: 1360
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1622
Cycle 1 time: 852
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1107
Cycle 1 time: 853
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 1066
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1320
clock 255447 ms | mcu 0 | user time 1547 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 4910 | nb_rw_cycle_counter 1636 | nb_inter_pic_trame_counter 4909
Cycle 1 time: 1553
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1805
Cycle 1 time: 1062
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1319
Cycle 1 time: 1147
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1409
Cycle 1 time: 1011
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1272
Cycle 1 time: 1055
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1319
Cycle 1 time: 1452
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1715
Cycle 1 time: 1977
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2235
Cycle 1 time: 1593
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1851
Cycle 1 time: 1448
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1715
Cycle 1 time: 1147
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1412
Cycle 1 time: 975
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1238
Cycle 1 time: 990
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1251
Cycle 1 time: 1045
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1300
Cycle 1 time: 1355
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1607
clock 257523 ms | mcu 0 | user time 860 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 4952 | nb_rw_cycle_counter 1650 | nb_inter_pic_trame_counter 4951
Cycle 1 time: 866
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 855
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1115
Cycle 1 time: 902
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1163
Cycle 1 time: 729
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 991
Cycle 1 time: 1325
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1578
Cycle 1 time: 1252
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1509
Cycle 1 time: 1166
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1425
Cycle 1 time: 990
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1257
Cycle 1 time: 1042
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1304
Cycle 1 time: 1649
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1906
Cycle 1 time: 1105
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1361
Cycle 1 time: 930
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1186
Cycle 1 time: 986
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1243
Cycle 1 time: 845
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 862
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 924
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1177
clock 259583 ms | mcu 0 | user time 898 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 5000 | nb_rw_cycle_counter 1666 | nb_inter_pic_trame_counter 4999
Cycle 1 time: 904
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1163
Cycle 1 time: 526
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 782
Cycle 1 time: 1197
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1454
Cycle 1 time: 1500
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1757
Cycle 1 time: 1186
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1439
Cycle 1 time: 1802
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 2054
Cycle 1 time: 1615
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1873
Cycle 1 time: 1796
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2058
Cycle 1 time: 1372
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1634
Cycle 1 time: 1172
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1432
Cycle 1 time: 811
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1070
Cycle 1 time: 873
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1123
Cycle 1 time: 1471
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1732
Cycle 1 time: 864
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1120
clock 261705 ms | mcu 0 | user time 1427 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 5042 | nb_rw_cycle_counter 1680 | nb_inter_pic_trame_counter 5041
Cycle 1 time: 1433
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1690
Cycle 1 time: 1832
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2090
Cycle 1 time: 967
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1225
Cycle 1 time: 920
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1173
Cycle 1 time: 999
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1256
Cycle 1 time: 1060
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1319
Cycle 1 time: 994
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1249
Cycle 1 time: 1132
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1403
Cycle 1 time: 1194
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1456
Cycle 1 time: 1700
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1964
Cycle 1 time: 893
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1149
Cycle 1 time: 1134
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1393
Cycle 1 time: 780
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 716
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 973
Cycle 1 time: 905
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1166
Cycle 1 time: 798
clock 263720 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 5088 | nb_rw_cycle_counter 1695 | nb_inter_pic_trame_counter 5087
Cycle 2 time: 246
Cycle 0 time: 13
RW cycle time: 1057
Cycle 1 time: 994
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1251
Cycle 1 time: 991
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 853
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1115
Cycle 1 time: 1060
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1319
Cycle 1 time: 1111
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1365
Cycle 1 time: 946
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1206
Cycle 1 time: 1273
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1531
Cycle 1 time: 1722
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1980
Cycle 1 time: 1017
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1272
Cycle 1 time: 720
Cycle 2 time: 342
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 888
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1146
Cycle 1 time: 854
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 991
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1257
Cycle 1 time: 987
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1247
Cycle 1 time: 920
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1179
clock 265745 ms | mcu 0 | user time 918 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 5135 | nb_rw_cycle_counter 1711 | nb_inter_pic_trame_counter 5134
Cycle 1 time: 924
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1188
Cycle 1 time: 893
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1147
Cycle 1 time: 948
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1208
Cycle 1 time: 987
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1242
Cycle 1 time: 927
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1188
Cycle 1 time: 1187
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1431
Cycle 1 time: 1297
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1552
Cycle 1 time: 1041
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1299
Cycle 1 time: 805
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 1236
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1495
Cycle 1 time: 956
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1212
Cycle 1 time: 993
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1249
Cycle 1 time: 930
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1191
Cycle 1 time: 848
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 1128
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1389
Cycle 1 time: 1405
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1661
clock 267835 ms | mcu 0 | user time 1200 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 5183 | nb_rw_cycle_counter 1727 | nb_inter_pic_trame_counter 5182
Cycle 1 time: 1206
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1460
Cycle 1 time: 1966
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 2222
Cycle 1 time: 1066
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1320
Cycle 1 time: 916
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 1256
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1516
Cycle 1 time: 1981
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 2233
Cycle 1 time: 1427
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1689
Cycle 1 time: 696
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 958
Cycle 1 time: 1079
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1335
Cycle 1 time: 1252
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1507
Cycle 1 time: 855
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 978
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1236
Cycle 1 time: 1576
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1836
Cycle 1 time: 821
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1086
clock 269883 ms | mcu 0 | user time 1002 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 5225 | nb_rw_cycle_counter 1741 | nb_inter_pic_trame_counter 5224
Cycle 1 time: 1008
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1267
Cycle 1 time: 871
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1125
Cycle 1 time: 835
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1092
Cycle 1 time: 1431
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1688
Cycle 1 time: 1598
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 1860
Cycle 1 time: 1114
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1377
Cycle 1 time: 845
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 861
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 1321
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1576
Cycle 1 time: 862
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1129
Cycle 1 time: 928
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1183
Cycle 1 time: 856
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 1059
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1324
Cycle 1 time: 710
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 963
Cycle 1 time: 845
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1101
Cycle 1 time: 730
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 989
clock 271925 ms | mcu 0 | user time 1407 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 5273 | nb_rw_cycle_counter 1757 | nb_inter_pic_trame_counter 5272
Cycle 1 time: 1413
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1669
Cycle 1 time: 641
Cycle 2 time: 243
Cycle 0 time: 23
RW cycle time: 907
Cycle 1 time: 843
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 779
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1039
Cycle 1 time: 1333
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1589
Cycle 1 time: 1367
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1622
Cycle 1 time: 1580
Cycle 2 time: 292
Cycle 0 time: 20
RW cycle time: 1892
Cycle 1 time: 1374
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1636
Cycle 1 time: 776
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1029
Cycle 1 time: 905
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1163
Cycle 1 time: 735
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 996
Cycle 1 time: 849
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 994
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1251
Cycle 1 time: 1063
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1316
Cycle 1 time: 1065
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1323
Cycle 1 time: 989
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1245
clock 273961 ms | mcu 0 | user time 873 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 5321 | nb_rw_cycle_counter 1773 | nb_inter_pic_trame_counter 5320
Cycle 1 time: 879
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1129
Cycle 1 time: 1255
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1508
Cycle 1 time: 1436
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1696
Cycle 1 time: 1464
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1719
Cycle 1 time: 1200
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1461
Cycle 1 time: 1051
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1304
Cycle 1 time: 1006
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1262
Cycle 1 time: 1211
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1471
Cycle 1 time: 1445
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1708
Cycle 1 time: 1638
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1900
Cycle 1 time: 1796
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2053
Cycle 1 time: 1345
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1595
Cycle 1 time: 1490
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1750
clock 276040 ms | mcu 0 | user time 1106 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 5360 | nb_rw_cycle_counter 1786 | nb_inter_pic_trame_counter 5359
Cycle 1 time: 1112
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1370
Cycle 1 time: 1223
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1487
Cycle 1 time: 1677
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1939
Cycle 1 time: 2144
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 2390
Cycle 1 time: 1723
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1988
Cycle 1 time: 1053
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1304
Cycle 1 time: 1141
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1400
Cycle 1 time: 782
Cycle 2 time: 261
Cycle 0 time: 19
RW cycle time: 1062
Cycle 1 time: 825
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1088
Cycle 1 time: 897
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1159
Cycle 1 time: 1256
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1518
Cycle 1 time: 883
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1140
Cycle 1 time: 1577
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1836
clock 278061 ms | mcu 0 | user time 1637 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 5399 | nb_rw_cycle_counter 1799 | nb_inter_pic_trame_counter 5398
Cycle 1 time: 1643
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1892
Cycle 1 time: 1420
Cycle 2 time: 292
Cycle 0 time: 24
RW cycle time: 1736
Cycle 1 time: 1598
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1855
Cycle 1 time: 1485
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1743
Cycle 1 time: 1618
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1879
Cycle 1 time: 1795
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 2054
Cycle 1 time: 1998
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 2251
Cycle 1 time: 1487
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1741
Cycle 1 time: 1298
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1554
Cycle 1 time: 934
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1193
Cycle 1 time: 1060
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1321
Cycle 1 time: 1546
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1803
clock 280187 ms | mcu 0 | user time 1868 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 5435 | nb_rw_cycle_counter 1811 | nb_inter_pic_trame_counter 5434
Cycle 1 time: 1874
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 2130
Cycle 1 time: 1672
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1922
Cycle 1 time: 2142
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2400
Cycle 1 time: 1773
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 2041
Cycle 1 time: 1680
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1941
Cycle 1 time: 2058
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2311
Cycle 1 time: 1393
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1652
Cycle 1 time: 1479
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1736
Cycle 1 time: 1821
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2077
Cycle 1 time: 827
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1086
Cycle 1 time: 920
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 1031
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1297
clock 282271 ms | mcu 0 | user time 941 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 5471 | nb_rw_cycle_counter 1823 | nb_inter_pic_trame_counter 5470
Cycle 1 time: 947
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1203
Cycle 1 time: 1727
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1985
Cycle 1 time: 2064
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 2328
Cycle 1 time: 850
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1113
Cycle 1 time: 843
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1108
Cycle 1 time: 923
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1186
Cycle 1 time: 1378
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1637
Cycle 1 time: 1015
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1282
Cycle 1 time: 1630
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1896
Cycle 1 time: 1516
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1775
Cycle 1 time: 1312
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1579
Cycle 1 time: 1070
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1327
Cycle 1 time: 1717
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1974
clock 284327 ms | mcu 0 | user time 1106 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 5510 | nb_rw_cycle_counter 1836 | nb_inter_pic_trame_counter 5509
Cycle 1 time: 1112
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1370
Cycle 1 time: 1513
Cycle 2 time: 345
Cycle 0 time: 18
RW cycle time: 1876
Cycle 1 time: 1056
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1314
Cycle 1 time: 853
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1111
Cycle 1 time: 850
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 922
Cycle 2 time: 303
Cycle 0 time: 18
RW cycle time: 1243
Cycle 1 time: 1075
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1334
Cycle 1 time: 1264
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1520
Cycle 1 time: 906
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1163
Cycle 1 time: 1359
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1616
Cycle 1 time: 1418
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1674
Cycle 1 time: 723
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 986
Cycle 1 time: 1124
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1392
Cycle 1 time: 1346
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1613
Cycle 1 time: 1577
clock 286330 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 5553 | nb_rw_cycle_counter 1850 | nb_inter_pic_trame_counter 5552
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 1837
Cycle 1 time: 1084
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1345
Cycle 1 time: 1589
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1849
Cycle 1 time: 1774
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 2027
Cycle 1 time: 1860
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2118
Cycle 1 time: 1299
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1557
Cycle 1 time: 1078
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1335
Cycle 1 time: 1034
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 1302
Cycle 1 time: 1662
Cycle 2 time: 228
Cycle 0 time: 21
RW cycle time: 1911
Cycle 1 time: 1508
Cycle 2 time: 285
Cycle 0 time: 20
RW cycle time: 1813
Cycle 1 time: 736
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 995
Cycle 1 time: 715
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 987
Cycle 1 time: 1049
Cycle 2 time: 307
Cycle 0 time: 18
RW cycle time: 1374
clock 288347 ms | mcu 0 | user time 1536 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 5591 | nb_rw_cycle_counter 1863 | nb_inter_pic_trame_counter 5590
Cycle 1 time: 1542
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1804
Cycle 1 time: 777
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1034
Cycle 1 time: 858
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1126
Cycle 1 time: 1258
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1516
Cycle 1 time: 1132
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1398
Cycle 1 time: 2034
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 2288
Cycle 1 time: 1817
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 2086
Cycle 1 time: 1498
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1750
Cycle 1 time: 1500
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1757
Cycle 1 time: 1576
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1831
Cycle 1 time: 926
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1186
Cycle 1 time: 1058
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1317
Cycle 1 time: 925
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1178
Cycle 1 time: 1133
clock 290358 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 5631 | nb_rw_cycle_counter 1876 | nb_inter_pic_trame_counter 5630
Cycle 2 time: 248
Cycle 0 time: 13
RW cycle time: 1394
Cycle 1 time: 984
Cycle 2 time: 301
Cycle 0 time: 17
RW cycle time: 1302
Cycle 1 time: 1335
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1587
Cycle 1 time: 1657
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1921
Cycle 1 time: 1221
Cycle 2 time: 301
Cycle 0 time: 17
RW cycle time: 1539
Cycle 1 time: 907
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1172
Cycle 1 time: 963
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1222
Cycle 1 time: 1079
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1338
Cycle 1 time: 1245
Cycle 2 time: 300
Cycle 0 time: 17
RW cycle time: 1562
Cycle 1 time: 1791
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2053
Cycle 1 time: 1190
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1454
Cycle 1 time: 1937
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2193
Cycle 1 time: 943
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 1215
Cycle 1 time: 1182
Cycle 2 time: 234
clock 292359 ms | mcu 0 | user time 16 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 5671 | nb_rw_cycle_counter 1890 | nb_inter_pic_trame_counter 5670
Cycle 0 time: 22
RW cycle time: 1438
Cycle 1 time: 1020
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1276
Cycle 1 time: 844
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1109
Cycle 1 time: 1611
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1864
Cycle 1 time: 1902
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 2165
Cycle 1 time: 973
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1237
Cycle 1 time: 909
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1162
Cycle 1 time: 1575
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1828
Cycle 1 time: 2159
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 2426
Cycle 1 time: 962
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1221
Cycle 1 time: 1322
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1578
Cycle 1 time: 1587
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1848
Cycle 1 time: 1126
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1392
clock 294399 ms | mcu 0 | user time 1292 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 5708 | nb_rw_cycle_counter 1902 | nb_inter_pic_trame_counter 5707
Cycle 1 time: 1298
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1553
Cycle 1 time: 1021
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1277
Cycle 1 time: 1534
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1791
Cycle 1 time: 1562
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1828
Cycle 1 time: 832
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1089
Cycle 1 time: 1224
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1493
Cycle 1 time: 1253
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1514
Cycle 1 time: 1057
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1319
Cycle 1 time: 1125
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1387
Cycle 1 time: 850
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 1200
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1457
Cycle 1 time: 1358
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1610
Cycle 1 time: 1018
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1268
Cycle 1 time: 1662
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1919
clock 296496 ms | mcu 0 | user time 1651 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 5750 | nb_rw_cycle_counter 1916 | nb_inter_pic_trame_counter 5749
Cycle 1 time: 1657
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1908
Cycle 1 time: 1372
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1626
Cycle 1 time: 1955
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2208
Cycle 1 time: 1014
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1268
Cycle 1 time: 1070
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1339
Cycle 1 time: 1242
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1496
Cycle 1 time: 1769
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 2022
Cycle 1 time: 1616
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1877
Cycle 1 time: 1377
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1627
Cycle 1 time: 1810
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2068
Cycle 1 time: 1806
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 2055
Cycle 1 time: 861
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 956
clock 298511 ms | mcu 0 | user time 245 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 5787 | nb_rw_cycle_counter 1928 | nb_inter_pic_trame_counter 5786
Cycle 2 time: 251
Cycle 0 time: 14
RW cycle time: 1221
Cycle 1 time: 1108
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1362
Cycle 1 time: 1415
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1676
Cycle 1 time: 1267
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1529
Cycle 1 time: 1054
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1307
Cycle 1 time: 1069
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1328
Cycle 1 time: 1032
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1289
Cycle 1 time: 952
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1210
Cycle 1 time: 991
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1247
Cycle 1 time: 858
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 1061
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1315
Cycle 1 time: 1066
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1325
Cycle 1 time: 1547
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1803
Cycle 1 time: 1620
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1878
Cycle 1 time: 1021
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1279
clock 300610 ms | mcu 0 | user time 1303 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 5831 | nb_rw_cycle_counter 1943 | nb_inter_pic_trame_counter 5830
Cycle 1 time: 1309
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1562
Cycle 1 time: 1132
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1391
Cycle 1 time: 937
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1196
Cycle 1 time: 1549
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1811
Cycle 1 time: 1013
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1277
Cycle 1 time: 1293
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1549
Cycle 1 time: 924
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1188
Cycle 1 time: 1193
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1451
Cycle 1 time: 1186
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 1436
Cycle 1 time: 1639
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1895
Cycle 1 time: 1066
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1320
Cycle 1 time: 1201
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1459
Cycle 1 time: 1036
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1300
Cycle 1 time: 1053
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1306
clock 302654 ms | mcu 0 | user time 1605 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 5873 | nb_rw_cycle_counter 1957 | nb_inter_pic_trame_counter 5872
Cycle 1 time: 1611
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1870
Cycle 1 time: 1282
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1538
Cycle 1 time: 1422
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1674
Cycle 1 time: 1136
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1389
Cycle 1 time: 1429
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1693
Cycle 1 time: 1738
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1993
Cycle 1 time: 1207
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1461
Cycle 1 time: 862
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 1063
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1314
Cycle 1 time: 1093
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1352
Cycle 1 time: 760
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1019
Cycle 1 time: 991
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1247
Cycle 1 time: 996
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1263
Cycle 1 time: 1122
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1373
clock 304680 ms | mcu 0 | user time 1559 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 5915 | nb_rw_cycle_counter 1971 | nb_inter_pic_trame_counter 5914
Cycle 1 time: 1565
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1822
Cycle 1 time: 1316
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1577
Cycle 1 time: 1578
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1843
Cycle 1 time: 1464
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1722
Cycle 1 time: 1122
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1383
Cycle 1 time: 1334
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1594
Cycle 1 time: 1633
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1890
Cycle 1 time: 1681
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1933
Cycle 1 time: 1419
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1683
Cycle 1 time: 792
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1058
Cycle 1 time: 1382
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1635
Cycle 1 time: 1595
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1851
clock 306709 ms | mcu 0 | user time 1860 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 5951 | nb_rw_cycle_counter 1983 | nb_inter_pic_trame_counter 5950
Cycle 1 time: 1866
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 2133
Cycle 1 time: 1763
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2024
Cycle 1 time: 1794
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2057
Cycle 1 time: 2267
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2524
Cycle 1 time: 2199
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2460
Cycle 1 time: 1612
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1883
Cycle 1 time: 1899
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 2156
Cycle 1 time: 2020
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2282
Cycle 1 time: 1747
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 2012
Cycle 1 time: 854
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1117
Cycle 1 time: 698
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 954
clock 308762 ms | mcu 0 | user time 781 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 5984 | nb_rw_cycle_counter 1994 | nb_inter_pic_trame_counter 5983
Cycle 1 time: 787
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1042
Cycle 1 time: 1192
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1442
Cycle 1 time: 1138
Cycle 2 time: 239
Cycle 0 time: 24
RW cycle time: 1401
Cycle 1 time: 1648
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1909
Cycle 1 time: 1503
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1760
Cycle 1 time: 1902
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2162
Cycle 1 time: 1644
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 1915
Cycle 1 time: 1037
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1296
Cycle 1 time: 1334
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1587
Cycle 1 time: 1063
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1321
Cycle 1 time: 716
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 975
Cycle 1 time: 875
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1135
Cycle 1 time: 1136
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1401
Cycle 1 time: 1240
clock 310766 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 6024 | nb_rw_cycle_counter 2007 | nb_inter_pic_trame_counter 6023
Cycle 2 time: 248
Cycle 0 time: 14
RW cycle time: 1502
Cycle 1 time: 1469
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1733
Cycle 1 time: 1850
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2109
Cycle 1 time: 1812
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 2080
Cycle 1 time: 1880
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 2144
Cycle 1 time: 1021
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1272
Cycle 1 time: 1457
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1719
Cycle 1 time: 1798
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 2062
Cycle 1 time: 1401
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1661
Cycle 1 time: 1390
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1654
Cycle 1 time: 1330
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1591
Cycle 1 time: 1520
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1782
clock 312845 ms | mcu 0 | user time 964 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 6059 | nb_rw_cycle_counter 2019 | nb_inter_pic_trame_counter 6058
Cycle 1 time: 970
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1230
Cycle 1 time: 1120
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1377
Cycle 1 time: 1204
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1458
Cycle 1 time: 1168
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1429
Cycle 1 time: 1723
Cycle 2 time: 250
Cycle 0 time: 23
RW cycle time: 1996
Cycle 1 time: 1458
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1718
Cycle 1 time: 1253
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1506
Cycle 1 time: 1085
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1349
Cycle 1 time: 1532
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1788
Cycle 1 time: 1212
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1467
Cycle 1 time: 991
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 1010
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1274
Cycle 1 time: 899
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1158
Cycle 1 time: 1105
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1369
clock 314922 ms | mcu 0 | user time 1359 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 6101 | nb_rw_cycle_counter 2033 | nb_inter_pic_trame_counter 6100
Cycle 1 time: 1365
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1632
Cycle 1 time: 913
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1172
Cycle 1 time: 1122
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1382
Cycle 1 time: 1668
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1926
Cycle 1 time: 1161
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1420
Cycle 1 time: 916
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1178
Cycle 1 time: 1263
Cycle 2 time: 311
Cycle 0 time: 18
RW cycle time: 1592
Cycle 1 time: 852
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1119
Cycle 1 time: 1123
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1389
Cycle 1 time: 1127
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1382
Cycle 1 time: 1415
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1681
Cycle 1 time: 840
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1100
Cycle 1 time: 844
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1104
Cycle 1 time: 1070
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1329
Cycle 1 time: 1126
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1376
clock 316993 ms | mcu 0 | user time 1288 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 6146 | nb_rw_cycle_counter 2048 | nb_inter_pic_trame_counter 6145
Cycle 1 time: 1294
Cycle 2 time: 244
Cycle 0 time: 23
RW cycle time: 1561
Cycle 1 time: 1083
Cycle 2 time: 255
Cycle 0 time: 16
RW cycle time: 1354
Cycle 1 time: 926
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1186
Cycle 1 time: 1350
Cycle 2 time: 258
Cycle 0 time: 20
RW cycle time: 1628
Cycle 1 time: 1361
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1616
Cycle 1 time: 938
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1205
Cycle 1 time: 1192
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1451
Cycle 1 time: 923
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 1342
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1595
Cycle 1 time: 2395
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2650
Cycle 1 time: 1401
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1662
Cycle 1 time: 1264
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1512
Cycle 1 time: 1003
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1264
clock 319012 ms | mcu 0 | user time 1618 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 6185 | nb_rw_cycle_counter 2061 | nb_inter_pic_trame_counter 6184
Cycle 1 time: 1624
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1881
Cycle 1 time: 1465
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1724
Cycle 1 time: 1240
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1502
Cycle 1 time: 1507
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1767
Cycle 1 time: 1486
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1745
Cycle 1 time: 1049
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1309
Cycle 1 time: 1108
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1364
Cycle 1 time: 1265
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1519
Cycle 1 time: 1442
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1697
Cycle 1 time: 1540
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1799
Cycle 1 time: 1485
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1744
Cycle 1 time: 1058
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1315
Cycle 1 time: 1579
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1840
clock 321097 ms | mcu 0 | user time 1267 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 6224 | nb_rw_cycle_counter 2074 | nb_inter_pic_trame_counter 6223
Cycle 1 time: 1273
Cycle 2 time: 233
Cycle 0 time: 19
RW cycle time: 1525
Cycle 1 time: 1472
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1725
Cycle 1 time: 1763
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2018
Cycle 1 time: 2246
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 2513
Cycle 1 time: 1549
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1809
Cycle 1 time: 1801
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 2067
Cycle 1 time: 1485
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1743
Cycle 1 time: 1472
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1734
Cycle 1 time: 1661
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1912
Cycle 1 time: 1219
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1480
Cycle 1 time: 1567
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1828
clock 323129 ms | mcu 0 | user time 1229 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 6257 | nb_rw_cycle_counter 2085 | nb_inter_pic_trame_counter 6256
Cycle 1 time: 1235
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1485
Cycle 1 time: 1333
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1592
Cycle 1 time: 1946
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2202
Cycle 1 time: 1675
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1930
Cycle 1 time: 1500
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1752
Cycle 1 time: 1094
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1354
Cycle 1 time: 1889
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 2156
Cycle 1 time: 1595
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1858
Cycle 1 time: 218
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 479
Cycle 1 time: 1663
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1909
Cycle 1 time: 1042
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1301
Cycle 1 time: 1634
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1892
Cycle 1 time: 1274
clock 325148 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 6294 | nb_rw_cycle_counter 2097 | nb_inter_pic_trame_counter 6293
Cycle 2 time: 243
Cycle 0 time: 13
RW cycle time: 1530
Cycle 1 time: 1111
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1365
Cycle 1 time: 1748
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 2013
Cycle 1 time: 1518
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1774
Cycle 1 time: 1483
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1744
Cycle 1 time: 2047
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2299
Cycle 1 time: 1497
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1752
Cycle 1 time: 1020
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1279
Cycle 1 time: 1676
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1943
Cycle 1 time: 1604
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1864
Cycle 1 time: 1328
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1582
Cycle 1 time: 1340
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1603
clock 327252 ms | mcu 0 | user time 1801 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 6329 | nb_rw_cycle_counter 2109 | nb_inter_pic_trame_counter 6328
Cycle 1 time: 1807
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 2069
Cycle 1 time: 1904
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 2165
Cycle 1 time: 1743
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 2004
Cycle 1 time: 1290
Cycle 2 time: 242
Cycle 0 time: 25
RW cycle time: 1557
Cycle 1 time: 1322
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1579
Cycle 1 time: 1946
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2199
Cycle 1 time: 1163
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1424
Cycle 1 time: 1164
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1422
Cycle 1 time: 1503
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1761
Cycle 1 time: 1014
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1276
Cycle 1 time: 2002
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2260
Cycle 1 time: 1326
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1586
clock 329368 ms | mcu 0 | user time 1657 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 6365 | nb_rw_cycle_counter 2121 | nb_inter_pic_trame_counter 6364
Cycle 1 time: 1663
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1919
Cycle 1 time: 1820
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2076
Cycle 1 time: 1342
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1602
Cycle 1 time: 1496
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1756
Cycle 1 time: 1444
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 1716
Cycle 1 time: 1372
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1630
Cycle 1 time: 1337
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1602
Cycle 1 time: 1159
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1422
Cycle 1 time: 1490
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1749
Cycle 1 time: 1286
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1549
Cycle 1 time: 854
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 793
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 1048
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1307
clock 331372 ms | mcu 0 | user time 1203 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 6404 | nb_rw_cycle_counter 2134 | nb_inter_pic_trame_counter 6403
Cycle 1 time: 1209
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1464
Cycle 1 time: 1663
Cycle 2 time: 226
Cycle 0 time: 17
RW cycle time: 1906
Cycle 1 time: 1536
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1796
Cycle 1 time: 2282
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2545
Cycle 1 time: 1333
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1588
Cycle 1 time: 1339
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1598
Cycle 1 time: 1637
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1903
Cycle 1 time: 1870
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2128
Cycle 1 time: 922
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1183
Cycle 1 time: 922
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1178
Cycle 1 time: 1677
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1937
Cycle 1 time: 1139
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1404
clock 333495 ms | mcu 0 | user time 1804 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 6440 | nb_rw_cycle_counter 2146 | nb_inter_pic_trame_counter 6439
Cycle 1 time: 1810
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 2063
Cycle 1 time: 1506
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1763
Cycle 1 time: 1515
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1777
Cycle 1 time: 1355
Cycle 2 time: 308
Cycle 0 time: 18
RW cycle time: 1681
Cycle 1 time: 927
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1196
Cycle 1 time: 840
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1111
Cycle 1 time: 768
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1028
Cycle 1 time: 715
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 976
Cycle 1 time: 639
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 901
Cycle 1 time: 1067
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1323
Cycle 1 time: 955
Cycle 2 time: 306
Cycle 0 time: 16
RW cycle time: 1277
Cycle 1 time: 750
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1008
Cycle 1 time: 1000
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1262
Cycle 1 time: 699
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 1520
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1779
Cycle 1 time: 1216
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1472
clock 335656 ms | mcu 0 | user time 1844 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 6488 | nb_rw_cycle_counter 2162 | nb_inter_pic_trame_counter 6487
Cycle 1 time: 1850
Cycle 2 time: 296
Cycle 0 time: 17
RW cycle time: 2163
Cycle 1 time: 1556
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1809
Cycle 1 time: 1139
Cycle 2 time: 262
Cycle 0 time: 18
RW cycle time: 1419
Cycle 1 time: 1181
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1441
Cycle 1 time: 1059
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1319
Cycle 1 time: 1195
Cycle 2 time: 256
Cycle 0 time: 20
RW cycle time: 1471
Cycle 1 time: 1570
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1822
Cycle 1 time: 1876
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 2142
Cycle 1 time: 1734
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1992
Cycle 1 time: 1310
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1569
Cycle 1 time: 1361
Cycle 2 time: 236
Cycle 0 time: 22
RW cycle time: 1619
Cycle 1 time: 1492
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1752
Cycle 1 time: 1193
clock 337667 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 6525 | nb_rw_cycle_counter 2174 | nb_inter_pic_trame_counter 6524
Cycle 2 time: 245
Cycle 0 time: 14
RW cycle time: 1452
Cycle 1 time: 1453
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1713
Cycle 1 time: 1420
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1679
Cycle 1 time: 1967
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2223
Cycle 1 time: 1357
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1615
Cycle 1 time: 1387
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1641
Cycle 1 time: 1484
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1739
Cycle 1 time: 1834
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2096
Cycle 1 time: 1029
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1281
Cycle 1 time: 930
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1188
Cycle 1 time: 1083
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1344
Cycle 1 time: 1536
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1784
Cycle 1 time: 1288
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1539
clock 339788 ms | mcu 0 | user time 1347 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 6563 | nb_rw_cycle_counter 2187 | nb_inter_pic_trame_counter 6562
Cycle 1 time: 1353
Cycle 2 time: 224
Cycle 0 time: 17
RW cycle time: 1594
Cycle 1 time: 791
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1047
Cycle 1 time: 1226
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1488
Cycle 1 time: 1316
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1579
Cycle 1 time: 1268
Cycle 2 time: 266
Cycle 0 time: 17
RW cycle time: 1551
Cycle 1 time: 1909
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 2173
Cycle 1 time: 1602
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1863
Cycle 1 time: 2644
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2901
Cycle 1 time: 1181
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1437
Cycle 1 time: 1679
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1940
Cycle 1 time: 1482
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1751
Cycle 1 time: 1255
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1515
clock 341864 ms | mcu 0 | user time 1268 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 6599 | nb_rw_cycle_counter 2199 | nb_inter_pic_trame_counter 6598
Cycle 1 time: 1274
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1528
Cycle 1 time: 1771
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 2036
Cycle 1 time: 1334
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1589
Cycle 1 time: 1634
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1898
Cycle 1 time: 1793
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 2044
Cycle 1 time: 1810
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2069
Cycle 1 time: 2376
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 2630
Cycle 1 time: 1572
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1829
Cycle 1 time: 1553
Cycle 2 time: 258
Cycle 0 time: 19
RW cycle time: 1830
Cycle 1 time: 760
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1021
Cycle 1 time: 963
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1227
Cycle 1 time: 1011
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1262
clock 343946 ms | mcu 0 | user time 1130 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 6635 | nb_rw_cycle_counter 2211 | nb_inter_pic_trame_counter 6634
Cycle 1 time: 1136
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1395
Cycle 1 time: 1199
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1452
Cycle 1 time: 1346
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1599
Cycle 1 time: 955
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1219
Cycle 1 time: 1315
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1583
Cycle 1 time: 1390
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1647
Cycle 1 time: 1491
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1755
Cycle 1 time: 2412
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2665
Cycle 1 time: 1502
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1758
Cycle 1 time: 1629
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1892
Cycle 1 time: 1950
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2208
Cycle 1 time: 943
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 1215
clock 345995 ms | mcu 0 | user time 1235 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 6671 | nb_rw_cycle_counter 2223 | nb_inter_pic_trame_counter 6670
Cycle 1 time: 1241
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1505
Cycle 1 time: 1762
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2022
Cycle 1 time: 1733
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1995
Cycle 1 time: 1720
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1977
Cycle 1 time: 1251
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1509
Cycle 1 time: 1195
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1461
Cycle 1 time: 1740
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1994
Cycle 1 time: 1480
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1741
Cycle 1 time: 1649
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1908
Cycle 1 time: 1511
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1769
Cycle 1 time: 1062
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1332
Cycle 1 time: 1743
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2000
clock 348120 ms | mcu 0 | user time 1267 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 6707 | nb_rw_cycle_counter 2235 | nb_inter_pic_trame_counter 6706
Cycle 1 time: 1273
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1527
Cycle 1 time: 1078
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1333
Cycle 1 time: 1064
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1332
Cycle 1 time: 1808
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 2074
Cycle 1 time: 699
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 958
Cycle 1 time: 1126
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1377
Cycle 1 time: 933
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1191
Cycle 1 time: 877
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1140
Cycle 1 time: 1372
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1626
Cycle 1 time: 909
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1169
Cycle 1 time: 1640
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1898
Cycle 1 time: 1218
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1478
Cycle 1 time: 1051
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1310
Cycle 1 time: 1157
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1418
Cycle 1 time: 1384
clock 350139 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 6750 | nb_rw_cycle_counter 2249 | nb_inter_pic_trame_counter 6749
Cycle 2 time: 251
Cycle 0 time: 13
RW cycle time: 1648
Cycle 1 time: 1836
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 2096
Cycle 1 time: 1272
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1529
Cycle 1 time: 1003
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1254
Cycle 1 time: 1043
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1299
Cycle 1 time: 1180
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1442
Cycle 1 time: 909
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1167
Cycle 1 time: 1362
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1620
Cycle 1 time: 845
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1100
Cycle 1 time: 864
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 1065
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1327
Cycle 1 time: 1002
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1260
Cycle 1 time: 1126
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1382
Cycle 1 time: 980
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1241
Cycle 1 time: 1569
Cycle 2 time: 267
Cycle 0 time: 15
RW cycle time: 1851
clock 352288 ms | mcu 0 | user time 1791 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 6794 | nb_rw_cycle_counter 2264 | nb_inter_pic_trame_counter 6793
Cycle 1 time: 1797
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 2063
Cycle 1 time: 1953
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 2211
Cycle 1 time: 1738
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1993
Cycle 1 time: 1151
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1413
Cycle 1 time: 1130
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1388
Cycle 1 time: 1438
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1705
Cycle 1 time: 869
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1128
Cycle 1 time: 1193
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1447
Cycle 1 time: 1463
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1721
Cycle 1 time: 1013
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1279
Cycle 1 time: 1260
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1519
Cycle 1 time: 992
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1247
Cycle 1 time: 1343
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1595
clock 354335 ms | mcu 0 | user time 1551 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 6833 | nb_rw_cycle_counter 2277 | nb_inter_pic_trame_counter 6832
Cycle 1 time: 1557
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1826
Cycle 1 time: 719
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 980
Cycle 1 time: 1233
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1492
Cycle 1 time: 814
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1072
Cycle 1 time: 907
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1166
Cycle 1 time: 708
Cycle 2 time: 230
Cycle 0 time: 19
RW cycle time: 957
Cycle 1 time: 891
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1151
Cycle 1 time: 1032
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1288
Cycle 1 time: 843
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 987
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1247
Cycle 1 time: 872
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1124
Cycle 1 time: 1074
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1336
Cycle 1 time: 1329
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1591
Cycle 1 time: 990
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1260
Cycle 1 time: 1134
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1398
Cycle 1 time: 968
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1225
Cycle 1 time: 1202
clock 356345 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 6882 | nb_rw_cycle_counter 2293 | nb_inter_pic_trame_counter 6881
Cycle 2 time: 245
Cycle 0 time: 13
RW cycle time: 1460
Cycle 1 time: 989
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1250
Cycle 1 time: 1255
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1512
Cycle 1 time: 937
Cycle 2 time: 261
Cycle 0 time: 17
RW cycle time: 1215
Cycle 1 time: 1052
Cycle 2 time: 292
Cycle 0 time: 21
RW cycle time: 1365
Cycle 1 time: 998
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1257
Cycle 1 time: 1107
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1369
Cycle 1 time: 2051
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2308
Cycle 1 time: 1501
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1765
Cycle 1 time: 1329
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1590
Cycle 1 time: 1349
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1612
Cycle 1 time: 1256
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1516
Cycle 1 time: 912
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1178
Cycle 1 time: 913
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 1185
clock 358364 ms | mcu 0 | user time 1046 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 6923 | nb_rw_cycle_counter 2307 | nb_inter_pic_trame_counter 6922
Cycle 1 time: 1052
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 1324
Cycle 1 time: 1043
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1309
Cycle 1 time: 1110
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1369
Cycle 1 time: 718
Cycle 2 time: 265
Cycle 0 time: 19
RW cycle time: 1002
Cycle 1 time: 1074
Cycle 2 time: 308
Cycle 0 time: 18
RW cycle time: 1400
Cycle 1 time: 1707
Cycle 2 time: 273
Cycle 0 time: 20
RW cycle time: 2000
Cycle 1 time: 1594
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1856
Cycle 1 time: 1264
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1530
Cycle 1 time: 1443
Cycle 2 time: 248
Cycle 0 time: 23
RW cycle time: 1714
Cycle 1 time: 1146
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1409
Cycle 1 time: 1400
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1661
Cycle 1 time: 1660
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1917
Cycle 1 time: 1361
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1619
clock 360376 ms | mcu 0 | user time 1064 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 6962 | nb_rw_cycle_counter 2320 | nb_inter_pic_trame_counter 6961
Cycle 1 time: 1070
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1336
Cycle 1 time: 628
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 886
Cycle 1 time: 1377
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1643
Cycle 1 time: 1156
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1419
Cycle 1 time: 917
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1174
Cycle 1 time: 1009
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 1274
Cycle 1 time: 1194
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1461
Cycle 1 time: 1632
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1892
Cycle 1 time: 1161
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1413
Cycle 1 time: 995
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1250
Cycle 1 time: 1762
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 2028
Cycle 1 time: 1191
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1450
Cycle 1 time: 1132
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1395
Cycle 1 time: 1284
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1547
clock 362397 ms | mcu 0 | user time 1103 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 7004 | nb_rw_cycle_counter 2334 | nb_inter_pic_trame_counter 7003
Cycle 1 time: 1109
Cycle 2 time: 293
Cycle 0 time: 22
RW cycle time: 1424
Cycle 1 time: 932
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1199
Cycle 1 time: 1195
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1460
Cycle 1 time: 1044
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1301
Cycle 1 time: 1131
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1390
Cycle 1 time: 1382
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1643
Cycle 1 time: 1939
Cycle 2 time: 241
Cycle 0 time: 26
RW cycle time: 2206
Cycle 1 time: 1242
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1504
Cycle 1 time: 1333
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1587
Cycle 1 time: 1172
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1432
Cycle 1 time: 1305
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1556
Cycle 1 time: 1135
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1388
Cycle 1 time: 772
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1031
Cycle 1 time: 867
Cycle 2 time: 230
Cycle 0 time: 19
RW cycle time: 1116
clock 364413 ms | mcu 0 | user time 1026 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 7046 | nb_rw_cycle_counter 2348 | nb_inter_pic_trame_counter 7045
Cycle 1 time: 1032
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1280
Cycle 1 time: 1087
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1350
Cycle 1 time: 1008
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1267
Cycle 1 time: 1322
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1580
Cycle 1 time: 1639
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1899
Cycle 1 time: 1141
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1393
Cycle 1 time: 1381
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1643
Cycle 1 time: 1367
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1628
Cycle 1 time: 1395
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1651
Cycle 1 time: 1395
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1655
Cycle 1 time: 1007
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1267
Cycle 1 time: 1660
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1906
Cycle 1 time: 1663
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1921
clock 366587 ms | mcu 0 | user time 2328 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 7085 | nb_rw_cycle_counter 2361 | nb_inter_pic_trame_counter 7084
Cycle 1 time: 2334
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2597
Cycle 1 time: 1561
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1817
Cycle 1 time: 1749
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2004
Cycle 1 time: 1645
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1898
Cycle 1 time: 1676
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1931
Cycle 1 time: 1657
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1915
Cycle 1 time: 1640
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1898
Cycle 1 time: 1497
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1762
Cycle 1 time: 914
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 1132
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1391
Cycle 1 time: 925
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 1484
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1737
clock 368718 ms | mcu 0 | user time 2336 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 7121 | nb_rw_cycle_counter 2373 | nb_inter_pic_trame_counter 7120
Cycle 1 time: 2342
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 2598
Cycle 1 time: 1815
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 2076
Cycle 1 time: 1498
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1760
Cycle 1 time: 1636
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1900
Cycle 1 time: 1350
Cycle 2 time: 350
Cycle 0 time: 19
RW cycle time: 1719
Cycle 1 time: 880
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 1151
Cycle 1 time: 907
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1179
Cycle 1 time: 1075
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1334
Cycle 1 time: 1306
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1567
Cycle 1 time: 914
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1175
Cycle 1 time: 1050
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1317
Cycle 1 time: 1307
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1573
Cycle 1 time: 1573
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1836
clock 370752 ms | mcu 0 | user time 1483 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 7160 | nb_rw_cycle_counter 2386 | nb_inter_pic_trame_counter 7159
Cycle 1 time: 1489
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1753
Cycle 1 time: 1297
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1556
Cycle 1 time: 802
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1067
Cycle 1 time: 1555
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1819
Cycle 1 time: 1513
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1769
Cycle 1 time: 1784
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2044
Cycle 1 time: 1493
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1752
Cycle 1 time: 956
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1213
Cycle 1 time: 1344
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1591
Cycle 1 time: 974
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1236
Cycle 1 time: 2035
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 2296
Cycle 1 time: 1600
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1864
Cycle 1 time: 1204
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1460
clock 372891 ms | mcu 0 | user time 1456 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 7199 | nb_rw_cycle_counter 2399 | nb_inter_pic_trame_counter 7198
Cycle 1 time: 1461
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1713
Cycle 1 time: 1387
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1645
Cycle 1 time: 2146
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 2395
Cycle 1 time: 1879
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 2144
Cycle 1 time: 1453
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1713
Cycle 1 time: 2056
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 2320
Cycle 1 time: 1590
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1848
Cycle 1 time: 1405
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1665
Cycle 1 time: 1313
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1568
Cycle 1 time: 1279
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1537
Cycle 1 time: 1085
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1344
Cycle 1 time: 1055
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1315
clock 374980 ms | mcu 0 | user time 1143 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 7235 | nb_rw_cycle_counter 2411 | nb_inter_pic_trame_counter 7234
Cycle 1 time: 1149
Cycle 2 time: 304
Cycle 0 time: 18
RW cycle time: 1471
Cycle 1 time: 1113
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1376
Cycle 1 time: 1360
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1617
Cycle 1 time: 1459
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1716
Cycle 1 time: 2100
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2358
Cycle 1 time: 1153
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1418
Cycle 1 time: 2121
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2378
Cycle 1 time: 1982
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2237
Cycle 1 time: 1653
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1909
Cycle 1 time: 1872
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2128
Cycle 1 time: 2041
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2294
clock 377106 ms | mcu 0 | user time 1499 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 7268 | nb_rw_cycle_counter 2422 | nb_inter_pic_trame_counter 7267
Cycle 1 time: 1505
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1758
Cycle 1 time: 2004
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2258
Cycle 1 time: 1648
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1901
Cycle 1 time: 1636
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1895
Cycle 1 time: 1307
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1573
Cycle 1 time: 911
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1169
Cycle 1 time: 1050
Cycle 2 time: 303
Cycle 0 time: 20
RW cycle time: 1373
Cycle 1 time: 1217
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1474
Cycle 1 time: 1270
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1525
Cycle 1 time: 1905
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 2172
Cycle 1 time: 1468
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1733
Cycle 1 time: 980
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 1199
clock 379107 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 7305 | nb_rw_cycle_counter 2434 | nb_inter_pic_trame_counter 7304
Cycle 2 time: 245
Cycle 0 time: 13
RW cycle time: 1457
Cycle 1 time: 2150
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 2414
Cycle 1 time: 1500
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1757
Cycle 1 time: 2035
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 2300
Cycle 1 time: 2032
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2294
Cycle 1 time: 2023
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 2288
Cycle 1 time: 2106
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 2368
Cycle 1 time: 2061
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 2311
Cycle 1 time: 1770
Cycle 2 time: 258
Cycle 0 time: 18
RW cycle time: 2046
Cycle 1 time: 1452
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1714
clock 381145 ms | mcu 0 | user time 877 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 7334 | nb_rw_cycle_counter 2444 | nb_inter_pic_trame_counter 7333
Cycle 1 time: 883
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1141
Cycle 1 time: 709
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 981
Cycle 1 time: 839
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1095
Cycle 1 time: 2135
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 2398
Cycle 1 time: 1669
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1932
Cycle 1 time: 2280
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2543
Cycle 1 time: 1791
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 2058
Cycle 1 time: 2288
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 2559
Cycle 1 time: 1946
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 2208
Cycle 1 time: 1970
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 2232
clock 383169 ms | mcu 0 | user time 1970 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 7364 | nb_rw_cycle_counter 2454 | nb_inter_pic_trame_counter 7363
Cycle 1 time: 1976
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 2229
Cycle 1 time: 1334
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1601
Cycle 1 time: 1770
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 2038
Cycle 1 time: 1622
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1884
Cycle 1 time: 2249
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2507
Cycle 1 time: 2302
Cycle 2 time: 232
Cycle 0 time: 19
RW cycle time: 2553
Cycle 1 time: 1276
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1547
Cycle 1 time: 1631
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1894
Cycle 1 time: 1379
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1637
Cycle 1 time: 2169
Cycle 2 time: 239
Cycle 0 time: 22
RW cycle time: 2430
Cycle 1 time: 1338
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1590
clock 385257 ms | mcu 0 | user time 940 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 7397 | nb_rw_cycle_counter 2465 | nb_inter_pic_trame_counter 7396
Cycle 1 time: 946
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1204
Cycle 1 time: 2080
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 2349
Cycle 1 time: 1067
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1324
Cycle 1 time: 1389
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1653
Cycle 1 time: 856
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 1075
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1335
Cycle 1 time: 1407
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1674
Cycle 1 time: 1329
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1596
Cycle 1 time: 1063
Cycle 2 time: 252
Cycle 0 time: 22
RW cycle time: 1337
Cycle 1 time: 766
Cycle 2 time: 251
Cycle 0 time: 23
RW cycle time: 1040
Cycle 1 time: 896
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1159
Cycle 1 time: 781
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1050
Cycle 1 time: 988
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1252
Cycle 1 time: 1056
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1313
clock 387289 ms | mcu 0 | user time 1863 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 7439 | nb_rw_cycle_counter 2479 | nb_inter_pic_trame_counter 7438
Cycle 1 time: 1869
Cycle 2 time: 262
Cycle 0 time: 17
RW cycle time: 2148
Cycle 1 time: 1388
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1645
Cycle 1 time: 1503
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1761
Cycle 1 time: 1879
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2138
Cycle 1 time: 986
Cycle 2 time: 235
Cycle 0 time: 22
RW cycle time: 1243
Cycle 1 time: 1059
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1318
Cycle 1 time: 1144
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1405
Cycle 1 time: 1156
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1418
Cycle 1 time: 1234
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1491
Cycle 1 time: 1829
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 2080
Cycle 1 time: 2317
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 2583
Cycle 1 time: 2053
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2307
clock 389408 ms | mcu 0 | user time 1522 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 7475 | nb_rw_cycle_counter 2491 | nb_inter_pic_trame_counter 7474
Cycle 1 time: 1528
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1782
Cycle 1 time: 1337
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1588
Cycle 1 time: 1296
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1549
Cycle 1 time: 2023
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 2276
Cycle 1 time: 1824
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2081
Cycle 1 time: 2437
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 2695
Cycle 1 time: 1103
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1361
Cycle 1 time: 1174
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1431
Cycle 1 time: 926
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1182
Cycle 1 time: 1132
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1390
Cycle 1 time: 1266
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1516
Cycle 1 time: 1220
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1478
clock 391429 ms | mcu 0 | user time 1398 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 7511 | nb_rw_cycle_counter 2503 | nb_inter_pic_trame_counter 7510
Cycle 1 time: 1404
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1659
Cycle 1 time: 1199
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1449
Cycle 1 time: 1287
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1542
Cycle 1 time: 1613
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1867
Cycle 1 time: 1136
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1388
Cycle 1 time: 1033
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1282
Cycle 1 time: 1987
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2245
Cycle 1 time: 2257
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2515
Cycle 1 time: 1503
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1762
Cycle 1 time: 1813
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 2078
Cycle 1 time: 1463
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1715
Cycle 1 time: 1649
Cycle 2 time: 243
clock 393430 ms | mcu 0 | user time 16 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 7546 | nb_rw_cycle_counter 2515 | nb_inter_pic_trame_counter 7545
Cycle 0 time: 23
RW cycle time: 1915
Cycle 1 time: 1951
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2214
Cycle 1 time: 1178
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1434
Cycle 1 time: 1985
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 2235
Cycle 1 time: 1960
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 2227
Cycle 1 time: 1787
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2040
Cycle 1 time: 1958
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2221
Cycle 1 time: 1268
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1525
Cycle 1 time: 1302
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1558
Cycle 1 time: 1564
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1828
Cycle 1 time: 1265
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1522
clock 395452 ms | mcu 0 | user time 1406 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 7577 | nb_rw_cycle_counter 2525 | nb_inter_pic_trame_counter 7576
Cycle 1 time: 1412
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1667
Cycle 1 time: 1557
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1818
Cycle 1 time: 1625
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1891
Cycle 1 time: 872
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1134
Cycle 1 time: 860
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1125
Cycle 1 time: 773
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1039
Cycle 1 time: 1050
Cycle 2 time: 251
Cycle 0 time: 23
RW cycle time: 1324
Cycle 1 time: 908
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1171
Cycle 1 time: 1062
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 1335
Cycle 1 time: 1112
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1382
Cycle 1 time: 833
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1101
Cycle 1 time: 1821
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 2070
Cycle 1 time: 1907
Cycle 2 time: 299
Cycle 0 time: 20
RW cycle time: 2226
Cycle 1 time: 1976
clock 397464 ms | mcu 0 | user time 270 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 7617 | nb_rw_cycle_counter 2538 | nb_inter_pic_trame_counter 7616
Cycle 2 time: 276
Cycle 0 time: 14
RW cycle time: 2266
Cycle 1 time: 1654
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1913
Cycle 1 time: 1460
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1726
Cycle 1 time: 1713
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1971
Cycle 1 time: 1098
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1356
Cycle 1 time: 1757
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2019
Cycle 1 time: 2065
Cycle 2 time: 256
Cycle 0 time: 19
RW cycle time: 2340
Cycle 1 time: 1291
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1557
Cycle 1 time: 1263
Cycle 2 time: 275
Cycle 0 time: 19
RW cycle time: 1557
Cycle 1 time: 746
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1012
Cycle 1 time: 1471
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1735
Cycle 1 time: 1224
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1477
clock 399530 ms | mcu 0 | user time 1978 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 7652 | nb_rw_cycle_counter 2550 | nb_inter_pic_trame_counter 7651
Cycle 1 time: 1984
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 2236
Cycle 1 time: 1438
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1702
Cycle 1 time: 1120
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1377
Cycle 1 time: 1829
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 2093
Cycle 1 time: 1565
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1820
Cycle 1 time: 1706
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1970
Cycle 1 time: 1150
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1405
Cycle 1 time: 865
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1126
Cycle 1 time: 891
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1143
Cycle 1 time: 1018
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1278
Cycle 1 time: 1405
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1660
Cycle 1 time: 995
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1254
Cycle 1 time: 1099
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1353
Cycle 1 time: 750
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1007
clock 401610 ms | mcu 0 | user time 1348 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 7694 | nb_rw_cycle_counter 2564 | nb_inter_pic_trame_counter 7693
Cycle 1 time: 1354
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1611
Cycle 1 time: 1534
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1792
Cycle 1 time: 1916
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 2179
Cycle 1 time: 1254
Cycle 2 time: 290
Cycle 0 time: 18
RW cycle time: 1562
Cycle 1 time: 1287
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1555
Cycle 1 time: 1122
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1379
Cycle 1 time: 1466
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1725
Cycle 1 time: 976
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 1222
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1479
Cycle 1 time: 1725
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1978
Cycle 1 time: 1309
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1569
Cycle 1 time: 1057
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1318
Cycle 1 time: 1056
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1316
clock 403629 ms | mcu 0 | user time 850 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 7733 | nb_rw_cycle_counter 2577 | nb_inter_pic_trame_counter 7732
Cycle 1 time: 856
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 1064
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1317
Cycle 1 time: 2129
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2391
Cycle 1 time: 1772
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2035
Cycle 1 time: 1517
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1783
Cycle 1 time: 1317
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1582
Cycle 1 time: 917
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 784
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1050
Cycle 1 time: 979
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1236
Cycle 1 time: 784
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1053
Cycle 1 time: 1051
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1313
Cycle 1 time: 1665
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1914
Cycle 1 time: 1641
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1893
clock 405693 ms | mcu 0 | user time 1628 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 7772 | nb_rw_cycle_counter 2590 | nb_inter_pic_trame_counter 7771
Cycle 1 time: 1634
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1898
Cycle 1 time: 981
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1241
Cycle 1 time: 911
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 1056
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1320
Cycle 1 time: 1414
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 1685
Cycle 1 time: 830
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 1097
Cycle 1 time: 1249
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1514
Cycle 1 time: 1400
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1660
Cycle 1 time: 2006
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2262
Cycle 1 time: 1032
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1286
Cycle 1 time: 1691
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1955
Cycle 1 time: 991
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1256
Cycle 1 time: 1257
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1524
Cycle 1 time: 1532
clock 407695 ms | mcu 0 | user time 246 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 7812 | nb_rw_cycle_counter 2603 | nb_inter_pic_trame_counter 7811
Cycle 2 time: 253
Cycle 0 time: 13
RW cycle time: 1798
Cycle 1 time: 1002
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1260
Cycle 1 time: 653
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 914
Cycle 1 time: 1235
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1492
Cycle 1 time: 1428
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1692
Cycle 1 time: 1668
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1924
Cycle 1 time: 1380
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1641
Cycle 1 time: 1184
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1431
Cycle 1 time: 1744
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2002
Cycle 1 time: 1196
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1455
Cycle 1 time: 846
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1106
Cycle 1 time: 1136
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1392
Cycle 1 time: 994
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1252
Cycle 1 time: 923
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1177
clock 409723 ms | mcu 0 | user time 1518 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 7853 | nb_rw_cycle_counter 2617 | nb_inter_pic_trame_counter 7852
Cycle 1 time: 1524
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1784
Cycle 1 time: 1977
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2231
Cycle 1 time: 1707
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1975
Cycle 1 time: 1810
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2066
Cycle 1 time: 1204
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1463
Cycle 1 time: 1602
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1863
Cycle 1 time: 1131
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1391
Cycle 1 time: 721
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 980
Cycle 1 time: 781
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1037
Cycle 1 time: 1010
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1275
Cycle 1 time: 1246
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1502
Cycle 1 time: 1347
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1602
Cycle 1 time: 1059
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1325
Cycle 1 time: 917
clock 411736 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 7893 | nb_rw_cycle_counter 2630 | nb_inter_pic_trame_counter 7892
Cycle 2 time: 248
Cycle 0 time: 13
RW cycle time: 1178
Cycle 1 time: 1128
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1390
Cycle 1 time: 850
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 851
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 1271
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1526
Cycle 1 time: 1621
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1883
Cycle 1 time: 710
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 976
Cycle 1 time: 850
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 992
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 994
Cycle 2 time: 255
Cycle 0 time: 21
RW cycle time: 1270
Cycle 1 time: 972
Cycle 2 time: 265
Cycle 0 time: 15
RW cycle time: 1252
Cycle 1 time: 1450
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1713
Cycle 1 time: 2102
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 2364
Cycle 1 time: 1052
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1312
Cycle 1 time: 1651
clock 413753 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 7935 | nb_rw_cycle_counter 2644 | nb_inter_pic_trame_counter 7934
Cycle 2 time: 245
Cycle 0 time: 13
RW cycle time: 1909
Cycle 1 time: 1207
Cycle 2 time: 249
Cycle 0 time: 15
RW cycle time: 1471
Cycle 1 time: 1121
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1373
Cycle 1 time: 750
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1002
Cycle 1 time: 974
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1239
Cycle 1 time: 1063
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 1331
Cycle 1 time: 1418
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1679
Cycle 1 time: 1823
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 2076
Cycle 1 time: 1064
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1324
Cycle 1 time: 1701
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1958
Cycle 1 time: 1668
Cycle 2 time: 228
Cycle 0 time: 19
RW cycle time: 1915
Cycle 1 time: 1492
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1751
Cycle 1 time: 1475
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1737
clock 415823 ms | mcu 0 | user time 1820 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 7973 | nb_rw_cycle_counter 2657 | nb_inter_pic_trame_counter 7972
Cycle 1 time: 1826
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2082
Cycle 1 time: 1058
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1317
Cycle 1 time: 995
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1259
Cycle 1 time: 1469
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1726
Cycle 1 time: 1132
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1389
Cycle 1 time: 1255
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1512
Cycle 1 time: 1217
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1485
Cycle 1 time: 1144
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1409
Cycle 1 time: 1314
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1574
Cycle 1 time: 979
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1242
Cycle 1 time: 1131
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1388
Cycle 1 time: 1108
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1370
Cycle 1 time: 1003
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 1265
Cycle 1 time: 1105
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1360
clock 417837 ms | mcu 0 | user time 1584 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 8015 | nb_rw_cycle_counter 2671 | nb_inter_pic_trame_counter 8014
Cycle 1 time: 1590
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1846
Cycle 1 time: 1537
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1789
Cycle 1 time: 1349
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 1591
Cycle 1 time: 1008
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1265
Cycle 1 time: 516
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 773
Cycle 1 time: 910
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1169
Cycle 1 time: 1065
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1331
Cycle 1 time: 840
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1095
Cycle 1 time: 856
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 1239
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1502
Cycle 1 time: 1626
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1883
Cycle 1 time: 1365
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1623
Cycle 1 time: 783
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1044
Cycle 1 time: 843
Cycle 2 time: 246
Cycle 0 time: 26
RW cycle time: 1115
Cycle 1 time: 988
Cycle 2 time: 269
Cycle 0 time: 21
RW cycle time: 1278
Cycle 1 time: 886
Cycle 2 time: 254
clock 419837 ms | mcu 0 | user time 20 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 8062 | nb_rw_cycle_counter 2687 | nb_inter_pic_trame_counter 8061
Cycle 0 time: 26
RW cycle time: 1166
Cycle 1 time: 970
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1238
Cycle 1 time: 1187
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1450
Cycle 1 time: 852
Cycle 2 time: 252
Cycle 0 time: 22
RW cycle time: 1126
Cycle 1 time: 838
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1102
Cycle 1 time: 1394
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1652
Cycle 1 time: 1791
Cycle 2 time: 257
Cycle 0 time: 21
RW cycle time: 2069
Cycle 1 time: 1565
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1819
Cycle 1 time: 1219
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1478
Cycle 1 time: 1673
Cycle 2 time: 271
Cycle 0 time: 19
RW cycle time: 1963
Cycle 1 time: 1648
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1906
Cycle 1 time: 1226
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 1492
Cycle 1 time: 1338
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1586
clock 421951 ms | mcu 0 | user time 2253 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 8099 | nb_rw_cycle_counter 2699 | nb_inter_pic_trame_counter 8098
Cycle 1 time: 2259
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2520
Cycle 1 time: 1973
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2230
Cycle 1 time: 1383
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1637
Cycle 1 time: 1705
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1958
Cycle 1 time: 1496
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1746
Cycle 1 time: 1504
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1760
Cycle 1 time: 1659
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1916
Cycle 1 time: 1814
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 2080
Cycle 1 time: 1937
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2197
Cycle 1 time: 2273
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 2542
clock 423993 ms | mcu 0 | user time 2092 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 8129 | nb_rw_cycle_counter 2709 | nb_inter_pic_trame_counter 8128
Cycle 1 time: 2098
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2353
Cycle 1 time: 1650
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1917
Cycle 1 time: 2153
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2407
Cycle 1 time: 1277
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1540
Cycle 1 time: 1890
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 2152
Cycle 1 time: 1487
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1745
Cycle 1 time: 1647
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1904
Cycle 1 time: 1662
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1920
Cycle 1 time: 1510
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1768
Cycle 1 time: 1655
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1917
Cycle 1 time: 1255
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1511
clock 426121 ms | mcu 0 | user time 2235 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 8162 | nb_rw_cycle_counter 2720 | nb_inter_pic_trame_counter 8161
Cycle 1 time: 2241
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 2495
Cycle 1 time: 1455
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1719
Cycle 1 time: 1638
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1897
Cycle 1 time: 1956
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2214
Cycle 1 time: 1919
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 2180
Cycle 1 time: 1599
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1861
Cycle 1 time: 1685
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1951
Cycle 1 time: 1799
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2060
Cycle 1 time: 1807
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 2077
Cycle 1 time: 2080
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 2340
clock 428157 ms | mcu 0 | user time 1799 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 8192 | nb_rw_cycle_counter 2730 | nb_inter_pic_trame_counter 8191
Cycle 1 time: 1805
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 2066
Cycle 1 time: 1735
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1996
Cycle 1 time: 1565
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1835
Cycle 1 time: 1637
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1892
Cycle 1 time: 1501
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1757
Cycle 1 time: 1341
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1597
Cycle 1 time: 1633
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1890
Cycle 1 time: 1642
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1910
Cycle 1 time: 1487
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1748
Cycle 1 time: 1910
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 2171
Cycle 1 time: 1696
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1953
clock 430191 ms | mcu 0 | user time 1325 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 8225 | nb_rw_cycle_counter 2741 | nb_inter_pic_trame_counter 8224
Cycle 1 time: 1331
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1590
Cycle 1 time: 1517
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1770
Cycle 1 time: 1649
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1906
Cycle 1 time: 2007
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 2263
Cycle 1 time: 1159
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1414
Cycle 1 time: 1494
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1753
Cycle 1 time: 1972
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2234
Cycle 1 time: 1645
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1902
Cycle 1 time: 1967
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2226
Cycle 1 time: 1970
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 2236
Cycle 1 time: 1645
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1909
clock 432343 ms | mcu 0 | user time 1646 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 8258 | nb_rw_cycle_counter 2752 | nb_inter_pic_trame_counter 8257
Cycle 1 time: 1652
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1908
Cycle 1 time: 1988
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 2238
Cycle 1 time: 1475
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1737
Cycle 1 time: 1641
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1903
Cycle 1 time: 1488
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1745
Cycle 1 time: 1504
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1768
Cycle 1 time: 1647
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1908
Cycle 1 time: 1652
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1909
Cycle 1 time: 1809
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 2072
Cycle 1 time: 1324
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1582
Cycle 1 time: 2660
clock 434346 ms | mcu 0 | user time 246 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 8289 | nb_rw_cycle_counter 2762 | nb_inter_pic_trame_counter 8288
Cycle 2 time: 252
Cycle 0 time: 14
RW cycle time: 2926
Cycle 1 time: 1700
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1953
Cycle 1 time: 1017
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1278
Cycle 1 time: 1971
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 2231
Cycle 1 time: 1342
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1599
Cycle 1 time: 1558
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1816
Cycle 1 time: 1695
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1956
Cycle 1 time: 2113
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 2380
Cycle 1 time: 1634
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1891
Cycle 1 time: 1343
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1599
Cycle 1 time: 1230
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1492
clock 436350 ms | mcu 0 | user time 1821 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 8321 | nb_rw_cycle_counter 2773 | nb_inter_pic_trame_counter 8320
Cycle 1 time: 1827
Cycle 2 time: 236
Cycle 0 time: 21
RW cycle time: 2084
Cycle 1 time: 2092
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 2349
Cycle 1 time: 1398
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1661
Cycle 1 time: 1307
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1575
Cycle 1 time: 1451
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1714
Cycle 1 time: 1656
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1917
Cycle 1 time: 1184
Cycle 2 time: 229
Cycle 0 time: 19
RW cycle time: 1432
Cycle 1 time: 1181
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1447
Cycle 1 time: 1585
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1841
Cycle 1 time: 1832
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 2099
Cycle 1 time: 1545
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1804
Cycle 1 time: 1496
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1754
clock 438469 ms | mcu 0 | user time 1341 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 8357 | nb_rw_cycle_counter 2785 | nb_inter_pic_trame_counter 8356
Cycle 1 time: 1347
Cycle 2 time: 234
Cycle 0 time: 20
RW cycle time: 1601
Cycle 1 time: 1386
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1643
Cycle 1 time: 1498
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1769
Cycle 1 time: 1638
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1899
Cycle 1 time: 1387
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1642
Cycle 1 time: 1478
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1743
Cycle 1 time: 1651
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1907
Cycle 1 time: 2130
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 2389
Cycle 1 time: 1639
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1898
Cycle 1 time: 1374
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1640
Cycle 1 time: 1269
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1521
clock 440482 ms | mcu 0 | user time 1819 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 8390 | nb_rw_cycle_counter 2796 | nb_inter_pic_trame_counter 8389
Cycle 1 time: 1825
Cycle 2 time: 241
Cycle 0 time: 23
RW cycle time: 2089
Cycle 1 time: 1444
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1699
Cycle 1 time: 1343
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1596
Cycle 1 time: 1668
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1912
Cycle 1 time: 1509
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1767
Cycle 1 time: 1336
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1588
Cycle 1 time: 1501
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1756
Cycle 1 time: 1494
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1751
Cycle 1 time: 1673
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1923
Cycle 1 time: 1498
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1749
Cycle 1 time: 1659
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1918
Cycle 1 time: 1333
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1592
clock 442615 ms | mcu 0 | user time 1801 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 8426 | nb_rw_cycle_counter 2808 | nb_inter_pic_trame_counter 8425
Cycle 1 time: 1807
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 2070
Cycle 1 time: 1162
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1415
Cycle 1 time: 1342
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1595
Cycle 1 time: 1484
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1741
Cycle 1 time: 1803
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 2060
Cycle 1 time: 1971
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 2222
Cycle 1 time: 1810
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2067
Cycle 1 time: 1177
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1442
Cycle 1 time: 1804
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 2060
Cycle 1 time: 1648
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1908
Cycle 1 time: 1184
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1433
Cycle 1 time: 1710
clock 444631 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 8460 | nb_rw_cycle_counter 2819 | nb_inter_pic_trame_counter 8459
Cycle 2 time: 248
Cycle 0 time: 15
RW cycle time: 1973
Cycle 1 time: 1654
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1910
Cycle 1 time: 1650
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1912
Cycle 1 time: 1969
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2225
Cycle 1 time: 1181
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1440
Cycle 1 time: 1320
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1585
Cycle 1 time: 1650
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1907
Cycle 1 time: 1814
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2076
Cycle 1 time: 1803
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2063
Cycle 1 time: 1649
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1911
Cycle 1 time: 1531
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1796
clock 446759 ms | mcu 0 | user time 2436 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 8492 | nb_rw_cycle_counter 2830 | nb_inter_pic_trame_counter 8491
Cycle 1 time: 2442
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 2708
Cycle 1 time: 2012
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 2265
Cycle 1 time: 1345
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1593
Cycle 1 time: 1351
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1600
Cycle 1 time: 1973
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 2233
Cycle 1 time: 1653
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1906
Cycle 1 time: 1501
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1755
Cycle 1 time: 2133
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 2394
Cycle 1 time: 1817
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2075
Cycle 1 time: 1499
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1759
Cycle 1 time: 1520
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1780
clock 448820 ms | mcu 0 | user time 978 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 8525 | nb_rw_cycle_counter 2841 | nb_inter_pic_trame_counter 8524
Cycle 1 time: 984
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1243
Cycle 1 time: 1301
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1559
Cycle 1 time: 1679
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1936
Cycle 1 time: 1488
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1752
Cycle 1 time: 1750
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2004
Cycle 1 time: 1502
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1758
Cycle 1 time: 1333
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1592
Cycle 1 time: 1378
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1644
Cycle 1 time: 1469
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1731
Cycle 1 time: 1529
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1787
Cycle 1 time: 1495
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 1765
Cycle 1 time: 1693
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1959
clock 450952 ms | mcu 0 | user time 1569 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 8561 | nb_rw_cycle_counter 2853 | nb_inter_pic_trame_counter 8560
Cycle 1 time: 1575
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1827
Cycle 1 time: 1640
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1904
Cycle 1 time: 1331
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1585
Cycle 1 time: 1482
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1741
Cycle 1 time: 1871
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 2132
Cycle 1 time: 1563
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1820
Cycle 1 time: 1661
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1915
Cycle 1 time: 1556
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1823
Cycle 1 time: 1333
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1599
Cycle 1 time: 1473
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1731
Cycle 1 time: 1153
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 1420
Cycle 1 time: 1163
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1418
clock 453051 ms | mcu 0 | user time 1645 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 8597 | nb_rw_cycle_counter 2865 | nb_inter_pic_trame_counter 8596
Cycle 1 time: 1651
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1909
Cycle 1 time: 1966
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2228
Cycle 1 time: 1324
Cycle 2 time: 250
Cycle 0 time: 23
RW cycle time: 1597
Cycle 1 time: 1940
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2198
Cycle 1 time: 1716
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1978
Cycle 1 time: 1486
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1743
Cycle 1 time: 2036
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 2287
Cycle 1 time: 1379
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1634
Cycle 1 time: 1620
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1882
Cycle 1 time: 1491
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1752
Cycle 1 time: 2038
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2294
clock 455152 ms | mcu 0 | user time 1146 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 8630 | nb_rw_cycle_counter 2876 | nb_inter_pic_trame_counter 8629
Cycle 1 time: 1152
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1404
Cycle 1 time: 1004
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1269
Cycle 1 time: 846
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 985
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 987
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1243
Cycle 1 time: 1905
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 2157
Cycle 1 time: 1059
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1324
Cycle 1 time: 973
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1238
Cycle 1 time: 1342
Cycle 2 time: 229
Cycle 0 time: 18
RW cycle time: 1589
Cycle 1 time: 1078
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1333
Cycle 1 time: 1424
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1685
Cycle 1 time: 1116
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1373
Cycle 1 time: 1050
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1307
Cycle 1 time: 1140
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1397
Cycle 1 time: 1342
clock 457163 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 8673 | nb_rw_cycle_counter 2890 | nb_inter_pic_trame_counter 8672
Cycle 2 time: 247
Cycle 0 time: 15
RW cycle time: 1604
Cycle 1 time: 1530
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1786
Cycle 1 time: 1636
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1896
Cycle 1 time: 1812
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 2069
Cycle 1 time: 1210
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1465
Cycle 1 time: 1300
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1565
Cycle 1 time: 1702
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1962
Cycle 1 time: 1214
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1468
Cycle 1 time: 1559
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1822
Cycle 1 time: 1558
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1816
Cycle 1 time: 1396
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1653
Cycle 1 time: 1635
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1894
clock 459236 ms | mcu 0 | user time 1310 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 8708 | nb_rw_cycle_counter 2902 | nb_inter_pic_trame_counter 8707
Cycle 1 time: 1316
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1580
Cycle 1 time: 1745
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2003
Cycle 1 time: 1736
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1996
Cycle 1 time: 1848
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 2113
Cycle 1 time: 1472
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1736
Cycle 1 time: 1689
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1946
Cycle 1 time: 1066
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1330
Cycle 1 time: 1801
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2055
Cycle 1 time: 1690
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1956
Cycle 1 time: 634
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 891
Cycle 1 time: 928
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1194
Cycle 1 time: 706
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 976
clock 461271 ms | mcu 0 | user time 1883 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 8744 | nb_rw_cycle_counter 2914 | nb_inter_pic_trame_counter 8743
Cycle 1 time: 1889
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2147
Cycle 1 time: 1040
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1300
Cycle 1 time: 1654
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1920
Cycle 1 time: 1652
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1913
Cycle 1 time: 952
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1211
Cycle 1 time: 1237
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1498
Cycle 1 time: 1615
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1873
Cycle 1 time: 1273
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1533
Cycle 1 time: 858
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1125
Cycle 1 time: 1040
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1306
Cycle 1 time: 1053
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1312
Cycle 1 time: 1452
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1713
Cycle 1 time: 1577
Cycle 2 time: 282
Cycle 0 time: 18
RW cycle time: 1877
Cycle 1 time: 949
clock 463276 ms | mcu 0 | user time 262 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 8784 | nb_rw_cycle_counter 2927 | nb_inter_pic_trame_counter 8783
Cycle 2 time: 269
Cycle 0 time: 13
RW cycle time: 1231
Cycle 1 time: 1251
Cycle 2 time: 280
Cycle 0 time: 16
RW cycle time: 1547
Cycle 1 time: 1353
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1614
Cycle 1 time: 900
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 1004
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1261
Cycle 1 time: 865
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1121
Cycle 1 time: 1123
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1383
Cycle 1 time: 1552
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1806
Cycle 1 time: 942
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1204
Cycle 1 time: 838
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1106
Cycle 1 time: 914
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 785
Cycle 2 time: 266
Cycle 0 time: 19
RW cycle time: 1070
Cycle 1 time: 1378
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1637
Cycle 1 time: 1426
Cycle 2 time: 254
Cycle 0 time: 21
RW cycle time: 1701
Cycle 1 time: 1104
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1364
clock 465319 ms | mcu 0 | user time 1260 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 8828 | nb_rw_cycle_counter 2942 | nb_inter_pic_trame_counter 8827
Cycle 1 time: 1266
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1529
Cycle 1 time: 1089
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1356
Cycle 1 time: 1359
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1625
Cycle 1 time: 981
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1244
Cycle 1 time: 1093
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1357
Cycle 1 time: 1648
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1908
Cycle 1 time: 1844
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 2111
Cycle 1 time: 1178
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1432
Cycle 1 time: 1333
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1598
Cycle 1 time: 1747
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 2017
Cycle 1 time: 1538
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1808
Cycle 1 time: 1915
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 2178
clock 467373 ms | mcu 0 | user time 1630 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 8864 | nb_rw_cycle_counter 2954 | nb_inter_pic_trame_counter 8863
Cycle 1 time: 1636
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1888
Cycle 1 time: 1431
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1692
Cycle 1 time: 1748
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 2013
Cycle 1 time: 1672
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1932
Cycle 1 time: 1692
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1951
Cycle 1 time: 1797
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 2056
Cycle 1 time: 1641
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1894
Cycle 1 time: 1366
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1629
Cycle 1 time: 1102
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1360
Cycle 1 time: 1644
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1907
Cycle 1 time: 1634
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1888
clock 469396 ms | mcu 0 | user time 1650 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 8897 | nb_rw_cycle_counter 2965 | nb_inter_pic_trame_counter 8896
Cycle 1 time: 1656
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1920
Cycle 1 time: 1066
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1328
Cycle 1 time: 1334
Cycle 2 time: 238
Cycle 0 time: 21
RW cycle time: 1593
Cycle 1 time: 1664
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1920
Cycle 1 time: 1236
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1502
Cycle 1 time: 1667
Cycle 2 time: 230
Cycle 0 time: 20
RW cycle time: 1917
Cycle 1 time: 1489
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1751
Cycle 1 time: 851
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1104
Cycle 1 time: 683
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 936
Cycle 1 time: 1004
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1258
Cycle 1 time: 2015
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2270
Cycle 1 time: 744
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 996
Cycle 1 time: 995
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1251
Cycle 1 time: 924
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1179
clock 471429 ms | mcu 0 | user time 1062 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 8939 | nb_rw_cycle_counter 2979 | nb_inter_pic_trame_counter 8938
Cycle 1 time: 1068
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1325
Cycle 1 time: 920
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 2058
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 2331
Cycle 1 time: 2409
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2666
Cycle 1 time: 1344
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1597
Cycle 1 time: 1272
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1529
Cycle 1 time: 2280
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 2542
Cycle 1 time: 1021
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1272
Cycle 1 time: 1447
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1711
Cycle 1 time: 1336
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1599
Cycle 1 time: 1378
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1637
clock 473441 ms | mcu 0 | user time 1796 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 8972 | nb_rw_cycle_counter 2990 | nb_inter_pic_trame_counter 8971
Cycle 1 time: 1802
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 2062
Cycle 1 time: 1300
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1555
Cycle 1 time: 1431
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1690
Cycle 1 time: 1783
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 2038
Cycle 1 time: 1812
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2073
Cycle 1 time: 1216
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1471
Cycle 1 time: 993
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1250
Cycle 1 time: 925
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1188
Cycle 1 time: 1055
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1303
Cycle 1 time: 995
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1249
Cycle 1 time: 726
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 982
Cycle 1 time: 1202
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1457
Cycle 1 time: 1414
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1669
Cycle 1 time: 1478
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1737
clock 475613 ms | mcu 0 | user time 1785 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 9014 | nb_rw_cycle_counter 3004 | nb_inter_pic_trame_counter 9013
Cycle 1 time: 1791
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2048
Cycle 1 time: 1798
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2057
Cycle 1 time: 1333
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1587
Cycle 1 time: 1022
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1283
Cycle 1 time: 2095
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 2362
Cycle 1 time: 2136
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 2390
Cycle 1 time: 1702
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1966
Cycle 1 time: 1672
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1930
Cycle 1 time: 1490
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1752
Cycle 1 time: 1991
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 2243
Cycle 1 time: 1371
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1633
clock 477723 ms | mcu 0 | user time 1638 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 9047 | nb_rw_cycle_counter 3015 | nb_inter_pic_trame_counter 9046
Cycle 1 time: 1645
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1909
Cycle 1 time: 1650
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1910
Cycle 1 time: 1844
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 2105
Cycle 1 time: 1861
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2121
Cycle 1 time: 1657
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1923
Cycle 1 time: 1900
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 2159
Cycle 1 time: 1709
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1974
Cycle 1 time: 1915
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 2180
Cycle 1 time: 1373
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1638
Cycle 1 time: 1517
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1774
Cycle 1 time: 1501
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1752
clock 479921 ms | mcu 0 | user time 2176 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 9080 | nb_rw_cycle_counter 3026 | nb_inter_pic_trame_counter 9079
Cycle 1 time: 2182
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2438
Cycle 1 time: 1793
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 2055
Cycle 1 time: 1376
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1633
Cycle 1 time: 1683
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1935
Cycle 1 time: 1064
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1322
Cycle 1 time: 920
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 782
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 1350
Cycle 2 time: 225
Cycle 0 time: 16
RW cycle time: 1591
Cycle 1 time: 1387
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1643
Cycle 1 time: 1929
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 2193
Cycle 1 time: 1263
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1527
Cycle 1 time: 1753
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 2009
Cycle 1 time: 923
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1179
clock 482022 ms | mcu 0 | user time 1439 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 9119 | nb_rw_cycle_counter 3039 | nb_inter_pic_trame_counter 9118
Cycle 1 time: 1445
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1708
Cycle 1 time: 1025
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1287
Cycle 1 time: 1113
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1367
Cycle 1 time: 933
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1192
Cycle 1 time: 1407
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1660
Cycle 1 time: 1044
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1306
Cycle 1 time: 1312
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1566
Cycle 1 time: 1401
Cycle 2 time: 251
Cycle 0 time: 22
RW cycle time: 1674
Cycle 1 time: 1251
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1511
Cycle 1 time: 916
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1168
Cycle 1 time: 2115
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 2379
Cycle 1 time: 836
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1092
Cycle 1 time: 2167
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2421
Cycle 1 time: 1009
clock 484036 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 9159 | nb_rw_cycle_counter 3052 | nb_inter_pic_trame_counter 9158
Cycle 2 time: 250
Cycle 0 time: 13
RW cycle time: 1272
Cycle 1 time: 1422
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1677
Cycle 1 time: 1042
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1300
Cycle 1 time: 1762
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 2013
Cycle 1 time: 2317
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 2581
Cycle 1 time: 1119
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1376
Cycle 1 time: 993
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1251
Cycle 1 time: 705
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 961
Cycle 1 time: 998
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1260
Cycle 1 time: 924
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1183
Cycle 1 time: 1409
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1670
Cycle 1 time: 1282
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1538
Cycle 1 time: 982
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1252
Cycle 1 time: 1468
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1736
clock 486122 ms | mcu 0 | user time 1037 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 9200 | nb_rw_cycle_counter 3066 | nb_inter_pic_trame_counter 9199
Cycle 1 time: 1042
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1300
Cycle 1 time: 1067
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1322
Cycle 1 time: 924
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 1412
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1671
Cycle 1 time: 1467
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1731
Cycle 1 time: 1167
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1427
Cycle 1 time: 1471
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1729
Cycle 1 time: 1410
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1664
Cycle 1 time: 1283
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1542
Cycle 1 time: 1578
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1837
Cycle 1 time: 1707
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1967
Cycle 1 time: 2119
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2376
clock 488199 ms | mcu 0 | user time 2062 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 9236 | nb_rw_cycle_counter 3078 | nb_inter_pic_trame_counter 9235
Cycle 1 time: 2068
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2325
Cycle 1 time: 1265
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1537
Cycle 1 time: 2261
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 2524
Cycle 1 time: 1812
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 2077
Cycle 1 time: 1978
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 2236
Cycle 1 time: 1366
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1628
Cycle 1 time: 1072
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1334
Cycle 1 time: 1343
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1599
Cycle 1 time: 1814
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2072
Cycle 1 time: 1075
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1341
Cycle 1 time: 1677
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1935
clock 490218 ms | mcu 0 | user time 1644 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 9269 | nb_rw_cycle_counter 3089 | nb_inter_pic_trame_counter 9268
Cycle 1 time: 1650
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1907
Cycle 1 time: 1822
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 2081
Cycle 1 time: 1565
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1824
Cycle 1 time: 1687
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1953
Cycle 1 time: 1799
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2053
Cycle 1 time: 1353
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1609
Cycle 1 time: 1275
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1534
Cycle 1 time: 922
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1182
Cycle 1 time: 870
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1130
Cycle 1 time: 1142
Cycle 2 time: 247
Cycle 0 time: 23
RW cycle time: 1412
Cycle 1 time: 1479
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1742
Cycle 1 time: 1114
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1377
Cycle 1 time: 1402
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1665
clock 492365 ms | mcu 0 | user time 1643 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 9308 | nb_rw_cycle_counter 3102 | nb_inter_pic_trame_counter 9307
Cycle 1 time: 1649
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1908
Cycle 1 time: 1498
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1762
Cycle 1 time: 1488
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1745
Cycle 1 time: 1371
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1634
Cycle 1 time: 1486
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1751
Cycle 1 time: 1490
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1755
Cycle 1 time: 1456
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1711
Cycle 1 time: 1889
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 2150
Cycle 1 time: 1120
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1382
Cycle 1 time: 1413
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1667
Cycle 1 time: 1678
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1938
Cycle 1 time: 1141
Cycle 2 time: 243
Cycle 0 time: 23
RW cycle time: 1407
clock 494428 ms | mcu 0 | user time 1465 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 9344 | nb_rw_cycle_counter 3114 | nb_inter_pic_trame_counter 9343
Cycle 1 time: 1471
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1735
Cycle 1 time: 1397
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1658
Cycle 1 time: 1340
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1603
Cycle 1 time: 1347
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1609
Cycle 1 time: 967
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1227
Cycle 1 time: 1810
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 2073
Cycle 1 time: 1143
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1405
Cycle 1 time: 989
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1246
Cycle 1 time: 1708
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1971
Cycle 1 time: 1588
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1848
Cycle 1 time: 1479
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1746
Cycle 1 time: 1610
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1877
clock 496442 ms | mcu 0 | user time 1609 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 9380 | nb_rw_cycle_counter 3126 | nb_inter_pic_trame_counter 9379
Cycle 1 time: 1615
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1870
Cycle 1 time: 1330
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1593
Cycle 1 time: 1489
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1754
Cycle 1 time: 1624
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1888
Cycle 1 time: 1238
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1497
Cycle 1 time: 1265
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1528
Cycle 1 time: 1471
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1730
Cycle 1 time: 1591
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1847
Cycle 1 time: 1023
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1278
Cycle 1 time: 920
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 1143
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1397
Cycle 1 time: 1128
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1387
Cycle 1 time: 1334
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1590
clock 498501 ms | mcu 0 | user time 1659 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 9419 | nb_rw_cycle_counter 3139 | nb_inter_pic_trame_counter 9418
Cycle 1 time: 1665
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1923
Cycle 1 time: 1550
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1810
Cycle 1 time: 1337
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1603
Cycle 1 time: 1228
Cycle 2 time: 309
Cycle 0 time: 20
RW cycle time: 1557
Cycle 1 time: 836
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1106
Cycle 1 time: 775
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1035
Cycle 1 time: 779
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1045
Cycle 1 time: 1515
Cycle 2 time: 273
Cycle 0 time: 16
RW cycle time: 1804
Cycle 1 time: 1455
Cycle 2 time: 244
Cycle 0 time: 24
RW cycle time: 1723
Cycle 1 time: 1524
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1786
Cycle 1 time: 1012
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1268
Cycle 1 time: 857
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1113
Cycle 1 time: 995
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1256
Cycle 1 time: 1371
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1628
Cycle 1 time: 957
clock 500520 ms | mcu 0 | user time 232 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 9462 | nb_rw_cycle_counter 3153 | nb_inter_pic_trame_counter 9461
Cycle 2 time: 239
Cycle 0 time: 13
RW cycle time: 1209
Cycle 1 time: 1139
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1400
Cycle 1 time: 1351
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1617
Cycle 1 time: 968
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1227
Cycle 1 time: 1065
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1322
Cycle 1 time: 849
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1103
Cycle 1 time: 901
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1159
Cycle 1 time: 1226
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1481
Cycle 1 time: 993
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1250
Cycle 1 time: 2515
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2778
Cycle 1 time: 929
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1186
Cycle 1 time: 986
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 1074
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1328
Cycle 1 time: 865
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 843
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1103
clock 502559 ms | mcu 0 | user time 1065 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 9506 | nb_rw_cycle_counter 3168 | nb_inter_pic_trame_counter 9505
Cycle 1 time: 1071
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1326
Cycle 1 time: 1054
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1320
Cycle 1 time: 1121
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1376
Cycle 1 time: 934
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1188
Cycle 1 time: 651
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 916
Cycle 1 time: 802
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1064
Cycle 1 time: 1382
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1646
Cycle 1 time: 917
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1181
Cycle 1 time: 981
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1237
Cycle 1 time: 1654
Cycle 2 time: 291
Cycle 0 time: 18
RW cycle time: 1963
Cycle 1 time: 1580
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1836
Cycle 1 time: 942
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1196
Cycle 1 time: 1192
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1446
Cycle 1 time: 1835
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 2097
clock 504635 ms | mcu 0 | user time 2029 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 9548 | nb_rw_cycle_counter 3182 | nb_inter_pic_trame_counter 9547
Cycle 1 time: 2035
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2290
Cycle 1 time: 1515
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1775
Cycle 1 time: 1091
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1352
Cycle 1 time: 1543
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1801
Cycle 1 time: 1617
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1875
Cycle 1 time: 1282
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1536
Cycle 1 time: 1330
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1590
Cycle 1 time: 902
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1156
Cycle 1 time: 2132
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2385
Cycle 1 time: 2106
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 2369
Cycle 1 time: 1827
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 2081
Cycle 1 time: 1072
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1323
clock 506723 ms | mcu 0 | user time 1376 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 9584 | nb_rw_cycle_counter 3194 | nb_inter_pic_trame_counter 9583
Cycle 1 time: 1382
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1640
Cycle 1 time: 867
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 735
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 1522
Cycle 2 time: 345
Cycle 0 time: 16
RW cycle time: 1883
Cycle 1 time: 1852
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 2105
Cycle 1 time: 1370
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1626
Cycle 1 time: 1471
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1733
Cycle 1 time: 930
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1186
Cycle 1 time: 1193
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1445
Cycle 1 time: 1496
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1753
Cycle 1 time: 1996
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2256
Cycle 1 time: 1807
Cycle 2 time: 234
Cycle 0 time: 20
RW cycle time: 2061
clock 508730 ms | mcu 0 | user time 1657 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 9620 | nb_rw_cycle_counter 3206 | nb_inter_pic_trame_counter 9619
Cycle 1 time: 1663
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1911
Cycle 1 time: 1456
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1712
Cycle 1 time: 1763
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 2019
Cycle 1 time: 1668
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1920
Cycle 1 time: 1656
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1915
Cycle 1 time: 1169
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1426
Cycle 1 time: 1293
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1556
Cycle 1 time: 1367
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1623
Cycle 1 time: 1270
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1528
Cycle 1 time: 2453
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 2722
Cycle 1 time: 2269
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2526
clock 510836 ms | mcu 0 | user time 1853 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 9653 | nb_rw_cycle_counter 3217 | nb_inter_pic_trame_counter 9652
Cycle 1 time: 1859
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2111
Cycle 1 time: 1176
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1432
Cycle 1 time: 1556
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1812
Cycle 1 time: 1822
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2078
Cycle 1 time: 1259
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1521
Cycle 1 time: 2080
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2341
Cycle 1 time: 1531
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1786
Cycle 1 time: 1912
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 2183
Cycle 1 time: 1652
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1915
Cycle 1 time: 2188
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 2454
Cycle 1 time: 1915
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 2180
clock 512963 ms | mcu 0 | user time 1318 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 9686 | nb_rw_cycle_counter 3228 | nb_inter_pic_trame_counter 9685
Cycle 1 time: 1324
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1580
Cycle 1 time: 1337
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1594
Cycle 1 time: 2504
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 2769
Cycle 1 time: 1166
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1421
Cycle 1 time: 1809
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 2072
Cycle 1 time: 1494
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1759
Cycle 1 time: 1484
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1743
Cycle 1 time: 2096
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 2355
Cycle 1 time: 1379
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1647
Cycle 1 time: 1632
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1891
Cycle 1 time: 1555
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1814
clock 515044 ms | mcu 0 | user time 1477 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 9719 | nb_rw_cycle_counter 3239 | nb_inter_pic_trame_counter 9718
Cycle 1 time: 1483
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1733
Cycle 1 time: 1485
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1752
Cycle 1 time: 1245
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1506
Cycle 1 time: 1180
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1435
Cycle 1 time: 1819
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 2086
Cycle 1 time: 1166
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1430
Cycle 1 time: 1512
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1770
Cycle 1 time: 1249
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1507
Cycle 1 time: 1523
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1784
Cycle 1 time: 1469
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1734
Cycle 1 time: 1700
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1957
Cycle 1 time: 1360
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1620
Cycle 1 time: 740
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1000
clock 517148 ms | mcu 0 | user time 1205 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 9758 | nb_rw_cycle_counter 3252 | nb_inter_pic_trame_counter 9757
Cycle 1 time: 1211
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1468
Cycle 1 time: 1074
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 1346
Cycle 1 time: 837
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1098
Cycle 1 time: 833
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1094
Cycle 1 time: 1452
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1715
Cycle 1 time: 945
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1207
Cycle 1 time: 1542
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1797
Cycle 1 time: 998
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1262
Cycle 1 time: 776
Cycle 2 time: 251
Cycle 0 time: 22
RW cycle time: 1049
Cycle 1 time: 904
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1172
Cycle 1 time: 1128
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1396
Cycle 1 time: 1249
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1512
Cycle 1 time: 990
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1251
Cycle 1 time: 1064
Cycle 2 time: 299
Cycle 0 time: 17
RW cycle time: 1380
Cycle 1 time: 861
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1122
Cycle 1 time: 1268
clock 519166 ms | mcu 0 | user time 247 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 9804 | nb_rw_cycle_counter 3267 | nb_inter_pic_trame_counter 9803
Cycle 2 time: 253
Cycle 0 time: 14
RW cycle time: 1535
Cycle 1 time: 1306
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1564
Cycle 1 time: 1823
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2079
Cycle 1 time: 1646
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1904
Cycle 1 time: 1974
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 2241
Cycle 1 time: 1817
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 2079
Cycle 1 time: 1865
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 2126
Cycle 1 time: 1655
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1918
Cycle 1 time: 2004
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2262
Cycle 1 time: 1495
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1747
clock 521178 ms | mcu 0 | user time 2182 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 9833 | nb_rw_cycle_counter 3277 | nb_inter_pic_trame_counter 9832
Cycle 1 time: 2188
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2447
Cycle 1 time: 1975
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2235
Cycle 1 time: 1148
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1400
Cycle 1 time: 1645
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1901
Cycle 1 time: 1216
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1471
Cycle 1 time: 1647
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1904
Cycle 1 time: 1349
Cycle 2 time: 225
Cycle 0 time: 17
RW cycle time: 1591
Cycle 1 time: 988
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1248
Cycle 1 time: 1290
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1549
Cycle 1 time: 1315
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1576
Cycle 1 time: 1139
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1402
Cycle 1 time: 1418
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1675
Cycle 1 time: 1530
Cycle 2 time: 240
clock 523178 ms | mcu 0 | user time 16 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 9871 | nb_rw_cycle_counter 3290 | nb_inter_pic_trame_counter 9870
Cycle 0 time: 23
RW cycle time: 1793
Cycle 1 time: 1156
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1409
Cycle 1 time: 2120
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2379
Cycle 1 time: 1055
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1307
Cycle 1 time: 1485
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1740
Cycle 1 time: 1513
Cycle 2 time: 225
Cycle 0 time: 16
RW cycle time: 1754
Cycle 1 time: 1681
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1943
Cycle 1 time: 1813
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2066
Cycle 1 time: 1482
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1740
Cycle 1 time: 1332
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1596
Cycle 1 time: 1172
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1438
Cycle 1 time: 1793
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 2051
clock 525223 ms | mcu 0 | user time 1017 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 9905 | nb_rw_cycle_counter 3301 | nb_inter_pic_trame_counter 9904
Cycle 1 time: 1023
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1275
Cycle 1 time: 1846
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 2111
Cycle 1 time: 1041
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1297
Cycle 1 time: 1988
Cycle 2 time: 229
Cycle 0 time: 18
RW cycle time: 2235
Cycle 1 time: 1650
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1911
Cycle 1 time: 1181
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1435
Cycle 1 time: 1867
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 2116
Cycle 1 time: 1553
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1810
Cycle 1 time: 1451
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1707
Cycle 1 time: 1655
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1907
Cycle 1 time: 2035
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 2292
clock 527349 ms | mcu 0 | user time 2178 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 9938 | nb_rw_cycle_counter 3312 | nb_inter_pic_trame_counter 9937
Cycle 1 time: 2184
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2441
Cycle 1 time: 1008
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1272
Cycle 1 time: 1797
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 2047
Cycle 1 time: 1194
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1447
Cycle 1 time: 1657
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1909
Cycle 1 time: 1108
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1362
Cycle 1 time: 1567
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1823
Cycle 1 time: 1491
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1750
Cycle 1 time: 1172
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1428
Cycle 1 time: 1641
Cycle 2 time: 287
Cycle 0 time: 17
RW cycle time: 1945
Cycle 1 time: 1145
Cycle 2 time: 254
Cycle 0 time: 21
RW cycle time: 1420
Cycle 1 time: 1180
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1430
Cycle 1 time: 1241
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1509
clock 529459 ms | mcu 0 | user time 1501 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 9977 | nb_rw_cycle_counter 3325 | nb_inter_pic_trame_counter 9976
Cycle 1 time: 1507
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 1757
Cycle 1 time: 1068
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1333
Cycle 1 time: 980
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1249
Cycle 1 time: 1446
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1708
Cycle 1 time: 1283
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1535
Cycle 1 time: 1190
Cycle 2 time: 294
Cycle 0 time: 17
RW cycle time: 1501
Cycle 1 time: 1408
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1670
Cycle 1 time: 1013
Cycle 2 time: 248
Cycle 0 time: 23
RW cycle time: 1284
Cycle 1 time: 1551
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1808
Cycle 1 time: 2177
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2434
Cycle 1 time: 1055
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1323
Cycle 1 time: 1814
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2072
Cycle 1 time: 1556
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1812
clock 531619 ms | mcu 0 | user time 1610 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 10016 | nb_rw_cycle_counter 3338 | nb_inter_pic_trame_counter 10015
Cycle 1 time: 1617
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1870
Cycle 1 time: 1169
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1438
Cycle 1 time: 1359
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1615
Cycle 1 time: 1100
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1359
Cycle 1 time: 1166
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1422
Cycle 1 time: 904
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1160
Cycle 1 time: 733
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 994
Cycle 1 time: 780
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1037
Cycle 1 time: 1349
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1607
Cycle 1 time: 1351
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1612
Cycle 1 time: 840
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 974
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 1388
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1649
Cycle 1 time: 1423
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1675
Cycle 1 time: 1422
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1677
clock 533773 ms | mcu 0 | user time 1704 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 10061 | nb_rw_cycle_counter 3353 | nb_inter_pic_trame_counter 10060
Cycle 1 time: 1710
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1964
Cycle 1 time: 908
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1168
Cycle 1 time: 1138
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1398
Cycle 1 time: 765
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1022
Cycle 1 time: 843
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1096
Cycle 1 time: 997
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1255
Cycle 1 time: 1280
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1533
Cycle 1 time: 1202
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1459
Cycle 1 time: 926
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 1010
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1272
Cycle 1 time: 974
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 1352
Cycle 2 time: 258
Cycle 0 time: 22
RW cycle time: 1632
Cycle 1 time: 1893
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2150
Cycle 1 time: 1798
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 2066
Cycle 1 time: 1045
clock 535774 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 10104 | nb_rw_cycle_counter 3367 | nb_inter_pic_trame_counter 10103
Cycle 2 time: 243
Cycle 0 time: 13
RW cycle time: 1301
Cycle 1 time: 1205
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1460
Cycle 1 time: 991
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1249
Cycle 1 time: 992
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1251
Cycle 1 time: 857
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 700
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 953
Cycle 1 time: 1794
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2054
Cycle 1 time: 1111
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1363
Cycle 1 time: 1216
Cycle 2 time: 256
Cycle 0 time: 18
RW cycle time: 1490
Cycle 1 time: 1805
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2064
Cycle 1 time: 1651
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1908
Cycle 1 time: 1533
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1786
Cycle 1 time: 1660
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1911
clock 537818 ms | mcu 0 | user time 1816 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 10142 | nb_rw_cycle_counter 3380 | nb_inter_pic_trame_counter 10141
Cycle 1 time: 1822
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 2084
Cycle 1 time: 1372
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1636
Cycle 1 time: 1699
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1951
Cycle 1 time: 1028
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1278
Cycle 1 time: 928
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1182
Cycle 1 time: 652
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 908
Cycle 1 time: 928
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1189
Cycle 1 time: 1589
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1851
Cycle 1 time: 1006
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1266
Cycle 1 time: 1135
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1402
Cycle 1 time: 703
Cycle 2 time: 232
Cycle 0 time: 19
RW cycle time: 954
Cycle 1 time: 1300
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1563
Cycle 1 time: 1727
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1985
Cycle 1 time: 1148
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1409
clock 539852 ms | mcu 0 | user time 1501 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 10184 | nb_rw_cycle_counter 3394 | nb_inter_pic_trame_counter 10183
Cycle 1 time: 1508
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1772
Cycle 1 time: 1561
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1826
Cycle 1 time: 1182
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1439
Cycle 1 time: 1905
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2164
Cycle 1 time: 711
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 962
Cycle 1 time: 999
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1254
Cycle 1 time: 995
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1248
Cycle 1 time: 1044
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1297
Cycle 1 time: 949
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1200
Cycle 1 time: 1002
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1259
Cycle 1 time: 1475
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1733
Cycle 1 time: 1687
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1943
Cycle 1 time: 1720
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1980
Cycle 1 time: 1050
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1314
clock 541958 ms | mcu 0 | user time 1173 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 10226 | nb_rw_cycle_counter 3408 | nb_inter_pic_trame_counter 10225
Cycle 1 time: 1179
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1431
Cycle 1 time: 1407
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1670
Cycle 1 time: 2196
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2456
Cycle 1 time: 1326
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1589
Cycle 1 time: 1502
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1761
Cycle 1 time: 1069
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1322
Cycle 1 time: 950
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1202
Cycle 1 time: 1061
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1316
Cycle 1 time: 788
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1042
Cycle 1 time: 987
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1245
Cycle 1 time: 1531
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 1797
Cycle 1 time: 1704
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1961
Cycle 1 time: 2018
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 2280
clock 544184 ms | mcu 0 | user time 2363 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 10265 | nb_rw_cycle_counter 3421 | nb_inter_pic_trame_counter 10264
Cycle 1 time: 2370
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2624
Cycle 1 time: 1466
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1715
Cycle 1 time: 973
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 925
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1194
Cycle 1 time: 1121
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1378
Cycle 1 time: 856
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1122
Cycle 1 time: 1267
Cycle 2 time: 284
Cycle 0 time: 18
RW cycle time: 1569
Cycle 1 time: 1495
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1752
Cycle 1 time: 1409
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1665
Cycle 1 time: 1851
Cycle 2 time: 269
Cycle 0 time: 24
RW cycle time: 2144
Cycle 1 time: 1049
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1307
Cycle 1 time: 1350
Cycle 2 time: 238
Cycle 0 time: 23
RW cycle time: 1611
Cycle 1 time: 1211
Cycle 2 time: 309
Cycle 0 time: 19
RW cycle time: 1539
Cycle 1 time: 907
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1167
clock 546215 ms | mcu 0 | user time 657 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 10307 | nb_rw_cycle_counter 3435 | nb_inter_pic_trame_counter 10306
Cycle 1 time: 663
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 916
Cycle 1 time: 1263
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1516
Cycle 1 time: 1209
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1470
Cycle 1 time: 1197
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1457
Cycle 1 time: 1198
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1457
Cycle 1 time: 2077
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2335
Cycle 1 time: 1195
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1451
Cycle 1 time: 1328
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1588
Cycle 1 time: 1624
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1880
Cycle 1 time: 1375
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1634
Cycle 1 time: 1221
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1480
Cycle 1 time: 1673
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1926
Cycle 1 time: 1495
clock 548234 ms | mcu 0 | user time 237 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 10344 | nb_rw_cycle_counter 3447 | nb_inter_pic_trame_counter 10343
Cycle 2 time: 243
Cycle 0 time: 14
RW cycle time: 1752
Cycle 1 time: 1616
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1876
Cycle 1 time: 1585
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1836
Cycle 1 time: 1006
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1256
Cycle 1 time: 1278
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1527
Cycle 1 time: 1343
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1601
Cycle 1 time: 1358
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1607
Cycle 1 time: 781
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 1031
Cycle 1 time: 1346
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1597
Cycle 1 time: 1455
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1710
Cycle 1 time: 1370
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 1632
Cycle 1 time: 1077
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1333
Cycle 1 time: 1593
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1849
Cycle 1 time: 929
clock 550238 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 10383 | nb_rw_cycle_counter 3460 | nb_inter_pic_trame_counter 10382
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 1189
Cycle 1 time: 1122
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1379
Cycle 1 time: 1361
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1617
Cycle 1 time: 844
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1102
Cycle 1 time: 858
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 1122
Cycle 1 time: 967
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1236
Cycle 1 time: 939
Cycle 2 time: 369
Cycle 0 time: 19
RW cycle time: 1327
Cycle 1 time: 1616
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1883
Cycle 1 time: 2055
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2312
Cycle 1 time: 2139
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2393
Cycle 1 time: 1333
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1588
Cycle 1 time: 1741
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1997
Cycle 1 time: 1096
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1351
clock 552291 ms | mcu 0 | user time 1200 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 10421 | nb_rw_cycle_counter 3473 | nb_inter_pic_trame_counter 10420
Cycle 1 time: 1206
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1470
Cycle 1 time: 1120
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1375
Cycle 1 time: 946
Cycle 2 time: 266
Cycle 0 time: 21
RW cycle time: 1233
Cycle 1 time: 806
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1074
Cycle 1 time: 978
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1246
Cycle 1 time: 1579
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1844
Cycle 1 time: 1150
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1413
Cycle 1 time: 805
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1065
Cycle 1 time: 1260
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1512
Cycle 1 time: 911
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1163
Cycle 1 time: 859
Cycle 2 time: 259
Cycle 0 time: 20
RW cycle time: 1138
Cycle 1 time: 1290
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1553
Cycle 1 time: 1083
Cycle 2 time: 287
Cycle 0 time: 17
RW cycle time: 1387
Cycle 1 time: 1248
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1516
Cycle 1 time: 887
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 1157
clock 554387 ms | mcu 0 | user time 2017 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 10466 | nb_rw_cycle_counter 3488 | nb_inter_pic_trame_counter 10465
Cycle 1 time: 2023
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2277
Cycle 1 time: 1656
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1918
Cycle 1 time: 1481
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1739
Cycle 1 time: 1424
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1673
Cycle 1 time: 772
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1020
Cycle 1 time: 1103
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1360
Cycle 1 time: 963
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1221
Cycle 1 time: 1091
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1347
Cycle 1 time: 724
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 978
Cycle 1 time: 625
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 878
Cycle 1 time: 1150
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1406
Cycle 1 time: 1160
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1414
Cycle 1 time: 1110
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1372
Cycle 1 time: 779
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1032
Cycle 1 time: 996
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1257
Cycle 1 time: 853
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1110
clock 556507 ms | mcu 0 | user time 1215 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 10514 | nb_rw_cycle_counter 3504 | nb_inter_pic_trame_counter 10513
Cycle 1 time: 1221
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1480
Cycle 1 time: 1788
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2046
Cycle 1 time: 1004
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1256
Cycle 1 time: 861
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1117
Cycle 1 time: 774
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1030
Cycle 1 time: 992
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1245
Cycle 1 time: 1100
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1353
Cycle 1 time: 1197
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1458
Cycle 1 time: 910
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1169
Cycle 1 time: 918
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1178
Cycle 1 time: 1045
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1307
Cycle 1 time: 1364
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1620
Cycle 1 time: 1330
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1590
Cycle 1 time: 1476
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1732
Cycle 1 time: 301
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 554
clock 558519 ms | mcu 0 | user time 1196 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 10559 | nb_rw_cycle_counter 3519 | nb_inter_pic_trame_counter 10558
Cycle 1 time: 1202
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1457
Cycle 1 time: 1065
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1321
Cycle 1 time: 1292
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1551
Cycle 1 time: 1475
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1736
Cycle 1 time: 1116
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1375
Cycle 1 time: 917
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1183
Cycle 1 time: 986
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1252
Cycle 1 time: 981
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1236
Cycle 1 time: 1102
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1372
Cycle 1 time: 1053
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1309
Cycle 1 time: 1440
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1702
Cycle 1 time: 1608
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1866
Cycle 1 time: 1896
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 2147
Cycle 1 time: 1345
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1600
clock 560623 ms | mcu 0 | user time 1133 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 10601 | nb_rw_cycle_counter 3533 | nb_inter_pic_trame_counter 10600
Cycle 1 time: 1139
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1399
Cycle 1 time: 713
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 969
Cycle 1 time: 1059
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1315
Cycle 1 time: 745
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 900
Cycle 2 time: 232
Cycle 0 time: 19
RW cycle time: 1151
Cycle 1 time: 1140
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1401
Cycle 1 time: 1125
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1387
Cycle 1 time: 1125
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1375
Cycle 1 time: 722
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 984
Cycle 1 time: 1067
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1330
Cycle 1 time: 919
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1175
Cycle 1 time: 856
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1123
Cycle 1 time: 773
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1037
Cycle 1 time: 1330
Cycle 2 time: 267
Cycle 0 time: 17
RW cycle time: 1614
Cycle 1 time: 1862
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2119
Cycle 1 time: 851
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1113
clock 562701 ms | mcu 0 | user time 1417 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 10649 | nb_rw_cycle_counter 3549 | nb_inter_pic_trame_counter 10648
Cycle 1 time: 1423
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1684
Cycle 1 time: 1312
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1570
Cycle 1 time: 2183
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 2445
Cycle 1 time: 1126
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1384
Cycle 1 time: 1490
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1751
Cycle 1 time: 1616
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1881
Cycle 1 time: 1524
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1781
Cycle 1 time: 1413
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1669
Cycle 1 time: 1507
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1763
Cycle 1 time: 1405
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1670
Cycle 1 time: 1618
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1875
Cycle 1 time: 1689
Cycle 2 time: 241
clock 564701 ms | mcu 0 | user time 15 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 10684 | nb_rw_cycle_counter 3561 | nb_inter_pic_trame_counter 10683
Cycle 0 time: 21
RW cycle time: 1951
Cycle 1 time: 1130
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1396
Cycle 1 time: 2013
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2270
Cycle 1 time: 1962
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 2224
Cycle 1 time: 1307
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1569
Cycle 1 time: 1019
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1278
Cycle 1 time: 1440
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1697
Cycle 1 time: 1170
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1432
Cycle 1 time: 1966
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 2230
Cycle 1 time: 1577
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1833
Cycle 1 time: 1811
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 2072
Cycle 1 time: 1556
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1820
clock 566845 ms | mcu 0 | user time 1614 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 10718 | nb_rw_cycle_counter 3572 | nb_inter_pic_trame_counter 10717
Cycle 1 time: 1620
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1879
Cycle 1 time: 1489
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1748
Cycle 1 time: 1378
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1633
Cycle 1 time: 1010
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1271
Cycle 1 time: 782
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 922
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1174
Cycle 1 time: 1821
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2080
Cycle 1 time: 1740
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2000
Cycle 1 time: 736
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 988
Cycle 1 time: 1047
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1303
Cycle 1 time: 880
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1134
Cycle 1 time: 1265
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1522
Cycle 1 time: 1010
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1266
Cycle 1 time: 913
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 1159
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1409
clock 568942 ms | mcu 0 | user time 973 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 10763 | nb_rw_cycle_counter 3587 | nb_inter_pic_trame_counter 10762
Cycle 1 time: 979
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1241
Cycle 1 time: 984
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1239
Cycle 1 time: 1713
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1967
Cycle 1 time: 1110
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1368
Cycle 1 time: 1154
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1419
Cycle 1 time: 1715
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1971
Cycle 1 time: 1644
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1910
Cycle 1 time: 1785
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2042
Cycle 1 time: 1728
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1987
Cycle 1 time: 1312
Cycle 2 time: 289
Cycle 0 time: 18
RW cycle time: 1619
Cycle 1 time: 1294
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1547
Cycle 1 time: 766
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1020
Cycle 1 time: 882
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1143
clock 570998 ms | mcu 0 | user time 1056 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 10802 | nb_rw_cycle_counter 3600 | nb_inter_pic_trame_counter 10801
Cycle 1 time: 1062
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1316
Cycle 1 time: 839
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1104
Cycle 1 time: 949
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1216
Cycle 1 time: 1310
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1570
Cycle 1 time: 849
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1107
Cycle 1 time: 1476
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1736
Cycle 1 time: 1438
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1698
Cycle 1 time: 1666
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1926
Cycle 1 time: 1268
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1525
Cycle 1 time: 1211
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1473
Cycle 1 time: 1608
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1866
Cycle 1 time: 1530
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1788
Cycle 1 time: 714
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 978
Cycle 1 time: 986
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1238
clock 573057 ms | mcu 0 | user time 1109 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 10844 | nb_rw_cycle_counter 3614 | nb_inter_pic_trame_counter 10843
Cycle 1 time: 1115
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1371
Cycle 1 time: 1073
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1326
Cycle 1 time: 945
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1198
Cycle 1 time: 1818
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2077
Cycle 1 time: 1275
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1530
Cycle 1 time: 1239
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1499
Cycle 1 time: 1593
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1849
Cycle 1 time: 1195
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1454
Cycle 1 time: 1064
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1320
Cycle 1 time: 1249
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1513
Cycle 1 time: 2338
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 2602
Cycle 1 time: 1035
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1300
Cycle 1 time: 1005
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1259
clock 575175 ms | mcu 0 | user time 1995 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 10883 | nb_rw_cycle_counter 3627 | nb_inter_pic_trame_counter 10882
Cycle 1 time: 2002
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 2262
Cycle 1 time: 1445
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1703
Cycle 1 time: 1944
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 2207
Cycle 1 time: 1221
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1477
Cycle 1 time: 1742
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1999
Cycle 1 time: 2056
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2316
Cycle 1 time: 1523
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1782
Cycle 1 time: 1337
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1598
Cycle 1 time: 1380
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1647
Cycle 1 time: 1837
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2095
Cycle 1 time: 1615
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1879
clock 577246 ms | mcu 0 | user time 1738 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 10916 | nb_rw_cycle_counter 3638 | nb_inter_pic_trame_counter 10915
Cycle 1 time: 1744
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1995
Cycle 1 time: 1978
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 2247
Cycle 1 time: 1588
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1840
Cycle 1 time: 1580
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1839
Cycle 1 time: 1812
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 2082
Cycle 1 time: 1540
Cycle 2 time: 244
Cycle 0 time: 23
RW cycle time: 1807
Cycle 1 time: 1393
Cycle 2 time: 267
Cycle 0 time: 20
RW cycle time: 1680
Cycle 1 time: 1519
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1783
Cycle 1 time: 1516
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1783
Cycle 1 time: 1032
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1294
Cycle 1 time: 1475
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1735
Cycle 1 time: 1562
clock 579261 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 10950 | nb_rw_cycle_counter 3649 | nb_inter_pic_trame_counter 10949
Cycle 2 time: 244
Cycle 0 time: 13
RW cycle time: 1819
Cycle 1 time: 1439
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1697
Cycle 1 time: 1591
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1845
Cycle 1 time: 2203
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2460
Cycle 1 time: 1271
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1539
Cycle 1 time: 1341
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1596
Cycle 1 time: 1189
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 1438
Cycle 1 time: 1698
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1957
Cycle 1 time: 1966
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 2233
Cycle 1 time: 2019
Cycle 2 time: 236
Cycle 0 time: 21
RW cycle time: 2276
Cycle 1 time: 1540
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1797
clock 581288 ms | mcu 0 | user time 1417 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 10982 | nb_rw_cycle_counter 3660 | nb_inter_pic_trame_counter 10981
Cycle 1 time: 1424
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1677
Cycle 1 time: 1727
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1988
Cycle 1 time: 1712
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1975
Cycle 1 time: 1503
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1763
Cycle 1 time: 1393
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1652
Cycle 1 time: 834
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1091
Cycle 1 time: 1154
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1409
Cycle 1 time: 1380
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1639
Cycle 1 time: 1399
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1659
Cycle 1 time: 1552
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1804
Cycle 1 time: 664
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 921
Cycle 1 time: 1649
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1911
Cycle 1 time: 1860
clock 583306 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 11019 | nb_rw_cycle_counter 3672 | nb_inter_pic_trame_counter 11018
Cycle 2 time: 250
Cycle 0 time: 13
RW cycle time: 2123
Cycle 1 time: 840
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1103
Cycle 1 time: 1059
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1318
Cycle 1 time: 1077
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1336
Cycle 1 time: 1412
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1676
Cycle 1 time: 1087
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1345
Cycle 1 time: 1083
Cycle 2 time: 241
Cycle 0 time: 22
RW cycle time: 1346
Cycle 1 time: 1380
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1644
Cycle 1 time: 873
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1140
Cycle 1 time: 1625
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1886
Cycle 1 time: 830
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1090
Cycle 1 time: 1297
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1563
Cycle 1 time: 1372
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1628
Cycle 1 time: 1549
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1806
clock 585367 ms | mcu 0 | user time 1716 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 11060 | nb_rw_cycle_counter 3686 | nb_inter_pic_trame_counter 11059
Cycle 1 time: 1722
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1976
Cycle 1 time: 819
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1074
Cycle 1 time: 1309
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1572
Cycle 1 time: 1166
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1435
Cycle 1 time: 1045
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1306
Cycle 1 time: 1127
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1388
Cycle 1 time: 991
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1255
Cycle 1 time: 1597
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1855
Cycle 1 time: 1599
Cycle 2 time: 248
Cycle 0 time: 23
RW cycle time: 1870
Cycle 1 time: 1530
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1785
Cycle 1 time: 1129
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1391
Cycle 1 time: 1624
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1884
Cycle 1 time: 1610
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1868
clock 587396 ms | mcu 0 | user time 1347 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 11099 | nb_rw_cycle_counter 3699 | nb_inter_pic_trame_counter 11098
Cycle 1 time: 1353
Cycle 2 time: 303
Cycle 0 time: 17
RW cycle time: 1673
Cycle 1 time: 2529
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 2790
Cycle 1 time: 1077
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1332
Cycle 1 time: 1479
Cycle 2 time: 261
Cycle 0 time: 20
RW cycle time: 1760
Cycle 1 time: 1552
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1821
Cycle 1 time: 1302
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1559
Cycle 1 time: 713
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 969
Cycle 1 time: 1564
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1821
Cycle 1 time: 839
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1098
Cycle 1 time: 922
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 785
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 1595
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1856
Cycle 1 time: 810
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1071
Cycle 1 time: 1049
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1312
clock 589546 ms | mcu 0 | user time 1557 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 11141 | nb_rw_cycle_counter 3713 | nb_inter_pic_trame_counter 11140
Cycle 1 time: 1563
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1814
Cycle 1 time: 1371
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1626
Cycle 1 time: 1675
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1933
Cycle 1 time: 1027
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1286
Cycle 1 time: 993
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1248
Cycle 1 time: 1165
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1421
Cycle 1 time: 1039
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1302
Cycle 1 time: 978
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1235
Cycle 1 time: 853
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1109
Cycle 1 time: 925
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1187
Cycle 1 time: 1194
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1448
Cycle 1 time: 1083
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1341
Cycle 1 time: 1533
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1797
Cycle 1 time: 916
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 1130
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1388
clock 591614 ms | mcu 0 | user time 923 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 11186 | nb_rw_cycle_counter 3728 | nb_inter_pic_trame_counter 11185
Cycle 1 time: 929
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1192
Cycle 1 time: 910
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1175
Cycle 1 time: 983
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1239
Cycle 1 time: 994
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1252
Cycle 1 time: 991
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1261
Cycle 1 time: 1796
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2054
Cycle 1 time: 1335
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1594
Cycle 1 time: 1499
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1767
Cycle 1 time: 1490
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1753
Cycle 1 time: 1110
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1368
Cycle 1 time: 914
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 1067
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1327
Cycle 1 time: 782
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1042
Cycle 1 time: 854
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1109
Cycle 1 time: 1556
clock 593633 ms | mcu 0 | user time 252 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 11229 | nb_rw_cycle_counter 3742 | nb_inter_pic_trame_counter 11228
Cycle 2 time: 259
Cycle 0 time: 13
RW cycle time: 1828
Cycle 1 time: 1199
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1453
Cycle 1 time: 1312
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1568
Cycle 1 time: 1545
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1804
Cycle 1 time: 1018
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1273
Cycle 1 time: 783
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1043
Cycle 1 time: 1150
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1405
Cycle 1 time: 1254
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1521
Cycle 1 time: 904
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1169
Cycle 1 time: 913
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1178
Cycle 1 time: 849
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1108
Cycle 1 time: 989
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1248
Cycle 1 time: 1139
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1398
Cycle 1 time: 1121
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1378
Cycle 1 time: 1067
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1334
clock 595673 ms | mcu 0 | user time 1505 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 11273 | nb_rw_cycle_counter 3757 | nb_inter_pic_trame_counter 11272
Cycle 1 time: 1511
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1764
Cycle 1 time: 891
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1160
Cycle 1 time: 972
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1227
Cycle 1 time: 860
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1118
Cycle 1 time: 998
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1258
Cycle 1 time: 844
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1100
Cycle 1 time: 1266
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1525
Cycle 1 time: 855
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 1534
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1795
Cycle 1 time: 1083
Cycle 2 time: 259
Cycle 0 time: 16
RW cycle time: 1358
Cycle 1 time: 1000
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1256
Cycle 1 time: 1309
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1566
Cycle 1 time: 863
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 1264
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1527
Cycle 1 time: 1199
Cycle 2 time: 259
Cycle 0 time: 17
RW cycle time: 1475
Cycle 1 time: 970
clock 597679 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 11319 | nb_rw_cycle_counter 3772 | nb_inter_pic_trame_counter 11318
Cycle 2 time: 249
Cycle 0 time: 13
RW cycle time: 1232
Cycle 1 time: 850
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1111
Cycle 1 time: 990
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1251
Cycle 1 time: 778
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1045
Cycle 1 time: 1788
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2045
Cycle 1 time: 1490
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1746
Cycle 1 time: 1820
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 2084
Cycle 1 time: 1368
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1630
Cycle 1 time: 1002
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1266
Cycle 1 time: 1318
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1574
Cycle 1 time: 1771
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2030
Cycle 1 time: 1067
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1329
Cycle 1 time: 1721
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1980
clock 599743 ms | mcu 0 | user time 1524 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 11357 | nb_rw_cycle_counter 3785 | nb_inter_pic_trame_counter 11356
Cycle 1 time: 1530
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1780
Cycle 1 time: 1554
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1807
Cycle 1 time: 1670
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1920
Cycle 1 time: 1695
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1958
Cycle 1 time: 1909
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2165
Cycle 1 time: 1325
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1582
Cycle 1 time: 1260
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1517
Cycle 1 time: 1933
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 2184
Cycle 1 time: 1884
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 2141
Cycle 1 time: 1414
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1666
Cycle 1 time: 1714
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1971
clock 601794 ms | mcu 0 | user time 1346 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 11390 | nb_rw_cycle_counter 3796 | nb_inter_pic_trame_counter 11389
Cycle 1 time: 1352
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1605
Cycle 1 time: 1798
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2056
Cycle 1 time: 1673
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1925
Cycle 1 time: 1547
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1805
Cycle 1 time: 1726
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1985
Cycle 1 time: 1611
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1874
Cycle 1 time: 1489
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1747
Cycle 1 time: 1662
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1915
Cycle 1 time: 1668
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1922
Cycle 1 time: 1366
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1626
Cycle 1 time: 1658
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1917
Cycle 1 time: 958
clock 603817 ms | mcu 0 | user time 235 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 11424 | nb_rw_cycle_counter 3807 | nb_inter_pic_trame_counter 11423
Cycle 2 time: 242
Cycle 0 time: 13
RW cycle time: 1213
Cycle 1 time: 999
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1259
Cycle 1 time: 1339
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1593
Cycle 1 time: 1790
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 2051
Cycle 1 time: 1231
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1491
Cycle 1 time: 1058
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1315
Cycle 1 time: 1133
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1386
Cycle 1 time: 857
Cycle 2 time: 235
Cycle 0 time: 21
RW cycle time: 1113
Cycle 1 time: 999
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1251
Cycle 1 time: 915
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 1348
Cycle 2 time: 230
Cycle 0 time: 18
RW cycle time: 1596
Cycle 1 time: 811
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 1674
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1930
Cycle 1 time: 992
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 1133
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1396
clock 605897 ms | mcu 0 | user time 915 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 11468 | nb_rw_cycle_counter 3822 | nb_inter_pic_trame_counter 11467
Cycle 1 time: 921
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1175
Cycle 1 time: 1044
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1304
Cycle 1 time: 866
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 1516
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1782
Cycle 1 time: 1516
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1772
Cycle 1 time: 845
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1101
Cycle 1 time: 859
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 955
Cycle 2 time: 259
Cycle 0 time: 16
RW cycle time: 1230
Cycle 1 time: 1567
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1827
Cycle 1 time: 1126
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1376
Cycle 1 time: 1457
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1718
Cycle 1 time: 1156
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1410
Cycle 1 time: 772
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1029
Cycle 1 time: 998
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1249
Cycle 1 time: 1621
clock 607913 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 11511 | nb_rw_cycle_counter 3836 | nb_inter_pic_trame_counter 11510
Cycle 2 time: 246
Cycle 0 time: 13
RW cycle time: 1880
Cycle 1 time: 1421
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1676
Cycle 1 time: 1247
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1510
Cycle 1 time: 873
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1126
Cycle 1 time: 861
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1119
Cycle 1 time: 1334
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1592
Cycle 1 time: 992
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1241
Cycle 1 time: 1003
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1260
Cycle 1 time: 1654
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1916
Cycle 1 time: 2131
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 2392
Cycle 1 time: 1525
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1784
Cycle 1 time: 872
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1129
Cycle 1 time: 1201
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1465
Cycle 1 time: 1334
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1593
clock 610015 ms | mcu 0 | user time 1193 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 11552 | nb_rw_cycle_counter 3850 | nb_inter_pic_trame_counter 11551
Cycle 1 time: 1199
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1455
Cycle 1 time: 1628
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1882
Cycle 1 time: 1215
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1465
Cycle 1 time: 913
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1171
Cycle 1 time: 1349
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 1591
Cycle 1 time: 1341
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1595
Cycle 1 time: 1130
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1388
Cycle 1 time: 995
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1246
Cycle 1 time: 1278
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1536
Cycle 1 time: 1344
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1603
Cycle 1 time: 1340
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1602
Cycle 1 time: 1266
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1524
Cycle 1 time: 1178
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1435
Cycle 1 time: 803
Cycle 2 time: 256
Cycle 0 time: 19
RW cycle time: 1078
clock 612043 ms | mcu 0 | user time 909 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 11594 | nb_rw_cycle_counter 3864 | nb_inter_pic_trame_counter 11593
Cycle 1 time: 915
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1175
Cycle 1 time: 2092
Cycle 2 time: 256
Cycle 0 time: 16
RW cycle time: 2364
Cycle 1 time: 1319
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1578
Cycle 1 time: 856
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1123
Cycle 1 time: 982
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1247
Cycle 1 time: 1056
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1312
Cycle 1 time: 1337
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1590
Cycle 1 time: 1614
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1867
Cycle 1 time: 1152
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1406
Cycle 1 time: 1319
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1581
Cycle 1 time: 1635
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1889
Cycle 1 time: 1133
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1398
Cycle 1 time: 1540
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1796
clock 614139 ms | mcu 0 | user time 1543 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 11633 | nb_rw_cycle_counter 3877 | nb_inter_pic_trame_counter 11632
Cycle 1 time: 1549
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1813
Cycle 1 time: 1334
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1583
Cycle 1 time: 1616
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1870
Cycle 1 time: 1392
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1654
Cycle 1 time: 1435
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1689
Cycle 1 time: 1127
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 1388
Cycle 1 time: 1054
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1316
Cycle 1 time: 1694
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1956
Cycle 1 time: 1354
Cycle 2 time: 274
Cycle 0 time: 16
RW cycle time: 1644
Cycle 1 time: 1403
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1659
Cycle 1 time: 1268
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1531
Cycle 1 time: 1359
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1616
Cycle 1 time: 1502
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1763
clock 616216 ms | mcu 0 | user time 826 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 11672 | nb_rw_cycle_counter 3890 | nb_inter_pic_trame_counter 11671
Cycle 1 time: 832
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1085
Cycle 1 time: 926
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1189
Cycle 1 time: 1678
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1937
Cycle 1 time: 1684
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1943
Cycle 1 time: 1511
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1765
Cycle 1 time: 1314
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1565
Cycle 1 time: 1573
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1842
Cycle 1 time: 1746
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2005
Cycle 1 time: 1454
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1708
Cycle 1 time: 1343
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1591
Cycle 1 time: 1420
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1672
Cycle 1 time: 1124
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1385
Cycle 1 time: 1021
clock 618227 ms | mcu 0 | user time 231 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 11709 | nb_rw_cycle_counter 3902 | nb_inter_pic_trame_counter 11708
Cycle 2 time: 238
Cycle 0 time: 13
RW cycle time: 1272
Cycle 1 time: 908
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 1469
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1727
Cycle 1 time: 1640
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1897
Cycle 1 time: 1120
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1375
Cycle 1 time: 1273
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1535
Cycle 1 time: 763
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1018
Cycle 1 time: 1117
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1377
Cycle 1 time: 1451
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1710
Cycle 1 time: 1180
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1439
Cycle 1 time: 717
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 979
Cycle 1 time: 919
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1182
Cycle 1 time: 1535
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1792
Cycle 1 time: 1066
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1322
clock 620236 ms | mcu 0 | user time 1549 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 11750 | nb_rw_cycle_counter 3916 | nb_inter_pic_trame_counter 11749
Cycle 1 time: 1555
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1812
Cycle 1 time: 994
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1250
Cycle 1 time: 1311
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1566
Cycle 1 time: 1022
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1280
Cycle 1 time: 1751
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2008
Cycle 1 time: 849
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1102
Cycle 1 time: 1064
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1322
Cycle 1 time: 1002
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1261
Cycle 1 time: 979
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1237
Cycle 1 time: 1320
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1577
Cycle 1 time: 1097
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1353
Cycle 1 time: 716
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 979
Cycle 1 time: 1058
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1322
Cycle 1 time: 1446
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1708
Cycle 1 time: 871
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1128
clock 622314 ms | mcu 0 | user time 1427 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 11795 | nb_rw_cycle_counter 3931 | nb_inter_pic_trame_counter 11794
Cycle 1 time: 1433
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1687
Cycle 1 time: 1154
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1413
Cycle 1 time: 673
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 931
Cycle 1 time: 1338
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1597
Cycle 1 time: 993
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 995
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1258
Cycle 1 time: 1365
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1627
Cycle 1 time: 1671
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1922
Cycle 1 time: 1282
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1540
Cycle 1 time: 1172
Cycle 2 time: 254
Cycle 0 time: 20
RW cycle time: 1446
Cycle 1 time: 841
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1097
Cycle 1 time: 1095
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1354
Cycle 1 time: 959
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1226
Cycle 1 time: 1120
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1375
Cycle 1 time: 1058
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1317
clock 624382 ms | mcu 0 | user time 1067 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 11840 | nb_rw_cycle_counter 3946 | nb_inter_pic_trame_counter 11839
Cycle 1 time: 1073
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1329
Cycle 1 time: 850
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 857
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 851
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 1140
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1397
Cycle 1 time: 984
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1244
Cycle 1 time: 1339
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1595
Cycle 1 time: 1132
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1390
Cycle 1 time: 1116
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1372
Cycle 1 time: 938
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1197
Cycle 1 time: 1137
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1394
Cycle 1 time: 690
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 944
Cycle 1 time: 1152
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1411
Cycle 1 time: 1132
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1395
Cycle 1 time: 849
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 1061
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1320
clock 626410 ms | mcu 0 | user time 921 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 11888 | nb_rw_cycle_counter 3962 | nb_inter_pic_trame_counter 11887
Cycle 1 time: 927
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 855
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1115
Cycle 1 time: 1343
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1590
Cycle 1 time: 950
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1204
Cycle 1 time: 1356
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1610
Cycle 1 time: 1028
Cycle 2 time: 227
Cycle 0 time: 17
RW cycle time: 1272
Cycle 1 time: 1072
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1335
Cycle 1 time: 969
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1227
Cycle 1 time: 1143
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1396
Cycle 1 time: 1353
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1596
Cycle 1 time: 801
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1064
Cycle 1 time: 1122
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1383
Cycle 1 time: 1549
Cycle 2 time: 252
Cycle 0 time: 23
RW cycle time: 1824
Cycle 1 time: 1875
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2135
clock 628437 ms | mcu 0 | user time 1266 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 11930 | nb_rw_cycle_counter 3976 | nb_inter_pic_trame_counter 11929
Cycle 1 time: 1272
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1534
Cycle 1 time: 1625
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1889
Cycle 1 time: 1368
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1624
Cycle 1 time: 663
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 916
Cycle 1 time: 856
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 1003
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1258
Cycle 1 time: 968
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1220
Cycle 1 time: 1022
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1280
Cycle 1 time: 2003
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 2269
Cycle 1 time: 1148
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1409
Cycle 1 time: 1273
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1525
Cycle 1 time: 1185
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1438
Cycle 1 time: 1497
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1756
Cycle 1 time: 1349
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1601
clock 630499 ms | mcu 0 | user time 1061 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 11972 | nb_rw_cycle_counter 3990 | nb_inter_pic_trame_counter 11971
Cycle 1 time: 1068
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 1318
Cycle 1 time: 1651
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1909
Cycle 1 time: 1813
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2067
Cycle 1 time: 1119
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1382
Cycle 1 time: 1644
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1904
Cycle 1 time: 1164
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1422
Cycle 1 time: 1339
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1596
Cycle 1 time: 1685
Cycle 2 time: 251
Cycle 0 time: 22
RW cycle time: 1958
Cycle 1 time: 1190
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1446
Cycle 1 time: 995
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1249
Cycle 1 time: 1213
Cycle 2 time: 251
Cycle 0 time: 22
RW cycle time: 1486
Cycle 1 time: 1300
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1563
Cycle 1 time: 1486
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1747
clock 632649 ms | mcu 0 | user time 1513 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 12011 | nb_rw_cycle_counter 4003 | nb_inter_pic_trame_counter 12010
Cycle 1 time: 1519
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1781
Cycle 1 time: 1368
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1623
Cycle 1 time: 907
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1170
Cycle 1 time: 1098
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1355
Cycle 1 time: 1097
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1350
Cycle 1 time: 1299
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1562
Cycle 1 time: 1717
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 1989
Cycle 1 time: 922
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1191
Cycle 1 time: 1047
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1304
Cycle 1 time: 1417
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1674
Cycle 1 time: 1661
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1920
Cycle 1 time: 1328
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1583
Cycle 1 time: 749
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1006
Cycle 1 time: 851
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1104
clock 634687 ms | mcu 0 | user time 1276 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 12053 | nb_rw_cycle_counter 4017 | nb_inter_pic_trame_counter 12052
Cycle 1 time: 1282
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1545
Cycle 1 time: 1110
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1371
Cycle 1 time: 1557
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1824
Cycle 1 time: 1803
Cycle 2 time: 299
Cycle 0 time: 17
RW cycle time: 2119
Cycle 1 time: 2712
Cycle 2 time: 249
Cycle 0 time: 23
RW cycle time: 2984
Cycle 1 time: 1959
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2214
Cycle 1 time: 1269
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1530
Cycle 1 time: 1540
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1799
Cycle 1 time: 1486
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1744
Cycle 1 time: 2064
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 2320
Cycle 1 time: 1457
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1719
clock 636762 ms | mcu 0 | user time 862 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 12086 | nb_rw_cycle_counter 4028 | nb_inter_pic_trame_counter 12085
Cycle 1 time: 868
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 1364
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1620
Cycle 1 time: 947
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1203
Cycle 1 time: 1657
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1914
Cycle 1 time: 1295
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1563
Cycle 1 time: 2018
Cycle 2 time: 254
Cycle 0 time: 18
RW cycle time: 2290
Cycle 1 time: 1318
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1573
Cycle 1 time: 1500
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1759
Cycle 1 time: 1741
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 2006
Cycle 1 time: 1431
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1685
Cycle 1 time: 1750
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2013
Cycle 1 time: 1369
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1631
clock 638832 ms | mcu 0 | user time 1190 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 12122 | nb_rw_cycle_counter 4040 | nb_inter_pic_trame_counter 12121
Cycle 1 time: 1196
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1453
Cycle 1 time: 1502
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1758
Cycle 1 time: 1453
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1709
Cycle 1 time: 998
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1262
Cycle 1 time: 1959
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 2209
Cycle 1 time: 1343
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1611
Cycle 1 time: 1668
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1933
Cycle 1 time: 1639
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1895
Cycle 1 time: 1370
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1624
Cycle 1 time: 1677
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1941
Cycle 1 time: 1328
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1588
Cycle 1 time: 1331
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1584
clock 640959 ms | mcu 0 | user time 1899 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 12158 | nb_rw_cycle_counter 4052 | nb_inter_pic_trame_counter 12157
Cycle 1 time: 1905
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 2170
Cycle 1 time: 877
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1140
Cycle 1 time: 819
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1083
Cycle 1 time: 1784
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2040
Cycle 1 time: 1551
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1808
Cycle 1 time: 1136
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1389
Cycle 1 time: 1645
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1902
Cycle 1 time: 1763
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2018
Cycle 1 time: 1667
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 1929
Cycle 1 time: 2099
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 2362
Cycle 1 time: 1316
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1574
Cycle 1 time: 1556
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1815
clock 643061 ms | mcu 0 | user time 1689 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 12194 | nb_rw_cycle_counter 4064 | nb_inter_pic_trame_counter 12193
Cycle 1 time: 1695
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1952
Cycle 1 time: 1164
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1428
Cycle 1 time: 1539
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1802
Cycle 1 time: 1529
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1790
Cycle 1 time: 1649
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1904
Cycle 1 time: 1530
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1795
Cycle 1 time: 1177
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1437
Cycle 1 time: 1808
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2071
Cycle 1 time: 1486
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1741
Cycle 1 time: 1987
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 2237
Cycle 1 time: 1350
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1602
Cycle 1 time: 1348
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1599
clock 645152 ms | mcu 0 | user time 1236 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 12230 | nb_rw_cycle_counter 4076 | nb_inter_pic_trame_counter 12229
Cycle 1 time: 1242
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1504
Cycle 1 time: 1483
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1748
Cycle 1 time: 1103
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1365
Cycle 1 time: 1263
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1530
Cycle 1 time: 912
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1175
Cycle 1 time: 1560
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1823
Cycle 1 time: 1143
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1406
Cycle 1 time: 1401
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1657
Cycle 1 time: 1535
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1796
Cycle 1 time: 1612
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1873
Cycle 1 time: 1608
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1873
Cycle 1 time: 1167
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1424
Cycle 1 time: 1227
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1489
clock 647244 ms | mcu 0 | user time 1496 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 12269 | nb_rw_cycle_counter 4089 | nb_inter_pic_trame_counter 12268
Cycle 1 time: 1502
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1757
Cycle 1 time: 1650
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1901
Cycle 1 time: 1184
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1442
Cycle 1 time: 1907
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 2173
Cycle 1 time: 2307
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 2569
Cycle 1 time: 1482
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1739
Cycle 1 time: 1283
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1544
Cycle 1 time: 1476
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1732
Cycle 1 time: 1193
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1447
Cycle 1 time: 1076
Cycle 2 time: 251
Cycle 0 time: 22
RW cycle time: 1349
Cycle 1 time: 1172
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1429
Cycle 1 time: 853
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 924
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1181
clock 649354 ms | mcu 0 | user time 1220 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 12308 | nb_rw_cycle_counter 4102 | nb_inter_pic_trame_counter 12307
Cycle 1 time: 1226
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1485
Cycle 1 time: 1654
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1909
Cycle 1 time: 933
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1201
Cycle 1 time: 1504
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1756
Cycle 1 time: 751
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1017
Cycle 1 time: 853
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1112
Cycle 1 time: 1194
Cycle 2 time: 244
Cycle 0 time: 23
RW cycle time: 1461
Cycle 1 time: 1053
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1312
Cycle 1 time: 765
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1023
Cycle 1 time: 1335
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1592
Cycle 1 time: 1171
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1430
Cycle 1 time: 1396
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1661
Cycle 1 time: 1723
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1987
Cycle 1 time: 1005
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1270
clock 651439 ms | mcu 0 | user time 1852 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 12350 | nb_rw_cycle_counter 4116 | nb_inter_pic_trame_counter 12349
Cycle 1 time: 1858
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2114
Cycle 1 time: 1375
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1633
Cycle 1 time: 1667
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1917
Cycle 1 time: 1680
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1945
Cycle 1 time: 1591
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 1861
Cycle 1 time: 1241
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1511
Cycle 1 time: 1289
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1553
Cycle 1 time: 1505
Cycle 2 time: 232
Cycle 0 time: 19
RW cycle time: 1756
Cycle 1 time: 650
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 908
Cycle 1 time: 1270
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1529
Cycle 1 time: 919
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 855
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1122
Cycle 1 time: 843
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1109
Cycle 1 time: 988
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1247
clock 653491 ms | mcu 0 | user time 987 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 12392 | nb_rw_cycle_counter 4130 | nb_inter_pic_trame_counter 12391
Cycle 1 time: 993
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1254
Cycle 1 time: 1394
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1650
Cycle 1 time: 1664
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1918
Cycle 1 time: 1111
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1373
Cycle 1 time: 831
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1090
Cycle 1 time: 1008
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1270
Cycle 1 time: 1304
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1566
Cycle 1 time: 868
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1124
Cycle 1 time: 1327
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1589
Cycle 1 time: 1495
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1754
Cycle 1 time: 1592
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1853
Cycle 1 time: 1553
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1814
Cycle 1 time: 994
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1252
Cycle 1 time: 1342
clock 655501 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 12432 | nb_rw_cycle_counter 4143 | nb_inter_pic_trame_counter 12431
Cycle 2 time: 246
Cycle 0 time: 13
RW cycle time: 1601
Cycle 1 time: 1571
Cycle 2 time: 254
Cycle 0 time: 19
RW cycle time: 1844
Cycle 1 time: 1231
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1502
Cycle 1 time: 1178
Cycle 2 time: 232
Cycle 0 time: 19
RW cycle time: 1429
Cycle 1 time: 1258
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1521
Cycle 1 time: 1015
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1274
Cycle 1 time: 1187
Cycle 2 time: 262
Cycle 0 time: 18
RW cycle time: 1467
Cycle 1 time: 1400
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1660
Cycle 1 time: 1283
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1551
Cycle 1 time: 1381
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 1645
Cycle 1 time: 1404
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1661
Cycle 1 time: 1833
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 2096
Cycle 1 time: 633
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 893
Cycle 1 time: 1234
clock 657505 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 12471 | nb_rw_cycle_counter 4156 | nb_inter_pic_trame_counter 12470
Cycle 2 time: 251
Cycle 0 time: 13
RW cycle time: 1498
Cycle 1 time: 1476
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1737
Cycle 1 time: 1495
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1760
Cycle 1 time: 1080
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1345
Cycle 1 time: 1173
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1436
Cycle 1 time: 710
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 966
Cycle 1 time: 999
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1266
Cycle 1 time: 1107
Cycle 2 time: 254
Cycle 0 time: 19
RW cycle time: 1380
Cycle 1 time: 1497
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1755
Cycle 1 time: 771
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1024
Cycle 1 time: 719
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 985
Cycle 1 time: 1391
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1655
Cycle 1 time: 1731
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1988
Cycle 1 time: 1357
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1623
Cycle 1 time: 914
clock 659514 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 12513 | nb_rw_cycle_counter 4170 | nb_inter_pic_trame_counter 12512
Cycle 2 time: 250
Cycle 0 time: 13
RW cycle time: 1177
Cycle 1 time: 1472
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1737
Cycle 1 time: 1843
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2105
Cycle 1 time: 1174
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1443
Cycle 1 time: 2367
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2621
Cycle 1 time: 2143
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2396
Cycle 1 time: 1655
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1915
Cycle 1 time: 1198
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1458
Cycle 1 time: 1705
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1964
Cycle 1 time: 1387
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1644
Cycle 1 time: 1269
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1519
Cycle 1 time: 861
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1116
clock 661657 ms | mcu 0 | user time 1484 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 12548 | nb_rw_cycle_counter 4182 | nb_inter_pic_trame_counter 12547
Cycle 1 time: 1490
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1740
Cycle 1 time: 1631
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1888
Cycle 1 time: 1204
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1460
Cycle 1 time: 2004
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 2265
Cycle 1 time: 1655
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1913
Cycle 1 time: 1106
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1362
Cycle 1 time: 1060
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1311
Cycle 1 time: 652
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 908
Cycle 1 time: 994
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1253
Cycle 1 time: 784
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 1416
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1668
Cycle 1 time: 1247
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1510
Cycle 1 time: 1160
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1419
Cycle 1 time: 1262
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1514
clock 663733 ms | mcu 0 | user time 996 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 12590 | nb_rw_cycle_counter 4196 | nb_inter_pic_trame_counter 12589
Cycle 1 time: 1002
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1256
Cycle 1 time: 1129
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1389
Cycle 1 time: 856
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1114
Cycle 1 time: 921
Cycle 2 time: 250
Cycle 0 time: 23
RW cycle time: 1194
Cycle 1 time: 1114
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1372
Cycle 1 time: 920
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1186
Cycle 1 time: 781
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1042
Cycle 1 time: 1440
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1700
Cycle 1 time: 2058
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2314
Cycle 1 time: 1192
Cycle 2 time: 231
Cycle 0 time: 15
RW cycle time: 1438
Cycle 1 time: 1022
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1277
Cycle 1 time: 1271
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1531
Cycle 1 time: 1127
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1385
Cycle 1 time: 1849
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 2103
clock 665816 ms | mcu 0 | user time 1532 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 12632 | nb_rw_cycle_counter 4210 | nb_inter_pic_trame_counter 12631
Cycle 1 time: 1538
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1795
Cycle 1 time: 821
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1077
Cycle 1 time: 1061
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1321
Cycle 1 time: 1226
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1486
Cycle 1 time: 1173
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1437
Cycle 1 time: 1011
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1277
Cycle 1 time: 1126
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1394
Cycle 1 time: 1031
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1290
Cycle 1 time: 1017
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1274
Cycle 1 time: 1501
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1760
Cycle 1 time: 1234
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1484
Cycle 1 time: 1347
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1599
Cycle 1 time: 1440
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1700
Cycle 1 time: 1590
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1850
clock 667835 ms | mcu 0 | user time 970 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 12674 | nb_rw_cycle_counter 4224 | nb_inter_pic_trame_counter 12673
Cycle 1 time: 976
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1233
Cycle 1 time: 1440
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1701
Cycle 1 time: 837
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1099
Cycle 1 time: 1301
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1557
Cycle 1 time: 1237
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1503
Cycle 1 time: 835
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1094
Cycle 1 time: 794
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1052
Cycle 1 time: 781
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 876
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1139
Cycle 1 time: 1025
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1274
Cycle 1 time: 859
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 1109
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1370
Cycle 1 time: 995
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1249
Cycle 1 time: 846
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1107
Cycle 1 time: 1219
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1473
Cycle 1 time: 768
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1032
clock 669887 ms | mcu 0 | user time 1459 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 12722 | nb_rw_cycle_counter 4240 | nb_inter_pic_trame_counter 12721
Cycle 1 time: 1465
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1722
Cycle 1 time: 1035
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1301
Cycle 1 time: 1046
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1309
Cycle 1 time: 1063
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1317
Cycle 1 time: 1209
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1474
Cycle 1 time: 1330
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1590
Cycle 1 time: 1127
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1382
Cycle 1 time: 925
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 856
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1120
Cycle 1 time: 996
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1259
Cycle 1 time: 773
Cycle 2 time: 256
Cycle 0 time: 19
RW cycle time: 1048
Cycle 1 time: 908
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1172
Cycle 1 time: 1529
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1791
Cycle 1 time: 1612
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1874
Cycle 1 time: 1138
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1397
clock 671940 ms | mcu 0 | user time 1056 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 12767 | nb_rw_cycle_counter 4255 | nb_inter_pic_trame_counter 12766
Cycle 1 time: 1062
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1319
Cycle 1 time: 820
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1080
Cycle 1 time: 1268
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1535
Cycle 1 time: 1005
Cycle 2 time: 251
Cycle 0 time: 22
RW cycle time: 1278
Cycle 1 time: 808
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1071
Cycle 1 time: 1436
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1704
Cycle 1 time: 1126
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1381
Cycle 1 time: 927
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1189
Cycle 1 time: 1130
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1394
Cycle 1 time: 1023
Cycle 2 time: 270
Cycle 0 time: 17
RW cycle time: 1310
Cycle 1 time: 1411
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1677
Cycle 1 time: 845
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 674
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 937
Cycle 1 time: 1638
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1896
Cycle 1 time: 1071
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1328
clock 673975 ms | mcu 0 | user time 1198 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 12812 | nb_rw_cycle_counter 4270 | nb_inter_pic_trame_counter 12811
Cycle 1 time: 1204
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1470
Cycle 1 time: 821
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1082
Cycle 1 time: 718
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 976
Cycle 1 time: 1034
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1288
Cycle 1 time: 756
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1021
Cycle 1 time: 1073
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1330
Cycle 1 time: 1672
Cycle 2 time: 260
Cycle 0 time: 15
RW cycle time: 1947
Cycle 1 time: 1418
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1673
Cycle 1 time: 1388
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1652
Cycle 1 time: 2304
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 2555
Cycle 1 time: 933
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1200
Cycle 1 time: 1115
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1374
Cycle 1 time: 831
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1097
Cycle 1 time: 1074
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1331
Cycle 1 time: 1130
clock 675992 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 12855 | nb_rw_cycle_counter 4284 | nb_inter_pic_trame_counter 12854
Cycle 2 time: 247
Cycle 0 time: 13
RW cycle time: 1390
Cycle 1 time: 906
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 660
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 925
Cycle 1 time: 1739
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1996
Cycle 1 time: 1038
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1299
Cycle 1 time: 887
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1147
Cycle 1 time: 718
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 980
Cycle 1 time: 973
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1228
Cycle 1 time: 1072
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1329
Cycle 1 time: 1775
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2029
Cycle 1 time: 910
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1174
Cycle 1 time: 1053
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1314
Cycle 1 time: 1326
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1591
Cycle 1 time: 846
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1106
Cycle 1 time: 864
Cycle 2 time: 230
Cycle 0 time: 18
RW cycle time: 1112
Cycle 1 time: 1073
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 1346
clock 678079 ms | mcu 0 | user time 1112 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 12902 | nb_rw_cycle_counter 4300 | nb_inter_pic_trame_counter 12901
Cycle 1 time: 1118
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1383
Cycle 1 time: 1576
Cycle 2 time: 252
Cycle 0 time: 22
RW cycle time: 1850
Cycle 1 time: 1189
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1455
Cycle 1 time: 1617
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1873
Cycle 1 time: 1001
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1255
Cycle 1 time: 1241
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1503
Cycle 1 time: 1143
Cycle 2 time: 257
Cycle 0 time: 22
RW cycle time: 1422
Cycle 1 time: 925
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 1552
Cycle 2 time: 238
Cycle 0 time: 22
RW cycle time: 1812
Cycle 1 time: 1266
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1527
Cycle 1 time: 1126
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1386
Cycle 1 time: 924
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1181
Cycle 1 time: 852
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 1170
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1430
clock 680102 ms | mcu 0 | user time 971 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 12944 | nb_rw_cycle_counter 4314 | nb_inter_pic_trame_counter 12943
Cycle 1 time: 978
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1245
Cycle 1 time: 1035
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1295
Cycle 1 time: 767
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1029
Cycle 1 time: 1056
Cycle 2 time: 257
Cycle 0 time: 18
RW cycle time: 1331
Cycle 1 time: 1790
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2052
Cycle 1 time: 1670
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1930
Cycle 1 time: 813
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1074
Cycle 1 time: 920
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 1500
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1759
Cycle 1 time: 1771
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 2027
Cycle 1 time: 1499
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1756
Cycle 1 time: 1319
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1580
Cycle 1 time: 1825
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 2079
clock 682141 ms | mcu 0 | user time 1023 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 12983 | nb_rw_cycle_counter 4327 | nb_inter_pic_trame_counter 12982
Cycle 1 time: 1029
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1277
Cycle 1 time: 1347
Cycle 2 time: 226
Cycle 0 time: 17
RW cycle time: 1590
Cycle 1 time: 1522
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1789
Cycle 1 time: 1809
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 2071
Cycle 1 time: 1171
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1431
Cycle 1 time: 1496
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1757
Cycle 1 time: 1810
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 2071
Cycle 1 time: 1481
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1745
Cycle 1 time: 1723
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1977
Cycle 1 time: 2130
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2390
Cycle 1 time: 1494
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1757
clock 684220 ms | mcu 0 | user time 1955 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 13016 | nb_rw_cycle_counter 4338 | nb_inter_pic_trame_counter 13015
Cycle 1 time: 1962
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2216
Cycle 1 time: 1104
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1368
Cycle 1 time: 1216
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1476
Cycle 1 time: 1014
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1274
Cycle 1 time: 808
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 1318
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1586
Cycle 1 time: 1297
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1565
Cycle 1 time: 1325
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1582
Cycle 1 time: 1060
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1331
Cycle 1 time: 974
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1235
Cycle 1 time: 1049
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1316
Cycle 1 time: 1216
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1474
Cycle 1 time: 1453
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1724
Cycle 1 time: 1482
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1750
clock 686294 ms | mcu 0 | user time 1729 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 13058 | nb_rw_cycle_counter 4352 | nb_inter_pic_trame_counter 13057
Cycle 1 time: 1735
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 2003
Cycle 1 time: 2021
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 2286
Cycle 1 time: 1396
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1656
Cycle 1 time: 1203
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1471
Cycle 1 time: 1624
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1883
Cycle 1 time: 1665
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 1910
Cycle 1 time: 730
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 987
Cycle 1 time: 1129
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1387
Cycle 1 time: 1671
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1914
Cycle 1 time: 951
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1212
Cycle 1 time: 1509
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1754
Cycle 1 time: 1234
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1493
Cycle 1 time: 938
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1204
clock 688327 ms | mcu 0 | user time 903 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 13097 | nb_rw_cycle_counter 4365 | nb_inter_pic_trame_counter 13096
Cycle 1 time: 910
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1168
Cycle 1 time: 932
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1182
Cycle 1 time: 994
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 1417
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1681
Cycle 1 time: 1161
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1430
Cycle 1 time: 1144
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1405
Cycle 1 time: 1063
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1318
Cycle 1 time: 1340
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1599
Cycle 1 time: 1546
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1807
Cycle 1 time: 923
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1181
Cycle 1 time: 1270
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1524
Cycle 1 time: 1130
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1397
Cycle 1 time: 1555
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1816
Cycle 1 time: 1321
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1583
clock 690393 ms | mcu 0 | user time 1219 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 13139 | nb_rw_cycle_counter 4379 | nb_inter_pic_trame_counter 13138
Cycle 1 time: 1225
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1487
Cycle 1 time: 1444
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1701
Cycle 1 time: 1203
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1457
Cycle 1 time: 927
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1191
Cycle 1 time: 1417
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1678
Cycle 1 time: 1392
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1659
Cycle 1 time: 1311
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1567
Cycle 1 time: 1497
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1755
Cycle 1 time: 1530
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1792
Cycle 1 time: 866
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1121
Cycle 1 time: 1948
Cycle 2 time: 233
Cycle 0 time: 19
RW cycle time: 2200
Cycle 1 time: 1155
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1412
Cycle 1 time: 1061
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1315
clock 692439 ms | mcu 0 | user time 1344 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 13178 | nb_rw_cycle_counter 4392 | nb_inter_pic_trame_counter 13177
Cycle 1 time: 1350
Cycle 2 time: 227
Cycle 0 time: 17
RW cycle time: 1594
Cycle 1 time: 1112
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1373
Cycle 1 time: 737
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 997
Cycle 1 time: 783
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1045
Cycle 1 time: 1338
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1593
Cycle 1 time: 1584
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1840
Cycle 1 time: 1711
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1966
Cycle 1 time: 939
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1205
Cycle 1 time: 932
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1199
Cycle 1 time: 1674
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1931
Cycle 1 time: 1394
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1657
Cycle 1 time: 1322
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1582
Cycle 1 time: 1111
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1368
Cycle 1 time: 1020
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1278
clock 694479 ms | mcu 0 | user time 1116 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 13220 | nb_rw_cycle_counter 4406 | nb_inter_pic_trame_counter 13219
Cycle 1 time: 1122
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1384
Cycle 1 time: 1077
Cycle 2 time: 236
Cycle 0 time: 21
RW cycle time: 1334
Cycle 1 time: 567
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 828
Cycle 1 time: 1336
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1595
Cycle 1 time: 1131
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1391
Cycle 1 time: 1048
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1308
Cycle 1 time: 1140
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1400
Cycle 1 time: 1200
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1453
Cycle 1 time: 1349
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1600
Cycle 1 time: 1170
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1428
Cycle 1 time: 1623
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1876
Cycle 1 time: 810
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 1348
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1592
Cycle 1 time: 1826
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2086
clock 696487 ms | mcu 0 | user time 860 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 13262 | nb_rw_cycle_counter 4420 | nb_inter_pic_trame_counter 13261
Cycle 1 time: 866
Cycle 2 time: 234
Cycle 0 time: 21
RW cycle time: 1121
Cycle 1 time: 1438
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1705
Cycle 1 time: 1851
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2111
Cycle 1 time: 1617
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1876
Cycle 1 time: 1289
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1556
Cycle 1 time: 1288
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1555
Cycle 1 time: 936
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1197
Cycle 1 time: 1205
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1471
Cycle 1 time: 1528
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 1798
Cycle 1 time: 918
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1186
Cycle 1 time: 1237
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1493
Cycle 1 time: 988
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1253
Cycle 1 time: 1588
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1850
clock 698515 ms | mcu 0 | user time 960 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 13301 | nb_rw_cycle_counter 4433 | nb_inter_pic_trame_counter 13300
Cycle 1 time: 966
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1231
Cycle 1 time: 812
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1080
Cycle 1 time: 1273
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1532
Cycle 1 time: 1218
Cycle 2 time: 244
Cycle 0 time: 24
RW cycle time: 1486
Cycle 1 time: 912
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1173
Cycle 1 time: 836
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1094
Cycle 1 time: 1144
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1413
Cycle 1 time: 1858
Cycle 2 time: 259
Cycle 0 time: 18
RW cycle time: 2135
Cycle 1 time: 1142
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1412
Cycle 1 time: 1251
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1503
Cycle 1 time: 1390
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1653
Cycle 1 time: 2024
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 2288
Cycle 1 time: 1172
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1435
clock 700516 ms | mcu 0 | user time 1543 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 13340 | nb_rw_cycle_counter 4446 | nb_inter_pic_trame_counter 13339
Cycle 1 time: 1549
Cycle 2 time: 244
Cycle 0 time: 23
RW cycle time: 1816
Cycle 1 time: 1384
Cycle 2 time: 256
Cycle 0 time: 19
RW cycle time: 1659
Cycle 1 time: 1170
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1431
Cycle 1 time: 1131
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1389
Cycle 1 time: 1436
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1698
Cycle 1 time: 965
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1221
Cycle 1 time: 1469
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1734
Cycle 1 time: 1203
Cycle 2 time: 255
Cycle 0 time: 22
RW cycle time: 1480
Cycle 1 time: 1181
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1435
Cycle 1 time: 1202
Cycle 2 time: 307
Cycle 0 time: 18
RW cycle time: 1527
Cycle 1 time: 840
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1098
Cycle 1 time: 1810
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2065
Cycle 1 time: 1199
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1461
clock 702562 ms | mcu 0 | user time 1988 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 13379 | nb_rw_cycle_counter 4459 | nb_inter_pic_trame_counter 13378
Cycle 1 time: 1994
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2251
Cycle 1 time: 1553
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1818
Cycle 1 time: 1279
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1538
Cycle 1 time: 1457
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1714
Cycle 1 time: 1489
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1748
Cycle 1 time: 1407
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1667
Cycle 1 time: 1673
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1933
Cycle 1 time: 922
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1179
Cycle 1 time: 923
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1180
Cycle 1 time: 779
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1043
Cycle 1 time: 1059
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1324
Cycle 1 time: 1337
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 1583
Cycle 1 time: 1702
Cycle 2 time: 247
Cycle 0 time: 15
RW cycle time: 1964
clock 704610 ms | mcu 0 | user time 1528 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 13418 | nb_rw_cycle_counter 4472 | nb_inter_pic_trame_counter 13417
Cycle 1 time: 1534
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1783
Cycle 1 time: 1501
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1753
Cycle 1 time: 970
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1232
Cycle 1 time: 727
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 832
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1083
Cycle 1 time: 1400
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1659
Cycle 1 time: 1928
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 2186
Cycle 1 time: 1201
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1469
Cycle 1 time: 1049
Cycle 2 time: 255
Cycle 0 time: 18
RW cycle time: 1322
Cycle 1 time: 1571
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1828
Cycle 1 time: 1511
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1765
Cycle 1 time: 925
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1195
Cycle 1 time: 1259
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1513
clock 706670 ms | mcu 0 | user time 2342 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 13457 | nb_rw_cycle_counter 4485 | nb_inter_pic_trame_counter 13456
Cycle 1 time: 2348
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 2608
Cycle 1 time: 1133
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1397
Cycle 1 time: 1595
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1860
Cycle 1 time: 1337
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1593
Cycle 1 time: 1168
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1420
Cycle 1 time: 1364
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1629
Cycle 1 time: 1608
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1870
Cycle 1 time: 1463
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1720
Cycle 1 time: 1492
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1747
Cycle 1 time: 1652
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1915
Cycle 1 time: 1358
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1624
Cycle 1 time: 1422
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1679
Cycle 1 time: 761
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1012
clock 708771 ms | mcu 0 | user time 1279 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 13496 | nb_rw_cycle_counter 4498 | nb_inter_pic_trame_counter 13495
Cycle 1 time: 1285
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1541
Cycle 1 time: 1271
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1540
Cycle 1 time: 760
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1018
Cycle 1 time: 864
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 1139
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1402
Cycle 1 time: 985
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1242
Cycle 1 time: 1230
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1497
Cycle 1 time: 1008
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1269
Cycle 1 time: 1285
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1541
Cycle 1 time: 1199
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1456
Cycle 1 time: 1203
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1466
Cycle 1 time: 1839
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 2103
Cycle 1 time: 1243
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1503
Cycle 1 time: 1062
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1317
Cycle 1 time: 1133
clock 710781 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 13539 | nb_rw_cycle_counter 4512 | nb_inter_pic_trame_counter 13538
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 1393
Cycle 1 time: 1223
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1489
Cycle 1 time: 1688
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1959
Cycle 1 time: 1338
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1593
Cycle 1 time: 1824
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2078
Cycle 1 time: 1512
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1768
Cycle 1 time: 715
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 982
Cycle 1 time: 1336
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1598
Cycle 1 time: 1662
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1918
Cycle 1 time: 1821
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 2070
Cycle 1 time: 1577
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1831
Cycle 1 time: 854
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 1551
clock 712802 ms | mcu 0 | user time 250 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 13575 | nb_rw_cycle_counter 4524 | nb_inter_pic_trame_counter 13574
Cycle 2 time: 256
Cycle 0 time: 14
RW cycle time: 1821
Cycle 1 time: 878
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1148
Cycle 1 time: 1013
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1264
Cycle 1 time: 789
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1040
Cycle 1 time: 1211
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1468
Cycle 1 time: 852
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 1343
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1599
Cycle 1 time: 1701
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1964
Cycle 1 time: 2447
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 2701
Cycle 1 time: 1950
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2208
Cycle 1 time: 1063
Cycle 2 time: 255
Cycle 0 time: 15
RW cycle time: 1333
Cycle 1 time: 1260
Cycle 2 time: 279
Cycle 0 time: 16
RW cycle time: 1555
Cycle 1 time: 1230
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1483
clock 714856 ms | mcu 0 | user time 1645 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 13613 | nb_rw_cycle_counter 4537 | nb_inter_pic_trame_counter 13612
Cycle 1 time: 1651
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1915
Cycle 1 time: 1471
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1724
Cycle 1 time: 1510
Cycle 2 time: 226
Cycle 0 time: 17
RW cycle time: 1753
Cycle 1 time: 1357
Cycle 2 time: 228
Cycle 0 time: 18
RW cycle time: 1603
Cycle 1 time: 1188
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1440
Cycle 1 time: 1209
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1467
Cycle 1 time: 1488
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1736
Cycle 1 time: 1325
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1580
Cycle 1 time: 1407
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1661
Cycle 1 time: 1186
Cycle 2 time: 227
Cycle 0 time: 15
RW cycle time: 1428
Cycle 1 time: 1089
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1345
Cycle 1 time: 1398
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1659
Cycle 1 time: 716
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 968
Cycle 1 time: 1134
clock 716857 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 13653 | nb_rw_cycle_counter 4550 | nb_inter_pic_trame_counter 13652
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 1395
Cycle 1 time: 1268
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1536
Cycle 1 time: 1198
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1458
Cycle 1 time: 1539
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1792
Cycle 1 time: 649
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 901
Cycle 1 time: 858
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1122
Cycle 1 time: 1058
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1316
Cycle 1 time: 927
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1190
Cycle 1 time: 700
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 959
Cycle 1 time: 922
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 1203
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1459
Cycle 1 time: 852
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 1062
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1320
Cycle 1 time: 1204
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1465
Cycle 1 time: 778
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1036
Cycle 1 time: 889
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1152
clock 718917 ms | mcu 0 | user time 1584 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 13700 | nb_rw_cycle_counter 4566 | nb_inter_pic_trame_counter 13699
Cycle 1 time: 1590
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 1855
Cycle 1 time: 1254
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1507
Cycle 1 time: 1205
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1460
Cycle 1 time: 1064
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1318
Cycle 1 time: 911
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1173
Cycle 1 time: 1522
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1783
Cycle 1 time: 1133
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1403
Cycle 1 time: 1182
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1435
Cycle 1 time: 1071
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1327
Cycle 1 time: 1822
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 2086
Cycle 1 time: 1160
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1417
Cycle 1 time: 1273
Cycle 2 time: 290
Cycle 0 time: 19
RW cycle time: 1582
Cycle 1 time: 1715
Cycle 2 time: 255
Cycle 0 time: 16
RW cycle time: 1986
clock 720943 ms | mcu 0 | user time 1517 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 13739 | nb_rw_cycle_counter 4579 | nb_inter_pic_trame_counter 13738
Cycle 1 time: 1523
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1783
Cycle 1 time: 1611
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1861
Cycle 1 time: 1355
Cycle 2 time: 262
Cycle 0 time: 15
RW cycle time: 1632
Cycle 1 time: 1329
Cycle 2 time: 257
Cycle 0 time: 17
RW cycle time: 1603
Cycle 1 time: 1519
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1779
Cycle 1 time: 1268
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1526
Cycle 1 time: 1057
Cycle 2 time: 259
Cycle 0 time: 16
RW cycle time: 1332
Cycle 1 time: 1404
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1660
Cycle 1 time: 1327
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1585
Cycle 1 time: 1100
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1358
Cycle 1 time: 1574
Cycle 2 time: 299
Cycle 0 time: 16
RW cycle time: 1889
Cycle 1 time: 1355
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1609
Cycle 1 time: 1485
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1745
clock 723019 ms | mcu 0 | user time 917 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 13778 | nb_rw_cycle_counter 4592 | nb_inter_pic_trame_counter 13777
Cycle 1 time: 923
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1171
Cycle 1 time: 1073
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1327
Cycle 1 time: 1339
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1590
Cycle 1 time: 1101
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1357
Cycle 1 time: 1167
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1421
Cycle 1 time: 1133
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1387
Cycle 1 time: 1079
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1337
Cycle 1 time: 1468
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1727
Cycle 1 time: 991
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1258
Cycle 1 time: 2099
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 2350
Cycle 1 time: 787
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1042
Cycle 1 time: 2262
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2518
Cycle 1 time: 717
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 978
Cycle 1 time: 792
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1058
clock 725103 ms | mcu 0 | user time 1230 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 13820 | nb_rw_cycle_counter 4606 | nb_inter_pic_trame_counter 13819
Cycle 1 time: 1236
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1495
Cycle 1 time: 850
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1111
Cycle 1 time: 1478
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1739
Cycle 1 time: 973
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1230
Cycle 1 time: 1023
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1287
Cycle 1 time: 1154
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1416
Cycle 1 time: 1566
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1826
Cycle 1 time: 1071
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1333
Cycle 1 time: 1180
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1432
Cycle 1 time: 929
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1186
Cycle 1 time: 1482
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1740
Cycle 1 time: 1208
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1470
Cycle 1 time: 1501
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1760
Cycle 1 time: 1741
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 2009
clock 727193 ms | mcu 0 | user time 1098 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 13862 | nb_rw_cycle_counter 4620 | nb_inter_pic_trame_counter 13861
Cycle 1 time: 1104
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1370
Cycle 1 time: 977
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1237
Cycle 1 time: 1345
Cycle 2 time: 226
Cycle 0 time: 17
RW cycle time: 1588
Cycle 1 time: 1834
Cycle 2 time: 231
Cycle 0 time: 19
RW cycle time: 2084
Cycle 1 time: 1354
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1605
Cycle 1 time: 714
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 966
Cycle 1 time: 1718
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1985
Cycle 1 time: 946
Cycle 2 time: 262
Cycle 0 time: 16
RW cycle time: 1224
Cycle 1 time: 1055
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1314
Cycle 1 time: 1472
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1723
Cycle 1 time: 1412
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1673
Cycle 1 time: 1681
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1937
Cycle 1 time: 1644
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1896
clock 729287 ms | mcu 0 | user time 1436 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 13901 | nb_rw_cycle_counter 4633 | nb_inter_pic_trame_counter 13900
Cycle 1 time: 1442
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1702
Cycle 1 time: 619
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 875
Cycle 1 time: 1097
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1355
Cycle 1 time: 727
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 979
Cycle 1 time: 1088
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1346
Cycle 1 time: 1201
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1470
Cycle 1 time: 961
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1226
Cycle 1 time: 778
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1035
Cycle 1 time: 924
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 1218
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1488
Cycle 1 time: 898
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1162
Cycle 1 time: 1470
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1725
Cycle 1 time: 1288
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1550
Cycle 1 time: 1657
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1920
Cycle 1 time: 1807
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2066
clock 731464 ms | mcu 0 | user time 2127 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 13946 | nb_rw_cycle_counter 4648 | nb_inter_pic_trame_counter 13945
Cycle 1 time: 2133
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 2380
Cycle 1 time: 1572
Cycle 2 time: 257
Cycle 0 time: 20
RW cycle time: 1849
Cycle 1 time: 1991
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 2253
Cycle 1 time: 1659
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1918
Cycle 1 time: 1171
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1422
Cycle 1 time: 1648
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1900
Cycle 1 time: 1860
Cycle 2 time: 256
Cycle 0 time: 20
RW cycle time: 2136
Cycle 1 time: 906
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1160
Cycle 1 time: 931
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1192
Cycle 1 time: 1479
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1736
Cycle 1 time: 1401
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1658
Cycle 1 time: 1201
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1458
clock 733523 ms | mcu 0 | user time 1653 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 13982 | nb_rw_cycle_counter 4660 | nb_inter_pic_trame_counter 13981
Cycle 1 time: 1659
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1919
Cycle 1 time: 1570
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1830
Cycle 1 time: 644
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 908
Cycle 1 time: 918
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1180
Cycle 1 time: 849
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1103
Cycle 1 time: 853
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1109
Cycle 1 time: 1064
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1320
Cycle 1 time: 1341
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1598
Cycle 1 time: 1411
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1669
Cycle 1 time: 1391
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1648
Cycle 1 time: 1296
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1556
Cycle 1 time: 1832
Cycle 2 time: 266
Cycle 0 time: 18
RW cycle time: 2116
Cycle 1 time: 1880
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 2142
clock 735574 ms | mcu 0 | user time 2069 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 14021 | nb_rw_cycle_counter 4673 | nb_inter_pic_trame_counter 14020
Cycle 1 time: 2075
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 2338
Cycle 1 time: 1751
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 2003
Cycle 1 time: 928
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1185
Cycle 1 time: 1059
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1318
Cycle 1 time: 1300
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1563
Cycle 1 time: 1097
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1358
Cycle 1 time: 1195
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1463
Cycle 1 time: 1899
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2153
Cycle 1 time: 1190
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1449
Cycle 1 time: 1266
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1521
Cycle 1 time: 994
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1255
Cycle 1 time: 1129
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1389
Cycle 1 time: 1360
Cycle 2 time: 300
Cycle 0 time: 16
RW cycle time: 1676
Cycle 1 time: 1326
clock 737590 ms | mcu 0 | user time 237 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 14061 | nb_rw_cycle_counter 4686 | nb_inter_pic_trame_counter 14060
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1584
Cycle 1 time: 1060
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1317
Cycle 1 time: 1630
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1888
Cycle 1 time: 1123
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1376
Cycle 1 time: 1100
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1359
Cycle 1 time: 1255
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1506
Cycle 1 time: 1296
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1553
Cycle 1 time: 1924
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 2183
Cycle 1 time: 1519
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1781
Cycle 1 time: 1257
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1520
Cycle 1 time: 1049
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1308
Cycle 1 time: 970
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1224
Cycle 1 time: 1407
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1663
Cycle 1 time: 1229
clock 739608 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 14100 | nb_rw_cycle_counter 4699 | nb_inter_pic_trame_counter 14099
Cycle 2 time: 250
Cycle 0 time: 13
RW cycle time: 1492
Cycle 1 time: 1936
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 2204
Cycle 1 time: 1798
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2054
Cycle 1 time: 1459
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1722
Cycle 1 time: 1369
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1625
Cycle 1 time: 2090
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2350
Cycle 1 time: 1286
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1546
Cycle 1 time: 1575
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1842
Cycle 1 time: 1195
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1453
Cycle 1 time: 1725
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1986
Cycle 1 time: 1054
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1322
Cycle 1 time: 939
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1198
clock 741752 ms | mcu 0 | user time 2126 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 14135 | nb_rw_cycle_counter 4711 | nb_inter_pic_trame_counter 14134
Cycle 1 time: 2132
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2384
Cycle 1 time: 1010
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1270
Cycle 1 time: 922
Cycle 2 time: 307
Cycle 0 time: 18
RW cycle time: 1247
Cycle 1 time: 1467
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1721
Cycle 1 time: 871
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1140
Cycle 1 time: 1436
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1695
Cycle 1 time: 1086
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1340
Cycle 1 time: 2251
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2505
Cycle 1 time: 840
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1097
Cycle 1 time: 751
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1013
Cycle 1 time: 828
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1086
Cycle 1 time: 991
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1246
Cycle 1 time: 1114
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1373
Cycle 1 time: 802
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 1573
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1840
clock 743873 ms | mcu 0 | user time 1315 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 14180 | nb_rw_cycle_counter 4726 | nb_inter_pic_trame_counter 14179
Cycle 1 time: 1321
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1573
Cycle 1 time: 1308
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1559
Cycle 1 time: 883
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1137
Cycle 1 time: 996
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1251
Cycle 1 time: 1174
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1433
Cycle 1 time: 1160
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1414
Cycle 1 time: 728
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 993
Cycle 1 time: 1250
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1503
Cycle 1 time: 927
Cycle 2 time: 234
Cycle 0 time: 21
RW cycle time: 1182
Cycle 1 time: 897
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1160
Cycle 1 time: 1016
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1273
Cycle 1 time: 1209
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1469
Cycle 1 time: 1471
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 1742
Cycle 1 time: 1742
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 2008
Cycle 1 time: 1123
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1390
clock 745956 ms | mcu 0 | user time 1055 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 14225 | nb_rw_cycle_counter 4741 | nb_inter_pic_trame_counter 14224
Cycle 1 time: 1061
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1321
Cycle 1 time: 913
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1183
Cycle 1 time: 1118
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1378
Cycle 1 time: 1642
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1895
Cycle 1 time: 1164
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1422
Cycle 1 time: 1136
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1393
Cycle 1 time: 788
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1046
Cycle 1 time: 998
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1252
Cycle 1 time: 1135
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1391
Cycle 1 time: 834
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1094
Cycle 1 time: 1077
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1336
Cycle 1 time: 1616
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1874
Cycle 1 time: 1166
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1418
Cycle 1 time: 1796
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 2061
Cycle 1 time: 880
clock 747969 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 14268 | nb_rw_cycle_counter 4755 | nb_inter_pic_trame_counter 14267
Cycle 2 time: 248
Cycle 0 time: 13
RW cycle time: 1141
Cycle 1 time: 679
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 933
Cycle 1 time: 928
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1196
Cycle 1 time: 1352
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1610
Cycle 1 time: 1826
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2080
Cycle 1 time: 828
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1086
Cycle 1 time: 1501
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 1768
Cycle 1 time: 937
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1191
Cycle 1 time: 1728
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1989
Cycle 1 time: 1849
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2103
Cycle 1 time: 1667
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1919
Cycle 1 time: 1659
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1918
Cycle 1 time: 1503
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1762
clock 750156 ms | mcu 0 | user time 2303 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 14306 | nb_rw_cycle_counter 4768 | nb_inter_pic_trame_counter 14305
Cycle 1 time: 2310
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 2579
Cycle 1 time: 1460
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1711
Cycle 1 time: 1130
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1388
Cycle 1 time: 2180
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2438
Cycle 1 time: 1269
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1531
Cycle 1 time: 780
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 859
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1120
Cycle 1 time: 1133
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1385
Cycle 1 time: 1105
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1367
Cycle 1 time: 1152
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1411
Cycle 1 time: 1678
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1934
Cycle 1 time: 1550
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1808
Cycle 1 time: 1269
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1524
clock 752203 ms | mcu 0 | user time 1533 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 14345 | nb_rw_cycle_counter 4781 | nb_inter_pic_trame_counter 14344
Cycle 1 time: 1539
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1796
Cycle 1 time: 1290
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1554
Cycle 1 time: 1606
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1863
Cycle 1 time: 1557
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1822
Cycle 1 time: 1531
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1793
Cycle 1 time: 1575
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1842
Cycle 1 time: 1019
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1273
Cycle 1 time: 1206
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1467
Cycle 1 time: 1232
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1495
Cycle 1 time: 1601
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1868
Cycle 1 time: 1445
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1705
Cycle 1 time: 1196
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1456
Cycle 1 time: 1461
clock 754213 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 14382 | nb_rw_cycle_counter 4793 | nb_inter_pic_trame_counter 14381
Cycle 2 time: 250
Cycle 0 time: 14
RW cycle time: 1725
Cycle 1 time: 1614
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1869
Cycle 1 time: 1054
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1305
Cycle 1 time: 1128
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1384
Cycle 1 time: 1399
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1657
Cycle 1 time: 1319
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1580
Cycle 1 time: 1287
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1552
Cycle 1 time: 1310
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1576
Cycle 1 time: 1546
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1809
Cycle 1 time: 1478
Cycle 2 time: 262
Cycle 0 time: 19
RW cycle time: 1759
Cycle 1 time: 1373
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1636
Cycle 1 time: 1124
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1382
Cycle 1 time: 1494
Cycle 2 time: 261
Cycle 0 time: 16
RW cycle time: 1771
clock 756253 ms | mcu 0 | user time 1097 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 14420 | nb_rw_cycle_counter 4806 | nb_inter_pic_trame_counter 14419
Cycle 1 time: 1103
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1360
Cycle 1 time: 707
Cycle 2 time: 230
Cycle 0 time: 20
RW cycle time: 957
Cycle 1 time: 793
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 1063
Cycle 1 time: 841
Cycle 2 time: 249
Cycle 0 time: 15
RW cycle time: 1105
Cycle 1 time: 1310
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1571
Cycle 1 time: 941
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1203
Cycle 1 time: 849
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 791
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1052
Cycle 1 time: 982
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1239
Cycle 1 time: 1271
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1528
Cycle 1 time: 1421
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1678
Cycle 1 time: 1156
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1419
Cycle 1 time: 951
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1205
Cycle 1 time: 1440
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1700
Cycle 1 time: 1100
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1359
Cycle 1 time: 645
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 911
clock 758322 ms | mcu 0 | user time 1334 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 14468 | nb_rw_cycle_counter 4822 | nb_inter_pic_trame_counter 14467
Cycle 1 time: 1340
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1594
Cycle 1 time: 905
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1162
Cycle 1 time: 799
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 922
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1187
Cycle 1 time: 1188
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 1433
Cycle 1 time: 1073
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1331
Cycle 1 time: 1152
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1410
Cycle 1 time: 882
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1151
Cycle 1 time: 1210
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1469
Cycle 1 time: 1450
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1704
Cycle 1 time: 1581
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1842
Cycle 1 time: 1501
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1755
Cycle 1 time: 1186
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1446
Cycle 1 time: 1258
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1517
Cycle 1 time: 1063
clock 760326 ms | mcu 0 | user time 245 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 14511 | nb_rw_cycle_counter 4836 | nb_inter_pic_trame_counter 14510
Cycle 2 time: 252
Cycle 0 time: 13
RW cycle time: 1328
Cycle 1 time: 1297
Cycle 2 time: 265
Cycle 0 time: 17
RW cycle time: 1579
Cycle 1 time: 933
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1197
Cycle 1 time: 1349
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1598
Cycle 1 time: 1416
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1679
Cycle 1 time: 969
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1227
Cycle 1 time: 786
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1036
Cycle 1 time: 1171
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1432
Cycle 1 time: 1326
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1576
Cycle 1 time: 906
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1158
Cycle 1 time: 1508
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1762
Cycle 1 time: 1737
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1998
Cycle 1 time: 925
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 852
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1109
clock 762336 ms | mcu 0 | user time 1550 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 14552 | nb_rw_cycle_counter 4850 | nb_inter_pic_trame_counter 14551
Cycle 1 time: 1556
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1814
Cycle 1 time: 935
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1191
Cycle 1 time: 1320
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1577
Cycle 1 time: 1690
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1948
Cycle 1 time: 1332
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1591
Cycle 1 time: 1494
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1745
Cycle 1 time: 2143
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 2397
Cycle 1 time: 1805
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2059
Cycle 1 time: 1653
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1910
Cycle 1 time: 1663
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1912
Cycle 1 time: 1342
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1600
Cycle 1 time: 1262
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1516
clock 764454 ms | mcu 0 | user time 1468 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 14588 | nb_rw_cycle_counter 4862 | nb_inter_pic_trame_counter 14587
Cycle 1 time: 1474
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1730
Cycle 1 time: 1586
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1850
Cycle 1 time: 1481
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1741
Cycle 1 time: 1103
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1354
Cycle 1 time: 870
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 1040
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1293
Cycle 1 time: 1056
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1312
Cycle 1 time: 867
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1123
Cycle 1 time: 1060
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1322
Cycle 1 time: 851
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1110
Cycle 1 time: 1265
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1518
Cycle 1 time: 858
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1114
Cycle 1 time: 993
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1251
Cycle 1 time: 855
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 1066
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1317
Cycle 1 time: 861
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1112
clock 766567 ms | mcu 0 | user time 1233 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 14636 | nb_rw_cycle_counter 4878 | nb_inter_pic_trame_counter 14635
Cycle 1 time: 1239
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1497
Cycle 1 time: 1028
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1287
Cycle 1 time: 1264
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1524
Cycle 1 time: 1224
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1481
Cycle 1 time: 1768
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 2020
Cycle 1 time: 830
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1078
Cycle 1 time: 1139
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1392
Cycle 1 time: 1356
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1617
Cycle 1 time: 1551
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1807
Cycle 1 time: 863
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1122
Cycle 1 time: 1766
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 2027
Cycle 1 time: 1647
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1903
Cycle 1 time: 1738
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1992
clock 768614 ms | mcu 0 | user time 957 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 14675 | nb_rw_cycle_counter 4891 | nb_inter_pic_trame_counter 14674
Cycle 1 time: 963
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1217
Cycle 1 time: 1438
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1698
Cycle 1 time: 1198
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1460
Cycle 1 time: 1399
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1661
Cycle 1 time: 899
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1152
Cycle 1 time: 1788
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 2050
Cycle 1 time: 1364
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1617
Cycle 1 time: 1178
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1441
Cycle 1 time: 1176
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1426
Cycle 1 time: 1999
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2255
Cycle 1 time: 1284
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1543
Cycle 1 time: 1518
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1774
clock 770636 ms | mcu 0 | user time 1879 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 14711 | nb_rw_cycle_counter 4903 | nb_inter_pic_trame_counter 14710
Cycle 1 time: 1885
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 2148
Cycle 1 time: 2199
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 2447
Cycle 1 time: 1373
Cycle 2 time: 268
Cycle 0 time: 18
RW cycle time: 1659
Cycle 1 time: 1437
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1688
Cycle 1 time: 1277
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1529
Cycle 1 time: 1556
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1806
Cycle 1 time: 1414
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1671
Cycle 1 time: 1225
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1487
Cycle 1 time: 1036
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1300
Cycle 1 time: 1219
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1484
Cycle 1 time: 1825
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 2096
Cycle 1 time: 1363
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1622
clock 772640 ms | mcu 0 | user time 986 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 14747 | nb_rw_cycle_counter 4915 | nb_inter_pic_trame_counter 14746
Cycle 1 time: 992
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1253
Cycle 1 time: 849
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 922
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 1202
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1458
Cycle 1 time: 947
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1210
Cycle 1 time: 1348
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1607
Cycle 1 time: 1663
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1923
Cycle 1 time: 1535
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1793
Cycle 1 time: 1198
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1449
Cycle 1 time: 1334
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1592
Cycle 1 time: 1702
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1957
Cycle 1 time: 1759
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2019
Cycle 1 time: 1266
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1526
clock 774689 ms | mcu 0 | user time 1404 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 14786 | nb_rw_cycle_counter 4928 | nb_inter_pic_trame_counter 14785
Cycle 1 time: 1411
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1665
Cycle 1 time: 1238
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1501
Cycle 1 time: 1364
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1625
Cycle 1 time: 849
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 1058
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1316
Cycle 1 time: 1243
Cycle 2 time: 284
Cycle 0 time: 17
RW cycle time: 1544
Cycle 1 time: 1469
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 1719
Cycle 1 time: 1109
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1370
Cycle 1 time: 1207
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1470
Cycle 1 time: 1313
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1574
Cycle 1 time: 1766
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 2025
Cycle 1 time: 1995
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 2265
Cycle 1 time: 1049
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1314
clock 776709 ms | mcu 0 | user time 1103 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 14825 | nb_rw_cycle_counter 4941 | nb_inter_pic_trame_counter 14824
Cycle 1 time: 1109
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1367
Cycle 1 time: 927
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1184
Cycle 1 time: 1134
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1396
Cycle 1 time: 915
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 1202
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1461
Cycle 1 time: 1202
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1459
Cycle 1 time: 1131
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1388
Cycle 1 time: 995
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1263
Cycle 1 time: 1382
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1637
Cycle 1 time: 1358
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1615
Cycle 1 time: 871
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1128
Cycle 1 time: 1391
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1662
Cycle 1 time: 1010
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1272
Cycle 1 time: 1442
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1702
Cycle 1 time: 1010
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1271
clock 778856 ms | mcu 0 | user time 1603 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 14870 | nb_rw_cycle_counter 4956 | nb_inter_pic_trame_counter 14869
Cycle 1 time: 1609
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1869
Cycle 1 time: 893
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1156
Cycle 1 time: 716
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 977
Cycle 1 time: 996
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1262
Cycle 1 time: 1833
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2095
Cycle 1 time: 1271
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1538
Cycle 1 time: 1461
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1722
Cycle 1 time: 1555
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1818
Cycle 1 time: 1126
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1387
Cycle 1 time: 1575
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1838
Cycle 1 time: 1817
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 2079
Cycle 1 time: 1468
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1725
Cycle 1 time: 1680
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1940
clock 781001 ms | mcu 0 | user time 1643 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 14909 | nb_rw_cycle_counter 4969 | nb_inter_pic_trame_counter 14908
Cycle 1 time: 1649
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1904
Cycle 1 time: 1203
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1461
Cycle 1 time: 1414
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1680
Cycle 1 time: 1049
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1316
Cycle 1 time: 771
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 918
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 929
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1193
Cycle 1 time: 775
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1044
Cycle 1 time: 774
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1033
Cycle 1 time: 572
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 832
Cycle 1 time: 925
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1193
Cycle 1 time: 1047
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1307
Cycle 1 time: 1684
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1949
Cycle 1 time: 1071
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1336
Cycle 1 time: 1620
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1880
Cycle 1 time: 1141
clock 783008 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 14955 | nb_rw_cycle_counter 4984 | nb_inter_pic_trame_counter 14954
Cycle 2 time: 245
Cycle 0 time: 13
RW cycle time: 1399
Cycle 1 time: 1301
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1561
Cycle 1 time: 1685
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1954
Cycle 1 time: 1050
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1309
Cycle 1 time: 1708
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1969
Cycle 1 time: 898
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1154
Cycle 1 time: 972
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1232
Cycle 1 time: 1356
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1616
Cycle 1 time: 1266
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1523
Cycle 1 time: 1065
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 1327
Cycle 1 time: 1375
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1636
Cycle 1 time: 1449
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1717
Cycle 1 time: 970
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1230
Cycle 1 time: 947
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1214
clock 785044 ms | mcu 0 | user time 897 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 14996 | nb_rw_cycle_counter 4998 | nb_inter_pic_trame_counter 14995
Cycle 1 time: 903
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1170
Cycle 1 time: 730
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 986
Cycle 1 time: 1240
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1507
Cycle 1 time: 1385
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1644
Cycle 1 time: 1131
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1389
Cycle 1 time: 1462
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1728
Cycle 1 time: 1699
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1962
Cycle 1 time: 1106
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1374
Cycle 1 time: 1535
Cycle 2 time: 253
Cycle 0 time: 22
RW cycle time: 1810
Cycle 1 time: 1132
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1390
Cycle 1 time: 1131
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1387
Cycle 1 time: 1101
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1362
Cycle 1 time: 1102
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1365
Cycle 1 time: 1248
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1507
clock 787124 ms | mcu 0 | user time 1117 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 15038 | nb_rw_cycle_counter 5012 | nb_inter_pic_trame_counter 15037
Cycle 1 time: 1123
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1377
Cycle 1 time: 1985
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 2242
Cycle 1 time: 1166
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1431
Cycle 1 time: 1324
Cycle 2 time: 272
Cycle 0 time: 19
RW cycle time: 1615
Cycle 1 time: 1518
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1776
Cycle 1 time: 1436
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1690
Cycle 1 time: 1309
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1568
Cycle 1 time: 1083
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1339
Cycle 1 time: 1269
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1531
Cycle 1 time: 1195
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1452
Cycle 1 time: 807
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 1519
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1780
Cycle 1 time: 1157
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1415
clock 789153 ms | mcu 0 | user time 1131 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 15077 | nb_rw_cycle_counter 5025 | nb_inter_pic_trame_counter 15076
Cycle 1 time: 1137
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1389
Cycle 1 time: 1055
Cycle 2 time: 247
Cycle 0 time: 23
RW cycle time: 1325
Cycle 1 time: 1813
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 2074
Cycle 1 time: 1331
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1583
Cycle 1 time: 1593
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1854
Cycle 1 time: 1562
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1821
Cycle 1 time: 1301
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1565
Cycle 1 time: 1876
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2136
Cycle 1 time: 1304
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1566
Cycle 1 time: 1492
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1746
Cycle 1 time: 1497
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1759
Cycle 1 time: 1053
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1308
clock 791207 ms | mcu 0 | user time 1552 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 15113 | nb_rw_cycle_counter 5037 | nb_inter_pic_trame_counter 15112
Cycle 1 time: 1558
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1817
Cycle 1 time: 1815
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 2079
Cycle 1 time: 1468
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1728
Cycle 1 time: 1496
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1754
Cycle 1 time: 1390
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1654
Cycle 1 time: 2015
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2274
Cycle 1 time: 1333
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1590
Cycle 1 time: 1512
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1767
Cycle 1 time: 702
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 959
Cycle 1 time: 1312
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1569
Cycle 1 time: 616
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 868
Cycle 1 time: 852
Cycle 2 time: 255
Cycle 0 time: 16
RW cycle time: 1123
Cycle 1 time: 991
Cycle 2 time: 264
Cycle 0 time: 17
RW cycle time: 1272
clock 793221 ms | mcu 0 | user time 1233 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 15152 | nb_rw_cycle_counter 5050 | nb_inter_pic_trame_counter 15151
Cycle 1 time: 1239
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1500
Cycle 1 time: 1560
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1817
Cycle 1 time: 1721
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1978
Cycle 1 time: 1076
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1331
Cycle 1 time: 1267
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1522
Cycle 1 time: 871
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1130
Cycle 1 time: 1454
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1710
Cycle 1 time: 1896
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 2146
Cycle 1 time: 1758
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 2011
Cycle 1 time: 893
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1148
Cycle 1 time: 1060
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1316
Cycle 1 time: 1696
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1948
Cycle 1 time: 1148
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1404
clock 795342 ms | mcu 0 | user time 1481 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 15191 | nb_rw_cycle_counter 5063 | nb_inter_pic_trame_counter 15190
Cycle 1 time: 1487
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1752
Cycle 1 time: 1934
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2189
Cycle 1 time: 1399
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1659
Cycle 1 time: 1067
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1327
Cycle 1 time: 1495
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1757
Cycle 1 time: 1696
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1955
Cycle 1 time: 1465
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1725
Cycle 1 time: 1218
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1476
Cycle 1 time: 1162
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1418
Cycle 1 time: 1404
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1657
Cycle 1 time: 1494
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1748
Cycle 1 time: 1558
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1812
clock 797391 ms | mcu 0 | user time 1500 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 15227 | nb_rw_cycle_counter 5075 | nb_inter_pic_trame_counter 15226
Cycle 1 time: 1506
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1758
Cycle 1 time: 1099
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1360
Cycle 1 time: 1138
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1393
Cycle 1 time: 2135
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 2388
Cycle 1 time: 1376
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1635
Cycle 1 time: 923
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1171
Cycle 1 time: 931
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1194
Cycle 1 time: 953
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1204
Cycle 1 time: 1706
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1966
Cycle 1 time: 1079
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1330
Cycle 1 time: 1643
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1896
Cycle 1 time: 1547
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1798
Cycle 1 time: 1818
Cycle 2 time: 265
Cycle 0 time: 19
RW cycle time: 2102
clock 799492 ms | mcu 0 | user time 1314 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 15266 | nb_rw_cycle_counter 5088 | nb_inter_pic_trame_counter 15265
Cycle 1 time: 1320
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1573
Cycle 1 time: 1060
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1320
Cycle 1 time: 994
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1249
Cycle 1 time: 1061
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1320
Cycle 1 time: 990
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1249
Cycle 1 time: 859
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1121
Cycle 1 time: 842
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1101
Cycle 1 time: 1342
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1603
Cycle 1 time: 1272
Cycle 2 time: 254
Cycle 0 time: 21
RW cycle time: 1547
Cycle 1 time: 1111
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1366
Cycle 1 time: 1060
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1318
Cycle 1 time: 994
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1249
Cycle 1 time: 1175
Cycle 2 time: 248
Cycle 0 time: 23
RW cycle time: 1446
Cycle 1 time: 1485
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1743
Cycle 1 time: 1017
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1273
clock 801562 ms | mcu 0 | user time 1534 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 15311 | nb_rw_cycle_counter 5103 | nb_inter_pic_trame_counter 15310
Cycle 1 time: 1540
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1794
Cycle 1 time: 1130
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1392
Cycle 1 time: 1522
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1781
Cycle 1 time: 1561
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1819
Cycle 1 time: 958
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1216
Cycle 1 time: 1236
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1488
Cycle 1 time: 793
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1052
Cycle 1 time: 1238
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1494
Cycle 1 time: 1278
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1529
Cycle 1 time: 1156
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1413
Cycle 1 time: 1568
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1825
Cycle 1 time: 906
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1160
Cycle 1 time: 1675
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1928
Cycle 1 time: 1207
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1465
clock 803658 ms | mcu 0 | user time 1142 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 15353 | nb_rw_cycle_counter 5117 | nb_inter_pic_trame_counter 15352
Cycle 1 time: 1148
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1405
Cycle 1 time: 1002
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1261
Cycle 1 time: 1811
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 2074
Cycle 1 time: 1003
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1256
Cycle 1 time: 1598
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1852
Cycle 1 time: 955
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1214
Cycle 1 time: 1214
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1471
Cycle 1 time: 1723
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1974
Cycle 1 time: 1135
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1391
Cycle 1 time: 1166
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 1435
Cycle 1 time: 1029
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1292
Cycle 1 time: 987
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1249
Cycle 1 time: 839
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1094
Cycle 1 time: 576
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 829
Cycle 1 time: 857
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1114
clock 805742 ms | mcu 0 | user time 1071 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 15398 | nb_rw_cycle_counter 5132 | nb_inter_pic_trame_counter 15397
Cycle 1 time: 1077
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1335
Cycle 1 time: 704
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 1689
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1947
Cycle 1 time: 1203
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1460
Cycle 1 time: 854
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1118
Cycle 1 time: 995
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 1124
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1377
Cycle 1 time: 788
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1047
Cycle 1 time: 837
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1096
Cycle 1 time: 1007
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1263
Cycle 1 time: 1085
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1341
Cycle 1 time: 1044
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1301
Cycle 1 time: 907
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 1547
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1808
Cycle 1 time: 1422
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1677
clock 807782 ms | mcu 0 | user time 1331 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 15443 | nb_rw_cycle_counter 5147 | nb_inter_pic_trame_counter 15442
Cycle 1 time: 1337
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1589
Cycle 1 time: 1633
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1886
Cycle 1 time: 1548
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 1809
Cycle 1 time: 1125
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1380
Cycle 1 time: 1968
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2222
Cycle 1 time: 1203
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1459
Cycle 1 time: 1661
Cycle 2 time: 228
Cycle 0 time: 18
RW cycle time: 1907
Cycle 1 time: 1512
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 1762
Cycle 1 time: 1345
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1599
Cycle 1 time: 1291
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1551
Cycle 1 time: 1294
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1546
Cycle 1 time: 1169
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1428
clock 809835 ms | mcu 0 | user time 1723 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 15479 | nb_rw_cycle_counter 5159 | nb_inter_pic_trame_counter 15478
Cycle 1 time: 1729
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1986
Cycle 1 time: 957
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1213
Cycle 1 time: 1835
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2097
Cycle 1 time: 1075
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1329
Cycle 1 time: 1596
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1855
Cycle 1 time: 988
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1251
Cycle 1 time: 1145
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1398
Cycle 1 time: 1471
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1729
Cycle 1 time: 1539
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1797
Cycle 1 time: 1135
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1386
Cycle 1 time: 1409
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1668
Cycle 1 time: 1081
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1340
Cycle 1 time: 1048
Cycle 2 time: 263
Cycle 0 time: 19
RW cycle time: 1330
clock 811870 ms | mcu 0 | user time 1690 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 15518 | nb_rw_cycle_counter 5172 | nb_inter_pic_trame_counter 15517
Cycle 1 time: 1696
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1957
Cycle 1 time: 1098
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 1364
Cycle 1 time: 1193
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1458
Cycle 1 time: 1384
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1642
Cycle 1 time: 1662
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1916
Cycle 1 time: 1307
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1567
Cycle 1 time: 1262
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1523
Cycle 1 time: 2038
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2294
Cycle 1 time: 1689
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1945
Cycle 1 time: 1376
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1630
Cycle 1 time: 1305
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1562
Cycle 1 time: 2058
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2318
clock 813970 ms | mcu 0 | user time 1516 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 15554 | nb_rw_cycle_counter 5184 | nb_inter_pic_trame_counter 15553
Cycle 1 time: 1522
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1778
Cycle 1 time: 2538
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2791
Cycle 1 time: 1884
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2141
Cycle 1 time: 1274
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1524
Cycle 1 time: 1980
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2243
Cycle 1 time: 1734
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1991
Cycle 1 time: 2085
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2339
Cycle 1 time: 1428
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1688
Cycle 1 time: 1330
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1587
Cycle 1 time: 1651
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1910
clock 815983 ms | mcu 0 | user time 1652 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 15584 | nb_rw_cycle_counter 5194 | nb_inter_pic_trame_counter 15583
Cycle 1 time: 1658
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1906
Cycle 1 time: 1264
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1521
Cycle 1 time: 1496
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1746
Cycle 1 time: 1424
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1678
Cycle 1 time: 1589
Cycle 2 time: 267
Cycle 0 time: 16
RW cycle time: 1872
Cycle 1 time: 1885
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 2148
Cycle 1 time: 2099
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2353
Cycle 1 time: 1880
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2135
Cycle 1 time: 1738
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1991
Cycle 1 time: 1168
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1428
Cycle 1 time: 1283
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1537
clock 817983 ms | mcu 0 | user time 1342 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 15617 | nb_rw_cycle_counter 5205 | nb_inter_pic_trame_counter 15616
Cycle 1 time: 1349
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1599
Cycle 1 time: 1507
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1760
Cycle 1 time: 1930
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2189
Cycle 1 time: 1226
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1484
Cycle 1 time: 1704
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1958
Cycle 1 time: 1639
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1895
Cycle 1 time: 1142
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1399
Cycle 1 time: 1469
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1723
Cycle 1 time: 1647
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1902
Cycle 1 time: 1359
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1621
Cycle 1 time: 1969
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 2235
Cycle 1 time: 1440
clock 819994 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 15651 | nb_rw_cycle_counter 5216 | nb_inter_pic_trame_counter 15650
Cycle 2 time: 248
Cycle 0 time: 13
RW cycle time: 1701
Cycle 1 time: 784
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1039
Cycle 1 time: 990
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 1138
Cycle 2 time: 242
Cycle 0 time: 23
RW cycle time: 1403
Cycle 1 time: 841
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1098
Cycle 1 time: 991
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1244
Cycle 1 time: 955
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1218
Cycle 1 time: 2056
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2312
Cycle 1 time: 1261
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1518
Cycle 1 time: 1823
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 2074
Cycle 1 time: 1164
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1420
Cycle 1 time: 1730
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1993
Cycle 1 time: 1358
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1620
clock 822022 ms | mcu 0 | user time 2075 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 15689 | nb_rw_cycle_counter 5229 | nb_inter_pic_trame_counter 15688
Cycle 1 time: 2082
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2338
Cycle 1 time: 1806
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2060
Cycle 1 time: 1734
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1989
Cycle 1 time: 1335
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1597
Cycle 1 time: 1655
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1915
Cycle 1 time: 1553
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1815
Cycle 1 time: 2298
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2555
Cycle 1 time: 1948
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2206
Cycle 1 time: 1725
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1984
Cycle 1 time: 1714
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1978
Cycle 1 time: 1402
clock 824023 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 15720 | nb_rw_cycle_counter 5239 | nb_inter_pic_trame_counter 15719
Cycle 2 time: 249
Cycle 0 time: 14
RW cycle time: 1665
Cycle 1 time: 1482
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1746
Cycle 1 time: 1282
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1539
Cycle 1 time: 1606
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1868
Cycle 1 time: 1530
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1787
Cycle 1 time: 1740
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1998
Cycle 1 time: 1880
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 2139
Cycle 1 time: 1563
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1815
Cycle 1 time: 909
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 1466
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1728
Cycle 1 time: 1218
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1473
Cycle 1 time: 1421
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1679
clock 826059 ms | mcu 0 | user time 1408 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 15755 | nb_rw_cycle_counter 5251 | nb_inter_pic_trame_counter 15754
Cycle 1 time: 1415
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1668
Cycle 1 time: 1420
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1680
Cycle 1 time: 1499
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1757
Cycle 1 time: 1420
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1678
Cycle 1 time: 1328
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1592
Cycle 1 time: 1492
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1751
Cycle 1 time: 1459
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1719
Cycle 1 time: 1333
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1598
Cycle 1 time: 1431
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1692
Cycle 1 time: 1602
Cycle 2 time: 239
Cycle 0 time: 22
RW cycle time: 1863
Cycle 1 time: 1335
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1589
Cycle 1 time: 1154
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1420
clock 828081 ms | mcu 0 | user time 1618 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 15791 | nb_rw_cycle_counter 5263 | nb_inter_pic_trame_counter 15790
Cycle 1 time: 1624
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1890
Cycle 1 time: 1789
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2046
Cycle 1 time: 1492
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1748
Cycle 1 time: 1668
Cycle 2 time: 229
Cycle 0 time: 19
RW cycle time: 1916
Cycle 1 time: 1820
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2078
Cycle 1 time: 1498
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1755
Cycle 1 time: 1633
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1893
Cycle 1 time: 1500
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1756
Cycle 1 time: 1600
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1857
Cycle 1 time: 1167
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1433
Cycle 1 time: 1025
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1271
Cycle 1 time: 1231
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1489
clock 830190 ms | mcu 0 | user time 1573 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 15827 | nb_rw_cycle_counter 5275 | nb_inter_pic_trame_counter 15826
Cycle 1 time: 1579
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1838
Cycle 1 time: 1966
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 2225
Cycle 1 time: 1346
Cycle 2 time: 226
Cycle 0 time: 17
RW cycle time: 1589
Cycle 1 time: 1163
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1419
Cycle 1 time: 1528
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1787
Cycle 1 time: 1724
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1981
Cycle 1 time: 1390
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1647
Cycle 1 time: 1309
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1570
Cycle 1 time: 1656
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1914
Cycle 1 time: 1501
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1759
Cycle 1 time: 1011
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1274
Cycle 1 time: 1308
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1563
clock 832240 ms | mcu 0 | user time 1509 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 15863 | nb_rw_cycle_counter 5287 | nb_inter_pic_trame_counter 15862
Cycle 1 time: 1515
Cycle 2 time: 225
Cycle 0 time: 19
RW cycle time: 1759
Cycle 1 time: 1560
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1817
Cycle 1 time: 1520
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1783
Cycle 1 time: 1230
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1486
Cycle 1 time: 1253
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1510
Cycle 1 time: 1292
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1554
Cycle 1 time: 1769
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 2031
Cycle 1 time: 1752
Cycle 2 time: 248
Cycle 0 time: 26
RW cycle time: 2026
Cycle 1 time: 1313
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1569
Cycle 1 time: 1664
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1915
Cycle 1 time: 1347
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1599
Cycle 1 time: 1692
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1956
clock 834322 ms | mcu 0 | user time 1329 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 15899 | nb_rw_cycle_counter 5299 | nb_inter_pic_trame_counter 15898
Cycle 1 time: 1335
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1588
Cycle 1 time: 1215
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1471
Cycle 1 time: 1784
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2039
Cycle 1 time: 1658
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1922
Cycle 1 time: 1624
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1883
Cycle 1 time: 1500
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1758
Cycle 1 time: 2107
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2367
Cycle 1 time: 1091
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1351
Cycle 1 time: 1639
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1892
Cycle 1 time: 1668
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1917
Cycle 1 time: 1828
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 2079
clock 836395 ms | mcu 0 | user time 1792 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 15932 | nb_rw_cycle_counter 5310 | nb_inter_pic_trame_counter 15931
Cycle 1 time: 1798
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 2052
Cycle 1 time: 1338
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1596
Cycle 1 time: 1033
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1291
Cycle 1 time: 1194
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1458
Cycle 1 time: 1318
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1579
Cycle 1 time: 1497
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1756
Cycle 1 time: 1194
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1448
Cycle 1 time: 1487
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1756
Cycle 1 time: 2163
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 2417
Cycle 1 time: 2048
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 2297
Cycle 1 time: 1882
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 2135
Cycle 1 time: 1395
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1648
clock 838496 ms | mcu 0 | user time 1367 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 15968 | nb_rw_cycle_counter 5322 | nb_inter_pic_trame_counter 15967
Cycle 1 time: 1373
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1623
Cycle 1 time: 1506
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 1751
Cycle 1 time: 1117
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1379
Cycle 1 time: 1472
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1736
Cycle 1 time: 988
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1243
Cycle 1 time: 1414
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1670
Cycle 1 time: 1756
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 2017
Cycle 1 time: 1408
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1671
Cycle 1 time: 1619
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1879
Cycle 1 time: 1535
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1796
Cycle 1 time: 1196
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1459
Cycle 1 time: 1475
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1739
clock 840537 ms | mcu 0 | user time 1816 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 16004 | nb_rw_cycle_counter 5334 | nb_inter_pic_trame_counter 16003
Cycle 1 time: 1822
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2076
Cycle 1 time: 1606
Cycle 2 time: 258
Cycle 0 time: 18
RW cycle time: 1882
Cycle 1 time: 1609
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1867
Cycle 1 time: 1094
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1352
Cycle 1 time: 1582
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1840
Cycle 1 time: 1478
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1739
Cycle 1 time: 1536
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1795
Cycle 1 time: 1208
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1466
Cycle 1 time: 992
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1249
Cycle 1 time: 1255
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1514
Cycle 1 time: 1497
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1759
Cycle 1 time: 1213
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1473
Cycle 1 time: 1319
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1585
clock 842627 ms | mcu 0 | user time 1119 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 16043 | nb_rw_cycle_counter 5347 | nb_inter_pic_trame_counter 16042
Cycle 1 time: 1125
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1383
Cycle 1 time: 1126
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1389
Cycle 1 time: 1735
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1996
Cycle 1 time: 1432
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1691
Cycle 1 time: 1537
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1793
Cycle 1 time: 1047
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1313
Cycle 1 time: 1559
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1822
Cycle 1 time: 1125
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1383
Cycle 1 time: 1813
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2073
Cycle 1 time: 1413
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1671
Cycle 1 time: 785
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 1071
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1336
Cycle 1 time: 1674
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1933
clock 844797 ms | mcu 0 | user time 1994 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 16082 | nb_rw_cycle_counter 5360 | nb_inter_pic_trame_counter 16081
Cycle 1 time: 2001
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 2260
Cycle 1 time: 1480
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1745
Cycle 1 time: 1295
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1559
Cycle 1 time: 1650
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 1922
Cycle 1 time: 1079
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1332
Cycle 1 time: 1205
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1461
Cycle 1 time: 1690
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1947
Cycle 1 time: 1508
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1764
Cycle 1 time: 891
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1151
Cycle 1 time: 1266
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1529
Cycle 1 time: 1699
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1961
Cycle 1 time: 1470
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1730
Cycle 1 time: 1275
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1534
clock 846907 ms | mcu 0 | user time 1197 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 16121 | nb_rw_cycle_counter 5373 | nb_inter_pic_trame_counter 16120
Cycle 1 time: 1204
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1467
Cycle 1 time: 1401
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1659
Cycle 1 time: 1042
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1296
Cycle 1 time: 1484
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1739
Cycle 1 time: 2002
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 2272
Cycle 1 time: 2009
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2266
Cycle 1 time: 1191
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1444
Cycle 1 time: 2042
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 2305
Cycle 1 time: 1511
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1772
Cycle 1 time: 929
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1189
Cycle 1 time: 1204
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1465
Cycle 1 time: 1196
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1456
clock 849035 ms | mcu 0 | user time 2151 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 16157 | nb_rw_cycle_counter 5385 | nb_inter_pic_trame_counter 16156
Cycle 1 time: 2158
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 2412
Cycle 1 time: 1279
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1537
Cycle 1 time: 1203
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1463
Cycle 1 time: 1676
Cycle 2 time: 352
Cycle 0 time: 17
RW cycle time: 2045
Cycle 1 time: 1722
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1973
Cycle 1 time: 1610
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1868
Cycle 1 time: 1146
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1401
Cycle 1 time: 1358
Cycle 2 time: 304
Cycle 0 time: 19
RW cycle time: 1681
Cycle 1 time: 1122
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1373
Cycle 1 time: 995
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1253
Cycle 1 time: 1540
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1799
Cycle 1 time: 1718
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1971
clock 851050 ms | mcu 0 | user time 1526 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 16193 | nb_rw_cycle_counter 5397 | nb_inter_pic_trame_counter 16192
Cycle 1 time: 1532
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1783
Cycle 1 time: 1134
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1391
Cycle 1 time: 1131
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1389
Cycle 1 time: 1337
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1596
Cycle 1 time: 1072
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1334
Cycle 1 time: 1122
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1376
Cycle 1 time: 920
Cycle 2 time: 273
Cycle 0 time: 16
RW cycle time: 1209
Cycle 1 time: 833
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1089
Cycle 1 time: 853
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1124
Cycle 1 time: 1061
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1323
Cycle 1 time: 1110
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1373
Cycle 1 time: 1177
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1437
Cycle 1 time: 1137
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1397
Cycle 1 time: 1054
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1314
Cycle 1 time: 1277
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1527
clock 853078 ms | mcu 0 | user time 1139 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 16238 | nb_rw_cycle_counter 5412 | nb_inter_pic_trame_counter 16237
Cycle 1 time: 1145
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1398
Cycle 1 time: 1272
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1531
Cycle 1 time: 1343
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1598
Cycle 1 time: 1451
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1709
Cycle 1 time: 1326
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1577
Cycle 1 time: 1369
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1631
Cycle 1 time: 1110
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1367
Cycle 1 time: 1411
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1677
Cycle 1 time: 1776
Cycle 2 time: 263
Cycle 0 time: 16
RW cycle time: 2055
Cycle 1 time: 917
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 1854
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2110
Cycle 1 time: 2434
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2690
clock 855220 ms | mcu 0 | user time 2044 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 16274 | nb_rw_cycle_counter 5424 | nb_inter_pic_trame_counter 16273
Cycle 1 time: 2050
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2305
Cycle 1 time: 1655
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1915
Cycle 1 time: 1892
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2150
Cycle 1 time: 822
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1078
Cycle 1 time: 804
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1057
Cycle 1 time: 1286
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1539
Cycle 1 time: 925
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 722
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 978
Cycle 1 time: 1578
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1841
Cycle 1 time: 1428
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1685
Cycle 1 time: 1523
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1780
Cycle 1 time: 1309
Cycle 2 time: 288
Cycle 0 time: 17
RW cycle time: 1614
Cycle 1 time: 811
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1067
Cycle 1 time: 1167
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1422
clock 857255 ms | mcu 0 | user time 787 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 16316 | nb_rw_cycle_counter 5438 | nb_inter_pic_trame_counter 16315
Cycle 1 time: 793
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 1230
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1486
Cycle 1 time: 1220
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1475
Cycle 1 time: 1394
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1654
Cycle 1 time: 976
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 2057
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2317
Cycle 1 time: 851
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 1054
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1306
Cycle 1 time: 1418
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1676
Cycle 1 time: 1341
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1601
Cycle 1 time: 1404
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1667
Cycle 1 time: 1787
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2046
Cycle 1 time: 1530
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1788
clock 859332 ms | mcu 0 | user time 1155 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 16355 | nb_rw_cycle_counter 5451 | nb_inter_pic_trame_counter 16354
Cycle 1 time: 1161
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1421
Cycle 1 time: 1075
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1328
Cycle 1 time: 1082
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1335
Cycle 1 time: 842
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1100
Cycle 1 time: 915
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1171
Cycle 1 time: 864
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1124
Cycle 1 time: 1124
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1379
Cycle 1 time: 872
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1123
Cycle 1 time: 962
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1218
Cycle 1 time: 1091
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1348
Cycle 1 time: 977
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1234
Cycle 1 time: 1112
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1374
Cycle 1 time: 1800
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2054
Cycle 1 time: 1259
Cycle 2 time: 266
Cycle 0 time: 17
RW cycle time: 1542
Cycle 1 time: 1035
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1294
clock 861357 ms | mcu 0 | user time 1357 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 16400 | nb_rw_cycle_counter 5466 | nb_inter_pic_trame_counter 16399
Cycle 1 time: 1364
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1630
Cycle 1 time: 1177
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1434
Cycle 1 time: 1055
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1312
Cycle 1 time: 1707
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1968
Cycle 1 time: 1176
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1435
Cycle 1 time: 1290
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1548
Cycle 1 time: 1782
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2045
Cycle 1 time: 1937
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 2199
Cycle 1 time: 1687
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1948
Cycle 1 time: 1238
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1500
Cycle 1 time: 1610
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1864
Cycle 1 time: 788
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1045
Cycle 1 time: 993
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1250
clock 863445 ms | mcu 0 | user time 1063 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 16439 | nb_rw_cycle_counter 5479 | nb_inter_pic_trame_counter 16438
Cycle 1 time: 1069
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1335
Cycle 1 time: 1180
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1428
Cycle 1 time: 835
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1097
Cycle 1 time: 1648
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1905
Cycle 1 time: 1675
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1928
Cycle 1 time: 2635
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 2901
Cycle 1 time: 1192
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1447
Cycle 1 time: 1333
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1588
Cycle 1 time: 1544
Cycle 2 time: 266
Cycle 0 time: 16
RW cycle time: 1826
Cycle 1 time: 2225
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2488
Cycle 1 time: 1521
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1776
clock 865477 ms | mcu 0 | user time 1657 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 16472 | nb_rw_cycle_counter 5490 | nb_inter_pic_trame_counter 16471
Cycle 1 time: 1663
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1920
Cycle 1 time: 1384
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1636
Cycle 1 time: 1025
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1278
Cycle 1 time: 1815
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2074
Cycle 1 time: 1338
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1599
Cycle 1 time: 1339
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1587
Cycle 1 time: 1395
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1656
Cycle 1 time: 804
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 1033
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1285
Cycle 1 time: 749
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1013
Cycle 1 time: 1220
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1479
Cycle 1 time: 991
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1250
Cycle 1 time: 867
Cycle 2 time: 224
Cycle 0 time: 15
RW cycle time: 1106
Cycle 1 time: 1431
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1686
clock 867512 ms | mcu 0 | user time 1386 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 16514 | nb_rw_cycle_counter 5504 | nb_inter_pic_trame_counter 16513
Cycle 1 time: 1392
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1645
Cycle 1 time: 1919
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 2172
Cycle 1 time: 1363
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1616
Cycle 1 time: 1504
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1758
Cycle 1 time: 1360
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1619
Cycle 1 time: 741
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1000
Cycle 1 time: 2154
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2406
Cycle 1 time: 1418
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1681
Cycle 1 time: 1064
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1325
Cycle 1 time: 1117
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1368
Cycle 1 time: 1903
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2157
Cycle 1 time: 1480
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1737
clock 869549 ms | mcu 0 | user time 1268 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 16550 | nb_rw_cycle_counter 5516 | nb_inter_pic_trame_counter 16549
Cycle 1 time: 1274
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1529
Cycle 1 time: 1617
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1871
Cycle 1 time: 1203
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1457
Cycle 1 time: 1206
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1469
Cycle 1 time: 1123
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1379
Cycle 1 time: 1207
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1473
Cycle 1 time: 1399
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1662
Cycle 1 time: 2026
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2284
Cycle 1 time: 1058
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1308
Cycle 1 time: 1696
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1951
Cycle 1 time: 1520
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1777
Cycle 1 time: 1412
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1667
Cycle 1 time: 1092
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1348
clock 871646 ms | mcu 0 | user time 1070 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 16589 | nb_rw_cycle_counter 5529 | nb_inter_pic_trame_counter 16588
Cycle 1 time: 1076
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1334
Cycle 1 time: 1206
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1464
Cycle 1 time: 1421
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1683
Cycle 1 time: 961
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1213
Cycle 1 time: 995
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 1136
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1397
Cycle 1 time: 990
Cycle 2 time: 261
Cycle 0 time: 20
RW cycle time: 1271
Cycle 1 time: 1042
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1298
Cycle 1 time: 1061
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1317
Cycle 1 time: 1272
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1531
Cycle 1 time: 1701
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1956
Cycle 1 time: 2022
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2278
Cycle 1 time: 1405
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1659
clock 873646 ms | mcu 0 | user time 1416 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 16628 | nb_rw_cycle_counter 5542 | nb_inter_pic_trame_counter 16627
Cycle 1 time: 1422
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1679
Cycle 1 time: 916
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 1059
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1321
Cycle 1 time: 1335
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1593
Cycle 1 time: 1221
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1479
Cycle 1 time: 2058
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 2316
Cycle 1 time: 1432
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1692
Cycle 1 time: 1566
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1820
Cycle 1 time: 1443
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1697
Cycle 1 time: 1478
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1738
Cycle 1 time: 2271
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 2532
Cycle 1 time: 1557
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1818
clock 875757 ms | mcu 0 | user time 1665 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 16664 | nb_rw_cycle_counter 5554 | nb_inter_pic_trame_counter 16663
Cycle 1 time: 1671
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1921
Cycle 1 time: 2225
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2487
Cycle 1 time: 1423
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1680
Cycle 1 time: 1404
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1670
Cycle 1 time: 1335
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1596
Cycle 1 time: 1560
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1818
Cycle 1 time: 1254
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1520
Cycle 1 time: 1468
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1727
Cycle 1 time: 1133
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1401
Cycle 1 time: 1967
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2227
Cycle 1 time: 1048
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1304
Cycle 1 time: 1480
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1742
clock 877861 ms | mcu 0 | user time 1615 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 16700 | nb_rw_cycle_counter 5566 | nb_inter_pic_trame_counter 16699
Cycle 1 time: 1621
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1877
Cycle 1 time: 1124
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1389
Cycle 1 time: 1747
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 2003
Cycle 1 time: 1204
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1461
Cycle 1 time: 1409
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1674
Cycle 1 time: 1633
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1901
Cycle 1 time: 1540
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1800
Cycle 1 time: 2141
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2398
Cycle 1 time: 1813
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 2077
Cycle 1 time: 1765
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 2034
Cycle 1 time: 1460
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1723
clock 879876 ms | mcu 0 | user time 1424 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 16733 | nb_rw_cycle_counter 5577 | nb_inter_pic_trame_counter 16732
Cycle 1 time: 1430
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 1694
Cycle 1 time: 1048
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1312
Cycle 1 time: 1482
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1742
Cycle 1 time: 1523
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1784
Cycle 1 time: 988
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1253
Cycle 1 time: 1194
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1451
Cycle 1 time: 1643
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1907
Cycle 1 time: 1726
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1997
Cycle 1 time: 1258
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1528
Cycle 1 time: 1326
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1595
Cycle 1 time: 1469
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1734
Cycle 1 time: 1885
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2143
clock 881909 ms | mcu 0 | user time 1613 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 16769 | nb_rw_cycle_counter 5589 | nb_inter_pic_trame_counter 16768
Cycle 1 time: 1619
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1872
Cycle 1 time: 1444
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1713
Cycle 1 time: 1637
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1905
Cycle 1 time: 1770
Cycle 2 time: 252
Cycle 0 time: 21
RW cycle time: 2043
Cycle 1 time: 1328
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1596
Cycle 1 time: 1902
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 2168
Cycle 1 time: 1363
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1626
Cycle 1 time: 1145
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 1413
Cycle 1 time: 1907
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2168
Cycle 1 time: 1413
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1676
Cycle 1 time: 1158
Cycle 2 time: 244
Cycle 0 time: 23
RW cycle time: 1425
Cycle 1 time: 1454
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1714
clock 884060 ms | mcu 0 | user time 1803 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 16805 | nb_rw_cycle_counter 5601 | nb_inter_pic_trame_counter 16804
Cycle 1 time: 1809
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 2073
Cycle 1 time: 1070
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1332
Cycle 1 time: 1616
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1887
Cycle 1 time: 1170
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1432
Cycle 1 time: 1629
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1898
Cycle 1 time: 1254
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1506
Cycle 1 time: 1350
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1607
Cycle 1 time: 2077
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 2341
Cycle 1 time: 1459
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1715
Cycle 1 time: 2075
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2330
Cycle 1 time: 1411
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1680
Cycle 1 time: 1273
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1537
clock 886186 ms | mcu 0 | user time 1729 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 16841 | nb_rw_cycle_counter 5613 | nb_inter_pic_trame_counter 16840
Cycle 1 time: 1735
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 2000
Cycle 1 time: 1469
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1724
Cycle 1 time: 1888
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2151
Cycle 1 time: 1760
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2017
Cycle 1 time: 1567
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1823
Cycle 1 time: 1741
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1996
Cycle 1 time: 1720
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1982
Cycle 1 time: 2158
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2418
Cycle 1 time: 1040
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1298
Cycle 1 time: 1405
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1663
Cycle 1 time: 1481
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1740
clock 888193 ms | mcu 0 | user time 988 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 16874 | nb_rw_cycle_counter 5624 | nb_inter_pic_trame_counter 16873
Cycle 1 time: 995
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1261
Cycle 1 time: 1951
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 2217
Cycle 1 time: 1288
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1558
Cycle 1 time: 1299
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1554
Cycle 1 time: 1206
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1472
Cycle 1 time: 1127
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1386
Cycle 1 time: 1124
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1385
Cycle 1 time: 1267
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1529
Cycle 1 time: 1339
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1598
Cycle 1 time: 1672
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1937
Cycle 1 time: 1623
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 1893
Cycle 1 time: 1255
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1516
Cycle 1 time: 1357
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1621
clock 890339 ms | mcu 0 | user time 1519 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 16913 | nb_rw_cycle_counter 5637 | nb_inter_pic_trame_counter 16912
Cycle 1 time: 1525
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1782
Cycle 1 time: 1493
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1751
Cycle 1 time: 1460
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1718
Cycle 1 time: 1271
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1540
Cycle 1 time: 1393
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1658
Cycle 1 time: 1124
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1382
Cycle 1 time: 1436
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1691
Cycle 1 time: 1527
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1786
Cycle 1 time: 1058
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1318
Cycle 1 time: 2034
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 2298
Cycle 1 time: 844
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1099
Cycle 1 time: 998
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1261
Cycle 1 time: 986
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1251
clock 892362 ms | mcu 0 | user time 1210 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 16952 | nb_rw_cycle_counter 5650 | nb_inter_pic_trame_counter 16951
Cycle 1 time: 1216
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1473
Cycle 1 time: 687
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 949
Cycle 1 time: 1878
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2137
Cycle 1 time: 1516
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1786
Cycle 1 time: 893
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1152
Cycle 1 time: 1630
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1891
Cycle 1 time: 1178
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1434
Cycle 1 time: 1686
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1941
Cycle 1 time: 1708
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1966
Cycle 1 time: 1598
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1856
Cycle 1 time: 1201
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1463
Cycle 1 time: 1758
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2013
clock 894394 ms | mcu 0 | user time 1478 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 16988 | nb_rw_cycle_counter 5662 | nb_inter_pic_trame_counter 16987
Cycle 1 time: 1484
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1746
Cycle 1 time: 1409
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1679
Cycle 1 time: 1963
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 2233
Cycle 1 time: 1332
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1599
Cycle 1 time: 1303
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1567
Cycle 1 time: 1553
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1809
Cycle 1 time: 1557
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1817
Cycle 1 time: 1733
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1996
Cycle 1 time: 1682
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1939
Cycle 1 time: 1516
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1780
Cycle 1 time: 1760
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2020
clock 896468 ms | mcu 0 | user time 2024 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 17021 | nb_rw_cycle_counter 5673 | nb_inter_pic_trame_counter 17020
Cycle 1 time: 2030
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 2296
Cycle 1 time: 1431
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1698
Cycle 1 time: 1367
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1634
Cycle 1 time: 1998
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 2260
Cycle 1 time: 1728
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1983
Cycle 1 time: 1209
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1465
Cycle 1 time: 1290
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1548
Cycle 1 time: 1530
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1798
Cycle 1 time: 1055
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1317
Cycle 1 time: 1470
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1732
Cycle 1 time: 850
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 789
Cycle 2 time: 245
Cycle 0 time: 23
RW cycle time: 1057
Cycle 1 time: 1590
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1849
clock 898616 ms | mcu 0 | user time 1755 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 17060 | nb_rw_cycle_counter 5686 | nb_inter_pic_trame_counter 17059
Cycle 1 time: 1761
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 2029
Cycle 1 time: 1332
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1591
Cycle 1 time: 1703
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1970
Cycle 1 time: 1512
Cycle 2 time: 348
Cycle 0 time: 19
RW cycle time: 1879
Cycle 1 time: 1440
Cycle 2 time: 246
Cycle 0 time: 24
RW cycle time: 1710
Cycle 1 time: 1694
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1956
Cycle 1 time: 1679
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1947
Cycle 1 time: 1548
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1812
Cycle 1 time: 1232
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1487
Cycle 1 time: 1330
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1589
Cycle 1 time: 1144
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1410
Cycle 1 time: 986
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1250
clock 900672 ms | mcu 0 | user time 1678 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 17096 | nb_rw_cycle_counter 5698 | nb_inter_pic_trame_counter 17095
Cycle 1 time: 1684
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1938
Cycle 1 time: 1485
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1753
Cycle 1 time: 1203
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1466
Cycle 1 time: 1114
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1371
Cycle 1 time: 1398
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1657
Cycle 1 time: 1556
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1818
Cycle 1 time: 1881
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 2136
Cycle 1 time: 1319
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1579
Cycle 1 time: 2124
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2380
Cycle 1 time: 1843
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 2109
Cycle 1 time: 2458
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 2716
clock 902738 ms | mcu 0 | user time 1424 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 17129 | nb_rw_cycle_counter 5709 | nb_inter_pic_trame_counter 17128
Cycle 1 time: 1430
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1687
Cycle 1 time: 1568
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1832
Cycle 1 time: 1715
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1978
Cycle 1 time: 1455
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1721
Cycle 1 time: 1608
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1870
Cycle 1 time: 1900
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 2168
Cycle 1 time: 1169
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1432
Cycle 1 time: 1280
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1544
Cycle 1 time: 1750
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 2011
Cycle 1 time: 1284
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1553
Cycle 1 time: 1816
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 2074
Cycle 1 time: 1385
clock 904746 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 17163 | nb_rw_cycle_counter 5720 | nb_inter_pic_trame_counter 17162
Cycle 2 time: 249
Cycle 0 time: 14
RW cycle time: 1648
Cycle 1 time: 2076
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2334
Cycle 1 time: 2108
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2368
Cycle 1 time: 1437
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1700
Cycle 1 time: 1725
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1990
Cycle 1 time: 1000
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1268
Cycle 1 time: 1045
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 1315
Cycle 1 time: 1539
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1804
Cycle 1 time: 1868
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2128
Cycle 1 time: 1129
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1387
Cycle 1 time: 1410
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1674
Cycle 1 time: 1125
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1393
clock 906826 ms | mcu 0 | user time 1416 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 17198 | nb_rw_cycle_counter 5732 | nb_inter_pic_trame_counter 17197
Cycle 1 time: 1422
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1672
Cycle 1 time: 1668
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1918
Cycle 1 time: 1417
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1678
Cycle 1 time: 2072
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2334
Cycle 1 time: 1730
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1997
Cycle 1 time: 1278
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1536
Cycle 1 time: 1139
Cycle 2 time: 260
Cycle 0 time: 16
RW cycle time: 1415
Cycle 1 time: 1209
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1472
Cycle 1 time: 1659
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1916
Cycle 1 time: 2269
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 2535
Cycle 1 time: 1633
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1889
clock 908921 ms | mcu 0 | user time 2008 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 17231 | nb_rw_cycle_counter 5743 | nb_inter_pic_trame_counter 17230
Cycle 1 time: 2014
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 2278
Cycle 1 time: 1549
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1811
Cycle 1 time: 1566
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 1832
Cycle 1 time: 1107
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1375
Cycle 1 time: 1315
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1574
Cycle 1 time: 1400
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1660
Cycle 1 time: 1863
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 2127
Cycle 1 time: 1879
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2139
Cycle 1 time: 1028
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1282
Cycle 1 time: 927
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1184
Cycle 1 time: 785
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1037
Cycle 1 time: 1790
Cycle 2 time: 245
Cycle 0 time: 24
RW cycle time: 2059
clock 910956 ms | mcu 0 | user time 2004 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 17267 | nb_rw_cycle_counter 5755 | nb_inter_pic_trame_counter 17266
Cycle 1 time: 2010
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2269
Cycle 1 time: 1995
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2254
Cycle 1 time: 2057
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 2322
Cycle 1 time: 2581
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2844
Cycle 1 time: 1130
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1387
Cycle 1 time: 1125
Cycle 2 time: 236
Cycle 0 time: 22
RW cycle time: 1383
Cycle 1 time: 2243
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2503
Cycle 1 time: 1820
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2077
Cycle 1 time: 1165
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1418
Cycle 1 time: 1278
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1539
Cycle 1 time: 1115
Cycle 2 time: 256
Cycle 0 time: 16
RW cycle time: 1387
clock 913057 ms | mcu 0 | user time 1629 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 17300 | nb_rw_cycle_counter 5766 | nb_inter_pic_trame_counter 17299
Cycle 1 time: 1635
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1884
Cycle 1 time: 1506
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1766
Cycle 1 time: 1130
Cycle 2 time: 302
Cycle 0 time: 18
RW cycle time: 1450
Cycle 1 time: 1690
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1950
Cycle 1 time: 1388
Cycle 2 time: 260
Cycle 0 time: 17
RW cycle time: 1665
Cycle 1 time: 1209
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1479
Cycle 1 time: 1110
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1360
Cycle 1 time: 860
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1126
Cycle 1 time: 1485
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1750
Cycle 1 time: 969
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1238
Cycle 1 time: 1396
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1651
Cycle 1 time: 1344
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1597
Cycle 1 time: 1131
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1390
clock 915123 ms | mcu 0 | user time 1977 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 17339 | nb_rw_cycle_counter 5779 | nb_inter_pic_trame_counter 17338
Cycle 1 time: 1984
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2236
Cycle 1 time: 1468
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1730
Cycle 1 time: 1265
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1528
Cycle 1 time: 1198
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1463
Cycle 1 time: 1284
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1551
Cycle 1 time: 682
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 943
Cycle 1 time: 1057
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1314
Cycle 1 time: 1691
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1953
Cycle 1 time: 1403
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1655
Cycle 1 time: 1257
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 1529
Cycle 1 time: 2525
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 2776
Cycle 1 time: 787
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1041
Cycle 1 time: 1206
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1472
clock 917170 ms | mcu 0 | user time 1259 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 17378 | nb_rw_cycle_counter 5792 | nb_inter_pic_trame_counter 17377
Cycle 1 time: 1265
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1523
Cycle 1 time: 1474
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1739
Cycle 1 time: 1684
Cycle 2 time: 236
Cycle 0 time: 21
RW cycle time: 1941
Cycle 1 time: 919
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1174
Cycle 1 time: 1143
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1412
Cycle 1 time: 1386
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1643
Cycle 1 time: 1444
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1711
Cycle 1 time: 1435
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1687
Cycle 1 time: 1129
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1392
Cycle 1 time: 1999
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 2263
Cycle 1 time: 1302
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1556
Cycle 1 time: 1614
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1874
clock 919170 ms | mcu 0 | user time 1342 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 17414 | nb_rw_cycle_counter 5804 | nb_inter_pic_trame_counter 17413
Cycle 1 time: 1348
Cycle 2 time: 222
Cycle 0 time: 17
RW cycle time: 1587
Cycle 1 time: 1744
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2005
Cycle 1 time: 1477
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1743
Cycle 1 time: 1285
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1542
Cycle 1 time: 1134
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1388
Cycle 1 time: 1354
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1606
Cycle 1 time: 1472
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1732
Cycle 1 time: 1409
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1673
Cycle 1 time: 1190
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1450
Cycle 1 time: 993
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1253
Cycle 1 time: 851
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 855
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1110
Cycle 1 time: 925
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 1348
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1610
clock 921305 ms | mcu 0 | user time 1704 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 17456 | nb_rw_cycle_counter 5818 | nb_inter_pic_trame_counter 17455
Cycle 1 time: 1710
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1961
Cycle 1 time: 1576
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1830
Cycle 1 time: 1069
Cycle 2 time: 262
Cycle 0 time: 17
RW cycle time: 1348
Cycle 1 time: 1183
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1441
Cycle 1 time: 1952
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 2203
Cycle 1 time: 1121
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1380
Cycle 1 time: 1858
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2116
Cycle 1 time: 2125
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2380
Cycle 1 time: 1299
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1552
Cycle 1 time: 1219
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1472
Cycle 1 time: 897
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1155
Cycle 1 time: 1190
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1444
Cycle 1 time: 921
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1183
clock 923425 ms | mcu 0 | user time 1435 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 17495 | nb_rw_cycle_counter 5831 | nb_inter_pic_trame_counter 17494
Cycle 1 time: 1441
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1699
Cycle 1 time: 1214
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1480
Cycle 1 time: 1386
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1642
Cycle 1 time: 807
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1072
Cycle 1 time: 1497
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1747
Cycle 1 time: 1350
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1608
Cycle 1 time: 1317
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1578
Cycle 1 time: 1158
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1419
Cycle 1 time: 1203
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1460
Cycle 1 time: 1283
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1548
Cycle 1 time: 1056
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1312
Cycle 1 time: 1133
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1398
Cycle 1 time: 1054
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1316
Cycle 1 time: 781
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1046
Cycle 1 time: 917
clock 925429 ms | mcu 0 | user time 237 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 17538 | nb_rw_cycle_counter 5845 | nb_inter_pic_trame_counter 17537
Cycle 2 time: 244
Cycle 0 time: 13
RW cycle time: 1174
Cycle 1 time: 1135
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1401
Cycle 1 time: 1228
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1484
Cycle 1 time: 1352
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1606
Cycle 1 time: 1572
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1832
Cycle 1 time: 2123
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 2390
Cycle 1 time: 679
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 947
Cycle 1 time: 1128
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1386
Cycle 1 time: 971
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1232
Cycle 1 time: 934
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1189
Cycle 1 time: 1132
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1398
Cycle 1 time: 1303
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1564
Cycle 1 time: 1175
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1441
Cycle 1 time: 1495
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1756
clock 927573 ms | mcu 0 | user time 1794 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 17579 | nb_rw_cycle_counter 5859 | nb_inter_pic_trame_counter 17578
Cycle 1 time: 1800
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 2068
Cycle 1 time: 1323
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1584
Cycle 1 time: 1690
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1950
Cycle 1 time: 1493
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1748
Cycle 1 time: 1323
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1581
Cycle 1 time: 1494
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1754
Cycle 1 time: 1658
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1919
Cycle 1 time: 1538
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1797
Cycle 1 time: 1169
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1426
Cycle 1 time: 1596
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1856
Cycle 1 time: 1634
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1892
Cycle 1 time: 1439
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1699
clock 929698 ms | mcu 0 | user time 1768 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 17615 | nb_rw_cycle_counter 5871 | nb_inter_pic_trame_counter 17614
Cycle 1 time: 1774
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2030
Cycle 1 time: 1643
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1908
Cycle 1 time: 1951
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 2204
Cycle 1 time: 1822
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 2082
Cycle 1 time: 1349
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1600
Cycle 1 time: 1552
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1811
Cycle 1 time: 1678
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1936
Cycle 1 time: 1811
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2072
Cycle 1 time: 1813
Cycle 2 time: 255
Cycle 0 time: 19
RW cycle time: 2087
Cycle 1 time: 1310
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1564
Cycle 1 time: 1789
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 2051
clock 931759 ms | mcu 0 | user time 1032 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 17648 | nb_rw_cycle_counter 5882 | nb_inter_pic_trame_counter 17647
Cycle 1 time: 1038
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1302
Cycle 1 time: 1120
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1376
Cycle 1 time: 992
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1247
Cycle 1 time: 855
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 1069
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1327
Cycle 1 time: 1230
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1493
Cycle 1 time: 1594
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1844
Cycle 1 time: 932
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1192
Cycle 1 time: 1650
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1912
Cycle 1 time: 807
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1067
Cycle 1 time: 1275
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1537
Cycle 1 time: 1181
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1438
Cycle 1 time: 858
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1114
Cycle 1 time: 992
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1256
Cycle 1 time: 1283
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1546
clock 933886 ms | mcu 0 | user time 1548 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 17693 | nb_rw_cycle_counter 5897 | nb_inter_pic_trame_counter 17692
Cycle 1 time: 1555
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1815
Cycle 1 time: 1241
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1496
Cycle 1 time: 1026
Cycle 2 time: 235
Cycle 0 time: 20
RW cycle time: 1281
Cycle 1 time: 1789
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 2051
Cycle 1 time: 1214
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1476
Cycle 1 time: 937
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1197
Cycle 1 time: 1233
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1489
Cycle 1 time: 1368
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1628
Cycle 1 time: 1172
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1430
Cycle 1 time: 1333
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1597
Cycle 1 time: 1141
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1406
Cycle 1 time: 836
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1092
Cycle 1 time: 716
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 979
Cycle 1 time: 1407
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1667
clock 935918 ms | mcu 0 | user time 1263 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 17735 | nb_rw_cycle_counter 5911 | nb_inter_pic_trame_counter 17734
Cycle 1 time: 1270
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1527
Cycle 1 time: 1000
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1263
Cycle 1 time: 1185
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1435
Cycle 1 time: 1408
Cycle 2 time: 261
Cycle 0 time: 17
RW cycle time: 1686
Cycle 1 time: 1191
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1450
Cycle 1 time: 1339
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1603
Cycle 1 time: 1678
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1933
Cycle 1 time: 923
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1193
Cycle 1 time: 771
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 752
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1005
Cycle 1 time: 1018
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1279
Cycle 1 time: 780
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 855
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1113
Cycle 1 time: 783
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1035
Cycle 1 time: 1149
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1412
Cycle 1 time: 975
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1238
clock 938002 ms | mcu 0 | user time 857 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 17783 | nb_rw_cycle_counter 5927 | nb_inter_pic_trame_counter 17782
Cycle 1 time: 863
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 1051
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1307
Cycle 1 time: 924
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 852
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1108
Cycle 1 time: 1450
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1705
Cycle 1 time: 956
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1209
Cycle 1 time: 1137
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1390
Cycle 1 time: 1076
Cycle 2 time: 283
Cycle 0 time: 19
RW cycle time: 1378
Cycle 1 time: 1155
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1421
Cycle 1 time: 908
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1164
Cycle 1 time: 990
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1256
Cycle 1 time: 845
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1103
Cycle 1 time: 787
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1057
Cycle 1 time: 1190
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1449
Cycle 1 time: 1197
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1463
Cycle 1 time: 983
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1247
clock 940057 ms | mcu 0 | user time 849 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 17831 | nb_rw_cycle_counter 5943 | nb_inter_pic_trame_counter 17830
Cycle 1 time: 855
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 770
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1026
Cycle 1 time: 992
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1251
Cycle 1 time: 1133
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1390
Cycle 1 time: 921
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 1134
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1399
Cycle 1 time: 845
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1105
Cycle 1 time: 922
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1181
Cycle 1 time: 991
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1251
Cycle 1 time: 862
Cycle 2 time: 252
Cycle 0 time: 24
RW cycle time: 1138
Cycle 1 time: 962
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1218
Cycle 1 time: 858
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1121
Cycle 1 time: 635
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 893
Cycle 1 time: 714
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 971
Cycle 1 time: 926
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1192
Cycle 1 time: 1054
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1316
Cycle 1 time: 1125
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1377
clock 942092 ms | mcu 0 | user time 1072 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 17882 | nb_rw_cycle_counter 5960 | nb_inter_pic_trame_counter 17881
Cycle 1 time: 1078
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1342
Cycle 1 time: 1049
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1307
Cycle 1 time: 986
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1247
Cycle 1 time: 851
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 718
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 983
Cycle 1 time: 989
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1247
Cycle 1 time: 851
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 877
Cycle 2 time: 256
Cycle 0 time: 20
RW cycle time: 1153
Cycle 1 time: 880
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1135
Cycle 1 time: 996
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1248
Cycle 1 time: 926
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 702
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 959
Cycle 1 time: 943
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1199
Cycle 1 time: 714
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 981
Cycle 1 time: 1056
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1319
Cycle 1 time: 989
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1245
Cycle 1 time: 1059
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1322
Cycle 1 time: 856
clock 944102 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 17934 | nb_rw_cycle_counter 5977 | nb_inter_pic_trame_counter 17933
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 1116
Cycle 1 time: 984
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1251
Cycle 1 time: 912
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 844
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1103
Cycle 1 time: 1129
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1392
Cycle 1 time: 987
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1246
Cycle 1 time: 785
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1042
Cycle 1 time: 1058
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1315
Cycle 1 time: 1065
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1333
Cycle 1 time: 1119
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1376
Cycle 1 time: 719
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 979
Cycle 1 time: 710
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 970
Cycle 1 time: 920
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 928
Cycle 2 time: 324
Cycle 0 time: 17
RW cycle time: 1269
Cycle 1 time: 1114
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1377
Cycle 1 time: 1196
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1461
Cycle 1 time: 1054
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1318
clock 946174 ms | mcu 0 | user time 915 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 17984 | nb_rw_cycle_counter 5994 | nb_inter_pic_trame_counter 17983
Cycle 1 time: 921
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1180
Cycle 1 time: 848
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1118
Cycle 1 time: 840
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1099
Cycle 1 time: 992
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1263
Cycle 1 time: 841
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1108
Cycle 1 time: 910
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1176
Cycle 1 time: 847
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 1341
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1597
Cycle 1 time: 785
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1040
Cycle 1 time: 1209
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1475
Cycle 1 time: 837
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1094
Cycle 1 time: 923
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1178
Cycle 1 time: 582
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 840
Cycle 1 time: 921
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1190
Cycle 1 time: 772
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1027
Cycle 1 time: 717
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 974
Cycle 1 time: 787
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1042
Cycle 1 time: 857
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1120
clock 948244 ms | mcu 0 | user time 984 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 18038 | nb_rw_cycle_counter 6012 | nb_inter_pic_trame_counter 18037
Cycle 1 time: 990
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1252
Cycle 1 time: 774
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1032
Cycle 1 time: 1060
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1323
Cycle 1 time: 849
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 1329
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1600
Cycle 1 time: 978
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1244
Cycle 1 time: 1775
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 2043
Cycle 1 time: 1723
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1991
Cycle 1 time: 1607
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1862
Cycle 1 time: 1273
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1539
Cycle 1 time: 1331
Cycle 2 time: 271
Cycle 0 time: 20
RW cycle time: 1622
Cycle 1 time: 1026
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1284
Cycle 1 time: 1134
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1406
Cycle 1 time: 1118
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1387
clock 950300 ms | mcu 0 | user time 840 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 18080 | nb_rw_cycle_counter 6026 | nb_inter_pic_trame_counter 18079
Cycle 1 time: 846
Cycle 2 time: 254
Cycle 0 time: 20
RW cycle time: 1120
Cycle 1 time: 1271
Cycle 2 time: 255
Cycle 0 time: 21
RW cycle time: 1547
Cycle 1 time: 1159
Cycle 2 time: 254
Cycle 0 time: 19
RW cycle time: 1432
Cycle 1 time: 1408
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1668
Cycle 1 time: 1177
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1436
Cycle 1 time: 1119
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1380
Cycle 1 time: 1352
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1615
Cycle 1 time: 710
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 978
Cycle 1 time: 977
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1230
Cycle 1 time: 1497
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1747
Cycle 1 time: 1029
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1282
Cycle 1 time: 1137
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1394
Cycle 1 time: 1574
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1830
Cycle 1 time: 994
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1249
Cycle 1 time: 789
clock 952309 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 18123 | nb_rw_cycle_counter 6040 | nb_inter_pic_trame_counter 18122
Cycle 2 time: 248
Cycle 0 time: 13
RW cycle time: 1050
Cycle 1 time: 990
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1252
Cycle 1 time: 917
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1174
Cycle 1 time: 1756
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 2005
Cycle 1 time: 1510
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1758
Cycle 1 time: 1217
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1473
Cycle 1 time: 1172
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1428
Cycle 1 time: 768
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1028
Cycle 1 time: 867
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 1313
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1573
Cycle 1 time: 1447
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1699
Cycle 1 time: 930
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1194
Cycle 1 time: 920
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1178
Cycle 1 time: 1058
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1316
Cycle 1 time: 995
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1248
clock 954366 ms | mcu 0 | user time 1114 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 18167 | nb_rw_cycle_counter 6055 | nb_inter_pic_trame_counter 18166
Cycle 1 time: 1120
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1380
Cycle 1 time: 1350
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1604
Cycle 1 time: 1171
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1429
Cycle 1 time: 1131
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 1399
Cycle 1 time: 1085
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1340
Cycle 1 time: 1110
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1372
Cycle 1 time: 1632
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1893
Cycle 1 time: 1754
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 2011
Cycle 1 time: 1240
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1498
Cycle 1 time: 1835
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 2099
Cycle 1 time: 975
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1233
Cycle 1 time: 974
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1233
Cycle 1 time: 1244
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1511
clock 956389 ms | mcu 0 | user time 1337 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 18206 | nb_rw_cycle_counter 6068 | nb_inter_pic_trame_counter 18205
Cycle 1 time: 1343
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 1593
Cycle 1 time: 1112
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1368
Cycle 1 time: 1852
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2106
Cycle 1 time: 1442
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1706
Cycle 1 time: 1370
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1624
Cycle 1 time: 1211
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1475
Cycle 1 time: 826
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1083
Cycle 1 time: 1031
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1297
Cycle 1 time: 1239
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1495
Cycle 1 time: 923
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1183
Cycle 1 time: 1167
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1424
Cycle 1 time: 1231
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1489
Cycle 1 time: 787
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1042
Cycle 1 time: 1063
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1316
Cycle 1 time: 857
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1109
clock 958522 ms | mcu 0 | user time 1356 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 18251 | nb_rw_cycle_counter 6083 | nb_inter_pic_trame_counter 18250
Cycle 1 time: 1362
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1621
Cycle 1 time: 1599
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1854
Cycle 1 time: 1206
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1461
Cycle 1 time: 858
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 1665
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1917
Cycle 1 time: 1082
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1341
Cycle 1 time: 1468
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1724
Cycle 1 time: 1006
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1261
Cycle 1 time: 1144
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1406
Cycle 1 time: 1436
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1698
Cycle 1 time: 1325
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1581
Cycle 1 time: 2132
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2390
Cycle 1 time: 726
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 982
clock 960568 ms | mcu 0 | user time 1467 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 18290 | nb_rw_cycle_counter 6096 | nb_inter_pic_trame_counter 18289
Cycle 1 time: 1473
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1721
Cycle 1 time: 1995
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 2245
Cycle 1 time: 1343
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1605
Cycle 1 time: 1549
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1810
Cycle 1 time: 1740
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1989
Cycle 1 time: 1036
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1287
Cycle 1 time: 958
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1215
Cycle 1 time: 1471
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1724
Cycle 1 time: 1074
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1330
Cycle 1 time: 1342
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1600
Cycle 1 time: 1388
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1644
Cycle 1 time: 1291
Cycle 2 time: 243
Cycle 0 time: 25
RW cycle time: 1559
Cycle 1 time: 922
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1181
clock 962632 ms | mcu 0 | user time 1194 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 18329 | nb_rw_cycle_counter 6109 | nb_inter_pic_trame_counter 18328
Cycle 1 time: 1200
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1462
Cycle 1 time: 909
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1165
Cycle 1 time: 1223
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1475
Cycle 1 time: 906
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1163
Cycle 1 time: 720
Cycle 2 time: 261
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 1358
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 1625
Cycle 1 time: 1475
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1731
Cycle 1 time: 946
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1202
Cycle 1 time: 1342
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1588
Cycle 1 time: 1075
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1335
Cycle 1 time: 918
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 1200
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1457
Cycle 1 time: 1366
Cycle 2 time: 259
Cycle 0 time: 18
RW cycle time: 1643
Cycle 1 time: 1194
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1450
Cycle 1 time: 1228
Cycle 2 time: 260
Cycle 0 time: 17
RW cycle time: 1505
clock 964708 ms | mcu 0 | user time 982 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 18374 | nb_rw_cycle_counter 6124 | nb_inter_pic_trame_counter 18373
Cycle 1 time: 988
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1251
Cycle 1 time: 1188
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1449
Cycle 1 time: 1405
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1669
Cycle 1 time: 1338
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1597
Cycle 1 time: 1057
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1317
Cycle 1 time: 1098
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1363
Cycle 1 time: 1492
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1753
Cycle 1 time: 1689
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1947
Cycle 1 time: 1970
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 2233
Cycle 1 time: 1447
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1716
Cycle 1 time: 1143
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1411
Cycle 1 time: 1367
Cycle 2 time: 251
Cycle 0 time: 21
RW cycle time: 1639
Cycle 1 time: 659
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 917
clock 966790 ms | mcu 0 | user time 1539 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 18413 | nb_rw_cycle_counter 6137 | nb_inter_pic_trame_counter 18412
Cycle 1 time: 1545
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1802
Cycle 1 time: 1485
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1740
Cycle 1 time: 2033
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2287
Cycle 1 time: 1953
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 2209
Cycle 1 time: 1147
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1407
Cycle 1 time: 1255
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1506
Cycle 1 time: 1470
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1736
Cycle 1 time: 1778
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 2048
Cycle 1 time: 1684
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1946
Cycle 1 time: 1240
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1507
Cycle 1 time: 931
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1192
Cycle 1 time: 1055
Cycle 2 time: 252
Cycle 0 time: 22
RW cycle time: 1329
clock 968824 ms | mcu 0 | user time 1173 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 18449 | nb_rw_cycle_counter 6149 | nb_inter_pic_trame_counter 18448
Cycle 1 time: 1179
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1433
Cycle 1 time: 1140
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1399
Cycle 1 time: 1204
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1471
Cycle 1 time: 1517
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1776
Cycle 1 time: 1539
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1796
Cycle 1 time: 1573
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1825
Cycle 1 time: 1072
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1333
Cycle 1 time: 604
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 866
Cycle 1 time: 1152
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1413
Cycle 1 time: 975
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1236
Cycle 1 time: 882
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 1154
Cycle 1 time: 1037
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1299
Cycle 1 time: 1405
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1662
Cycle 1 time: 1428
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1694
clock 970851 ms | mcu 0 | user time 1080 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 18491 | nb_rw_cycle_counter 6163 | nb_inter_pic_trame_counter 18490
Cycle 1 time: 1087
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1349
Cycle 1 time: 1756
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 2015
Cycle 1 time: 1495
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1760
Cycle 1 time: 915
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 1331
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1595
Cycle 1 time: 867
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 1719
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1978
Cycle 1 time: 1540
Cycle 2 time: 264
Cycle 0 time: 19
RW cycle time: 1823
Cycle 1 time: 1144
Cycle 2 time: 256
Cycle 0 time: 17
RW cycle time: 1417
Cycle 1 time: 1248
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1506
Cycle 1 time: 1726
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1982
Cycle 1 time: 1942
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 2205
clock 972860 ms | mcu 0 | user time 1248 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 18527 | nb_rw_cycle_counter 6175 | nb_inter_pic_trame_counter 18526
Cycle 1 time: 1253
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1507
Cycle 1 time: 922
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1182
Cycle 1 time: 1834
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 2095
Cycle 1 time: 1676
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1932
Cycle 1 time: 1888
Cycle 2 time: 260
Cycle 0 time: 17
RW cycle time: 2165
Cycle 1 time: 1045
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1304
Cycle 1 time: 1133
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1388
Cycle 1 time: 926
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1188
Cycle 1 time: 1319
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1578
Cycle 1 time: 1353
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1609
Cycle 1 time: 1629
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1890
Cycle 1 time: 837
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1096
Cycle 1 time: 1788
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2045
clock 975001 ms | mcu 0 | user time 1682 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 18566 | nb_rw_cycle_counter 6188 | nb_inter_pic_trame_counter 18565
Cycle 1 time: 1688
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1946
Cycle 1 time: 1971
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2233
Cycle 1 time: 1092
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1355
Cycle 1 time: 2017
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2275
Cycle 1 time: 930
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1181
Cycle 1 time: 935
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1201
Cycle 1 time: 1188
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1444
Cycle 1 time: 1273
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1529
Cycle 1 time: 1113
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1379
Cycle 1 time: 1625
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1879
Cycle 1 time: 1589
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1843
Cycle 1 time: 1182
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1442
Cycle 1 time: 1335
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1599
clock 977112 ms | mcu 0 | user time 1489 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 18605 | nb_rw_cycle_counter 6201 | nb_inter_pic_trame_counter 18604
Cycle 1 time: 1496
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1754
Cycle 1 time: 1815
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2069
Cycle 1 time: 1281
Cycle 2 time: 260
Cycle 0 time: 18
RW cycle time: 1559
Cycle 1 time: 1602
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1862
Cycle 1 time: 823
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1090
Cycle 1 time: 1112
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1369
Cycle 1 time: 1409
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1668
Cycle 1 time: 1065
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1324
Cycle 1 time: 865
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 787
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1039
Cycle 1 time: 1184
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1443
Cycle 1 time: 1455
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1713
Cycle 1 time: 1742
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1998
Cycle 1 time: 901
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1152
clock 979186 ms | mcu 0 | user time 1072 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 18647 | nb_rw_cycle_counter 6215 | nb_inter_pic_trame_counter 18646
Cycle 1 time: 1079
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1336
Cycle 1 time: 1123
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1377
Cycle 1 time: 787
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1039
Cycle 1 time: 1553
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1810
Cycle 1 time: 1825
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2078
Cycle 1 time: 1204
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1457
Cycle 1 time: 1494
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1757
Cycle 1 time: 872
Cycle 2 time: 262
Cycle 0 time: 18
RW cycle time: 1152
Cycle 1 time: 1077
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1337
Cycle 1 time: 1048
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1304
Cycle 1 time: 1774
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 2037
Cycle 1 time: 771
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1024
Cycle 1 time: 1603
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1862
Cycle 1 time: 1290
clock 981188 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 18687 | nb_rw_cycle_counter 6228 | nb_inter_pic_trame_counter 18686
Cycle 2 time: 243
Cycle 0 time: 13
RW cycle time: 1546
Cycle 1 time: 1110
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1370
Cycle 1 time: 1206
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1471
Cycle 1 time: 1070
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1322
Cycle 1 time: 1691
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1947
Cycle 1 time: 1335
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1592
Cycle 1 time: 1664
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 1909
Cycle 1 time: 1677
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1923
Cycle 1 time: 846
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1100
Cycle 1 time: 1112
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1371
Cycle 1 time: 1014
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1268
Cycle 1 time: 1125
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1377
Cycle 1 time: 949
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1207
Cycle 1 time: 1277
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1534
clock 983248 ms | mcu 0 | user time 1188 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 18728 | nb_rw_cycle_counter 6242 | nb_inter_pic_trame_counter 18727
Cycle 1 time: 1194
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 1462
Cycle 1 time: 1184
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1441
Cycle 1 time: 961
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1231
Cycle 1 time: 1517
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1774
Cycle 1 time: 1415
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1672
Cycle 1 time: 758
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1020
Cycle 1 time: 1058
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1314
Cycle 1 time: 1327
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1582
Cycle 1 time: 1452
Cycle 2 time: 251
Cycle 0 time: 22
RW cycle time: 1725
Cycle 1 time: 1435
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1691
Cycle 1 time: 783
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1037
Cycle 1 time: 1070
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1329
Cycle 1 time: 1262
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1515
Cycle 1 time: 1208
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1459
clock 985275 ms | mcu 0 | user time 1209 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 18770 | nb_rw_cycle_counter 6256 | nb_inter_pic_trame_counter 18769
Cycle 1 time: 1215
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1470
Cycle 1 time: 1460
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1717
Cycle 1 time: 1337
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1598
Cycle 1 time: 1242
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1502
Cycle 1 time: 1110
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1368
Cycle 1 time: 981
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1234
Cycle 1 time: 1861
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2124
Cycle 1 time: 1243
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 1511
Cycle 1 time: 1057
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 1330
Cycle 1 time: 1303
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1562
Cycle 1 time: 1622
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1889
Cycle 1 time: 1057
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1325
Cycle 1 time: 1714
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1973
clock 987323 ms | mcu 0 | user time 1078 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 18809 | nb_rw_cycle_counter 6269 | nb_inter_pic_trame_counter 18808
Cycle 1 time: 1084
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1331
Cycle 1 time: 1621
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1881
Cycle 1 time: 1210
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1471
Cycle 1 time: 1477
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1739
Cycle 1 time: 1125
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1384
Cycle 1 time: 784
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1037
Cycle 1 time: 1372
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1628
Cycle 1 time: 1642
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1903
Cycle 1 time: 1712
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1968
Cycle 1 time: 1650
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1902
Cycle 1 time: 1928
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 2190
Cycle 1 time: 1406
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1657
Cycle 1 time: 915
clock 989339 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 18846 | nb_rw_cycle_counter 6281 | nb_inter_pic_trame_counter 18845
Cycle 2 time: 245
Cycle 0 time: 13
RW cycle time: 1173
Cycle 1 time: 1513
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1776
Cycle 1 time: 1611
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1879
Cycle 1 time: 1538
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1794
Cycle 1 time: 1643
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1898
Cycle 1 time: 1354
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1606
Cycle 1 time: 1009
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1263
Cycle 1 time: 1346
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1610
Cycle 1 time: 1778
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 2042
Cycle 1 time: 1878
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 2147
Cycle 1 time: 1481
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1743
Cycle 1 time: 1093
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1364
clock 991400 ms | mcu 0 | user time 1461 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 18881 | nb_rw_cycle_counter 6293 | nb_inter_pic_trame_counter 18880
Cycle 1 time: 1467
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1721
Cycle 1 time: 1061
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1315
Cycle 1 time: 1064
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1322
Cycle 1 time: 2283
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2535
Cycle 1 time: 1835
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 2086
Cycle 1 time: 1373
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1628
Cycle 1 time: 996
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1253
Cycle 1 time: 1203
Cycle 2 time: 248
Cycle 0 time: 24
RW cycle time: 1475
Cycle 1 time: 1953
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 2208
Cycle 1 time: 1638
Cycle 2 time: 246
Cycle 0 time: 23
RW cycle time: 1907
Cycle 1 time: 1650
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1908
Cycle 1 time: 1203
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1458
clock 993448 ms | mcu 0 | user time 1132 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 18917 | nb_rw_cycle_counter 6305 | nb_inter_pic_trame_counter 18916
Cycle 1 time: 1138
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1390
Cycle 1 time: 2019
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 2280
Cycle 1 time: 1816
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2073
Cycle 1 time: 1830
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2085
Cycle 1 time: 1638
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1892
Cycle 1 time: 1481
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1736
Cycle 1 time: 1162
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1423
Cycle 1 time: 1329
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1587
Cycle 1 time: 1110
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1374
Cycle 1 time: 1123
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1383
Cycle 1 time: 936
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1197
Cycle 1 time: 906
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1172
clock 995497 ms | mcu 0 | user time 2025 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 18953 | nb_rw_cycle_counter 6317 | nb_inter_pic_trame_counter 18952
Cycle 1 time: 2031
Cycle 2 time: 235
Cycle 0 time: 20
RW cycle time: 2286
Cycle 1 time: 1406
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1664
Cycle 1 time: 1480
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1741
Cycle 1 time: 988
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1259
Cycle 1 time: 1396
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 1660
Cycle 1 time: 1053
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1312
Cycle 1 time: 921
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 829
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1088
Cycle 1 time: 1450
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1715
Cycle 1 time: 1148
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1405
Cycle 1 time: 881
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1136
Cycle 1 time: 861
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1122
Cycle 1 time: 1125
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1391
Cycle 1 time: 1609
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1870
clock 997534 ms | mcu 0 | user time 1569 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 18995 | nb_rw_cycle_counter 6331 | nb_inter_pic_trame_counter 18994
Cycle 1 time: 1575
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1841
Cycle 1 time: 902
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1161
Cycle 1 time: 1177
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1437
Cycle 1 time: 1064
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1323
Cycle 1 time: 1475
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1731
Cycle 1 time: 904
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1160
Cycle 1 time: 891
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1149
Cycle 1 time: 1117
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1380
Cycle 1 time: 724
Cycle 2 time: 234
Cycle 0 time: 20
RW cycle time: 978
Cycle 1 time: 855
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 1143
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1410
Cycle 1 time: 812
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1066
Cycle 1 time: 1342
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1600
Cycle 1 time: 1202
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1461
Cycle 1 time: 1971
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 2234
clock 999587 ms | mcu 0 | user time 1048 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 19040 | nb_rw_cycle_counter 6346 | nb_inter_pic_trame_counter 19039
Cycle 1 time: 1055
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1305
Cycle 1 time: 1438
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1697
Cycle 1 time: 2023
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2279
Cycle 1 time: 1535
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1787
Cycle 1 time: 1359
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1628
Cycle 1 time: 1448
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1713
Cycle 1 time: 1472
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1735
Cycle 1 time: 1291
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1550
Cycle 1 time: 2215
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2475
Cycle 1 time: 1125
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1379
Cycle 1 time: 929
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1187
Cycle 1 time: 1137
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1405
clock 1001626 ms | mcu 0 | user time 1306 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 19076 | nb_rw_cycle_counter 6358 | nb_inter_pic_trame_counter 19075
Cycle 1 time: 1312
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1576
Cycle 1 time: 1642
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1906
Cycle 1 time: 1104
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1358
Cycle 1 time: 1155
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1406
Cycle 1 time: 1013
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1270
Cycle 1 time: 1005
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1264
Cycle 1 time: 1065
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1320
Cycle 1 time: 946
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1202
Cycle 1 time: 1063
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1324
Cycle 1 time: 786
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1046
Cycle 1 time: 955
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1214
Cycle 1 time: 1139
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1397
Cycle 1 time: 874
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1129
Cycle 1 time: 858
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 1263
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1529
clock 1003627 ms | mcu 0 | user time 1258 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 19121 | nb_rw_cycle_counter 6373 | nb_inter_pic_trame_counter 19120
Cycle 1 time: 1265
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1527
Cycle 1 time: 1064
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1327
Cycle 1 time: 1654
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1911
Cycle 1 time: 1661
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1918
Cycle 1 time: 1657
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1916
Cycle 1 time: 1632
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1886
Cycle 1 time: 1496
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1762
Cycle 1 time: 1740
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1996
Cycle 1 time: 1709
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1971
Cycle 1 time: 1367
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1624
Cycle 1 time: 1336
Cycle 2 time: 250
Cycle 0 time: 29
RW cycle time: 1615
Cycle 1 time: 1317
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1570
clock 1005785 ms | mcu 0 | user time 1816 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 19157 | nb_rw_cycle_counter 6385 | nb_inter_pic_trame_counter 19156
Cycle 1 time: 1822
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 2082
Cycle 1 time: 1783
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2045
Cycle 1 time: 1655
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1919
Cycle 1 time: 1656
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1912
Cycle 1 time: 1371
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1629
Cycle 1 time: 1651
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1907
Cycle 1 time: 1181
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1443
Cycle 1 time: 1338
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1594
Cycle 1 time: 1659
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1918
Cycle 1 time: 1756
Cycle 2 time: 245
Cycle 0 time: 32
RW cycle time: 2033
Cycle 1 time: 1792
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2045
clock 1007819 ms | mcu 0 | user time 1627 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 19190 | nb_rw_cycle_counter 6396 | nb_inter_pic_trame_counter 19189
Cycle 1 time: 1633
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1888
Cycle 1 time: 1161
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1422
Cycle 1 time: 921
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1188
Cycle 1 time: 1312
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1569
Cycle 1 time: 1817
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 2085
Cycle 1 time: 938
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1194
Cycle 1 time: 894
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1153
Cycle 1 time: 1440
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1701
Cycle 1 time: 1360
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1619
Cycle 1 time: 1768
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2030
Cycle 1 time: 1231
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1484
Cycle 1 time: 1063
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1320
Cycle 1 time: 994
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1249
Cycle 1 time: 1130
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1390
clock 1009974 ms | mcu 0 | user time 1892 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 19232 | nb_rw_cycle_counter 6410 | nb_inter_pic_trame_counter 19231
Cycle 1 time: 1898
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 2167
Cycle 1 time: 1110
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1365
Cycle 1 time: 1487
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1741
Cycle 1 time: 2178
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2436
Cycle 1 time: 1547
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1806
Cycle 1 time: 1337
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1586
Cycle 1 time: 794
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1054
Cycle 1 time: 991
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1254
Cycle 1 time: 707
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 961
Cycle 1 time: 775
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1031
Cycle 1 time: 735
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 993
Cycle 1 time: 1172
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1435
Cycle 1 time: 1023
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1276
Cycle 1 time: 1559
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1820
clock 1011986 ms | mcu 0 | user time 1085 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 19274 | nb_rw_cycle_counter 6424 | nb_inter_pic_trame_counter 19273
Cycle 1 time: 1091
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1343
Cycle 1 time: 2086
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2341
Cycle 1 time: 1104
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1358
Cycle 1 time: 2499
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2756
Cycle 1 time: 1874
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2127
Cycle 1 time: 1358
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1616
Cycle 1 time: 1623
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1891
Cycle 1 time: 1910
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2168
Cycle 1 time: 1616
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1884
Cycle 1 time: 1678
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1934
Cycle 1 time: 1411
Cycle 2 time: 236
clock 1013986 ms | mcu 0 | user time 16 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 19306 | nb_rw_cycle_counter 6435 | nb_inter_pic_trame_counter 19305
Cycle 0 time: 23
RW cycle time: 1670
Cycle 1 time: 1865
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 2132
Cycle 1 time: 1218
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1485
Cycle 1 time: 1607
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1861
Cycle 1 time: 718
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 973
Cycle 1 time: 654
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 913
Cycle 1 time: 852
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1117
Cycle 1 time: 979
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1234
Cycle 1 time: 1007
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1272
Cycle 1 time: 1009
Cycle 2 time: 254
Cycle 0 time: 17
RW cycle time: 1280
Cycle 1 time: 941
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1202
Cycle 1 time: 1527
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1791
Cycle 1 time: 1844
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 2097
Cycle 1 time: 1614
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1870
clock 1015995 ms | mcu 0 | user time 858 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 19346 | nb_rw_cycle_counter 6448 | nb_inter_pic_trame_counter 19345
Cycle 1 time: 864
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 876
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1134
Cycle 1 time: 1257
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1511
Cycle 1 time: 1183
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1439
Cycle 1 time: 1006
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1273
Cycle 1 time: 946
Cycle 2 time: 282
Cycle 0 time: 18
RW cycle time: 1246
Cycle 1 time: 1371
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1630
Cycle 1 time: 1280
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1538
Cycle 1 time: 1325
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1585
Cycle 1 time: 1961
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2220
Cycle 1 time: 1344
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1593
Cycle 1 time: 1667
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1924
Cycle 1 time: 1326
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1586
clock 1018084 ms | mcu 0 | user time 1958 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 19385 | nb_rw_cycle_counter 6461 | nb_inter_pic_trame_counter 19384
Cycle 1 time: 1964
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 2218
Cycle 1 time: 1342
Cycle 2 time: 232
Cycle 0 time: 19
RW cycle time: 1593
Cycle 1 time: 1339
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1591
Cycle 1 time: 1520
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1778
Cycle 1 time: 1595
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1859
Cycle 1 time: 1264
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1520
Cycle 1 time: 854
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 980
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1238
Cycle 1 time: 1225
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1480
Cycle 1 time: 1304
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1558
Cycle 1 time: 1013
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1267
Cycle 1 time: 1837
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2099
Cycle 1 time: 1470
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1731
clock 1020150 ms | mcu 0 | user time 1563 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 19424 | nb_rw_cycle_counter 6474 | nb_inter_pic_trame_counter 19423
Cycle 1 time: 1569
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1825
Cycle 1 time: 1537
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1800
Cycle 1 time: 1682
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1950
Cycle 1 time: 1581
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1843
Cycle 1 time: 1573
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 1845
Cycle 1 time: 816
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1074
Cycle 1 time: 1001
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1257
Cycle 1 time: 1403
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1656
Cycle 1 time: 1006
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1260
Cycle 1 time: 1225
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1481
Cycle 1 time: 1251
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1503
Cycle 1 time: 862
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1121
Cycle 1 time: 1127
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1389
Cycle 1 time: 849
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1113
clock 1022189 ms | mcu 0 | user time 835 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 19466 | nb_rw_cycle_counter 6488 | nb_inter_pic_trame_counter 19465
Cycle 1 time: 841
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1100
Cycle 1 time: 1367
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1633
Cycle 1 time: 1144
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1400
Cycle 1 time: 1293
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1557
Cycle 1 time: 1027
Cycle 2 time: 228
Cycle 0 time: 18
RW cycle time: 1273
Cycle 1 time: 1027
Cycle 2 time: 233
Cycle 0 time: 20
RW cycle time: 1280
Cycle 1 time: 1110
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1369
Cycle 1 time: 1225
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1476
Cycle 1 time: 997
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1252
Cycle 1 time: 1205
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1459
Cycle 1 time: 996
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1246
Cycle 1 time: 1070
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1327
Cycle 1 time: 1058
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1311
Cycle 1 time: 1140
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1395
Cycle 1 time: 1157
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1412
clock 1024277 ms | mcu 0 | user time 1230 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 19511 | nb_rw_cycle_counter 6503 | nb_inter_pic_trame_counter 19510
Cycle 1 time: 1236
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1497
Cycle 1 time: 1085
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1354
Cycle 1 time: 1454
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1714
Cycle 1 time: 1488
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1750
Cycle 1 time: 1254
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 1525
Cycle 1 time: 1010
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1273
Cycle 1 time: 1303
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1566
Cycle 1 time: 1681
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1941
Cycle 1 time: 1199
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1458
Cycle 1 time: 784
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1046
Cycle 1 time: 1888
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2147
Cycle 1 time: 1474
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1730
Cycle 1 time: 1518
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1778
clock 1026367 ms | mcu 0 | user time 1347 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 19550 | nb_rw_cycle_counter 6516 | nb_inter_pic_trame_counter 19549
Cycle 1 time: 1353
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1608
Cycle 1 time: 1664
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1911
Cycle 1 time: 1730
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1987
Cycle 1 time: 1142
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1404
Cycle 1 time: 1544
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1797
Cycle 1 time: 1176
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1429
Cycle 1 time: 1689
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1949
Cycle 1 time: 953
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1205
Cycle 1 time: 1593
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1852
Cycle 1 time: 1368
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1625
Cycle 1 time: 1633
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1898
Cycle 1 time: 1235
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1491
clock 1028385 ms | mcu 0 | user time 1373 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 19586 | nb_rw_cycle_counter 6528 | nb_inter_pic_trame_counter 19585
Cycle 1 time: 1380
Cycle 2 time: 231
Cycle 0 time: 20
RW cycle time: 1631
Cycle 1 time: 1230
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1495
Cycle 1 time: 1144
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1407
Cycle 1 time: 916
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 1551
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1812
Cycle 1 time: 1093
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1352
Cycle 1 time: 1228
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1479
Cycle 1 time: 1709
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1972
Cycle 1 time: 1998
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2254
Cycle 1 time: 1428
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1693
Cycle 1 time: 1493
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1758
Cycle 1 time: 1828
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 2085
Cycle 1 time: 892
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1146
clock 1030537 ms | mcu 0 | user time 1628 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 19625 | nb_rw_cycle_counter 6541 | nb_inter_pic_trame_counter 19624
Cycle 1 time: 1634
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1893
Cycle 1 time: 1966
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2226
Cycle 1 time: 1334
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1592
Cycle 1 time: 1043
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1298
Cycle 1 time: 1596
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1850
Cycle 1 time: 1587
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1840
Cycle 1 time: 1417
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1676
Cycle 1 time: 766
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1019
Cycle 1 time: 1443
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1706
Cycle 1 time: 1447
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1698
Cycle 1 time: 1347
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 1596
Cycle 1 time: 1072
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1333
Cycle 1 time: 1262
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1515
clock 1032632 ms | mcu 0 | user time 1340 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 19664 | nb_rw_cycle_counter 6554 | nb_inter_pic_trame_counter 19663
Cycle 1 time: 1346
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1599
Cycle 1 time: 1453
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1708
Cycle 1 time: 1340
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1597
Cycle 1 time: 1240
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1490
Cycle 1 time: 1134
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1389
Cycle 1 time: 838
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1088
Cycle 1 time: 1153
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1412
Cycle 1 time: 1333
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1596
Cycle 1 time: 1489
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1751
Cycle 1 time: 1219
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1477
Cycle 1 time: 1269
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1530
Cycle 1 time: 944
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1203
Cycle 1 time: 1018
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1281
Cycle 1 time: 1375
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1629
clock 1034738 ms | mcu 0 | user time 1654 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 19706 | nb_rw_cycle_counter 6568 | nb_inter_pic_trame_counter 19705
Cycle 1 time: 1660
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1914
Cycle 1 time: 1288
Cycle 2 time: 235
Cycle 0 time: 20
RW cycle time: 1543
Cycle 1 time: 2061
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 2326
Cycle 1 time: 989
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1244
Cycle 1 time: 1429
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1689
Cycle 1 time: 1541
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1810
Cycle 1 time: 689
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 946
Cycle 1 time: 506
Cycle 2 time: 268
Cycle 0 time: 23
RW cycle time: 797
Cycle 1 time: 1667
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1927
Cycle 1 time: 1151
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1406
Cycle 1 time: 1657
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1914
Cycle 1 time: 1525
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1781
Cycle 1 time: 1189
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1444
clock 1036791 ms | mcu 0 | user time 1441 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 19745 | nb_rw_cycle_counter 6581 | nb_inter_pic_trame_counter 19744
Cycle 1 time: 1447
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1698
Cycle 1 time: 1501
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1764
Cycle 1 time: 1640
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1899
Cycle 1 time: 1292
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1550
Cycle 1 time: 1178
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1430
Cycle 1 time: 952
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1211
Cycle 1 time: 915
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1175
Cycle 1 time: 1120
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1376
Cycle 1 time: 1495
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1752
Cycle 1 time: 1027
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1281
Cycle 1 time: 1171
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1430
Cycle 1 time: 1562
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1823
Cycle 1 time: 1230
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1496
Cycle 1 time: 1475
clock 1038807 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 19785 | nb_rw_cycle_counter 6594 | nb_inter_pic_trame_counter 19784
Cycle 2 time: 245
Cycle 0 time: 13
RW cycle time: 1733
Cycle 1 time: 1424
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1676
Cycle 1 time: 1694
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1950
Cycle 1 time: 1273
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1527
Cycle 1 time: 1373
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1631
Cycle 1 time: 805
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1065
Cycle 1 time: 1216
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1477
Cycle 1 time: 1266
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1536
Cycle 1 time: 980
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1240
Cycle 1 time: 1349
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1592
Cycle 1 time: 1064
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1318
Cycle 1 time: 2077
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2339
Cycle 1 time: 1711
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1968
clock 1040873 ms | mcu 0 | user time 1317 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 19823 | nb_rw_cycle_counter 6607 | nb_inter_pic_trame_counter 19822
Cycle 1 time: 1324
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1578
Cycle 1 time: 1567
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1825
Cycle 1 time: 1134
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1390
Cycle 1 time: 1060
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1320
Cycle 1 time: 1431
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1696
Cycle 1 time: 1106
Cycle 2 time: 241
Cycle 0 time: 26
RW cycle time: 1373
Cycle 1 time: 1323
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1581
Cycle 1 time: 1133
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1393
Cycle 1 time: 851
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1119
Cycle 1 time: 1372
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1636
Cycle 1 time: 1804
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2064
Cycle 1 time: 1796
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2051
Cycle 1 time: 1675
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1938
clock 1043087 ms | mcu 0 | user time 2499 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 19862 | nb_rw_cycle_counter 6620 | nb_inter_pic_trame_counter 19861
Cycle 1 time: 2506
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 2761
Cycle 1 time: 1577
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1843
Cycle 1 time: 1426
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1688
Cycle 1 time: 1943
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2200
Cycle 1 time: 1267
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1525
Cycle 1 time: 1621
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1882
Cycle 1 time: 560
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 815
Cycle 1 time: 1302
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1563
Cycle 1 time: 1766
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2027
Cycle 1 time: 664
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 924
Cycle 1 time: 1480
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1739
Cycle 1 time: 849
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 1135
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1391
Cycle 1 time: 721
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 981
clock 1045218 ms | mcu 0 | user time 1366 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 19904 | nb_rw_cycle_counter 6634 | nb_inter_pic_trame_counter 19903
Cycle 1 time: 1372
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1628
Cycle 1 time: 954
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1215
Cycle 1 time: 1827
Cycle 2 time: 233
Cycle 0 time: 19
RW cycle time: 2079
Cycle 1 time: 1352
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1605
Cycle 1 time: 1069
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1323
Cycle 1 time: 1049
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1308
Cycle 1 time: 992
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1260
Cycle 1 time: 786
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1048
Cycle 1 time: 1186
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1431
Cycle 1 time: 1185
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1449
Cycle 1 time: 1751
Cycle 2 time: 251
Cycle 0 time: 24
RW cycle time: 2026
Cycle 1 time: 1539
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1799
Cycle 1 time: 1005
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1264
Cycle 1 time: 855
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1122
clock 1047251 ms | mcu 0 | user time 1135 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 19946 | nb_rw_cycle_counter 6648 | nb_inter_pic_trame_counter 19945
Cycle 1 time: 1142
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1402
Cycle 1 time: 1057
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1327
Cycle 1 time: 1475
Cycle 2 time: 254
Cycle 0 time: 19
RW cycle time: 1748
Cycle 1 time: 1488
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1752
Cycle 1 time: 1579
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1836
Cycle 1 time: 743
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1006
Cycle 1 time: 1221
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1488
Cycle 1 time: 1602
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1866
Cycle 1 time: 1329
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1587
Cycle 1 time: 1861
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2120
Cycle 1 time: 1484
Cycle 2 time: 254
Cycle 0 time: 21
RW cycle time: 1759
Cycle 1 time: 1489
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1751
Cycle 1 time: 1256
clock 1049251 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 19983 | nb_rw_cycle_counter 6660 | nb_inter_pic_trame_counter 19982
Cycle 2 time: 248
Cycle 0 time: 13
RW cycle time: 1517
Cycle 1 time: 900
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1161
Cycle 1 time: 839
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1100
Cycle 1 time: 971
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1232
Cycle 1 time: 912
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1177
Cycle 1 time: 1051
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1310
Cycle 1 time: 1603
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1865
Cycle 1 time: 861
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1118
Cycle 1 time: 1084
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1342
Cycle 1 time: 1122
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1374
Cycle 1 time: 1196
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1446
Cycle 1 time: 1564
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1824
Cycle 1 time: 1047
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1305
Cycle 1 time: 1338
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1596
Cycle 1 time: 1061
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1318
Cycle 1 time: 719
clock 1051267 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 20028 | nb_rw_cycle_counter 6675 | nb_inter_pic_trame_counter 20027
Cycle 2 time: 251
Cycle 0 time: 13
RW cycle time: 983
Cycle 1 time: 912
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 1059
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1309
Cycle 1 time: 932
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1192
Cycle 1 time: 1686
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1947
Cycle 1 time: 984
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 998
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1250
Cycle 1 time: 1068
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1317
Cycle 1 time: 1749
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2011
Cycle 1 time: 1857
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2116
Cycle 1 time: 1544
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1811
Cycle 1 time: 1605
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1865
Cycle 1 time: 1373
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1633
clock 1053304 ms | mcu 0 | user time 1496 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 20066 | nb_rw_cycle_counter 6688 | nb_inter_pic_trame_counter 20065
Cycle 1 time: 1502
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1756
Cycle 1 time: 1685
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1950
Cycle 1 time: 1482
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1738
Cycle 1 time: 1341
Cycle 2 time: 231
Cycle 0 time: 20
RW cycle time: 1592
Cycle 1 time: 1490
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1752
Cycle 1 time: 1802
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2062
Cycle 1 time: 1324
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1582
Cycle 1 time: 2130
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2388
Cycle 1 time: 1490
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1753
Cycle 1 time: 1804
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2062
Cycle 1 time: 1143
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1406
Cycle 1 time: 1393
clock 1055322 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 20100 | nb_rw_cycle_counter 6699 | nb_inter_pic_trame_counter 20099
Cycle 2 time: 250
Cycle 0 time: 14
RW cycle time: 1657
Cycle 1 time: 1648
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1911
Cycle 1 time: 1365
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1630
Cycle 1 time: 1569
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1837
Cycle 1 time: 1638
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1902
Cycle 1 time: 1161
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1426
Cycle 1 time: 1370
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1630
Cycle 1 time: 1673
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1930
Cycle 1 time: 1512
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1775
Cycle 1 time: 1416
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1675
Cycle 1 time: 1579
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1834
Cycle 1 time: 1761
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2019
clock 1057381 ms | mcu 0 | user time 993 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 20135 | nb_rw_cycle_counter 6711 | nb_inter_pic_trame_counter 20134
Cycle 1 time: 999
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1255
Cycle 1 time: 1264
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1535
Cycle 1 time: 851
Cycle 2 time: 246
Cycle 0 time: 23
RW cycle time: 1120
Cycle 1 time: 976
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1245
Cycle 1 time: 1669
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1934
Cycle 1 time: 2200
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2459
Cycle 1 time: 898
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1163
Cycle 1 time: 1117
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1379
Cycle 1 time: 998
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1262
Cycle 1 time: 1361
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1623
Cycle 1 time: 1013
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1275
Cycle 1 time: 1338
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1599
Cycle 1 time: 1931
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2186
clock 1059457 ms | mcu 0 | user time 1718 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 20174 | nb_rw_cycle_counter 6724 | nb_inter_pic_trame_counter 20173
Cycle 1 time: 1725
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1996
Cycle 1 time: 906
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1171
Cycle 1 time: 912
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1166
Cycle 1 time: 1762
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2021
Cycle 1 time: 1356
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1619
Cycle 1 time: 1036
Cycle 2 time: 289
Cycle 0 time: 17
RW cycle time: 1342
Cycle 1 time: 1849
Cycle 2 time: 254
Cycle 0 time: 19
RW cycle time: 2122
Cycle 1 time: 1413
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1674
Cycle 1 time: 1034
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1295
Cycle 1 time: 920
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1171
Cycle 1 time: 1107
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1361
Cycle 1 time: 1692
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1949
Cycle 1 time: 1371
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1625
Cycle 1 time: 1046
clock 1061464 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 20214 | nb_rw_cycle_counter 6737 | nb_inter_pic_trame_counter 20213
Cycle 2 time: 243
Cycle 0 time: 13
RW cycle time: 1302
Cycle 1 time: 1497
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1756
Cycle 1 time: 1281
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1536
Cycle 1 time: 1151
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1412
Cycle 1 time: 1320
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1577
Cycle 1 time: 1649
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1904
Cycle 1 time: 971
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1232
Cycle 1 time: 1109
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1366
Cycle 1 time: 896
Cycle 2 time: 281
Cycle 0 time: 17
RW cycle time: 1194
Cycle 1 time: 1118
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1375
Cycle 1 time: 1559
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1819
Cycle 1 time: 1118
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1377
Cycle 1 time: 1201
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1459
Cycle 1 time: 1678
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1947
clock 1063547 ms | mcu 0 | user time 848 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 20255 | nb_rw_cycle_counter 6751 | nb_inter_pic_trame_counter 20254
Cycle 1 time: 854
Cycle 2 time: 261
Cycle 0 time: 18
RW cycle time: 1133
Cycle 1 time: 1397
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1656
Cycle 1 time: 1326
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1584
Cycle 1 time: 993
Cycle 2 time: 269
Cycle 0 time: 18
RW cycle time: 1280
Cycle 1 time: 1447
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1709
Cycle 1 time: 1194
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1448
Cycle 1 time: 1136
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1388
Cycle 1 time: 1645
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1900
Cycle 1 time: 1069
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1319
Cycle 1 time: 1180
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1436
Cycle 1 time: 1494
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1751
Cycle 1 time: 1745
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 2004
Cycle 1 time: 1198
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1457
clock 1065582 ms | mcu 0 | user time 1133 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 20294 | nb_rw_cycle_counter 6764 | nb_inter_pic_trame_counter 20293
Cycle 1 time: 1140
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1392
Cycle 1 time: 1188
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1444
Cycle 1 time: 790
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1040
Cycle 1 time: 1186
Cycle 2 time: 281
Cycle 0 time: 18
RW cycle time: 1485
Cycle 1 time: 1028
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1286
Cycle 1 time: 1078
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1334
Cycle 1 time: 1232
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1489
Cycle 1 time: 1034
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1287
Cycle 1 time: 1205
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1458
Cycle 1 time: 1294
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1555
Cycle 1 time: 1290
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1557
Cycle 1 time: 1705
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1964
Cycle 1 time: 1133
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1387
Cycle 1 time: 1516
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1776
clock 1067660 ms | mcu 0 | user time 1467 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 20336 | nb_rw_cycle_counter 6778 | nb_inter_pic_trame_counter 20335
Cycle 1 time: 1473
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1733
Cycle 1 time: 1442
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1696
Cycle 1 time: 1589
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1847
Cycle 1 time: 1437
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1688
Cycle 1 time: 1210
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1461
Cycle 1 time: 1866
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 2128
Cycle 1 time: 1094
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1350
Cycle 1 time: 1181
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1432
Cycle 1 time: 866
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 1183
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1438
Cycle 1 time: 872
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 1094
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1355
Cycle 1 time: 1560
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1820
clock 1069662 ms | mcu 0 | user time 1296 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 20375 | nb_rw_cycle_counter 6791 | nb_inter_pic_trame_counter 20374
Cycle 1 time: 1302
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1557
Cycle 1 time: 1037
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1298
Cycle 1 time: 1194
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1447
Cycle 1 time: 1649
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1910
Cycle 1 time: 1344
Cycle 2 time: 233
Cycle 0 time: 19
RW cycle time: 1596
Cycle 1 time: 944
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1207
Cycle 1 time: 917
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 1085
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1336
Cycle 1 time: 1194
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1437
Cycle 1 time: 1406
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1663
Cycle 1 time: 1787
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2045
Cycle 1 time: 2110
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2367
Cycle 1 time: 1453
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1709
clock 1071700 ms | mcu 0 | user time 942 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 20414 | nb_rw_cycle_counter 6804 | nb_inter_pic_trame_counter 20413
Cycle 1 time: 947
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1198
Cycle 1 time: 768
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1022
Cycle 1 time: 1138
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1400
Cycle 1 time: 990
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1261
Cycle 1 time: 1184
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1442
Cycle 1 time: 1247
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1499
Cycle 1 time: 1962
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2217
Cycle 1 time: 1604
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1874
Cycle 1 time: 1276
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1542
Cycle 1 time: 1011
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1265
Cycle 1 time: 1101
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1358
Cycle 1 time: 1750
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2002
Cycle 1 time: 1407
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1664
clock 1073754 ms | mcu 0 | user time 1735 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 20453 | nb_rw_cycle_counter 6817 | nb_inter_pic_trame_counter 20452
Cycle 1 time: 1741
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1992
Cycle 1 time: 1223
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1486
Cycle 1 time: 1325
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1577
Cycle 1 time: 1191
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1447
Cycle 1 time: 1075
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1331
Cycle 1 time: 1329
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1586
Cycle 1 time: 1453
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1710
Cycle 1 time: 1518
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1778
Cycle 1 time: 1535
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1807
Cycle 1 time: 1199
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1453
Cycle 1 time: 885
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1148
Cycle 1 time: 1293
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1546
Cycle 1 time: 973
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1229
Cycle 1 time: 1436
clock 1075756 ms | mcu 0 | user time 233 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 20493 | nb_rw_cycle_counter 6830 | nb_inter_pic_trame_counter 20492
Cycle 2 time: 240
Cycle 0 time: 13
RW cycle time: 1689
Cycle 1 time: 1324
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1585
Cycle 1 time: 1676
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1929
Cycle 1 time: 1496
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1763
Cycle 1 time: 1535
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1794
Cycle 1 time: 1333
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1586
Cycle 1 time: 1804
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2061
Cycle 1 time: 2133
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2393
Cycle 1 time: 1969
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2229
Cycle 1 time: 1294
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1555
Cycle 1 time: 1417
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1673
clock 1077757 ms | mcu 0 | user time 1418 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 20525 | nb_rw_cycle_counter 6841 | nb_inter_pic_trame_counter 20524
Cycle 1 time: 1424
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1677
Cycle 1 time: 1586
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1838
Cycle 1 time: 1340
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1599
Cycle 1 time: 937
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 1198
Cycle 1 time: 979
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1239
Cycle 1 time: 1334
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1602
Cycle 1 time: 968
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1224
Cycle 1 time: 804
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1064
Cycle 1 time: 984
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1241
Cycle 1 time: 1244
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1501
Cycle 1 time: 1381
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1642
Cycle 1 time: 1544
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1808
Cycle 1 time: 1509
Cycle 2 time: 355
Cycle 0 time: 21
RW cycle time: 1885
Cycle 1 time: 1537
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1795
clock 1079872 ms | mcu 0 | user time 1254 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 20567 | nb_rw_cycle_counter 6855 | nb_inter_pic_trame_counter 20566
Cycle 1 time: 1260
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1509
Cycle 1 time: 1059
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1315
Cycle 1 time: 1701
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1961
Cycle 1 time: 1811
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2068
Cycle 1 time: 1748
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2007
Cycle 1 time: 1268
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1530
Cycle 1 time: 1142
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1403
Cycle 1 time: 915
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 1070
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1332
Cycle 1 time: 640
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 903
Cycle 1 time: 1261
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1524
Cycle 1 time: 1196
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1449
Cycle 1 time: 1448
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1707
clock 1081899 ms | mcu 0 | user time 1643 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 20606 | nb_rw_cycle_counter 6868 | nb_inter_pic_trame_counter 20605
Cycle 1 time: 1649
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1911
Cycle 1 time: 1496
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1761
Cycle 1 time: 1730
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1994
Cycle 1 time: 1261
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1519
Cycle 1 time: 1063
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1324
Cycle 1 time: 1146
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1400
Cycle 1 time: 1203
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1461
Cycle 1 time: 1536
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1797
Cycle 1 time: 1570
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1829
Cycle 1 time: 1661
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1916
Cycle 1 time: 1208
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1469
Cycle 1 time: 1655
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1917
clock 1083920 ms | mcu 0 | user time 1559 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 20642 | nb_rw_cycle_counter 6880 | nb_inter_pic_trame_counter 20641
Cycle 1 time: 1565
Cycle 2 time: 238
Cycle 0 time: 22
RW cycle time: 1825
Cycle 1 time: 1543
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1803
Cycle 1 time: 1790
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 2055
Cycle 1 time: 1901
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 2166
Cycle 1 time: 1071
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1331
Cycle 1 time: 1374
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1634
Cycle 1 time: 1610
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1868
Cycle 1 time: 1474
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1738
Cycle 1 time: 1825
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2083
Cycle 1 time: 1491
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1750
Cycle 1 time: 1570
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1830
clock 1085920 ms | mcu 0 | user time 1472 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 20675 | nb_rw_cycle_counter 6891 | nb_inter_pic_trame_counter 20674
Cycle 1 time: 1478
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1737
Cycle 1 time: 1726
Cycle 2 time: 257
Cycle 0 time: 20
RW cycle time: 2003
Cycle 1 time: 2038
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2298
Cycle 1 time: 1320
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1580
Cycle 1 time: 1643
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1903
Cycle 1 time: 1533
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1792
Cycle 1 time: 2111
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 2374
Cycle 1 time: 1882
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2140
Cycle 1 time: 1659
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1919
Cycle 1 time: 1652
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1908
Cycle 1 time: 1588
clock 1087921 ms | mcu 0 | user time 247 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 20706 | nb_rw_cycle_counter 6901 | nb_inter_pic_trame_counter 20705
Cycle 2 time: 254
Cycle 0 time: 13
RW cycle time: 1855
Cycle 1 time: 1740
Cycle 2 time: 248
Cycle 0 time: 23
RW cycle time: 2011
Cycle 1 time: 1318
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1579
Cycle 1 time: 1456
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1720
Cycle 1 time: 923
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1187
Cycle 1 time: 1572
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1833
Cycle 1 time: 1680
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1941
Cycle 1 time: 1412
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1669
Cycle 1 time: 1543
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1806
Cycle 1 time: 1426
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1694
Cycle 1 time: 1947
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 2202
Cycle 1 time: 2145
clock 1089925 ms | mcu 0 | user time 231 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 20739 | nb_rw_cycle_counter 6912 | nb_inter_pic_trame_counter 20738
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2398
Cycle 1 time: 1311
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1569
Cycle 1 time: 1273
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1525
Cycle 1 time: 1606
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1856
Cycle 1 time: 1574
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1833
Cycle 1 time: 1432
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1699
Cycle 1 time: 2278
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2534
Cycle 1 time: 1973
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2227
Cycle 1 time: 1678
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1937
Cycle 1 time: 1619
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1880
Cycle 1 time: 1888
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2146
clock 1092030 ms | mcu 0 | user time 1822 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 20771 | nb_rw_cycle_counter 6923 | nb_inter_pic_trame_counter 20770
Cycle 1 time: 1828
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 2077
Cycle 1 time: 1566
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1829
Cycle 1 time: 1249
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1508
Cycle 1 time: 1496
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1756
Cycle 1 time: 1527
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1787
Cycle 1 time: 1337
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1592
Cycle 1 time: 1766
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 2027
Cycle 1 time: 1470
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1728
Cycle 1 time: 1922
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 2188
Cycle 1 time: 1640
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1899
Cycle 1 time: 1420
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1674
Cycle 1 time: 1315
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1569
clock 1094190 ms | mcu 0 | user time 1784 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 20807 | nb_rw_cycle_counter 6935 | nb_inter_pic_trame_counter 20806
Cycle 1 time: 1790
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 2054
Cycle 1 time: 1491
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1758
Cycle 1 time: 1308
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1562
Cycle 1 time: 868
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 924
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1184
Cycle 1 time: 1128
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1387
Cycle 1 time: 1128
Cycle 2 time: 238
Cycle 0 time: 21
RW cycle time: 1387
Cycle 1 time: 1763
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 2034
Cycle 1 time: 972
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1227
Cycle 1 time: 1418
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1678
Cycle 1 time: 1440
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1702
Cycle 1 time: 1644
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1906
Cycle 1 time: 1500
Cycle 2 time: 300
Cycle 0 time: 18
RW cycle time: 1818
clock 1096197 ms | mcu 0 | user time 1046 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 20846 | nb_rw_cycle_counter 6948 | nb_inter_pic_trame_counter 20845
Cycle 1 time: 1052
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1314
Cycle 1 time: 916
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1187
Cycle 1 time: 1116
Cycle 2 time: 265
Cycle 0 time: 18
RW cycle time: 1399
Cycle 1 time: 1107
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1374
Cycle 1 time: 1224
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1485
Cycle 1 time: 739
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 1362
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1618
Cycle 1 time: 1599
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1859
Cycle 1 time: 1495
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1746
Cycle 1 time: 1601
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1858
Cycle 1 time: 1134
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1391
Cycle 1 time: 1653
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1908
Cycle 1 time: 961
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1215
Cycle 1 time: 1478
clock 1098200 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 20886 | nb_rw_cycle_counter 6961 | nb_inter_pic_trame_counter 20885
Cycle 2 time: 250
Cycle 0 time: 13
RW cycle time: 1741
Cycle 1 time: 1127
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1390
Cycle 1 time: 985
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1245
Cycle 1 time: 720
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 984
Cycle 1 time: 1531
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1782
Cycle 1 time: 1356
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1608
Cycle 1 time: 578
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 831
Cycle 1 time: 2034
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 2284
Cycle 1 time: 1880
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 2144
Cycle 1 time: 1502
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1753
Cycle 1 time: 2256
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2515
Cycle 1 time: 1328
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1588
Cycle 1 time: 1297
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1554
clock 1100303 ms | mcu 0 | user time 1336 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 20924 | nb_rw_cycle_counter 6974 | nb_inter_pic_trame_counter 20923
Cycle 1 time: 1343
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1595
Cycle 1 time: 1032
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1284
Cycle 1 time: 2275
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 2546
Cycle 1 time: 1295
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1552
Cycle 1 time: 1138
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1398
Cycle 1 time: 1428
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1681
Cycle 1 time: 1573
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1823
Cycle 1 time: 1746
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2004
Cycle 1 time: 1446
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1707
Cycle 1 time: 995
Cycle 2 time: 234
Cycle 0 time: 21
RW cycle time: 1250
Cycle 1 time: 1453
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1711
Cycle 1 time: 1159
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1420
Cycle 1 time: 849
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1108
clock 1102376 ms | mcu 0 | user time 990 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 20963 | nb_rw_cycle_counter 6987 | nb_inter_pic_trame_counter 20962
Cycle 1 time: 996
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1252
Cycle 1 time: 1198
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1453
Cycle 1 time: 1520
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1784
Cycle 1 time: 1301
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1553
Cycle 1 time: 1409
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1660
Cycle 1 time: 1424
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1677
Cycle 1 time: 1681
Cycle 2 time: 347
Cycle 0 time: 17
RW cycle time: 2045
Cycle 1 time: 1583
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1839
Cycle 1 time: 1338
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1595
Cycle 1 time: 1430
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1691
Cycle 1 time: 1343
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1601
Cycle 1 time: 1173
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1429
Cycle 1 time: 1066
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1330
clock 1104453 ms | mcu 0 | user time 846 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 21002 | nb_rw_cycle_counter 7000 | nb_inter_pic_trame_counter 21001
Cycle 1 time: 852
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1115
Cycle 1 time: 983
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1243
Cycle 1 time: 780
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1042
Cycle 1 time: 851
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 985
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1246
Cycle 1 time: 1060
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1316
Cycle 1 time: 994
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1256
Cycle 1 time: 1124
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1385
Cycle 1 time: 988
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1249
Cycle 1 time: 1719
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1974
Cycle 1 time: 1694
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1949
Cycle 1 time: 1438
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1694
Cycle 1 time: 911
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1166
Cycle 1 time: 884
Cycle 2 time: 247
Cycle 0 time: 15
RW cycle time: 1146
Cycle 1 time: 938
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1195
clock 1106480 ms | mcu 0 | user time 1029 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 21047 | nb_rw_cycle_counter 7015 | nb_inter_pic_trame_counter 21046
Cycle 1 time: 1035
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1294
Cycle 1 time: 708
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 965
Cycle 1 time: 785
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1050
Cycle 1 time: 897
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1154
Cycle 1 time: 1431
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1685
Cycle 1 time: 1895
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2149
Cycle 1 time: 923
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 509
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 763
Cycle 1 time: 1384
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1642
Cycle 1 time: 1543
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1807
Cycle 1 time: 983
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1245
Cycle 1 time: 1442
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1704
Cycle 1 time: 1129
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1391
Cycle 1 time: 368
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 623
Cycle 1 time: 986
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1240
Cycle 1 time: 1067
clock 1108497 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 21093 | nb_rw_cycle_counter 7030 | nb_inter_pic_trame_counter 21092
Cycle 2 time: 245
Cycle 0 time: 13
RW cycle time: 1325
Cycle 1 time: 990
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1250
Cycle 1 time: 1110
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1374
Cycle 1 time: 1322
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1578
Cycle 1 time: 1028
Cycle 2 time: 227
Cycle 0 time: 18
RW cycle time: 1273
Cycle 1 time: 1215
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1475
Cycle 1 time: 988
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1244
Cycle 1 time: 635
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 894
Cycle 1 time: 1486
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1742
Cycle 1 time: 1063
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1319
Cycle 1 time: 1167
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1430
Cycle 1 time: 2560
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 2813
Cycle 1 time: 1564
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1818
Cycle 1 time: 1252
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1509
clock 1110584 ms | mcu 0 | user time 1129 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 21134 | nb_rw_cycle_counter 7044 | nb_inter_pic_trame_counter 21133
Cycle 1 time: 1136
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1397
Cycle 1 time: 1470
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1722
Cycle 1 time: 1915
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2174
Cycle 1 time: 1046
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1303
Cycle 1 time: 998
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1255
Cycle 1 time: 836
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1093
Cycle 1 time: 1080
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1334
Cycle 1 time: 1546
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1802
Cycle 1 time: 857
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1118
Cycle 1 time: 920
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 1035
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1290
Cycle 1 time: 1333
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1590
Cycle 1 time: 1971
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2224
Cycle 1 time: 1408
clock 1112584 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 21174 | nb_rw_cycle_counter 7057 | nb_inter_pic_trame_counter 21173
Cycle 2 time: 250
Cycle 0 time: 13
RW cycle time: 1671
Cycle 1 time: 1165
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1423
Cycle 1 time: 1006
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1263
Cycle 1 time: 1400
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1656
Cycle 1 time: 917
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 721
Cycle 2 time: 253
Cycle 0 time: 21
RW cycle time: 995
Cycle 1 time: 1034
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1289
Cycle 1 time: 1224
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1479
Cycle 1 time: 975
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 785
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1040
Cycle 1 time: 1709
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1970
Cycle 1 time: 1479
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1747
Cycle 1 time: 1862
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 2124
Cycle 1 time: 1201
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1462
clock 1114638 ms | mcu 0 | user time 1665 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 21215 | nb_rw_cycle_counter 7071 | nb_inter_pic_trame_counter 21214
Cycle 1 time: 1672
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1926
Cycle 1 time: 1381
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1647
Cycle 1 time: 1373
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1640
Cycle 1 time: 1353
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1619
Cycle 1 time: 1372
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1633
Cycle 1 time: 1128
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1396
Cycle 1 time: 1571
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1831
Cycle 1 time: 1722
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1978
Cycle 1 time: 1330
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1587
Cycle 1 time: 1491
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1758
Cycle 1 time: 1234
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1487
Cycle 1 time: 2046
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 2301
clock 1116731 ms | mcu 0 | user time 1791 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 21251 | nb_rw_cycle_counter 7083 | nb_inter_pic_trame_counter 21250
Cycle 1 time: 1797
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2056
Cycle 1 time: 1402
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1659
Cycle 1 time: 1965
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2228
Cycle 1 time: 1122
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1383
Cycle 1 time: 1321
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1588
Cycle 1 time: 1289
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1555
Cycle 1 time: 2134
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2392
Cycle 1 time: 1302
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1564
Cycle 1 time: 2158
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2418
Cycle 1 time: 1744
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1996
Cycle 1 time: 783
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 1629
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1898
clock 1118867 ms | mcu 0 | user time 1367 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 21287 | nb_rw_cycle_counter 7095 | nb_inter_pic_trame_counter 21286
Cycle 1 time: 1373
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1625
Cycle 1 time: 1213
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1477
Cycle 1 time: 1263
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1519
Cycle 1 time: 1966
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 2224
Cycle 1 time: 1580
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1846
Cycle 1 time: 1854
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 2118
Cycle 1 time: 1840
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 2101
Cycle 1 time: 1988
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 2237
Cycle 1 time: 1518
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1775
Cycle 1 time: 698
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 954
Cycle 1 time: 1590
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1850
clock 1120899 ms | mcu 0 | user time 1958 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 21320 | nb_rw_cycle_counter 7106 | nb_inter_pic_trame_counter 21319
Cycle 1 time: 1964
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2223
Cycle 1 time: 1404
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1659
Cycle 1 time: 1760
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2020
Cycle 1 time: 1660
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1917
Cycle 1 time: 1298
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1557
Cycle 1 time: 1550
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1821
Cycle 1 time: 1697
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1956
Cycle 1 time: 1690
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1946
Cycle 1 time: 1252
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1506
Cycle 1 time: 1333
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1588
Cycle 1 time: 1809
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2066
Cycle 1 time: 868
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1120
clock 1122960 ms | mcu 0 | user time 1187 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 21356 | nb_rw_cycle_counter 7118 | nb_inter_pic_trame_counter 21355
Cycle 1 time: 1193
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1444
Cycle 1 time: 1991
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 2240
Cycle 1 time: 1587
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1841
Cycle 1 time: 1477
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1742
Cycle 1 time: 1407
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1669
Cycle 1 time: 1390
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1647
Cycle 1 time: 1534
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1793
Cycle 1 time: 2132
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 2392
Cycle 1 time: 1762
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 2026
Cycle 1 time: 938
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1203
Cycle 1 time: 1507
Cycle 2 time: 346
Cycle 0 time: 17
RW cycle time: 1870
Cycle 1 time: 1237
clock 1124975 ms | mcu 0 | user time 231 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 21390 | nb_rw_cycle_counter 7129 | nb_inter_pic_trame_counter 21389
Cycle 2 time: 238
Cycle 0 time: 13
RW cycle time: 1488
Cycle 1 time: 1069
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1337
Cycle 1 time: 910
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1175
Cycle 1 time: 1122
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1376
Cycle 1 time: 1366
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1631
Cycle 1 time: 1366
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1627
Cycle 1 time: 1357
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 1625
Cycle 1 time: 1622
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1888
Cycle 1 time: 822
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1078
Cycle 1 time: 1068
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1321
Cycle 1 time: 994
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1259
Cycle 1 time: 1527
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1788
Cycle 1 time: 929
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1189
Cycle 1 time: 857
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1123
Cycle 1 time: 1051
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1315
clock 1127098 ms | mcu 0 | user time 1486 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 21434 | nb_rw_cycle_counter 7144 | nb_inter_pic_trame_counter 21433
Cycle 1 time: 1492
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1755
Cycle 1 time: 1523
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1791
Cycle 1 time: 1260
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1526
Cycle 1 time: 1536
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1792
Cycle 1 time: 2100
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 2363
Cycle 1 time: 1434
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1702
Cycle 1 time: 1607
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1876
Cycle 1 time: 1033
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1302
Cycle 1 time: 1411
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1675
Cycle 1 time: 1313
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1577
Cycle 1 time: 1616
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1878
Cycle 1 time: 1444
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1707
clock 1129194 ms | mcu 0 | user time 1495 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 21470 | nb_rw_cycle_counter 7156 | nb_inter_pic_trame_counter 21469
Cycle 1 time: 1502
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1755
Cycle 1 time: 924
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 1618
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1883
Cycle 1 time: 1445
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1706
Cycle 1 time: 1091
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1354
Cycle 1 time: 988
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1258
Cycle 1 time: 1656
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1912
Cycle 1 time: 1610
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1870
Cycle 1 time: 2192
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 2444
Cycle 1 time: 1394
Cycle 2 time: 235
Cycle 0 time: 20
RW cycle time: 1649
Cycle 1 time: 1636
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1900
Cycle 1 time: 1163
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1425
clock 1131246 ms | mcu 0 | user time 1682 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 21506 | nb_rw_cycle_counter 7168 | nb_inter_pic_trame_counter 21505
Cycle 1 time: 1688
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1949
Cycle 1 time: 1296
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1560
Cycle 1 time: 1614
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1876
Cycle 1 time: 1608
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1868
Cycle 1 time: 1134
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1383
Cycle 1 time: 1324
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1581
Cycle 1 time: 1500
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1761
Cycle 1 time: 1283
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1554
Cycle 1 time: 1447
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1715
Cycle 1 time: 1562
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1824
Cycle 1 time: 1791
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 2057
Cycle 1 time: 1489
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1750
clock 1133277 ms | mcu 0 | user time 1113 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 21542 | nb_rw_cycle_counter 7180 | nb_inter_pic_trame_counter 21541
Cycle 1 time: 1119
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1378
Cycle 1 time: 1052
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1305
Cycle 1 time: 1283
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1541
Cycle 1 time: 1071
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1335
Cycle 1 time: 1644
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1907
Cycle 1 time: 1145
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1403
Cycle 1 time: 1535
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1797
Cycle 1 time: 1346
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1607
Cycle 1 time: 1731
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1993
Cycle 1 time: 1315
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1580
Cycle 1 time: 1496
Cycle 2 time: 232
Cycle 0 time: 20
RW cycle time: 1748
Cycle 1 time: 1643
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1903
clock 1135280 ms | mcu 0 | user time 1645 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 21578 | nb_rw_cycle_counter 7192 | nb_inter_pic_trame_counter 21577
Cycle 1 time: 1652
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1918
Cycle 1 time: 1623
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1887
Cycle 1 time: 1575
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1841
Cycle 1 time: 1594
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1853
Cycle 1 time: 1761
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 2033
Cycle 1 time: 1709
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1978
Cycle 1 time: 1352
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1611
Cycle 1 time: 1631
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1888
Cycle 1 time: 1676
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1928
Cycle 1 time: 1781
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2043
Cycle 1 time: 1304
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1566
clock 1137293 ms | mcu 0 | user time 1228 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 21611 | nb_rw_cycle_counter 7203 | nb_inter_pic_trame_counter 21610
Cycle 1 time: 1234
Cycle 2 time: 247
Cycle 0 time: 23
RW cycle time: 1504
Cycle 1 time: 2001
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 2266
Cycle 1 time: 1447
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1717
Cycle 1 time: 1555
Cycle 2 time: 239
Cycle 0 time: 22
RW cycle time: 1816
Cycle 1 time: 1490
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1757
Cycle 1 time: 1247
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1510
Cycle 1 time: 1376
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1632
Cycle 1 time: 1633
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1893
Cycle 1 time: 1338
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1597
Cycle 1 time: 1283
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1541
Cycle 1 time: 1369
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1631
Cycle 1 time: 2148
clock 1139295 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 21645 | nb_rw_cycle_counter 7214 | nb_inter_pic_trame_counter 21644
Cycle 2 time: 249
Cycle 0 time: 13
RW cycle time: 2410
Cycle 1 time: 1111
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1368
Cycle 1 time: 1794
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 2062
Cycle 1 time: 1526
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1795
Cycle 1 time: 1371
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1630
Cycle 1 time: 1089
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1350
Cycle 1 time: 1737
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 2001
Cycle 1 time: 1886
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 2150
Cycle 1 time: 1175
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1437
Cycle 1 time: 1349
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1617
Cycle 1 time: 1513
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1778
Cycle 1 time: 1331
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1594
clock 1141301 ms | mcu 0 | user time 1254 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 21680 | nb_rw_cycle_counter 7226 | nb_inter_pic_trame_counter 21679
Cycle 1 time: 1260
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1520
Cycle 1 time: 1420
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1687
Cycle 1 time: 1640
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1901
Cycle 1 time: 1728
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1989
Cycle 1 time: 2035
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 2300
Cycle 1 time: 1420
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1679
Cycle 1 time: 1173
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1434
Cycle 1 time: 1856
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 2114
Cycle 1 time: 1127
Cycle 2 time: 244
Cycle 0 time: 23
RW cycle time: 1394
Cycle 1 time: 1405
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1667
Cycle 1 time: 1479
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1743
Cycle 1 time: 1125
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1385
clock 1143352 ms | mcu 0 | user time 955 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 21716 | nb_rw_cycle_counter 7238 | nb_inter_pic_trame_counter 21715
Cycle 1 time: 961
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1221
Cycle 1 time: 1792
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 2054
Cycle 1 time: 2058
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 2320
Cycle 1 time: 1413
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 1683
Cycle 1 time: 1481
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1747
Cycle 1 time: 1561
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1826
Cycle 1 time: 1427
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 1689
Cycle 1 time: 1182
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1428
Cycle 1 time: 1389
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1659
Cycle 1 time: 1485
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 1750
Cycle 1 time: 1354
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1613
Cycle 1 time: 1412
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1677
clock 1145473 ms | mcu 0 | user time 1493 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 21752 | nb_rw_cycle_counter 7250 | nb_inter_pic_trame_counter 21751
Cycle 1 time: 1499
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1754
Cycle 1 time: 1311
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1575
Cycle 1 time: 1417
Cycle 2 time: 251
Cycle 0 time: 23
RW cycle time: 1691
Cycle 1 time: 1180
Cycle 2 time: 230
Cycle 0 time: 19
RW cycle time: 1429
Cycle 1 time: 1553
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1820
Cycle 1 time: 984
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1250
Cycle 1 time: 1116
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1376
Cycle 1 time: 1133
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1394
Cycle 1 time: 1269
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1538
Cycle 1 time: 1413
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1677
Cycle 1 time: 1258
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1518
Cycle 1 time: 1908
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 2169
Cycle 1 time: 1368
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1623
clock 1147529 ms | mcu 0 | user time 1246 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 21791 | nb_rw_cycle_counter 7263 | nb_inter_pic_trame_counter 21790
Cycle 1 time: 1253
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1513
Cycle 1 time: 1226
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1483
Cycle 1 time: 1407
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1665
Cycle 1 time: 1123
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1384
Cycle 1 time: 1135
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1401
Cycle 1 time: 1769
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 2035
Cycle 1 time: 1398
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1655
Cycle 1 time: 1112
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1369
Cycle 1 time: 1132
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1388
Cycle 1 time: 1342
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1600
Cycle 1 time: 1271
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1526
Cycle 1 time: 1329
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1591
Cycle 1 time: 2033
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2294
clock 1149605 ms | mcu 0 | user time 1094 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 21830 | nb_rw_cycle_counter 7276 | nb_inter_pic_trame_counter 21829
Cycle 1 time: 1100
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1361
Cycle 1 time: 1728
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1990
Cycle 1 time: 1367
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1621
Cycle 1 time: 1393
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1652
Cycle 1 time: 973
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1227
Cycle 1 time: 1061
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1320
Cycle 1 time: 1548
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1807
Cycle 1 time: 643
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 898
Cycle 1 time: 1599
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1860
Cycle 1 time: 1148
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1406
Cycle 1 time: 1851
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 2111
Cycle 1 time: 1835
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 2101
Cycle 1 time: 786
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1043
clock 1151690 ms | mcu 0 | user time 1555 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 21869 | nb_rw_cycle_counter 7289 | nb_inter_pic_trame_counter 21868
Cycle 1 time: 1561
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1818
Cycle 1 time: 1073
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1336
Cycle 1 time: 906
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1166
Cycle 1 time: 1068
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1323
Cycle 1 time: 1536
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1792
Cycle 1 time: 1012
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1281
Cycle 1 time: 1376
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1636
Cycle 1 time: 969
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1228
Cycle 1 time: 977
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1233
Cycle 1 time: 988
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1255
Cycle 1 time: 766
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1024
Cycle 1 time: 1142
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1400
Cycle 1 time: 927
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1192
Cycle 1 time: 1808
Cycle 2 time: 275
Cycle 0 time: 19
RW cycle time: 2102
Cycle 1 time: 1009
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1274
clock 1153789 ms | mcu 0 | user time 1480 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 21914 | nb_rw_cycle_counter 7304 | nb_inter_pic_trame_counter 21913
Cycle 1 time: 1486
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1748
Cycle 1 time: 995
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1253
Cycle 1 time: 1316
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1574
Cycle 1 time: 1196
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1453
Cycle 1 time: 1784
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 2048
Cycle 1 time: 1182
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1429
Cycle 1 time: 933
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1192
Cycle 1 time: 1189
Cycle 2 time: 230
Cycle 0 time: 19
RW cycle time: 1438
Cycle 1 time: 1577
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1832
Cycle 1 time: 1132
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1391
Cycle 1 time: 1345
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1600
Cycle 1 time: 1398
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1662
Cycle 1 time: 984
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 1254
Cycle 1 time: 1330
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1594
clock 1155960 ms | mcu 0 | user time 1722 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 21956 | nb_rw_cycle_counter 7318 | nb_inter_pic_trame_counter 21955
Cycle 1 time: 1729
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1991
Cycle 1 time: 1007
Cycle 2 time: 257
Cycle 0 time: 20
RW cycle time: 1284
Cycle 1 time: 1251
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1513
Cycle 1 time: 1580
Cycle 2 time: 251
Cycle 0 time: 21
RW cycle time: 1852
Cycle 1 time: 1330
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1586
Cycle 1 time: 1233
Cycle 2 time: 257
Cycle 0 time: 19
RW cycle time: 1509
Cycle 1 time: 905
Cycle 2 time: 268
Cycle 0 time: 19
RW cycle time: 1192
Cycle 1 time: 1356
Cycle 2 time: 245
Cycle 0 time: 24
RW cycle time: 1625
Cycle 1 time: 1487
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1750
Cycle 1 time: 759
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1018
Cycle 1 time: 802
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 857
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 1548
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1802
Cycle 1 time: 1114
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1373
clock 1157970 ms | mcu 0 | user time 1155 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 21998 | nb_rw_cycle_counter 7332 | nb_inter_pic_trame_counter 21997
Cycle 1 time: 1161
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1420
Cycle 1 time: 919
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1185
Cycle 1 time: 1336
Cycle 2 time: 263
Cycle 0 time: 23
RW cycle time: 1622
Cycle 1 time: 1017
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1282
Cycle 1 time: 1128
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1390
Cycle 1 time: 847
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 1035
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1295
Cycle 1 time: 1656
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1919
Cycle 1 time: 1622
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1883
Cycle 1 time: 1268
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1524
Cycle 1 time: 1869
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 2127
Cycle 1 time: 1308
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1566
Cycle 1 time: 1384
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1643
clock 1160010 ms | mcu 0 | user time 1588 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 22037 | nb_rw_cycle_counter 7345 | nb_inter_pic_trame_counter 22036
Cycle 1 time: 1594
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1848
Cycle 1 time: 1507
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1767
Cycle 1 time: 1244
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1506
Cycle 1 time: 992
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1257
Cycle 1 time: 841
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 1650
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1914
Cycle 1 time: 1454
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1715
Cycle 1 time: 1665
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1917
Cycle 1 time: 1108
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1372
Cycle 1 time: 733
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 994
Cycle 1 time: 1059
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1317
Cycle 1 time: 785
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1046
Cycle 1 time: 834
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1088
Cycle 1 time: 870
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1121
Cycle 1 time: 1220
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1484
clock 1162129 ms | mcu 0 | user time 1324 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 22082 | nb_rw_cycle_counter 7360 | nb_inter_pic_trame_counter 22081
Cycle 1 time: 1330
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1585
Cycle 1 time: 1983
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 2238
Cycle 1 time: 1202
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1467
Cycle 1 time: 1384
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1648
Cycle 1 time: 1699
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1960
Cycle 1 time: 1521
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1779
Cycle 1 time: 1075
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1335
Cycle 1 time: 1878
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 2143
Cycle 1 time: 1322
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1583
Cycle 1 time: 931
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1187
Cycle 1 time: 993
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1248
Cycle 1 time: 1135
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1388
Cycle 1 time: 1097
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1351
clock 1164238 ms | mcu 0 | user time 1507 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 22121 | nb_rw_cycle_counter 7373 | nb_inter_pic_trame_counter 22120
Cycle 1 time: 1513
Cycle 2 time: 221
Cycle 0 time: 16
RW cycle time: 1750
Cycle 1 time: 1205
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1453
Cycle 1 time: 1143
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1398
Cycle 1 time: 739
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 999
Cycle 1 time: 1267
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1533
Cycle 1 time: 1120
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1374
Cycle 1 time: 999
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1257
Cycle 1 time: 921
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 2019
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 2288
Cycle 1 time: 1140
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1402
Cycle 1 time: 1458
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1714
Cycle 1 time: 918
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 975
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1236
Cycle 1 time: 1321
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1583
Cycle 1 time: 1027
clock 1166248 ms | mcu 0 | user time 234 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 22164 | nb_rw_cycle_counter 7387 | nb_inter_pic_trame_counter 22163
Cycle 2 time: 240
Cycle 0 time: 14
RW cycle time: 1281
Cycle 1 time: 1252
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1517
Cycle 1 time: 1501
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1756
Cycle 1 time: 1132
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1398
Cycle 1 time: 1338
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1587
Cycle 1 time: 1046
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1299
Cycle 1 time: 1305
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1560
Cycle 1 time: 1399
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1656
Cycle 1 time: 1223
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1480
Cycle 1 time: 1511
Cycle 2 time: 276
Cycle 0 time: 18
RW cycle time: 1805
Cycle 1 time: 803
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1062
Cycle 1 time: 1022
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1278
Cycle 1 time: 995
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 1340
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1600
clock 1168268 ms | mcu 0 | user time 933 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 22205 | nb_rw_cycle_counter 7401 | nb_inter_pic_trame_counter 22204
Cycle 1 time: 939
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1198
Cycle 1 time: 1042
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1296
Cycle 1 time: 1603
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1862
Cycle 1 time: 1149
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1404
Cycle 1 time: 1011
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1275
Cycle 1 time: 1285
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1541
Cycle 1 time: 1838
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 2100
Cycle 1 time: 1485
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1739
Cycle 1 time: 1573
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1844
Cycle 1 time: 1236
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1491
Cycle 1 time: 1448
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1700
Cycle 1 time: 1675
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1943
Cycle 1 time: 972
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1234
clock 1170351 ms | mcu 0 | user time 1139 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 22244 | nb_rw_cycle_counter 7414 | nb_inter_pic_trame_counter 22243
Cycle 1 time: 1145
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1397
Cycle 1 time: 1512
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1764
Cycle 1 time: 1615
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1870
Cycle 1 time: 1510
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 1752
Cycle 1 time: 1536
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1797
Cycle 1 time: 1968
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2223
Cycle 1 time: 1771
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2033
Cycle 1 time: 1067
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1327
Cycle 1 time: 933
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1194
Cycle 1 time: 978
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1234
Cycle 1 time: 1213
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1478
Cycle 1 time: 1444
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1696
Cycle 1 time: 1247
clock 1172363 ms | mcu 0 | user time 247 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 22281 | nb_rw_cycle_counter 7426 | nb_inter_pic_trame_counter 22280
Cycle 2 time: 253
Cycle 0 time: 14
RW cycle time: 1514
Cycle 1 time: 1934
Cycle 2 time: 254
Cycle 0 time: 15
RW cycle time: 2203
Cycle 1 time: 1231
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1491
Cycle 1 time: 1653
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1910
Cycle 1 time: 1186
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1437
Cycle 1 time: 999
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1262
Cycle 1 time: 916
Cycle 2 time: 259
Cycle 0 time: 18
RW cycle time: 1193
Cycle 1 time: 1042
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1298
Cycle 1 time: 925
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1183
Cycle 1 time: 853
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 916
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 1063
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1320
Cycle 1 time: 1205
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1467
Cycle 1 time: 991
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1253
Cycle 1 time: 762
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1022
clock 1174390 ms | mcu 0 | user time 918 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 22325 | nb_rw_cycle_counter 7441 | nb_inter_pic_trame_counter 22324
Cycle 1 time: 924
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 866
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 885
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1140
Cycle 1 time: 1304
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1566
Cycle 1 time: 1241
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1495
Cycle 1 time: 1104
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1361
Cycle 1 time: 1293
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 1561
Cycle 1 time: 1357
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1615
Cycle 1 time: 958
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1216
Cycle 1 time: 1535
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1801
Cycle 1 time: 1250
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1514
Cycle 1 time: 892
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1153
Cycle 1 time: 1788
Cycle 2 time: 268
Cycle 0 time: 22
RW cycle time: 2078
Cycle 1 time: 1585
Cycle 2 time: 263
Cycle 0 time: 24
RW cycle time: 1872
clock 1176474 ms | mcu 0 | user time 1098 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 22367 | nb_rw_cycle_counter 7455 | nb_inter_pic_trame_counter 22366
Cycle 1 time: 1104
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1359
Cycle 1 time: 1364
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1628
Cycle 1 time: 1446
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1700
Cycle 1 time: 927
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1187
Cycle 1 time: 1626
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1889
Cycle 1 time: 1948
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2207
Cycle 1 time: 920
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 1412
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1666
Cycle 1 time: 1482
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1740
Cycle 1 time: 1348
Cycle 2 time: 227
Cycle 0 time: 15
RW cycle time: 1590
Cycle 1 time: 856
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 1455
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1712
Cycle 1 time: 1387
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1646
clock 1178538 ms | mcu 0 | user time 1122 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 22406 | nb_rw_cycle_counter 7468 | nb_inter_pic_trame_counter 22405
Cycle 1 time: 1128
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1385
Cycle 1 time: 1324
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1582
Cycle 1 time: 1271
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1532
Cycle 1 time: 1578
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 1840
Cycle 1 time: 1018
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1272
Cycle 1 time: 1224
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1492
Cycle 1 time: 1821
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 2086
Cycle 1 time: 1029
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1285
Cycle 1 time: 1135
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1406
Cycle 1 time: 1324
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1583
Cycle 1 time: 1062
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1319
Cycle 1 time: 853
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 1075
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1337
Cycle 1 time: 1589
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1855
clock 1180687 ms | mcu 0 | user time 1529 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 22448 | nb_rw_cycle_counter 7482 | nb_inter_pic_trame_counter 22447
Cycle 1 time: 1535
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1798
Cycle 1 time: 938
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1198
Cycle 1 time: 850
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1114
Cycle 1 time: 905
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1161
Cycle 1 time: 1225
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1488
Cycle 1 time: 1613
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1871
Cycle 1 time: 1395
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1656
Cycle 1 time: 1197
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1444
Cycle 1 time: 1171
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1434
Cycle 1 time: 1755
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 2023
Cycle 1 time: 1159
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1412
Cycle 1 time: 1275
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1542
Cycle 1 time: 937
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1197
Cycle 1 time: 1560
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1825
clock 1182809 ms | mcu 0 | user time 1587 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 22490 | nb_rw_cycle_counter 7496 | nb_inter_pic_trame_counter 22489
Cycle 1 time: 1593
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1864
Cycle 1 time: 1585
Cycle 2 time: 292
Cycle 0 time: 20
RW cycle time: 1897
Cycle 1 time: 800
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 1124
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1385
Cycle 1 time: 1335
Cycle 2 time: 244
Cycle 0 time: 35
RW cycle time: 1614
Cycle 1 time: 1029
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1296
Cycle 1 time: 1386
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1648
Cycle 1 time: 1106
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1371
Cycle 1 time: 1020
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1286
Cycle 1 time: 1570
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1833
Cycle 1 time: 1107
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1365
Cycle 1 time: 852
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 1275
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1527
Cycle 1 time: 1682
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1941
clock 1184888 ms | mcu 0 | user time 1180 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 22532 | nb_rw_cycle_counter 7510 | nb_inter_pic_trame_counter 22531
Cycle 1 time: 1186
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1437
Cycle 1 time: 1527
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1792
Cycle 1 time: 1517
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1772
Cycle 1 time: 1276
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1543
Cycle 1 time: 911
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1178
Cycle 1 time: 1400
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1656
Cycle 1 time: 1622
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1885
Cycle 1 time: 1885
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 2138
Cycle 1 time: 2057
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 2323
Cycle 1 time: 1037
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1291
Cycle 1 time: 1562
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1824
Cycle 1 time: 1672
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1934
clock 1186974 ms | mcu 0 | user time 1263 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 22568 | nb_rw_cycle_counter 7522 | nb_inter_pic_trame_counter 22567
Cycle 1 time: 1269
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1531
Cycle 1 time: 2020
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 2271
Cycle 1 time: 1563
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1822
Cycle 1 time: 1613
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1866
Cycle 1 time: 1484
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1750
Cycle 1 time: 1289
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1550
Cycle 1 time: 887
Cycle 2 time: 255
Cycle 0 time: 20
RW cycle time: 1162
Cycle 1 time: 830
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1094
Cycle 1 time: 856
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1122
Cycle 1 time: 689
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 944
Cycle 1 time: 980
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1239
Cycle 1 time: 802
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1062
Cycle 1 time: 1282
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1553
Cycle 1 time: 1115
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1380
clock 1189008 ms | mcu 0 | user time 1262 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 22610 | nb_rw_cycle_counter 7536 | nb_inter_pic_trame_counter 22609
Cycle 1 time: 1268
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1535
Cycle 1 time: 1354
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1618
Cycle 1 time: 1646
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1913
Cycle 1 time: 1333
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1593
Cycle 1 time: 1201
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1463
Cycle 1 time: 1270
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1540
Cycle 1 time: 1395
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1661
Cycle 1 time: 1281
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1544
Cycle 1 time: 1534
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1799
Cycle 1 time: 1074
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1335
Cycle 1 time: 1368
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1628
Cycle 1 time: 1002
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1261
Cycle 1 time: 1377
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1639
clock 1191065 ms | mcu 0 | user time 1297 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 22649 | nb_rw_cycle_counter 7549 | nb_inter_pic_trame_counter 22648
Cycle 1 time: 1303
Cycle 2 time: 295
Cycle 0 time: 17
RW cycle time: 1615
Cycle 1 time: 1129
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1373
Cycle 1 time: 1371
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1641
Cycle 1 time: 1253
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1513
Cycle 1 time: 866
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1129
Cycle 1 time: 1097
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1357
Cycle 1 time: 1061
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1320
Cycle 1 time: 1067
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1328
Cycle 1 time: 1797
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2056
Cycle 1 time: 1079
Cycle 2 time: 289
Cycle 0 time: 18
RW cycle time: 1386
Cycle 1 time: 1028
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1287
Cycle 1 time: 976
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1234
Cycle 1 time: 1132
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1395
Cycle 1 time: 1054
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1315
Cycle 1 time: 1064
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 1332
clock 1193160 ms | mcu 0 | user time 974 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 22694 | nb_rw_cycle_counter 7564 | nb_inter_pic_trame_counter 22693
Cycle 1 time: 981
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1239
Cycle 1 time: 1548
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1814
Cycle 1 time: 933
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1201
Cycle 1 time: 1585
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1856
Cycle 1 time: 1344
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1603
Cycle 1 time: 1527
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1794
Cycle 1 time: 1473
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1738
Cycle 1 time: 1124
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1386
Cycle 1 time: 1285
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1548
Cycle 1 time: 1686
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1956
Cycle 1 time: 2053
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2310
Cycle 1 time: 1445
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1709
clock 1195222 ms | mcu 0 | user time 1437 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 22730 | nb_rw_cycle_counter 7576 | nb_inter_pic_trame_counter 22729
Cycle 1 time: 1443
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1702
Cycle 1 time: 1083
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1340
Cycle 1 time: 1497
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1759
Cycle 1 time: 1576
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1840
Cycle 1 time: 1471
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1733
Cycle 1 time: 1821
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 2073
Cycle 1 time: 1763
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 2022
Cycle 1 time: 1364
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1629
Cycle 1 time: 1862
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 2126
Cycle 1 time: 1313
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1566
Cycle 1 time: 1920
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2178
clock 1197252 ms | mcu 0 | user time 1768 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 22763 | nb_rw_cycle_counter 7587 | nb_inter_pic_trame_counter 22762
Cycle 1 time: 1774
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 2036
Cycle 1 time: 1248
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1514
Cycle 1 time: 1470
Cycle 2 time: 265
Cycle 0 time: 18
RW cycle time: 1753
Cycle 1 time: 1619
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1885
Cycle 1 time: 1533
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1801
Cycle 1 time: 1168
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1432
Cycle 1 time: 1475
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1740
Cycle 1 time: 1084
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1346
Cycle 1 time: 1371
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1642
Cycle 1 time: 1500
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1767
Cycle 1 time: 1731
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1998
Cycle 1 time: 1941
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 2205
clock 1199323 ms | mcu 0 | user time 1359 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 22799 | nb_rw_cycle_counter 7599 | nb_inter_pic_trame_counter 22798
Cycle 1 time: 1365
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1625
Cycle 1 time: 1422
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1683
Cycle 1 time: 1216
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1479
Cycle 1 time: 1660
Cycle 2 time: 228
Cycle 0 time: 18
RW cycle time: 1906
Cycle 1 time: 1538
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1793
Cycle 1 time: 1246
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1517
Cycle 1 time: 1749
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 2000
Cycle 1 time: 1443
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1703
Cycle 1 time: 1578
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1834
Cycle 1 time: 1370
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1636
Cycle 1 time: 1512
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1771
Cycle 1 time: 1060
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1316
clock 1201327 ms | mcu 0 | user time 1132 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 22835 | nb_rw_cycle_counter 7611 | nb_inter_pic_trame_counter 22834
Cycle 1 time: 1138
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1402
Cycle 1 time: 1379
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1636
Cycle 1 time: 1799
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 2063
Cycle 1 time: 1460
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1723
Cycle 1 time: 2256
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 2519
Cycle 1 time: 1929
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2184
Cycle 1 time: 1997
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2256
Cycle 1 time: 1863
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 2130
Cycle 1 time: 1967
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 2232
Cycle 1 time: 1460
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1724
clock 1203348 ms | mcu 0 | user time 1473 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 22865 | nb_rw_cycle_counter 7621 | nb_inter_pic_trame_counter 22864
Cycle 1 time: 1479
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1743
Cycle 1 time: 1767
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 2027
Cycle 1 time: 1340
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1601
Cycle 1 time: 1470
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1732
Cycle 1 time: 1490
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1750
Cycle 1 time: 1856
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 2117
Cycle 1 time: 2043
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 2311
Cycle 1 time: 1778
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 2041
Cycle 1 time: 1412
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1669
Cycle 1 time: 1753
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2010
Cycle 1 time: 1984
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2241
clock 1205437 ms | mcu 0 | user time 1127 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 22898 | nb_rw_cycle_counter 7632 | nb_inter_pic_trame_counter 22897
Cycle 1 time: 1133
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1400
Cycle 1 time: 1918
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 2184
Cycle 1 time: 1386
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1644
Cycle 1 time: 1641
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1909
Cycle 1 time: 1498
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1767
Cycle 1 time: 1467
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1735
Cycle 1 time: 1690
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1952
Cycle 1 time: 1154
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1419
Cycle 1 time: 867
Cycle 2 time: 348
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 1727
Cycle 2 time: 258
Cycle 0 time: 18
RW cycle time: 2003
Cycle 1 time: 1317
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1572
Cycle 1 time: 1318
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1577
clock 1207465 ms | mcu 0 | user time 1014 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 22934 | nb_rw_cycle_counter 7644 | nb_inter_pic_trame_counter 22933
Cycle 1 time: 1020
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1282
Cycle 1 time: 1292
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1553
Cycle 1 time: 1172
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1434
Cycle 1 time: 1047
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1303
Cycle 1 time: 1367
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1636
Cycle 1 time: 1028
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1286
Cycle 1 time: 1131
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1398
Cycle 1 time: 1329
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1593
Cycle 1 time: 2149
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 2413
Cycle 1 time: 1487
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1749
Cycle 1 time: 1203
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1473
Cycle 1 time: 1321
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1580
Cycle 1 time: 791
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1050
Cycle 1 time: 778
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1041
clock 1209603 ms | mcu 0 | user time 1605 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 22976 | nb_rw_cycle_counter 7658 | nb_inter_pic_trame_counter 22975
Cycle 1 time: 1612
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1876
Cycle 1 time: 927
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1194
Cycle 1 time: 1179
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1432
Cycle 1 time: 1205
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1475
Cycle 1 time: 1708
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1977
Cycle 1 time: 1156
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1411
Cycle 1 time: 1408
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1668
Cycle 1 time: 1072
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1334
Cycle 1 time: 841
Cycle 2 time: 249
Cycle 0 time: 23
RW cycle time: 1113
Cycle 1 time: 837
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1102
Cycle 1 time: 1195
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1457
Cycle 1 time: 1056
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1319
Cycle 1 time: 1522
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1782
Cycle 1 time: 871
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1134
Cycle 1 time: 1001
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1270
clock 1211753 ms | mcu 0 | user time 1556 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 23021 | nb_rw_cycle_counter 7673 | nb_inter_pic_trame_counter 23020
Cycle 1 time: 1562
Cycle 2 time: 266
Cycle 0 time: 16
RW cycle time: 1844
Cycle 1 time: 1679
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1937
Cycle 1 time: 1769
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2024
Cycle 1 time: 1554
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1811
Cycle 1 time: 1722
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1984
Cycle 1 time: 1335
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1594
Cycle 1 time: 1798
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 2060
Cycle 1 time: 1740
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1995
Cycle 1 time: 2043
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 2299
Cycle 1 time: 1642
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1900
Cycle 1 time: 1444
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1704
clock 1213888 ms | mcu 0 | user time 1755 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 23054 | nb_rw_cycle_counter 7684 | nb_inter_pic_trame_counter 23053
Cycle 1 time: 1761
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2015
Cycle 1 time: 2017
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 2278
Cycle 1 time: 1525
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1779
Cycle 1 time: 1723
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1979
Cycle 1 time: 1204
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1456
Cycle 1 time: 1224
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1476
Cycle 1 time: 1253
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1513
Cycle 1 time: 1783
Cycle 2 time: 241
Cycle 0 time: 22
RW cycle time: 2046
Cycle 1 time: 1968
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 2235
Cycle 1 time: 1608
Cycle 2 time: 266
Cycle 0 time: 19
RW cycle time: 1893
Cycle 1 time: 1296
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1560
Cycle 1 time: 910
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1168
clock 1215967 ms | mcu 0 | user time 1150 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 23090 | nb_rw_cycle_counter 7696 | nb_inter_pic_trame_counter 23089
Cycle 1 time: 1156
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1414
Cycle 1 time: 956
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1224
Cycle 1 time: 1591
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1856
Cycle 1 time: 1365
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1627
Cycle 1 time: 833
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1094
Cycle 1 time: 1126
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1382
Cycle 1 time: 858
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 1352
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1622
Cycle 1 time: 1346
Cycle 2 time: 247
Cycle 0 time: 15
RW cycle time: 1608
Cycle 1 time: 1932
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 2194
Cycle 1 time: 1135
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1399
Cycle 1 time: 906
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1165
Cycle 1 time: 1334
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1584
Cycle 1 time: 1347
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1592
clock 1218020 ms | mcu 0 | user time 800 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 23132 | nb_rw_cycle_counter 7710 | nb_inter_pic_trame_counter 23131
Cycle 1 time: 806
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1065
Cycle 1 time: 1057
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 1324
Cycle 1 time: 1743
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 2007
Cycle 1 time: 1546
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1805
Cycle 1 time: 1751
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 2013
Cycle 1 time: 707
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 962
Cycle 1 time: 1345
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1595
Cycle 1 time: 998
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1260
Cycle 1 time: 1129
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1395
Cycle 1 time: 992
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1253
Cycle 1 time: 2340
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2597
Cycle 1 time: 995
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1249
Cycle 1 time: 820
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1080
Cycle 1 time: 1055
clock 1220030 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 23172 | nb_rw_cycle_counter 7723 | nb_inter_pic_trame_counter 23171
Cycle 2 time: 250
Cycle 0 time: 13
RW cycle time: 1318
Cycle 1 time: 1055
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1314
Cycle 1 time: 1059
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1309
Cycle 1 time: 1316
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1577
Cycle 1 time: 1528
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1784
Cycle 1 time: 1669
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 1938
Cycle 1 time: 766
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1029
Cycle 1 time: 717
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 971
Cycle 1 time: 791
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1050
Cycle 1 time: 1124
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1387
Cycle 1 time: 1043
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1298
Cycle 1 time: 1144
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1402
Cycle 1 time: 1066
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1333
Cycle 1 time: 1452
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1713
Cycle 1 time: 1281
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1538
clock 1222138 ms | mcu 0 | user time 1417 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 23216 | nb_rw_cycle_counter 7738 | nb_inter_pic_trame_counter 23215
Cycle 1 time: 1423
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1679
Cycle 1 time: 1478
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1743
Cycle 1 time: 1874
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2134
Cycle 1 time: 1387
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1648
Cycle 1 time: 928
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 1197
Cycle 1 time: 935
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1191
Cycle 1 time: 928
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1188
Cycle 1 time: 2266
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 2531
Cycle 1 time: 1483
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1743
Cycle 1 time: 1170
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 1439
Cycle 1 time: 1792
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2048
Cycle 1 time: 1480
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1739
Cycle 1 time: 779
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1031
clock 1224237 ms | mcu 0 | user time 1097 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 23255 | nb_rw_cycle_counter 7751 | nb_inter_pic_trame_counter 23254
Cycle 1 time: 1104
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1370
Cycle 1 time: 738
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 992
Cycle 1 time: 1071
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1331
Cycle 1 time: 1241
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1499
Cycle 1 time: 1087
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1345
Cycle 1 time: 1339
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1598
Cycle 1 time: 1271
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1531
Cycle 1 time: 987
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1246
Cycle 1 time: 1198
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1457
Cycle 1 time: 1469
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1728
Cycle 1 time: 1169
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1426
Cycle 1 time: 1378
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1636
Cycle 1 time: 1453
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1717
Cycle 1 time: 1197
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1461
clock 1226298 ms | mcu 0 | user time 1372 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 23297 | nb_rw_cycle_counter 7765 | nb_inter_pic_trame_counter 23296
Cycle 1 time: 1378
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1631
Cycle 1 time: 1116
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1371
Cycle 1 time: 1416
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1680
Cycle 1 time: 907
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 1133
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1389
Cycle 1 time: 996
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1251
Cycle 1 time: 1290
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1550
Cycle 1 time: 1181
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1438
Cycle 1 time: 1172
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1424
Cycle 1 time: 1985
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2238
Cycle 1 time: 1728
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1987
Cycle 1 time: 1244
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1500
Cycle 1 time: 1105
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1363
Cycle 1 time: 1315
clock 1228316 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 23337 | nb_rw_cycle_counter 7778 | nb_inter_pic_trame_counter 23336
Cycle 2 time: 249
Cycle 0 time: 13
RW cycle time: 1577
Cycle 1 time: 1819
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2077
Cycle 1 time: 1502
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1758
Cycle 1 time: 1499
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1758
Cycle 1 time: 1480
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1734
Cycle 1 time: 1340
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1603
Cycle 1 time: 1477
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1741
Cycle 1 time: 1170
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1428
Cycle 1 time: 2067
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 2335
Cycle 1 time: 1248
Cycle 2 time: 304
Cycle 0 time: 20
RW cycle time: 1572
Cycle 1 time: 1716
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1978
Cycle 1 time: 1538
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1797
clock 1230441 ms | mcu 0 | user time 1452 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 23372 | nb_rw_cycle_counter 7790 | nb_inter_pic_trame_counter 23371
Cycle 1 time: 1458
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1718
Cycle 1 time: 789
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 756
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 947
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1214
Cycle 1 time: 634
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 890
Cycle 1 time: 1219
Cycle 2 time: 314
Cycle 0 time: 19
RW cycle time: 1552
Cycle 1 time: 1317
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1573
Cycle 1 time: 858
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 1264
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1533
Cycle 1 time: 1794
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 2053
Cycle 1 time: 1151
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1407
Cycle 1 time: 1175
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1441
Cycle 1 time: 1420
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1677
Cycle 1 time: 919
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1179
Cycle 1 time: 1205
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1467
clock 1232535 ms | mcu 0 | user time 1508 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 23417 | nb_rw_cycle_counter 7805 | nb_inter_pic_trame_counter 23416
Cycle 1 time: 1515
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1781
Cycle 1 time: 1091
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1355
Cycle 1 time: 847
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1111
Cycle 1 time: 1355
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1617
Cycle 1 time: 751
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1012
Cycle 1 time: 1131
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1395
Cycle 1 time: 1275
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1537
Cycle 1 time: 1844
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 2111
Cycle 1 time: 1297
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1551
Cycle 1 time: 1519
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1782
Cycle 1 time: 1689
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1950
Cycle 1 time: 1430
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1683
Cycle 1 time: 1534
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1786
clock 1234586 ms | mcu 0 | user time 1342 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 23456 | nb_rw_cycle_counter 7818 | nb_inter_pic_trame_counter 23455
Cycle 1 time: 1349
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1601
Cycle 1 time: 1066
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1328
Cycle 1 time: 1265
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1517
Cycle 1 time: 1497
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1751
Cycle 1 time: 1066
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1325
Cycle 1 time: 1369
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1621
Cycle 1 time: 1177
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1436
Cycle 1 time: 918
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 1351
Cycle 2 time: 227
Cycle 0 time: 17
RW cycle time: 1595
Cycle 1 time: 552
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 813
Cycle 1 time: 1406
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1667
Cycle 1 time: 1438
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1703
Cycle 1 time: 1255
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1511
Cycle 1 time: 754
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1012
clock 1236588 ms | mcu 0 | user time 1300 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 23498 | nb_rw_cycle_counter 7832 | nb_inter_pic_trame_counter 23497
Cycle 1 time: 1306
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1556
Cycle 1 time: 1610
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1866
Cycle 1 time: 1044
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1300
Cycle 1 time: 2074
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2326
Cycle 1 time: 2126
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2378
Cycle 1 time: 986
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1238
Cycle 1 time: 1870
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2127
Cycle 1 time: 1491
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1752
Cycle 1 time: 1788
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2043
Cycle 1 time: 1988
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 2241
Cycle 1 time: 1996
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 2257
clock 1238667 ms | mcu 0 | user time 1008 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 23531 | nb_rw_cycle_counter 7843 | nb_inter_pic_trame_counter 23530
Cycle 1 time: 1014
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1272
Cycle 1 time: 1144
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1406
Cycle 1 time: 1093
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1346
Cycle 1 time: 984
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1237
Cycle 1 time: 1224
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1486
Cycle 1 time: 1104
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1361
Cycle 1 time: 1612
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1869
Cycle 1 time: 1506
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1766
Cycle 1 time: 1109
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1371
Cycle 1 time: 1238
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1498
Cycle 1 time: 1149
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1410
Cycle 1 time: 1375
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1637
Cycle 1 time: 838
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1099
Cycle 1 time: 1012
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1269
clock 1240702 ms | mcu 0 | user time 1330 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 23573 | nb_rw_cycle_counter 7857 | nb_inter_pic_trame_counter 23572
Cycle 1 time: 1336
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1593
Cycle 1 time: 1093
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1355
Cycle 1 time: 939
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1203
Cycle 1 time: 1569
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1825
Cycle 1 time: 1507
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1758
Cycle 1 time: 1409
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1666
Cycle 1 time: 1393
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1661
Cycle 1 time: 1485
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1743
Cycle 1 time: 1198
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1463
Cycle 1 time: 1614
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1877
Cycle 1 time: 917
Cycle 2 time: 255
Cycle 0 time: 19
RW cycle time: 1191
Cycle 1 time: 1370
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1638
Cycle 1 time: 1291
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1551
clock 1242789 ms | mcu 0 | user time 1676 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 23612 | nb_rw_cycle_counter 7870 | nb_inter_pic_trame_counter 23611
Cycle 1 time: 1682
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1937
Cycle 1 time: 1493
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1760
Cycle 1 time: 1406
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1673
Cycle 1 time: 1522
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1786
Cycle 1 time: 1478
Cycle 2 time: 241
Cycle 0 time: 23
RW cycle time: 1742
Cycle 1 time: 2116
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 2374
Cycle 1 time: 1267
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1524
Cycle 1 time: 1582
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1843
Cycle 1 time: 1797
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 2064
Cycle 1 time: 1334
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1592
Cycle 1 time: 1410
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1671
Cycle 1 time: 1638
clock 1244806 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 23646 | nb_rw_cycle_counter 7881 | nb_inter_pic_trame_counter 23645
Cycle 2 time: 247
Cycle 0 time: 13
RW cycle time: 1898
Cycle 1 time: 1622
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1884
Cycle 1 time: 1118
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1383
Cycle 1 time: 1126
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1386
Cycle 1 time: 1522
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1785
Cycle 1 time: 871
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1132
Cycle 1 time: 917
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 1185
Cycle 1 time: 1537
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1800
Cycle 1 time: 1199
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1462
Cycle 1 time: 980
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1245
Cycle 1 time: 1001
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1262
Cycle 1 time: 841
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1107
Cycle 1 time: 1607
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1868
Cycle 1 time: 1196
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1452
clock 1246899 ms | mcu 0 | user time 1967 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 23687 | nb_rw_cycle_counter 7895 | nb_inter_pic_trame_counter 23686
Cycle 1 time: 1973
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2228
Cycle 1 time: 1583
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1848
Cycle 1 time: 1435
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1694
Cycle 1 time: 921
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1185
Cycle 1 time: 1056
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1325
Cycle 1 time: 910
Cycle 2 time: 261
Cycle 0 time: 22
RW cycle time: 1193
Cycle 1 time: 1930
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 2190
Cycle 1 time: 1183
Cycle 2 time: 264
Cycle 0 time: 20
RW cycle time: 1467
Cycle 1 time: 1301
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1563
Cycle 1 time: 1565
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1821
Cycle 1 time: 1523
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1788
Cycle 1 time: 1502
Cycle 2 time: 265
Cycle 0 time: 22
RW cycle time: 1789
Cycle 1 time: 1494
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1753
clock 1249084 ms | mcu 0 | user time 1972 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 23726 | nb_rw_cycle_counter 7908 | nb_inter_pic_trame_counter 23725
Cycle 1 time: 1978
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 2241
Cycle 1 time: 1265
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1525
Cycle 1 time: 1147
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1409
Cycle 1 time: 1642
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1902
Cycle 1 time: 2024
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 2293
Cycle 1 time: 888
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1146
Cycle 1 time: 1389
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1651
Cycle 1 time: 1210
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1478
Cycle 1 time: 1732
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1984
Cycle 1 time: 1017
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1271
Cycle 1 time: 1063
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1319
Cycle 1 time: 1707
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1975
Cycle 1 time: 1423
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1691
clock 1251209 ms | mcu 0 | user time 1331 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 23765 | nb_rw_cycle_counter 7921 | nb_inter_pic_trame_counter 23764
Cycle 1 time: 1337
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1597
Cycle 1 time: 1529
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1790
Cycle 1 time: 1165
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1429
Cycle 1 time: 919
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1178
Cycle 1 time: 848
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 717
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 978
Cycle 1 time: 1268
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1527
Cycle 1 time: 1071
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1329
Cycle 1 time: 979
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1245
Cycle 1 time: 919
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 839
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1102
Cycle 1 time: 791
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1058
Cycle 1 time: 703
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 956
Cycle 1 time: 785
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1054
Cycle 1 time: 774
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 1680
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1940
Cycle 1 time: 714
clock 1253222 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 23814 | nb_rw_cycle_counter 7937 | nb_inter_pic_trame_counter 23813
Cycle 2 time: 250
Cycle 0 time: 13
RW cycle time: 977
Cycle 1 time: 1486
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1747
Cycle 1 time: 771
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1028
Cycle 1 time: 1048
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1303
Cycle 1 time: 1382
Cycle 2 time: 237
Cycle 0 time: 21
RW cycle time: 1640
Cycle 1 time: 1968
Cycle 2 time: 327
Cycle 0 time: 23
RW cycle time: 2318
Cycle 1 time: 1181
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1448
Cycle 1 time: 1316
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1584
Cycle 1 time: 1711
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1967
Cycle 1 time: 1503
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1760
Cycle 1 time: 1491
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1750
Cycle 1 time: 1157
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1418
Cycle 1 time: 1984
clock 1255241 ms | mcu 0 | user time 228 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 23850 | nb_rw_cycle_counter 7949 | nb_inter_pic_trame_counter 23849
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 2233
Cycle 1 time: 1507
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1767
Cycle 1 time: 1175
Cycle 2 time: 245
Cycle 0 time: 31
RW cycle time: 1451
Cycle 1 time: 1134
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1401
Cycle 1 time: 1286
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1542
Cycle 1 time: 1016
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1274
Cycle 1 time: 1480
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1734
Cycle 1 time: 1364
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1618
Cycle 1 time: 1096
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1349
Cycle 1 time: 1615
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1871
Cycle 1 time: 1226
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1485
Cycle 1 time: 1566
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1826
Cycle 1 time: 1994
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2253
clock 1257333 ms | mcu 0 | user time 1328 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 23888 | nb_rw_cycle_counter 7962 | nb_inter_pic_trame_counter 23887
Cycle 1 time: 1335
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1583
Cycle 1 time: 1514
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1767
Cycle 1 time: 1298
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1555
Cycle 1 time: 1661
Cycle 2 time: 230
Cycle 0 time: 19
RW cycle time: 1910
Cycle 1 time: 1511
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1756
Cycle 1 time: 1668
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1922
Cycle 1 time: 1191
Cycle 2 time: 230
Cycle 0 time: 18
RW cycle time: 1439
Cycle 1 time: 1657
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1927
Cycle 1 time: 1908
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2167
Cycle 1 time: 1665
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1923
Cycle 1 time: 1801
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 2054
Cycle 1 time: 1024
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1282
clock 1259479 ms | mcu 0 | user time 1500 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 23924 | nb_rw_cycle_counter 7974 | nb_inter_pic_trame_counter 23923
Cycle 1 time: 1506
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1757
Cycle 1 time: 1789
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 2048
Cycle 1 time: 1647
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1904
Cycle 1 time: 1074
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1329
Cycle 1 time: 1183
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1443
Cycle 1 time: 1182
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1429
Cycle 1 time: 1488
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1746
Cycle 1 time: 1824
Cycle 2 time: 231
Cycle 0 time: 19
RW cycle time: 2074
Cycle 1 time: 1648
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1909
Cycle 1 time: 1030
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1286
Cycle 1 time: 1199
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1453
Cycle 1 time: 1136
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1403
Cycle 1 time: 976
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1237
clock 1261560 ms | mcu 0 | user time 1297 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 23963 | nb_rw_cycle_counter 7987 | nb_inter_pic_trame_counter 23962
Cycle 1 time: 1303
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1560
Cycle 1 time: 1249
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1518
Cycle 1 time: 908
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1163
Cycle 1 time: 1065
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1330
Cycle 1 time: 1244
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1498
Cycle 1 time: 1330
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1597
Cycle 1 time: 1709
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1969
Cycle 1 time: 1426
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1688
Cycle 1 time: 1169
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1427
Cycle 1 time: 1137
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1402
Cycle 1 time: 1614
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1872
Cycle 1 time: 1281
Cycle 2 time: 303
Cycle 0 time: 21
RW cycle time: 1605
Cycle 1 time: 1403
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1661
clock 1263592 ms | mcu 0 | user time 1326 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 24002 | nb_rw_cycle_counter 8000 | nb_inter_pic_trame_counter 24001
Cycle 1 time: 1332
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1592
Cycle 1 time: 1140
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1399
Cycle 1 time: 1693
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1957
Cycle 1 time: 1437
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1696
Cycle 1 time: 1210
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1468
Cycle 1 time: 1490
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1749
Cycle 1 time: 1462
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1728
Cycle 1 time: 1484
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1739
Cycle 1 time: 1200
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1458
Cycle 1 time: 1067
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1330
Cycle 1 time: 1268
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1526
Cycle 1 time: 1059
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1320
Cycle 1 time: 1857
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 2116
clock 1265700 ms | mcu 0 | user time 1330 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 24041 | nb_rw_cycle_counter 8013 | nb_inter_pic_trame_counter 24040
Cycle 1 time: 1336
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1601
Cycle 1 time: 1312
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 1583
Cycle 1 time: 1529
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1791
Cycle 1 time: 1688
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1948
Cycle 1 time: 1112
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1379
Cycle 1 time: 1134
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1400
Cycle 1 time: 1633
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1894
Cycle 1 time: 1552
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1817
Cycle 1 time: 1430
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1694
Cycle 1 time: 1323
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1589
Cycle 1 time: 908
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1175
Cycle 1 time: 1590
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1849
Cycle 1 time: 1255
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1512
clock 1267867 ms | mcu 0 | user time 1765 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 24080 | nb_rw_cycle_counter 8026 | nb_inter_pic_trame_counter 24079
Cycle 1 time: 1772
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2026
Cycle 1 time: 1171
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1431
Cycle 1 time: 1810
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2071
Cycle 1 time: 1642
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1907
Cycle 1 time: 1509
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1769
Cycle 1 time: 1878
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2130
Cycle 1 time: 1571
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1831
Cycle 1 time: 1386
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1645
Cycle 1 time: 1777
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 2036
Cycle 1 time: 1655
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1909
Cycle 1 time: 1275
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1538
Cycle 1 time: 1195
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1457
clock 1270015 ms | mcu 0 | user time 1493 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 24116 | nb_rw_cycle_counter 8038 | nb_inter_pic_trame_counter 24115
Cycle 1 time: 1499
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1756
Cycle 1 time: 1261
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1524
Cycle 1 time: 1658
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1915
Cycle 1 time: 1322
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1579
Cycle 1 time: 1265
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1527
Cycle 1 time: 1170
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1429
Cycle 1 time: 1330
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1592
Cycle 1 time: 1633
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1890
Cycle 1 time: 1849
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 2110
Cycle 1 time: 1790
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2049
Cycle 1 time: 1142
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1400
Cycle 1 time: 1579
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1837
clock 1272077 ms | mcu 0 | user time 1504 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 24152 | nb_rw_cycle_counter 8050 | nb_inter_pic_trame_counter 24151
Cycle 1 time: 1510
Cycle 2 time: 225
Cycle 0 time: 16
RW cycle time: 1751
Cycle 1 time: 1292
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1545
Cycle 1 time: 1582
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1840
Cycle 1 time: 1318
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1579
Cycle 1 time: 1637
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1895
Cycle 1 time: 1444
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1703
Cycle 1 time: 1251
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1514
Cycle 1 time: 1377
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1639
Cycle 1 time: 1627
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1881
Cycle 1 time: 1656
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1917
Cycle 1 time: 1560
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1817
Cycle 1 time: 1235
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1495
clock 1274161 ms | mcu 0 | user time 1767 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 24188 | nb_rw_cycle_counter 8062 | nb_inter_pic_trame_counter 24187
Cycle 1 time: 1773
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2025
Cycle 1 time: 2033
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 2291
Cycle 1 time: 1574
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1831
Cycle 1 time: 1340
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1598
Cycle 1 time: 1344
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1589
Cycle 1 time: 1956
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2213
Cycle 1 time: 1425
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1676
Cycle 1 time: 1464
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1720
Cycle 1 time: 1477
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1740
Cycle 1 time: 1318
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1575
Cycle 1 time: 1283
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1541
Cycle 1 time: 1407
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1665
clock 1276300 ms | mcu 0 | user time 1701 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 24224 | nb_rw_cycle_counter 8074 | nb_inter_pic_trame_counter 24223
Cycle 1 time: 1707
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1964
Cycle 1 time: 1239
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1494
Cycle 1 time: 935
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1192
Cycle 1 time: 1651
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1919
Cycle 1 time: 1329
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1584
Cycle 1 time: 1418
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1681
Cycle 1 time: 1501
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1753
Cycle 1 time: 1896
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 2147
Cycle 1 time: 737
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 994
Cycle 1 time: 1742
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1997
Cycle 1 time: 1198
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1453
Cycle 1 time: 1661
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1927
Cycle 1 time: 1381
clock 1278302 ms | mcu 0 | user time 235 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 24261 | nb_rw_cycle_counter 8086 | nb_inter_pic_trame_counter 24260
Cycle 2 time: 242
Cycle 0 time: 13
RW cycle time: 1636
Cycle 1 time: 1543
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1802
Cycle 1 time: 1267
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1533
Cycle 1 time: 1475
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1733
Cycle 1 time: 1652
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1912
Cycle 1 time: 2039
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2293
Cycle 1 time: 1645
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1909
Cycle 1 time: 1406
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1666
Cycle 1 time: 1487
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1741
Cycle 1 time: 1663
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1921
Cycle 1 time: 1353
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1613
Cycle 1 time: 1737
clock 1280315 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 24294 | nb_rw_cycle_counter 8097 | nb_inter_pic_trame_counter 24293
Cycle 2 time: 249
Cycle 0 time: 14
RW cycle time: 2000
Cycle 1 time: 1647
Cycle 2 time: 263
Cycle 0 time: 18
RW cycle time: 1928
Cycle 1 time: 1308
Cycle 2 time: 259
Cycle 0 time: 18
RW cycle time: 1585
Cycle 1 time: 2084
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2338
Cycle 1 time: 1215
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1468
Cycle 1 time: 1304
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1556
Cycle 1 time: 1264
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1521
Cycle 1 time: 1104
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1364
Cycle 1 time: 1248
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1505
Cycle 1 time: 1229
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1485
Cycle 1 time: 1746
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 2000
Cycle 1 time: 1199
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1447
Cycle 1 time: 1617
clock 1282322 ms | mcu 0 | user time 234 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 24330 | nb_rw_cycle_counter 8109 | nb_inter_pic_trame_counter 24329
Cycle 2 time: 241
Cycle 0 time: 13
RW cycle time: 1871
Cycle 1 time: 1331
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1587
Cycle 1 time: 1501
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1756
Cycle 1 time: 1332
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1587
Cycle 1 time: 1687
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1938
Cycle 1 time: 1096
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1349
Cycle 1 time: 1405
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1658
Cycle 1 time: 1490
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1747
Cycle 1 time: 1452
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1712
Cycle 1 time: 833
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1090
Cycle 1 time: 1662
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1918
Cycle 1 time: 1336
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1593
Cycle 1 time: 1441
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1697
clock 1284434 ms | mcu 0 | user time 1468 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 24368 | nb_rw_cycle_counter 8122 | nb_inter_pic_trame_counter 24367
Cycle 1 time: 1475
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1732
Cycle 1 time: 1358
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1615
Cycle 1 time: 1425
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1679
Cycle 1 time: 1208
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1467
Cycle 1 time: 1220
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1484
Cycle 1 time: 1336
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1593
Cycle 1 time: 1589
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1836
Cycle 1 time: 1115
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1371
Cycle 1 time: 1659
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1918
Cycle 1 time: 1099
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1359
Cycle 1 time: 1957
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2218
Cycle 1 time: 1092
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1348
Cycle 1 time: 1432
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1688
clock 1286575 ms | mcu 0 | user time 1572 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 24407 | nb_rw_cycle_counter 8135 | nb_inter_pic_trame_counter 24406
Cycle 1 time: 1579
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1825
Cycle 1 time: 1390
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1643
Cycle 1 time: 1257
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1517
Cycle 1 time: 1315
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1569
Cycle 1 time: 1188
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1442
Cycle 1 time: 1674
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 1923
Cycle 1 time: 1606
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1867
Cycle 1 time: 1646
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1899
Cycle 1 time: 1235
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1487
Cycle 1 time: 1227
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1486
Cycle 1 time: 706
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 959
Cycle 1 time: 1346
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1598
Cycle 1 time: 1261
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1524
clock 1288639 ms | mcu 0 | user time 1472 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 24446 | nb_rw_cycle_counter 8148 | nb_inter_pic_trame_counter 24445
Cycle 1 time: 1478
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1734
Cycle 1 time: 1487
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1738
Cycle 1 time: 1334
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1589
Cycle 1 time: 1212
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1469
Cycle 1 time: 1333
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1584
Cycle 1 time: 1358
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1623
Cycle 1 time: 1311
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1565
Cycle 1 time: 1345
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1598
Cycle 1 time: 1380
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1641
Cycle 1 time: 1282
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1540
Cycle 1 time: 1018
Cycle 2 time: 239
Cycle 0 time: 22
RW cycle time: 1279
Cycle 1 time: 1283
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1542
Cycle 1 time: 1338
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1590
clock 1290670 ms | mcu 0 | user time 1290 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 24485 | nb_rw_cycle_counter 8161 | nb_inter_pic_trame_counter 24484
Cycle 1 time: 1296
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1549
Cycle 1 time: 1277
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1535
Cycle 1 time: 1162
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1420
Cycle 1 time: 1548
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1810
Cycle 1 time: 916
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1172
Cycle 1 time: 925
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1191
Cycle 1 time: 1074
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1333
Cycle 1 time: 1320
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1574
Cycle 1 time: 1410
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1666
Cycle 1 time: 1502
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1757
Cycle 1 time: 1041
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1303
Cycle 1 time: 989
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1247
Cycle 1 time: 980
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1238
Cycle 1 time: 1014
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1270
Cycle 1 time: 1211
clock 1292693 ms | mcu 0 | user time 246 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 24528 | nb_rw_cycle_counter 8175 | nb_inter_pic_trame_counter 24527
Cycle 2 time: 253
Cycle 0 time: 13
RW cycle time: 1477
Cycle 1 time: 755
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1014
Cycle 1 time: 1298
Cycle 2 time: 300
Cycle 0 time: 17
RW cycle time: 1615
Cycle 1 time: 1215
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1474
Cycle 1 time: 1182
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1441
Cycle 1 time: 1183
Cycle 2 time: 344
Cycle 0 time: 16
RW cycle time: 1543
Cycle 1 time: 1064
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1323
Cycle 1 time: 874
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1128
Cycle 1 time: 1357
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1617
Cycle 1 time: 845
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1107
Cycle 1 time: 875
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1136
Cycle 1 time: 940
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1195
Cycle 1 time: 1517
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1782
Cycle 1 time: 1670
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1926
Cycle 1 time: 1656
clock 1294715 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 24570 | nb_rw_cycle_counter 8189 | nb_inter_pic_trame_counter 24569
Cycle 2 time: 248
Cycle 0 time: 13
RW cycle time: 1917
Cycle 1 time: 1127
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1392
Cycle 1 time: 1022
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1274
Cycle 1 time: 993
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1252
Cycle 1 time: 1059
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1316
Cycle 1 time: 1133
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1385
Cycle 1 time: 1192
Cycle 2 time: 226
Cycle 0 time: 17
RW cycle time: 1435
Cycle 1 time: 1696
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1955
Cycle 1 time: 1851
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2111
Cycle 1 time: 1191
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1442
Cycle 1 time: 1053
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1312
Cycle 1 time: 1075
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1333
Cycle 1 time: 1762
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2025
Cycle 1 time: 1008
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1263
clock 1296756 ms | mcu 0 | user time 901 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 24611 | nb_rw_cycle_counter 8203 | nb_inter_pic_trame_counter 24610
Cycle 1 time: 907
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1171
Cycle 1 time: 1047
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1306
Cycle 1 time: 1636
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1897
Cycle 1 time: 1574
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1831
Cycle 1 time: 1621
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1879
Cycle 1 time: 1692
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1946
Cycle 1 time: 1540
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1797
Cycle 1 time: 1341
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1598
Cycle 1 time: 2136
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 2397
Cycle 1 time: 1388
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1646
Cycle 1 time: 1098
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1351
Cycle 1 time: 1474
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1731
clock 1298870 ms | mcu 0 | user time 1486 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 24647 | nb_rw_cycle_counter 8215 | nb_inter_pic_trame_counter 24646
Cycle 1 time: 1492
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1751
Cycle 1 time: 1634
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1895
Cycle 1 time: 1294
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1555
Cycle 1 time: 1652
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1909
Cycle 1 time: 1410
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1665
Cycle 1 time: 1503
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1760
Cycle 1 time: 1337
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1591
Cycle 1 time: 1068
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1331
Cycle 1 time: 1514
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1772
Cycle 1 time: 1542
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1802
Cycle 1 time: 1551
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1816
Cycle 1 time: 2005
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 2255
clock 1300981 ms | mcu 0 | user time 1498 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 24683 | nb_rw_cycle_counter 8227 | nb_inter_pic_trame_counter 24682
Cycle 1 time: 1505
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1758
Cycle 1 time: 918
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 1308
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1569
Cycle 1 time: 1130
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1386
Cycle 1 time: 1269
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1529
Cycle 1 time: 1273
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1532
Cycle 1 time: 1214
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1474
Cycle 1 time: 1319
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1582
Cycle 1 time: 985
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1247
Cycle 1 time: 1286
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1550
Cycle 1 time: 1287
Cycle 2 time: 284
Cycle 0 time: 19
RW cycle time: 1590
Cycle 1 time: 1500
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1764
Cycle 1 time: 1610
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1864
Cycle 1 time: 1235
clock 1302981 ms | mcu 0 | user time 237 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 24723 | nb_rw_cycle_counter 8240 | nb_inter_pic_trame_counter 24722
Cycle 2 time: 244
Cycle 0 time: 14
RW cycle time: 1493
Cycle 1 time: 707
Cycle 2 time: 229
Cycle 0 time: 19
RW cycle time: 955
Cycle 1 time: 1326
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1580
Cycle 1 time: 903
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 961
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1217
Cycle 1 time: 1124
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1376
Cycle 1 time: 1148
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1398
Cycle 1 time: 925
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1182
Cycle 1 time: 1517
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1779
Cycle 1 time: 1233
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1494
Cycle 1 time: 1297
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1553
Cycle 1 time: 1245
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1508
Cycle 1 time: 1264
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1534
Cycle 1 time: 905
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1161
Cycle 1 time: 1140
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1402
clock 1304998 ms | mcu 0 | user time 842 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 24767 | nb_rw_cycle_counter 8255 | nb_inter_pic_trame_counter 24766
Cycle 1 time: 848
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1108
Cycle 1 time: 1473
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1734
Cycle 1 time: 1719
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1982
Cycle 1 time: 1262
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1519
Cycle 1 time: 1384
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1646
Cycle 1 time: 1269
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1535
Cycle 1 time: 1789
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2048
Cycle 1 time: 1341
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1596
Cycle 1 time: 1815
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2069
Cycle 1 time: 1553
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1811
Cycle 1 time: 1821
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 2079
clock 1307051 ms | mcu 0 | user time 2238 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 24800 | nb_rw_cycle_counter 8266 | nb_inter_pic_trame_counter 24799
Cycle 1 time: 2245
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 2510
Cycle 1 time: 1283
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1545
Cycle 1 time: 1094
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1359
Cycle 1 time: 1306
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1571
Cycle 1 time: 915
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1174
Cycle 1 time: 1689
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1948
Cycle 1 time: 1192
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1445
Cycle 1 time: 1332
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1587
Cycle 1 time: 1868
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 2132
Cycle 1 time: 1841
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 2101
Cycle 1 time: 937
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1197
Cycle 1 time: 994
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1255
Cycle 1 time: 850
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 1028
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1280
clock 1309149 ms | mcu 0 | user time 1016 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 24842 | nb_rw_cycle_counter 8280 | nb_inter_pic_trame_counter 24841
Cycle 1 time: 1022
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1272
Cycle 1 time: 1219
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1479
Cycle 1 time: 1491
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1746
Cycle 1 time: 1715
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1981
Cycle 1 time: 1204
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1465
Cycle 1 time: 1288
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1558
Cycle 1 time: 1735
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1994
Cycle 1 time: 1045
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1306
Cycle 1 time: 799
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 1687
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1949
Cycle 1 time: 849
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1106
Cycle 1 time: 929
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1189
Cycle 1 time: 845
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 1110
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 1374
clock 1311255 ms | mcu 0 | user time 1488 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 24884 | nb_rw_cycle_counter 8294 | nb_inter_pic_trame_counter 24883
Cycle 1 time: 1494
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1753
Cycle 1 time: 913
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1174
Cycle 1 time: 992
Cycle 2 time: 241
Cycle 0 time: 22
RW cycle time: 1255
Cycle 1 time: 1545
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1804
Cycle 1 time: 1159
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1425
Cycle 1 time: 1414
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1676
Cycle 1 time: 1144
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1407
Cycle 1 time: 1201
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1466
Cycle 1 time: 1423
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1684
Cycle 1 time: 1036
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1290
Cycle 1 time: 1410
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1669
Cycle 1 time: 1251
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1507
Cycle 1 time: 961
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1217
Cycle 1 time: 1634
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1890
clock 1313361 ms | mcu 0 | user time 1326 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 24926 | nb_rw_cycle_counter 8308 | nb_inter_pic_trame_counter 24925
Cycle 1 time: 1332
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1588
Cycle 1 time: 1523
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1776
Cycle 1 time: 1472
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1732
Cycle 1 time: 1528
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1787
Cycle 1 time: 1370
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1640
Cycle 1 time: 1350
Cycle 2 time: 250
Cycle 0 time: 23
RW cycle time: 1623
Cycle 1 time: 1117
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1375
Cycle 1 time: 1313
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1570
Cycle 1 time: 1562
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1824
Cycle 1 time: 976
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1233
Cycle 1 time: 992
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1248
Cycle 1 time: 1341
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1596
Cycle 1 time: 950
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1214
Cycle 1 time: 822
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1086
clock 1315512 ms | mcu 0 | user time 1550 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 24968 | nb_rw_cycle_counter 8322 | nb_inter_pic_trame_counter 24967
Cycle 1 time: 1556
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1810
Cycle 1 time: 1678
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1938
Cycle 1 time: 1523
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1777
Cycle 1 time: 1127
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1389
Cycle 1 time: 809
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1075
Cycle 1 time: 774
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1034
Cycle 1 time: 1349
Cycle 2 time: 241
Cycle 0 time: 22
RW cycle time: 1612
Cycle 1 time: 1657
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1909
Cycle 1 time: 1093
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1353
Cycle 1 time: 1436
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1698
Cycle 1 time: 2497
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 2757
Cycle 1 time: 1095
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1354
Cycle 1 time: 1399
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1659
clock 1317671 ms | mcu 0 | user time 1773 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 25007 | nb_rw_cycle_counter 8335 | nb_inter_pic_trame_counter 25006
Cycle 1 time: 1779
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 2032
Cycle 1 time: 994
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1259
Cycle 1 time: 953
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1213
Cycle 1 time: 1227
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1485
Cycle 1 time: 1132
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1396
Cycle 1 time: 985
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1250
Cycle 1 time: 859
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1116
Cycle 1 time: 1326
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1590
Cycle 1 time: 918
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 1188
Cycle 1 time: 704
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 951
Cycle 1 time: 1152
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1420
Cycle 1 time: 1040
Cycle 2 time: 260
Cycle 0 time: 16
RW cycle time: 1316
Cycle 1 time: 1466
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1721
Cycle 1 time: 1294
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1560
Cycle 1 time: 1025
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1276
clock 1319675 ms | mcu 0 | user time 1039 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 25052 | nb_rw_cycle_counter 8350 | nb_inter_pic_trame_counter 25051
Cycle 1 time: 1045
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1303
Cycle 1 time: 977
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1243
Cycle 1 time: 880
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1139
Cycle 1 time: 1065
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1321
Cycle 1 time: 1151
Cycle 2 time: 254
Cycle 0 time: 18
RW cycle time: 1423
Cycle 1 time: 1124
Cycle 2 time: 299
Cycle 0 time: 20
RW cycle time: 1443
Cycle 1 time: 1170
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1438
Cycle 1 time: 1204
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1472
Cycle 1 time: 911
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1166
Cycle 1 time: 924
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1185
Cycle 1 time: 1062
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1319
Cycle 1 time: 948
Cycle 2 time: 259
Cycle 0 time: 24
RW cycle time: 1231
Cycle 1 time: 1077
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1340
Cycle 1 time: 793
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1051
Cycle 1 time: 1188
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1444
Cycle 1 time: 1490
clock 1321696 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 25098 | nb_rw_cycle_counter 8365 | nb_inter_pic_trame_counter 25097
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 1750
Cycle 1 time: 2126
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2388
Cycle 1 time: 1492
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1744
Cycle 1 time: 1662
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1919
Cycle 1 time: 1809
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2069
Cycle 1 time: 1658
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1922
Cycle 1 time: 1813
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 2075
Cycle 1 time: 2621
Cycle 2 time: 233
Cycle 0 time: 20
RW cycle time: 2874
Cycle 1 time: 1826
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 2075
Cycle 1 time: 2221
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 2492
clock 1323854 ms | mcu 0 | user time 2003 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 25127 | nb_rw_cycle_counter 8375 | nb_inter_pic_trame_counter 25126
Cycle 1 time: 2010
Cycle 2 time: 257
Cycle 0 time: 20
RW cycle time: 2287
Cycle 1 time: 2172
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2434
Cycle 1 time: 1291
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1551
Cycle 1 time: 979
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1235
Cycle 1 time: 924
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1182
Cycle 1 time: 1255
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1515
Cycle 1 time: 1626
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1876
Cycle 1 time: 1072
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1332
Cycle 1 time: 2304
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2564
Cycle 1 time: 1500
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1758
Cycle 1 time: 1971
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 2236
Cycle 1 time: 1158
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1414
clock 1325899 ms | mcu 0 | user time 1074 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 25163 | nb_rw_cycle_counter 8387 | nb_inter_pic_trame_counter 25162
Cycle 1 time: 1080
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1336
Cycle 1 time: 1369
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1628
Cycle 1 time: 1505
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1749
Cycle 1 time: 911
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1168
Cycle 1 time: 1032
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1286
Cycle 1 time: 1066
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1320
Cycle 1 time: 1374
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1628
Cycle 1 time: 1933
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2188
Cycle 1 time: 1858
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2121
Cycle 1 time: 1191
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1447
Cycle 1 time: 1035
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1296
Cycle 1 time: 899
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1158
Cycle 1 time: 1198
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1457
clock 1327935 ms | mcu 0 | user time 1647 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 25202 | nb_rw_cycle_counter 8400 | nb_inter_pic_trame_counter 25201
Cycle 1 time: 1653
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1909
Cycle 1 time: 1780
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 2044
Cycle 1 time: 1413
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1668
Cycle 1 time: 1433
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1693
Cycle 1 time: 1726
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1989
Cycle 1 time: 1710
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1963
Cycle 1 time: 1168
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1419
Cycle 1 time: 1490
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1749
Cycle 1 time: 1488
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1745
Cycle 1 time: 1967
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 2224
Cycle 1 time: 1329
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1582
clock 1329949 ms | mcu 0 | user time 1805 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 25235 | nb_rw_cycle_counter 8411 | nb_inter_pic_trame_counter 25234
Cycle 1 time: 1811
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 2060
Cycle 1 time: 2137
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2393
Cycle 1 time: 880
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1129
Cycle 1 time: 1402
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1658
Cycle 1 time: 1427
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1680
Cycle 1 time: 1214
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1472
Cycle 1 time: 1952
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 2213
Cycle 1 time: 1498
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1755
Cycle 1 time: 1485
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1745
Cycle 1 time: 822
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1081
Cycle 1 time: 1895
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2150
Cycle 1 time: 924
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 1154
clock 1331959 ms | mcu 0 | user time 235 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 25272 | nb_rw_cycle_counter 8423 | nb_inter_pic_trame_counter 25271
Cycle 2 time: 242
Cycle 0 time: 13
RW cycle time: 1409
Cycle 1 time: 1391
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1645
Cycle 1 time: 1066
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1323
Cycle 1 time: 1271
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1522
Cycle 1 time: 857
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1118
Cycle 1 time: 992
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1256
Cycle 1 time: 1678
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1933
Cycle 1 time: 1065
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1320
Cycle 1 time: 927
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1184
Cycle 1 time: 1064
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1320
Cycle 1 time: 1739
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1999
Cycle 1 time: 1354
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1609
Cycle 1 time: 1485
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1736
Cycle 1 time: 1423
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1682
clock 1334107 ms | mcu 0 | user time 1807 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 25313 | nb_rw_cycle_counter 8437 | nb_inter_pic_trame_counter 25312
Cycle 1 time: 1813
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 2063
Cycle 1 time: 1274
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1531
Cycle 1 time: 1066
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1326
Cycle 1 time: 778
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1032
Cycle 1 time: 997
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1256
Cycle 1 time: 886
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1139
Cycle 1 time: 1339
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1595
Cycle 1 time: 1237
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1488
Cycle 1 time: 1822
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2080
Cycle 1 time: 1180
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1443
Cycle 1 time: 1293
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1542
Cycle 1 time: 1510
Cycle 2 time: 226
Cycle 0 time: 19
RW cycle time: 1755
Cycle 1 time: 2132
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2393
clock 1336107 ms | mcu 0 | user time 1169 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 25352 | nb_rw_cycle_counter 8450 | nb_inter_pic_trame_counter 25351
Cycle 1 time: 1175
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1430
Cycle 1 time: 985
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1244
Cycle 1 time: 1253
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1509
Cycle 1 time: 1148
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1402
Cycle 1 time: 999
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1256
Cycle 1 time: 1788
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2048
Cycle 1 time: 1422
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1687
Cycle 1 time: 1699
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1956
Cycle 1 time: 1006
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1263
Cycle 1 time: 1070
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1327
Cycle 1 time: 1483
Cycle 2 time: 235
Cycle 0 time: 20
RW cycle time: 1738
Cycle 1 time: 1821
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2076
Cycle 1 time: 1145
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1405
clock 1338152 ms | mcu 0 | user time 1273 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 25391 | nb_rw_cycle_counter 8463 | nb_inter_pic_trame_counter 25390
Cycle 1 time: 1279
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1531
Cycle 1 time: 1239
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1500
Cycle 1 time: 851
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 1198
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1446
Cycle 1 time: 1212
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1471
Cycle 1 time: 1501
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1757
Cycle 1 time: 1458
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1718
Cycle 1 time: 989
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1243
Cycle 1 time: 995
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1246
Cycle 1 time: 814
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 1180
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1435
Cycle 1 time: 716
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 966
Cycle 1 time: 862
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 1621
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1877
Cycle 1 time: 996
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1251
clock 1340241 ms | mcu 0 | user time 1434 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 25436 | nb_rw_cycle_counter 8478 | nb_inter_pic_trame_counter 25435
Cycle 1 time: 1440
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1700
Cycle 1 time: 1161
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1418
Cycle 1 time: 1186
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1442
Cycle 1 time: 1492
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1748
Cycle 1 time: 1666
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1921
Cycle 1 time: 1799
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2054
Cycle 1 time: 1688
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1940
Cycle 1 time: 1259
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1516
Cycle 1 time: 1240
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1490
Cycle 1 time: 1010
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1266
Cycle 1 time: 1651
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1910
Cycle 1 time: 1478
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1740
clock 1342263 ms | mcu 0 | user time 1511 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 25472 | nb_rw_cycle_counter 8490 | nb_inter_pic_trame_counter 25471
Cycle 1 time: 1517
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1768
Cycle 1 time: 1998
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2256
Cycle 1 time: 1339
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1597
Cycle 1 time: 1271
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1529
Cycle 1 time: 1682
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1940
Cycle 1 time: 750
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1007
Cycle 1 time: 890
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1148
Cycle 1 time: 1199
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1458
Cycle 1 time: 1114
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1371
Cycle 1 time: 1225
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1479
Cycle 1 time: 926
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1187
Cycle 1 time: 1051
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1312
Cycle 1 time: 921
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 732
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 988
Cycle 1 time: 773
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1029
clock 1344314 ms | mcu 0 | user time 783 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 25517 | nb_rw_cycle_counter 8505 | nb_inter_pic_trame_counter 25516
Cycle 1 time: 789
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1043
Cycle 1 time: 969
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1236
Cycle 1 time: 1145
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1402
Cycle 1 time: 730
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 990
Cycle 1 time: 1496
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1751
Cycle 1 time: 1590
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1856
Cycle 1 time: 1325
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1583
Cycle 1 time: 1342
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1602
Cycle 1 time: 1755
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2016
Cycle 1 time: 1356
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1619
Cycle 1 time: 1367
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1626
Cycle 1 time: 1216
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1486
Cycle 1 time: 1462
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1715
clock 1346364 ms | mcu 0 | user time 1351 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 25556 | nb_rw_cycle_counter 8518 | nb_inter_pic_trame_counter 25555
Cycle 1 time: 1357
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1616
Cycle 1 time: 1255
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1509
Cycle 1 time: 2024
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2280
Cycle 1 time: 1368
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1629
Cycle 1 time: 1975
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2231
Cycle 1 time: 1381
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1636
Cycle 1 time: 1475
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1735
Cycle 1 time: 1530
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1790
Cycle 1 time: 1498
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1756
Cycle 1 time: 1456
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1713
Cycle 1 time: 1167
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1422
Cycle 1 time: 1338
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1592
clock 1348411 ms | mcu 0 | user time 915 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 25592 | nb_rw_cycle_counter 8530 | nb_inter_pic_trame_counter 25591
Cycle 1 time: 921
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1172
Cycle 1 time: 1184
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1435
Cycle 1 time: 880
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1137
Cycle 1 time: 1202
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1458
Cycle 1 time: 1711
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1968
Cycle 1 time: 2152
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 2416
Cycle 1 time: 1028
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1289
Cycle 1 time: 1900
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 2162
Cycle 1 time: 937
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1191
Cycle 1 time: 857
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 1365
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1628
Cycle 1 time: 1639
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1898
Cycle 1 time: 1644
Cycle 2 time: 308
Cycle 0 time: 18
RW cycle time: 1970
clock 1350562 ms | mcu 0 | user time 1591 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 25631 | nb_rw_cycle_counter 8543 | nb_inter_pic_trame_counter 25630
Cycle 1 time: 1597
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1853
Cycle 1 time: 1702
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1953
Cycle 1 time: 1869
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 2130
Cycle 1 time: 1784
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 2041
Cycle 1 time: 1294
Cycle 2 time: 271
Cycle 0 time: 16
RW cycle time: 1581
Cycle 1 time: 1763
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2019
Cycle 1 time: 1059
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1309
Cycle 1 time: 1294
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1554
Cycle 1 time: 2013
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 2277
Cycle 1 time: 1651
Cycle 2 time: 258
Cycle 0 time: 16
RW cycle time: 1925
Cycle 1 time: 1463
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1731
clock 1352572 ms | mcu 0 | user time 1314 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 25664 | nb_rw_cycle_counter 8554 | nb_inter_pic_trame_counter 25663
Cycle 1 time: 1320
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1574
Cycle 1 time: 704
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 955
Cycle 1 time: 1343
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1601
Cycle 1 time: 1066
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1317
Cycle 1 time: 1276
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1531
Cycle 1 time: 1265
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1516
Cycle 1 time: 871
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1125
Cycle 1 time: 921
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 1005
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1257
Cycle 1 time: 897
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1149
Cycle 1 time: 1490
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1743
Cycle 1 time: 1659
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1914
Cycle 1 time: 1647
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1904
Cycle 1 time: 1911
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 2161
clock 1354640 ms | mcu 0 | user time 1070 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 25706 | nb_rw_cycle_counter 8568 | nb_inter_pic_trame_counter 25705
Cycle 1 time: 1077
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1330
Cycle 1 time: 1266
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1526
Cycle 1 time: 992
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1251
Cycle 1 time: 853
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1111
Cycle 1 time: 2064
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2327
Cycle 1 time: 1007
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1262
Cycle 1 time: 942
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1199
Cycle 1 time: 1708
Cycle 2 time: 256
Cycle 0 time: 19
RW cycle time: 1983
Cycle 1 time: 1354
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1615
Cycle 1 time: 1225
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1477
Cycle 1 time: 1661
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1922
Cycle 1 time: 874
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1133
Cycle 1 time: 820
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1083
Cycle 1 time: 737
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 995
clock 1356670 ms | mcu 0 | user time 1157 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 25748 | nb_rw_cycle_counter 8582 | nb_inter_pic_trame_counter 25747
Cycle 1 time: 1163
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1421
Cycle 1 time: 1491
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1748
Cycle 1 time: 1022
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1277
Cycle 1 time: 856
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 1230
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1488
Cycle 1 time: 1167
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1427
Cycle 1 time: 923
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 1187
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1438
Cycle 1 time: 1424
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1680
Cycle 1 time: 1276
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1533
Cycle 1 time: 1138
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1391
Cycle 1 time: 1133
Cycle 2 time: 241
Cycle 0 time: 22
RW cycle time: 1396
Cycle 1 time: 1978
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 2226
clock 1358712 ms | mcu 0 | user time 2255 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 25787 | nb_rw_cycle_counter 8595 | nb_inter_pic_trame_counter 25786
Cycle 1 time: 2261
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 2512
Cycle 1 time: 1075
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1327
Cycle 1 time: 1434
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1690
Cycle 1 time: 1764
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 2017
Cycle 1 time: 1613
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1878
Cycle 1 time: 1029
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1291
Cycle 1 time: 1514
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1761
Cycle 1 time: 1176
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1434
Cycle 1 time: 1306
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1563
Cycle 1 time: 1580
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1832
Cycle 1 time: 1476
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1739
Cycle 1 time: 1570
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1822
clock 1360753 ms | mcu 0 | user time 1804 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 25823 | nb_rw_cycle_counter 8607 | nb_inter_pic_trame_counter 25822
Cycle 1 time: 1810
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 2059
Cycle 1 time: 1628
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1887
Cycle 1 time: 2142
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2399
Cycle 1 time: 1654
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1910
Cycle 1 time: 1836
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 2093
Cycle 1 time: 1171
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1428
Cycle 1 time: 1648
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1904
Cycle 1 time: 1644
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1906
Cycle 1 time: 1374
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1630
Cycle 1 time: 1803
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 2070
Cycle 1 time: 2151
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2408
clock 1362867 ms | mcu 0 | user time 1252 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 25856 | nb_rw_cycle_counter 8618 | nb_inter_pic_trame_counter 25855
Cycle 1 time: 1258
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1511
Cycle 1 time: 1880
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2133
Cycle 1 time: 1989
Cycle 2 time: 229
Cycle 0 time: 20
RW cycle time: 2238
Cycle 1 time: 1904
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2157
Cycle 1 time: 1238
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1493
Cycle 1 time: 1653
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1913
Cycle 1 time: 858
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1118
Cycle 1 time: 1498
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1756
Cycle 1 time: 1288
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1541
Cycle 1 time: 1540
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1799
Cycle 1 time: 1291
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1545
Cycle 1 time: 821
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1083
clock 1364889 ms | mcu 0 | user time 1186 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 25892 | nb_rw_cycle_counter 8630 | nb_inter_pic_trame_counter 25891
Cycle 1 time: 1192
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1456
Cycle 1 time: 1205
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1458
Cycle 1 time: 1537
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1803
Cycle 1 time: 1132
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1383
Cycle 1 time: 1972
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2233
Cycle 1 time: 1391
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1652
Cycle 1 time: 1341
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1599
Cycle 1 time: 1983
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 2238
Cycle 1 time: 1496
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1760
Cycle 1 time: 1088
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1347
Cycle 1 time: 1499
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1761
Cycle 1 time: 1335
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1598
clock 1366965 ms | mcu 0 | user time 1652 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 25928 | nb_rw_cycle_counter 8642 | nb_inter_pic_trame_counter 25927
Cycle 1 time: 1658
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1915
Cycle 1 time: 2043
Cycle 2 time: 236
Cycle 0 time: 22
RW cycle time: 2301
Cycle 1 time: 1264
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1525
Cycle 1 time: 1465
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1727
Cycle 1 time: 1211
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1466
Cycle 1 time: 1822
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2080
Cycle 1 time: 1338
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1598
Cycle 1 time: 1130
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1394
Cycle 1 time: 1473
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1736
Cycle 1 time: 1888
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2146
Cycle 1 time: 2087
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 2352
clock 1368973 ms | mcu 0 | user time 1490 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 25961 | nb_rw_cycle_counter 8653 | nb_inter_pic_trame_counter 25960
Cycle 1 time: 1496
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1751
Cycle 1 time: 1565
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1830
Cycle 1 time: 1517
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1780
Cycle 1 time: 1125
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1384
Cycle 1 time: 1930
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2192
Cycle 1 time: 1493
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1754
Cycle 1 time: 1556
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1825
Cycle 1 time: 1493
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1756
Cycle 1 time: 1940
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 2207
Cycle 1 time: 1546
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1801
Cycle 1 time: 1413
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1669
Cycle 1 time: 1092
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1348
clock 1371120 ms | mcu 0 | user time 1667 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 25997 | nb_rw_cycle_counter 8665 | nb_inter_pic_trame_counter 25996
Cycle 1 time: 1673
Cycle 2 time: 225
Cycle 0 time: 16
RW cycle time: 1914
Cycle 1 time: 1853
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2109
Cycle 1 time: 1020
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1281
Cycle 1 time: 1498
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1760
Cycle 1 time: 1041
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1296
Cycle 1 time: 1514
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1765
Cycle 1 time: 1033
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1291
Cycle 1 time: 927
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 909
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1170
Cycle 1 time: 1071
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1326
Cycle 1 time: 650
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 900
Cycle 1 time: 1581
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1841
Cycle 1 time: 1521
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1773
Cycle 1 time: 1507
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1759
clock 1373270 ms | mcu 0 | user time 1807 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 26039 | nb_rw_cycle_counter 8679 | nb_inter_pic_trame_counter 26038
Cycle 1 time: 1814
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 2067
Cycle 1 time: 1663
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1921
Cycle 1 time: 1499
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1756
Cycle 1 time: 1204
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1464
Cycle 1 time: 1486
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1740
Cycle 1 time: 1650
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1903
Cycle 1 time: 1644
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1903
Cycle 1 time: 1420
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1674
Cycle 1 time: 1542
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1798
Cycle 1 time: 1839
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2092
Cycle 1 time: 1500
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1755
Cycle 1 time: 1659
clock 1375286 ms | mcu 0 | user time 235 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 26073 | nb_rw_cycle_counter 8690 | nb_inter_pic_trame_counter 26072
Cycle 2 time: 242
Cycle 0 time: 13
RW cycle time: 1914
Cycle 1 time: 1809
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2063
Cycle 1 time: 1204
Cycle 2 time: 278
Cycle 0 time: 16
RW cycle time: 1498
Cycle 1 time: 1835
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 2098
Cycle 1 time: 827
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1088
Cycle 1 time: 1820
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2075
Cycle 1 time: 1699
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1959
Cycle 1 time: 1685
Cycle 2 time: 265
Cycle 0 time: 18
RW cycle time: 1968
Cycle 1 time: 1172
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1428
Cycle 1 time: 781
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 1605
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1857
Cycle 1 time: 1513
Cycle 2 time: 228
Cycle 0 time: 19
RW cycle time: 1760
clock 1377322 ms | mcu 0 | user time 1501 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 26108 | nb_rw_cycle_counter 8702 | nb_inter_pic_trame_counter 26107
Cycle 1 time: 1507
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1763
Cycle 1 time: 1814
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2069
Cycle 1 time: 1011
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1272
Cycle 1 time: 1666
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1917
Cycle 1 time: 1654
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1907
Cycle 1 time: 1305
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1559
Cycle 1 time: 1652
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1909
Cycle 1 time: 1559
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1819
Cycle 1 time: 1974
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 2224
Cycle 1 time: 1171
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1433
Cycle 1 time: 1577
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1837
Cycle 1 time: 1218
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1479
clock 1379373 ms | mcu 0 | user time 823 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 26144 | nb_rw_cycle_counter 8714 | nb_inter_pic_trame_counter 26143
Cycle 1 time: 829
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1084
Cycle 1 time: 985
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1254
Cycle 1 time: 1464
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1727
Cycle 1 time: 1842
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2098
Cycle 1 time: 1690
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1943
Cycle 1 time: 1840
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2100
Cycle 1 time: 1646
Cycle 2 time: 254
Cycle 0 time: 17
RW cycle time: 1917
Cycle 1 time: 1143
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1399
Cycle 1 time: 1620
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1876
Cycle 1 time: 1407
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1656
Cycle 1 time: 914
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1178
Cycle 1 time: 1049
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1314
clock 1381395 ms | mcu 0 | user time 1500 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 26180 | nb_rw_cycle_counter 8726 | nb_inter_pic_trame_counter 26179
Cycle 1 time: 1507
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1761
Cycle 1 time: 1870
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 2117
Cycle 1 time: 2087
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 2346
Cycle 1 time: 1785
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2044
Cycle 1 time: 673
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 932
Cycle 1 time: 1191
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1441
Cycle 1 time: 1549
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1799
Cycle 1 time: 1407
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1664
Cycle 1 time: 1055
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1324
Cycle 1 time: 1072
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1335
Cycle 1 time: 1495
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1754
Cycle 1 time: 736
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 991
Cycle 1 time: 1501
Cycle 2 time: 229
Cycle 0 time: 18
RW cycle time: 1748
clock 1383503 ms | mcu 0 | user time 1323 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 26219 | nb_rw_cycle_counter 8739 | nb_inter_pic_trame_counter 26218
Cycle 1 time: 1329
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1580
Cycle 1 time: 1162
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1422
Cycle 1 time: 1494
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1750
Cycle 1 time: 1602
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1857
Cycle 1 time: 1136
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 1408
Cycle 1 time: 1042
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1299
Cycle 1 time: 924
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 1066
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1321
Cycle 1 time: 750
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1004
Cycle 1 time: 1199
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1454
Cycle 1 time: 1381
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1632
Cycle 1 time: 1076
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1330
Cycle 1 time: 993
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 1294
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1549
Cycle 1 time: 1200
clock 1385518 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 26262 | nb_rw_cycle_counter 8753 | nb_inter_pic_trame_counter 26261
Cycle 2 time: 247
Cycle 0 time: 14
RW cycle time: 1461
Cycle 1 time: 1048
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1303
Cycle 1 time: 1074
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1334
Cycle 1 time: 949
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1202
Cycle 1 time: 1153
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1411
Cycle 1 time: 1486
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1754
Cycle 1 time: 637
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 896
Cycle 1 time: 848
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1105
Cycle 1 time: 921
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 1063
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1329
Cycle 1 time: 1058
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1322
Cycle 1 time: 909
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1163
Cycle 1 time: 1032
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1277
Cycle 1 time: 1339
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1601
Cycle 1 time: 1311
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1567
Cycle 1 time: 1372
clock 1387526 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 26307 | nb_rw_cycle_counter 8768 | nb_inter_pic_trame_counter 26306
Cycle 2 time: 248
Cycle 0 time: 13
RW cycle time: 1633
Cycle 1 time: 816
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 1351
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1595
Cycle 1 time: 1535
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1792
Cycle 1 time: 1383
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1642
Cycle 1 time: 1554
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1819
Cycle 1 time: 1582
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1833
Cycle 1 time: 862
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1124
Cycle 1 time: 778
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1043
Cycle 1 time: 773
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1034
Cycle 1 time: 1788
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 2049
Cycle 1 time: 1295
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1544
Cycle 1 time: 1497
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1746
Cycle 1 time: 1084
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1342
clock 1389640 ms | mcu 0 | user time 1491 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 26348 | nb_rw_cycle_counter 8782 | nb_inter_pic_trame_counter 26347
Cycle 1 time: 1497
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1748
Cycle 1 time: 1650
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1908
Cycle 1 time: 1696
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1945
Cycle 1 time: 1974
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 2225
Cycle 1 time: 1347
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1600
Cycle 1 time: 1332
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1593
Cycle 1 time: 1641
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1899
Cycle 1 time: 1670
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1920
Cycle 1 time: 1377
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1634
Cycle 1 time: 1974
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 2239
Cycle 1 time: 1531
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1784
clock 1391660 ms | mcu 0 | user time 1195 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 26381 | nb_rw_cycle_counter 8793 | nb_inter_pic_trame_counter 26380
Cycle 1 time: 1201
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1460
Cycle 1 time: 1588
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1845
Cycle 1 time: 1656
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1909
Cycle 1 time: 1515
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1780
Cycle 1 time: 1333
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1587
Cycle 1 time: 1345
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1596
Cycle 1 time: 1505
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1758
Cycle 1 time: 1817
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2075
Cycle 1 time: 1337
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1592
Cycle 1 time: 1488
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1744
Cycle 1 time: 709
Cycle 2 time: 228
Cycle 0 time: 19
RW cycle time: 956
Cycle 1 time: 1134
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1384
Cycle 1 time: 1072
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1334
clock 1393726 ms | mcu 0 | user time 840 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 26420 | nb_rw_cycle_counter 8806 | nb_inter_pic_trame_counter 26419
Cycle 1 time: 846
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1093
Cycle 1 time: 1540
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1799
Cycle 1 time: 1817
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2076
Cycle 1 time: 1643
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1898
Cycle 1 time: 997
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1258
Cycle 1 time: 1056
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1312
Cycle 1 time: 704
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 975
Cycle 1 time: 1124
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1379
Cycle 1 time: 928
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1185
Cycle 1 time: 1063
Cycle 2 time: 231
Cycle 0 time: 15
RW cycle time: 1309
Cycle 1 time: 1076
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1335
Cycle 1 time: 839
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1097
Cycle 1 time: 1085
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1345
Cycle 1 time: 839
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1089
Cycle 1 time: 826
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1086
clock 1395770 ms | mcu 0 | user time 1036 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 26465 | nb_rw_cycle_counter 8821 | nb_inter_pic_trame_counter 26464
Cycle 1 time: 1042
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1291
Cycle 1 time: 1497
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1755
Cycle 1 time: 1245
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1507
Cycle 1 time: 781
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1037
Cycle 1 time: 1292
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1550
Cycle 1 time: 1812
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 2062
Cycle 1 time: 922
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1181
Cycle 1 time: 919
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 1672
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1929
Cycle 1 time: 1624
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1878
Cycle 1 time: 995
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1252
Cycle 1 time: 1135
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1402
Cycle 1 time: 1349
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1602
Cycle 1 time: 780
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1045
clock 1397851 ms | mcu 0 | user time 1180 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 26507 | nb_rw_cycle_counter 8835 | nb_inter_pic_trame_counter 26506
Cycle 1 time: 1186
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1441
Cycle 1 time: 1482
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1740
Cycle 1 time: 1136
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1390
Cycle 1 time: 1350
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1621
Cycle 1 time: 1786
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2043
Cycle 1 time: 1647
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1908
Cycle 1 time: 995
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1252
Cycle 1 time: 1500
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1754
Cycle 1 time: 1716
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1965
Cycle 1 time: 1351
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1594
Cycle 1 time: 1239
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1493
Cycle 1 time: 1491
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1751
clock 1399861 ms | mcu 0 | user time 1330 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 26543 | nb_rw_cycle_counter 8847 | nb_inter_pic_trame_counter 26542
Cycle 1 time: 1337
Cycle 2 time: 250
Cycle 0 time: 23
RW cycle time: 1610
Cycle 1 time: 1353
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1604
Cycle 1 time: 1978
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2235
Cycle 1 time: 1800
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 2061
Cycle 1 time: 1342
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1604
Cycle 1 time: 1315
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1576
Cycle 1 time: 1642
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1902
Cycle 1 time: 1183
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1439
Cycle 1 time: 1368
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 1636
Cycle 1 time: 769
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1026
Cycle 1 time: 1088
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1343
Cycle 1 time: 1497
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1757
Cycle 1 time: 1188
Cycle 2 time: 237
Cycle 0 time: 21
RW cycle time: 1446
clock 1401984 ms | mcu 0 | user time 1322 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 26582 | nb_rw_cycle_counter 8860 | nb_inter_pic_trame_counter 26581
Cycle 1 time: 1328
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1584
Cycle 1 time: 1419
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1679
Cycle 1 time: 1202
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1460
Cycle 1 time: 1246
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1505
Cycle 1 time: 1503
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1759
Cycle 1 time: 830
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1089
Cycle 1 time: 853
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1115
Cycle 1 time: 1194
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1450
Cycle 1 time: 1302
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1563
Cycle 1 time: 1174
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1435
Cycle 1 time: 1027
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1278
Cycle 1 time: 884
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1141
Cycle 1 time: 1481
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1736
Cycle 1 time: 1348
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1595
clock 1404023 ms | mcu 0 | user time 1322 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 26624 | nb_rw_cycle_counter 8874 | nb_inter_pic_trame_counter 26623
Cycle 1 time: 1328
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1581
Cycle 1 time: 1411
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1672
Cycle 1 time: 1352
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1618
Cycle 1 time: 1621
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1872
Cycle 1 time: 1054
Cycle 2 time: 247
Cycle 0 time: 15
RW cycle time: 1316
Cycle 1 time: 1066
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1325
Cycle 1 time: 1056
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1316
Cycle 1 time: 930
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 1196
Cycle 1 time: 1180
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 1426
Cycle 1 time: 1214
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1474
Cycle 1 time: 1269
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1528
Cycle 1 time: 851
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 1341
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1601
Cycle 1 time: 2237
clock 1406042 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 26664 | nb_rw_cycle_counter 8887 | nb_inter_pic_trame_counter 26663
Cycle 2 time: 248
Cycle 0 time: 14
RW cycle time: 2499
Cycle 1 time: 2398
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2652
Cycle 1 time: 1532
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1790
Cycle 1 time: 1218
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1477
Cycle 1 time: 1558
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1821
Cycle 1 time: 1080
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1339
Cycle 1 time: 1472
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1729
Cycle 1 time: 1997
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 2258
Cycle 1 time: 1997
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2252
Cycle 1 time: 1154
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1406
Cycle 1 time: 1141
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1403
Cycle 1 time: 1056
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1320
clock 1408071 ms | mcu 0 | user time 824 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 26699 | nb_rw_cycle_counter 8899 | nb_inter_pic_trame_counter 26698
Cycle 1 time: 830
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1088
Cycle 1 time: 1007
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1265
Cycle 1 time: 785
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1042
Cycle 1 time: 1348
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1601
Cycle 1 time: 918
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1182
Cycle 1 time: 1563
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1824
Cycle 1 time: 1386
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1641
Cycle 1 time: 1061
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1321
Cycle 1 time: 1101
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1359
Cycle 1 time: 815
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1079
Cycle 1 time: 1210
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1473
Cycle 1 time: 839
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1091
Cycle 1 time: 1265
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1520
Cycle 1 time: 1402
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1663
Cycle 1 time: 1329
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1595
clock 1410187 ms | mcu 0 | user time 1239 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 26744 | nb_rw_cycle_counter 8914 | nb_inter_pic_trame_counter 26743
Cycle 1 time: 1245
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1502
Cycle 1 time: 1788
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 2047
Cycle 1 time: 1135
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1399
Cycle 1 time: 1428
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1695
Cycle 1 time: 1114
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1381
Cycle 1 time: 1591
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1847
Cycle 1 time: 1409
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1667
Cycle 1 time: 1130
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 1401
Cycle 1 time: 1538
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1803
Cycle 1 time: 1051
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1313
Cycle 1 time: 1443
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1700
Cycle 1 time: 1513
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1766
Cycle 1 time: 1551
clock 1412194 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 26781 | nb_rw_cycle_counter 8926 | nb_inter_pic_trame_counter 26780
Cycle 2 time: 246
Cycle 0 time: 13
RW cycle time: 1810
Cycle 1 time: 1280
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1546
Cycle 1 time: 1410
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1675
Cycle 1 time: 1126
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1389
Cycle 1 time: 1382
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1640
Cycle 1 time: 1498
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1759
Cycle 1 time: 1747
Cycle 2 time: 302
Cycle 0 time: 19
RW cycle time: 2068
Cycle 1 time: 1886
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2143
Cycle 1 time: 1547
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1809
Cycle 1 time: 1571
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1840
Cycle 1 time: 2069
Cycle 2 time: 250
Cycle 0 time: 23
RW cycle time: 2342
Cycle 1 time: 1410
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1680
clock 1414297 ms | mcu 0 | user time 1114 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 26816 | nb_rw_cycle_counter 8938 | nb_inter_pic_trame_counter 26815
Cycle 1 time: 1121
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1379
Cycle 1 time: 1524
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1785
Cycle 1 time: 1684
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1949
Cycle 1 time: 1637
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1898
Cycle 1 time: 1470
Cycle 2 time: 264
Cycle 0 time: 21
RW cycle time: 1755
Cycle 1 time: 1654
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1918
Cycle 1 time: 1196
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1460
Cycle 1 time: 1621
Cycle 2 time: 306
Cycle 0 time: 17
RW cycle time: 1944
Cycle 1 time: 1172
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1432
Cycle 1 time: 1594
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 1864
Cycle 1 time: 1346
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1606
Cycle 1 time: 1759
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2016
clock 1416456 ms | mcu 0 | user time 1707 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 26852 | nb_rw_cycle_counter 8950 | nb_inter_pic_trame_counter 26851
Cycle 1 time: 1713
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1972
Cycle 1 time: 2175
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 2439
Cycle 1 time: 1582
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1842
Cycle 1 time: 1336
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1596
Cycle 1 time: 1338
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1595
Cycle 1 time: 1477
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1736
Cycle 1 time: 1217
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1478
Cycle 1 time: 1534
Cycle 2 time: 254
Cycle 0 time: 17
RW cycle time: 1805
Cycle 1 time: 917
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1186
Cycle 1 time: 1054
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1320
Cycle 1 time: 1334
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1592
Cycle 1 time: 1248
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1505
Cycle 1 time: 853
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1109
clock 1418515 ms | mcu 0 | user time 1115 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 26891 | nb_rw_cycle_counter 8963 | nb_inter_pic_trame_counter 26890
Cycle 1 time: 1121
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1379
Cycle 1 time: 1517
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1785
Cycle 1 time: 1611
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1872
Cycle 1 time: 1237
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1498
Cycle 1 time: 1126
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1377
Cycle 1 time: 723
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 984
Cycle 1 time: 1071
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1323
Cycle 1 time: 1039
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1299
Cycle 1 time: 1385
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1643
Cycle 1 time: 909
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1167
Cycle 1 time: 1530
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1788
Cycle 1 time: 1492
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1749
Cycle 1 time: 1343
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1601
Cycle 1 time: 1370
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1631
clock 1420635 ms | mcu 0 | user time 1220 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 26933 | nb_rw_cycle_counter 8977 | nb_inter_pic_trame_counter 26932
Cycle 1 time: 1227
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1485
Cycle 1 time: 1342
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1594
Cycle 1 time: 967
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1216
Cycle 1 time: 1100
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1365
Cycle 1 time: 1494
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1753
Cycle 1 time: 1756
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2015
Cycle 1 time: 1026
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1281
Cycle 1 time: 1310
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1568
Cycle 1 time: 2276
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 2529
Cycle 1 time: 1143
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1402
Cycle 1 time: 1154
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1420
Cycle 1 time: 1112
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1373
Cycle 1 time: 1315
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1577
clock 1422732 ms | mcu 0 | user time 1612 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 26972 | nb_rw_cycle_counter 8990 | nb_inter_pic_trame_counter 26971
Cycle 1 time: 1618
Cycle 2 time: 301
Cycle 0 time: 18
RW cycle time: 1937
Cycle 1 time: 991
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1254
Cycle 1 time: 1239
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1504
Cycle 1 time: 1146
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1408
Cycle 1 time: 1168
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1428
Cycle 1 time: 814
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1078
Cycle 1 time: 918
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1181
Cycle 1 time: 1214
Cycle 2 time: 308
Cycle 0 time: 21
RW cycle time: 1543
Cycle 1 time: 773
Cycle 2 time: 309
Cycle 0 time: 22
RW cycle time: 1104
Cycle 1 time: 705
Cycle 2 time: 266
Cycle 0 time: 22
RW cycle time: 993
Cycle 1 time: 1523
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1788
Cycle 1 time: 975
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1243
Cycle 1 time: 773
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1035
Cycle 1 time: 1271
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1530
Cycle 1 time: 1129
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1390
Cycle 1 time: 865
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1119
clock 1424855 ms | mcu 0 | user time 1306 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 27020 | nb_rw_cycle_counter 9006 | nb_inter_pic_trame_counter 27019
Cycle 1 time: 1312
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1566
Cycle 1 time: 1616
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1879
Cycle 1 time: 1476
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 1741
Cycle 1 time: 1486
Cycle 2 time: 269
Cycle 0 time: 19
RW cycle time: 1774
Cycle 1 time: 1025
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1287
Cycle 1 time: 1065
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1326
Cycle 1 time: 1123
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1378
Cycle 1 time: 1803
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2059
Cycle 1 time: 1184
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1439
Cycle 1 time: 1091
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1346
Cycle 1 time: 1294
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1555
Cycle 1 time: 935
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1203
Cycle 1 time: 1177
Cycle 2 time: 277
Cycle 0 time: 18
RW cycle time: 1472
Cycle 1 time: 981
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1239
clock 1426972 ms | mcu 0 | user time 1219 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 27062 | nb_rw_cycle_counter 9020 | nb_inter_pic_trame_counter 27061
Cycle 1 time: 1225
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1491
Cycle 1 time: 998
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1253
Cycle 1 time: 1125
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1383
Cycle 1 time: 1054
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1303
Cycle 1 time: 1084
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1342
Cycle 1 time: 1131
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1388
Cycle 1 time: 1669
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1929
Cycle 1 time: 1275
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1529
Cycle 1 time: 1564
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1820
Cycle 1 time: 714
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 971
Cycle 1 time: 1131
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1390
Cycle 1 time: 783
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1048
Cycle 1 time: 1194
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1451
Cycle 1 time: 1063
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1316
clock 1428981 ms | mcu 0 | user time 1690 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 27104 | nb_rw_cycle_counter 9034 | nb_inter_pic_trame_counter 27103
Cycle 1 time: 1696
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1953
Cycle 1 time: 1560
Cycle 2 time: 308
Cycle 0 time: 19
RW cycle time: 1887
Cycle 1 time: 976
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1237
Cycle 1 time: 1199
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1458
Cycle 1 time: 785
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1045
Cycle 1 time: 1126
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1387
Cycle 1 time: 1198
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1454
Cycle 1 time: 1435
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1690
Cycle 1 time: 1693
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1953
Cycle 1 time: 1237
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1496
Cycle 1 time: 1304
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1563
Cycle 1 time: 1600
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1854
Cycle 1 time: 1555
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1811
clock 1431029 ms | mcu 0 | user time 1385 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 27143 | nb_rw_cycle_counter 9047 | nb_inter_pic_trame_counter 27142
Cycle 1 time: 1391
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1649
Cycle 1 time: 851
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1108
Cycle 1 time: 1241
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1498
Cycle 1 time: 1299
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1558
Cycle 1 time: 922
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 1499
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1759
Cycle 1 time: 1350
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1593
Cycle 1 time: 1199
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1452
Cycle 1 time: 1384
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1642
Cycle 1 time: 1015
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1280
Cycle 1 time: 1345
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1589
Cycle 1 time: 1182
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1434
Cycle 1 time: 1712
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1966
Cycle 1 time: 1404
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1655
clock 1433189 ms | mcu 0 | user time 1623 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 27185 | nb_rw_cycle_counter 9061 | nb_inter_pic_trame_counter 27184
Cycle 1 time: 1629
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1880
Cycle 1 time: 1696
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1962
Cycle 1 time: 1294
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1544
Cycle 1 time: 1387
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1641
Cycle 1 time: 2146
Cycle 2 time: 226
Cycle 0 time: 17
RW cycle time: 2389
Cycle 1 time: 1982
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 2244
Cycle 1 time: 1075
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1326
Cycle 1 time: 857
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 1000
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1257
Cycle 1 time: 982
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1237
Cycle 1 time: 1479
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1739
Cycle 1 time: 1065
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1326
Cycle 1 time: 1417
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1677
clock 1435237 ms | mcu 0 | user time 778 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 27224 | nb_rw_cycle_counter 9074 | nb_inter_pic_trame_counter 27223
Cycle 1 time: 784
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1040
Cycle 1 time: 1060
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1319
Cycle 1 time: 1165
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1416
Cycle 1 time: 1355
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1609
Cycle 1 time: 1439
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1699
Cycle 1 time: 843
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1102
Cycle 1 time: 1253
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1516
Cycle 1 time: 873
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1141
Cycle 1 time: 1644
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1904
Cycle 1 time: 1182
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1443
Cycle 1 time: 1362
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1623
Cycle 1 time: 1080
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1340
Cycle 1 time: 1684
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1938
clock 1437269 ms | mcu 0 | user time 2003 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 27263 | nb_rw_cycle_counter 9087 | nb_inter_pic_trame_counter 27262
Cycle 1 time: 2009
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2264
Cycle 1 time: 1218
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1477
Cycle 1 time: 1741
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1999
Cycle 1 time: 1469
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1730
Cycle 1 time: 1442
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1706
Cycle 1 time: 2095
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2349
Cycle 1 time: 785
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1043
Cycle 1 time: 1205
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1461
Cycle 1 time: 1338
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1598
Cycle 1 time: 1570
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1832
Cycle 1 time: 1643
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1897
Cycle 1 time: 1361
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1625
clock 1439300 ms | mcu 0 | user time 1334 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 27299 | nb_rw_cycle_counter 9099 | nb_inter_pic_trame_counter 27298
Cycle 1 time: 1340
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1593
Cycle 1 time: 1203
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1462
Cycle 1 time: 902
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1171
Cycle 1 time: 1004
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1261
Cycle 1 time: 777
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1042
Cycle 1 time: 972
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1231
Cycle 1 time: 1071
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1330
Cycle 1 time: 1408
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1669
Cycle 1 time: 1266
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1530
Cycle 1 time: 866
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1134
Cycle 1 time: 947
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1204
Cycle 1 time: 871
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1126
Cycle 1 time: 1693
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1961
Cycle 1 time: 1333
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1597
Cycle 1 time: 1117
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1377
clock 1441348 ms | mcu 0 | user time 1129 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 27344 | nb_rw_cycle_counter 9114 | nb_inter_pic_trame_counter 27343
Cycle 1 time: 1135
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1393
Cycle 1 time: 914
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 1192
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1435
Cycle 1 time: 1806
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2059
Cycle 1 time: 1495
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1754
Cycle 1 time: 1579
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1834
Cycle 1 time: 1274
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1526
Cycle 1 time: 1639
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1894
Cycle 1 time: 1306
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1562
Cycle 1 time: 1473
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1728
Cycle 1 time: 1364
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1620
Cycle 1 time: 933
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1185
Cycle 1 time: 1276
Cycle 2 time: 298
Cycle 0 time: 17
RW cycle time: 1591
clock 1443416 ms | mcu 0 | user time 1058 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 27383 | nb_rw_cycle_counter 9127 | nb_inter_pic_trame_counter 27382
Cycle 1 time: 1064
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1315
Cycle 1 time: 1443
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1699
Cycle 1 time: 1596
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1850
Cycle 1 time: 1412
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1665
Cycle 1 time: 1411
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1664
Cycle 1 time: 1836
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2096
Cycle 1 time: 1408
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1666
Cycle 1 time: 1545
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1798
Cycle 1 time: 1705
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1962
Cycle 1 time: 1535
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1797
Cycle 1 time: 1544
Cycle 2 time: 233
Cycle 0 time: 20
RW cycle time: 1797
Cycle 1 time: 1022
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1277
clock 1445554 ms | mcu 0 | user time 1846 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 27419 | nb_rw_cycle_counter 9139 | nb_inter_pic_trame_counter 27418
Cycle 1 time: 1852
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2111
Cycle 1 time: 1624
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1873
Cycle 1 time: 1288
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1539
Cycle 1 time: 1019
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1278
Cycle 1 time: 1846
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 2098
Cycle 1 time: 1027
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1281
Cycle 1 time: 1969
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2228
Cycle 1 time: 1225
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1485
Cycle 1 time: 1879
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 2145
Cycle 1 time: 1529
Cycle 2 time: 234
Cycle 0 time: 20
RW cycle time: 1783
Cycle 1 time: 1543
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1805
Cycle 1 time: 1480
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1738
clock 1447655 ms | mcu 0 | user time 1497 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 27455 | nb_rw_cycle_counter 9151 | nb_inter_pic_trame_counter 27454
Cycle 1 time: 1503
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1762
Cycle 1 time: 1620
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1883
Cycle 1 time: 1665
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1923
Cycle 1 time: 2110
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 2376
Cycle 1 time: 683
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 936
Cycle 1 time: 1328
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1588
Cycle 1 time: 1172
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1431
Cycle 1 time: 1631
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1887
Cycle 1 time: 1851
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2109
Cycle 1 time: 1964
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2223
Cycle 1 time: 1505
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1755
Cycle 1 time: 1196
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1454
clock 1449794 ms | mcu 0 | user time 1557 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 27491 | nb_rw_cycle_counter 9163 | nb_inter_pic_trame_counter 27490
Cycle 1 time: 1564
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1821
Cycle 1 time: 1940
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 2208
Cycle 1 time: 1571
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1831
Cycle 1 time: 1098
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1360
Cycle 1 time: 1371
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1634
Cycle 1 time: 1525
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1790
Cycle 1 time: 1379
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1637
Cycle 1 time: 1954
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 2218
Cycle 1 time: 1930
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 2192
Cycle 1 time: 1237
Cycle 2 time: 253
Cycle 0 time: 15
RW cycle time: 1505
Cycle 1 time: 850
Cycle 2 time: 274
Cycle 0 time: 17
RW cycle time: 1141
Cycle 1 time: 1095
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1358
Cycle 1 time: 708
clock 1451803 ms | mcu 0 | user time 247 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 27528 | nb_rw_cycle_counter 9175 | nb_inter_pic_trame_counter 27527
Cycle 2 time: 253
Cycle 0 time: 15
RW cycle time: 976
Cycle 1 time: 771
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1029
Cycle 1 time: 925
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1191
Cycle 1 time: 1117
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1376
Cycle 1 time: 715
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 980
Cycle 1 time: 914
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 922
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1183
Cycle 1 time: 1143
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1404
Cycle 1 time: 1628
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1894
Cycle 1 time: 1020
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1271
Cycle 1 time: 2003
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2263
Cycle 1 time: 1721
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1982
Cycle 1 time: 1475
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1731
Cycle 1 time: 1277
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1541
clock 1453840 ms | mcu 0 | user time 1327 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 27569 | nb_rw_cycle_counter 9189 | nb_inter_pic_trame_counter 27568
Cycle 1 time: 1333
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1590
Cycle 1 time: 1336
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1592
Cycle 1 time: 1599
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1858
Cycle 1 time: 1773
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2033
Cycle 1 time: 1196
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1455
Cycle 1 time: 995
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1253
Cycle 1 time: 1475
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1732
Cycle 1 time: 996
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 1070
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1330
Cycle 1 time: 1243
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1501
Cycle 1 time: 1015
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1274
Cycle 1 time: 1475
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1728
Cycle 1 time: 997
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1254
Cycle 1 time: 1061
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1318
clock 1455937 ms | mcu 0 | user time 1134 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 27611 | nb_rw_cycle_counter 9203 | nb_inter_pic_trame_counter 27610
Cycle 1 time: 1140
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1402
Cycle 1 time: 1048
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1304
Cycle 1 time: 995
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1253
Cycle 1 time: 1063
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1318
Cycle 1 time: 928
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1191
Cycle 1 time: 568
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 823
Cycle 1 time: 1062
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1323
Cycle 1 time: 922
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 1199
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1461
Cycle 1 time: 715
Cycle 2 time: 344
Cycle 0 time: 17
RW cycle time: 1076
Cycle 1 time: 961
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1219
Cycle 1 time: 1195
Cycle 2 time: 228
Cycle 0 time: 18
RW cycle time: 1441
Cycle 1 time: 1073
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1328
Cycle 1 time: 996
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1254
Cycle 1 time: 1201
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1458
Cycle 1 time: 1130
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1392
clock 1457944 ms | mcu 0 | user time 775 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 27659 | nb_rw_cycle_counter 9219 | nb_inter_pic_trame_counter 27658
Cycle 1 time: 781
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1034
Cycle 1 time: 922
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1182
Cycle 1 time: 925
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 1061
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1316
Cycle 1 time: 720
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 980
Cycle 1 time: 859
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 1260
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1519
Cycle 1 time: 989
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1246
Cycle 1 time: 924
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 994
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1257
Cycle 1 time: 1291
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1548
Cycle 1 time: 895
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1152
Cycle 1 time: 1063
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1317
Cycle 1 time: 1136
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1394
Cycle 1 time: 852
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 1201
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1461
Cycle 1 time: 713
clock 1459959 ms | mcu 0 | user time 225 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 27708 | nb_rw_cycle_counter 9235 | nb_inter_pic_trame_counter 27707
Cycle 2 time: 232
Cycle 0 time: 14
RW cycle time: 959
Cycle 1 time: 933
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1191
Cycle 1 time: 991
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1246
Cycle 1 time: 1064
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1324
Cycle 1 time: 1523
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1788
Cycle 1 time: 939
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1194
Cycle 1 time: 1037
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1298
Cycle 1 time: 1267
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1528
Cycle 1 time: 946
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1209
Cycle 1 time: 920
Cycle 2 time: 266
Cycle 0 time: 21
RW cycle time: 1207
Cycle 1 time: 892
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1149
Cycle 1 time: 991
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1245
Cycle 1 time: 789
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1051
Cycle 1 time: 1040
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1305
Cycle 1 time: 1116
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1378
Cycle 1 time: 920
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1189
clock 1461978 ms | mcu 0 | user time 864 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 27755 | nb_rw_cycle_counter 9251 | nb_inter_pic_trame_counter 27754
Cycle 1 time: 870
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1121
Cycle 1 time: 856
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 926
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 790
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 1128
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1381
Cycle 1 time: 927
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 999
Cycle 2 time: 231
Cycle 0 time: 15
RW cycle time: 1245
Cycle 1 time: 866
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1123
Cycle 1 time: 1132
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1389
Cycle 1 time: 785
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1035
Cycle 1 time: 1347
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1602
Cycle 1 time: 972
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1229
Cycle 1 time: 926
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1189
Cycle 1 time: 1149
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1407
Cycle 1 time: 989
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1249
Cycle 1 time: 1062
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1323
Cycle 1 time: 777
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1034
clock 1464047 ms | mcu 0 | user time 715 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 27806 | nb_rw_cycle_counter 9268 | nb_inter_pic_trame_counter 27805
Cycle 1 time: 721
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 980
Cycle 1 time: 923
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 991
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1249
Cycle 1 time: 852
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 646
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 911
Cycle 1 time: 979
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1238
Cycle 1 time: 1000
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1258
Cycle 1 time: 988
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1250
Cycle 1 time: 849
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 1202
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1457
Cycle 1 time: 1134
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1396
Cycle 1 time: 987
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1249
Cycle 1 time: 920
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1179
Cycle 1 time: 1196
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1463
Cycle 1 time: 913
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1172
Cycle 1 time: 783
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1043
Cycle 1 time: 1070
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1325
clock 1466116 ms | mcu 0 | user time 838 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 27857 | nb_rw_cycle_counter 9285 | nb_inter_pic_trame_counter 27856
Cycle 1 time: 844
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1102
Cycle 1 time: 721
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 978
Cycle 1 time: 1059
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1316
Cycle 1 time: 934
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1202
Cycle 1 time: 1177
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1440
Cycle 1 time: 986
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1244
Cycle 1 time: 1133
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1391
Cycle 1 time: 1042
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1302
Cycle 1 time: 1152
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1417
Cycle 1 time: 1013
Cycle 2 time: 312
Cycle 0 time: 22
RW cycle time: 1347
Cycle 1 time: 1031
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1302
Cycle 1 time: 762
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1021
Cycle 1 time: 713
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 970
Cycle 1 time: 715
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 983
Cycle 1 time: 1051
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1305
Cycle 1 time: 927
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1189
Cycle 1 time: 928
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1192
clock 1468193 ms | mcu 0 | user time 906 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 27908 | nb_rw_cycle_counter 9302 | nb_inter_pic_trame_counter 27907
Cycle 1 time: 912
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 718
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 982
Cycle 1 time: 636
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 898
Cycle 1 time: 1059
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1315
Cycle 1 time: 853
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1112
Cycle 1 time: 782
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1038
Cycle 1 time: 1135
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1401
Cycle 1 time: 914
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1177
Cycle 1 time: 778
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 852
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1110
Cycle 1 time: 1201
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1467
Cycle 1 time: 834
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1098
Cycle 1 time: 967
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1237
Cycle 1 time: 875
Cycle 2 time: 284
Cycle 0 time: 20
RW cycle time: 1179
Cycle 1 time: 733
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 994
Cycle 1 time: 1122
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1370
Cycle 1 time: 1005
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1263
Cycle 1 time: 847
clock 1470195 ms | mcu 0 | user time 235 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 27960 | nb_rw_cycle_counter 9319 | nb_inter_pic_trame_counter 27959
Cycle 2 time: 241
Cycle 0 time: 14
RW cycle time: 1102
Cycle 1 time: 654
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 916
Cycle 1 time: 1126
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1389
Cycle 1 time: 1194
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1446
Cycle 1 time: 905
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1172
Cycle 1 time: 1371
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1623
Cycle 1 time: 842
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1101
Cycle 1 time: 992
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1246
Cycle 1 time: 926
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 1000
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1263
Cycle 1 time: 709
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 967
Cycle 1 time: 1060
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1317
Cycle 1 time: 1134
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1390
Cycle 1 time: 856
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 854
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 1063
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1327
Cycle 1 time: 1248
clock 1472201 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 28008 | nb_rw_cycle_counter 9335 | nb_inter_pic_trame_counter 28007
Cycle 2 time: 248
Cycle 0 time: 13
RW cycle time: 1509
Cycle 1 time: 730
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 999
Cycle 1 time: 837
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1097
Cycle 1 time: 704
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 962
Cycle 1 time: 863
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 729
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 987
Cycle 1 time: 845
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1095
Cycle 1 time: 1004
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1264
Cycle 1 time: 785
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1052
Cycle 1 time: 983
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1244
Cycle 1 time: 987
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1245
Cycle 1 time: 1072
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1333
Cycle 1 time: 702
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 957
Cycle 1 time: 993
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1249
Cycle 1 time: 998
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1264
Cycle 1 time: 1045
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1307
Cycle 1 time: 1202
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1456
Cycle 1 time: 931
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1198
clock 1474276 ms | mcu 0 | user time 908 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 28061 | nb_rw_cycle_counter 9353 | nb_inter_pic_trame_counter 28060
Cycle 1 time: 914
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1165
Cycle 1 time: 854
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 1140
Cycle 2 time: 303
Cycle 0 time: 18
RW cycle time: 1461
Cycle 1 time: 1132
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1397
Cycle 1 time: 843
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1108
Cycle 1 time: 846
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1101
Cycle 1 time: 924
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1185
Cycle 1 time: 854
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 921
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 1065
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1319
Cycle 1 time: 857
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 723
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 978
Cycle 1 time: 927
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1189
Cycle 1 time: 848
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1114
Cycle 1 time: 786
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1045
Cycle 1 time: 1117
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1378
Cycle 1 time: 993
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1251
clock 1476283 ms | mcu 0 | user time 780 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 28112 | nb_rw_cycle_counter 9370 | nb_inter_pic_trame_counter 28111
Cycle 1 time: 787
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 844
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1095
Cycle 1 time: 966
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1220
Cycle 1 time: 888
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1147
Cycle 1 time: 854
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 922
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 1001
Cycle 2 time: 276
Cycle 0 time: 16
RW cycle time: 1293
Cycle 1 time: 747
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 999
Cycle 1 time: 787
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1049
Cycle 1 time: 782
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1039
Cycle 1 time: 933
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1186
Cycle 1 time: 847
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1098
Cycle 1 time: 791
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1049
Cycle 1 time: 928
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 427
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 687
Cycle 1 time: 862
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1125
Cycle 1 time: 1127
Cycle 2 time: 259
Cycle 0 time: 15
RW cycle time: 1401
Cycle 1 time: 976
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1233
clock 1478324 ms | mcu 0 | user time 1060 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 28166 | nb_rw_cycle_counter 9388 | nb_inter_pic_trame_counter 28165
Cycle 1 time: 1067
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1316
Cycle 1 time: 1062
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1320
Cycle 1 time: 767
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1032
Cycle 1 time: 1122
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1381
Cycle 1 time: 1085
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1342
Cycle 1 time: 785
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 922
Cycle 2 time: 259
Cycle 0 time: 16
RW cycle time: 1197
Cycle 1 time: 1116
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1372
Cycle 1 time: 975
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1240
Cycle 1 time: 1001
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1255
Cycle 1 time: 790
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1054
Cycle 1 time: 1125
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1385
Cycle 1 time: 782
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1040
Cycle 1 time: 643
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 899
Cycle 1 time: 716
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 966
Cycle 1 time: 1072
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1331
Cycle 1 time: 742
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1008
clock 1480324 ms | mcu 0 | user time 881 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 28217 | nb_rw_cycle_counter 9405 | nb_inter_pic_trame_counter 28216
Cycle 1 time: 887
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1144
Cycle 1 time: 780
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1033
Cycle 1 time: 999
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1261
Cycle 1 time: 778
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1039
Cycle 1 time: 705
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 948
Cycle 1 time: 1133
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1390
Cycle 1 time: 596
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 859
Cycle 1 time: 844
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 923
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1194
Cycle 1 time: 814
Cycle 2 time: 308
Cycle 0 time: 18
RW cycle time: 1140
Cycle 1 time: 956
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1213
Cycle 1 time: 1142
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1407
Cycle 1 time: 1325
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1578
Cycle 1 time: 1068
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1333
Cycle 1 time: 990
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1256
Cycle 1 time: 1460
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1715
clock 1482324 ms | mcu 0 | user time 1265 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 28265 | nb_rw_cycle_counter 9421 | nb_inter_pic_trame_counter 28264
Cycle 1 time: 1272
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1528
Cycle 1 time: 1136
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1400
Cycle 1 time: 910
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1169
Cycle 1 time: 710
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 966
Cycle 1 time: 925
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 713
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 969
Cycle 1 time: 1065
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1324
Cycle 1 time: 856
Cycle 2 time: 276
Cycle 0 time: 18
RW cycle time: 1150
Cycle 1 time: 951
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1213
Cycle 1 time: 990
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1250
Cycle 1 time: 1032
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1286
Cycle 1 time: 1217
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1481
Cycle 1 time: 860
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 789
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 1054
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1309
Cycle 1 time: 803
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 1057
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1313
clock 1484372 ms | mcu 0 | user time 996 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 28316 | nb_rw_cycle_counter 9438 | nb_inter_pic_trame_counter 28315
Cycle 1 time: 1002
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1255
Cycle 1 time: 774
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1033
Cycle 1 time: 795
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1054
Cycle 1 time: 819
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1083
Cycle 1 time: 945
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1202
Cycle 1 time: 1064
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1322
Cycle 1 time: 855
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 889
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1143
Cycle 1 time: 1114
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1364
Cycle 1 time: 995
Cycle 2 time: 303
Cycle 0 time: 17
RW cycle time: 1315
Cycle 1 time: 903
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1174
Cycle 1 time: 1493
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1746
Cycle 1 time: 1396
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1657
Cycle 1 time: 1074
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1335
Cycle 1 time: 924
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1186
Cycle 1 time: 984
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1249
Cycle 1 time: 497
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 762
clock 1486463 ms | mcu 0 | user time 917 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 28367 | nb_rw_cycle_counter 9455 | nb_inter_pic_trame_counter 28366
Cycle 1 time: 923
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1172
Cycle 1 time: 783
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1043
Cycle 1 time: 781
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 1065
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1328
Cycle 1 time: 922
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 921
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1184
Cycle 1 time: 849
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1108
Cycle 1 time: 920
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 890
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1156
Cycle 1 time: 956
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1225
Cycle 1 time: 830
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1087
Cycle 1 time: 858
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1124
Cycle 1 time: 980
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1238
Cycle 1 time: 716
Cycle 2 time: 344
Cycle 0 time: 19
RW cycle time: 1079
Cycle 1 time: 954
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1222
Cycle 1 time: 705
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 968
Cycle 1 time: 1058
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1314
Cycle 1 time: 714
Cycle 2 time: 354
Cycle 0 time: 23
RW cycle time: 1091
clock 1488525 ms | mcu 0 | user time 805 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 28421 | nb_rw_cycle_counter 9473 | nb_inter_pic_trame_counter 28420
Cycle 1 time: 811
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1067
Cycle 1 time: 712
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 980
Cycle 1 time: 844
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1112
Cycle 1 time: 848
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1109
Cycle 1 time: 702
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 960
Cycle 1 time: 1063
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1323
Cycle 1 time: 923
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 850
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 717
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 978
Cycle 1 time: 717
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 984
Cycle 1 time: 839
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1105
Cycle 1 time: 778
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1045
Cycle 1 time: 981
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1247
Cycle 1 time: 912
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1173
Cycle 1 time: 853
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1116
Cycle 1 time: 713
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 978
Cycle 1 time: 1117
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1383
Cycle 1 time: 708
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 966
clock 1490538 ms | mcu 0 | user time 1130 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 28475 | nb_rw_cycle_counter 9491 | nb_inter_pic_trame_counter 28474
Cycle 1 time: 1136
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1399
Cycle 1 time: 778
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 775
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1035
Cycle 1 time: 922
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 851
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 997
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1256
Cycle 1 time: 989
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1250
Cycle 1 time: 926
Cycle 2 time: 291
Cycle 0 time: 17
RW cycle time: 1234
Cycle 1 time: 1169
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1435
Cycle 1 time: 885
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1147
Cycle 1 time: 1059
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1318
Cycle 1 time: 1329
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 1600
Cycle 1 time: 995
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1265
Cycle 1 time: 1113
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1371
Cycle 1 time: 922
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1181
Cycle 1 time: 854
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1121
Cycle 1 time: 1052
clock 1492549 ms | mcu 0 | user time 246 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 28524 | nb_rw_cycle_counter 9507 | nb_inter_pic_trame_counter 28523
Cycle 2 time: 253
Cycle 0 time: 13
RW cycle time: 1318
Cycle 1 time: 777
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1039
Cycle 1 time: 915
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 849
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 992
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1247
Cycle 1 time: 698
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 962
Cycle 1 time: 728
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 989
Cycle 1 time: 851
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 717
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 979
Cycle 1 time: 987
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 1248
Cycle 1 time: 784
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1041
Cycle 1 time: 917
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 924
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1190
Cycle 1 time: 778
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1041
Cycle 1 time: 914
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1179
Cycle 1 time: 983
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1246
Cycle 1 time: 851
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1111
Cycle 1 time: 918
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1175
clock 1494552 ms | mcu 0 | user time 994 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 28577 | nb_rw_cycle_counter 9525 | nb_inter_pic_trame_counter 28576
Cycle 1 time: 1000
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1257
Cycle 1 time: 709
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 972
Cycle 1 time: 1057
Cycle 2 time: 254
Cycle 0 time: 19
RW cycle time: 1330
Cycle 1 time: 835
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1091
Cycle 1 time: 716
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 974
Cycle 1 time: 715
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 976
Cycle 1 time: 850
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 785
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1049
Cycle 1 time: 848
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1108
Cycle 1 time: 1060
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1320
Cycle 1 time: 782
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1050
Cycle 1 time: 989
Cycle 2 time: 299
Cycle 0 time: 21
RW cycle time: 1309
Cycle 1 time: 852
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 785
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1041
Cycle 1 time: 782
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1045
Cycle 1 time: 715
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 980
Cycle 1 time: 1048
Cycle 2 time: 255
Cycle 0 time: 17
RW cycle time: 1320
Cycle 1 time: 836
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1095
clock 1496559 ms | mcu 0 | user time 923 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 28631 | nb_rw_cycle_counter 9543 | nb_inter_pic_trame_counter 28630
Cycle 1 time: 929
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1188
Cycle 1 time: 708
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 970
Cycle 1 time: 1200
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1469
Cycle 1 time: 701
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 958
Cycle 1 time: 853
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 791
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1058
Cycle 1 time: 838
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 1102
Cycle 1 time: 777
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1033
Cycle 1 time: 1022
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1282
Cycle 1 time: 894
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1160
Cycle 1 time: 981
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1241
Cycle 1 time: 992
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1248
Cycle 1 time: 992
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1258
Cycle 1 time: 919
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1183
Cycle 1 time: 898
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1161
Cycle 1 time: 1223
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1490
Cycle 1 time: 1185
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1437
clock 1498614 ms | mcu 0 | user time 1130 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 28682 | nb_rw_cycle_counter 9560 | nb_inter_pic_trame_counter 28681
Cycle 1 time: 1136
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1396
Cycle 1 time: 918
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 916
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1177
Cycle 1 time: 1055
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1312
Cycle 1 time: 701
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 955
Cycle 1 time: 872
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1123
Cycle 1 time: 931
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1189
Cycle 1 time: 858
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 1130
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1390
Cycle 1 time: 920
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 723
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 981
Cycle 1 time: 984
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1244
Cycle 1 time: 899
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1150
Cycle 1 time: 813
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1072
Cycle 1 time: 856
Cycle 2 time: 307
Cycle 0 time: 20
RW cycle time: 1183
Cycle 1 time: 988
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1257
Cycle 1 time: 991
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1258
Cycle 1 time: 695
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 951
clock 1500711 ms | mcu 0 | user time 993 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 28736 | nb_rw_cycle_counter 9578 | nb_inter_pic_trame_counter 28735
Cycle 1 time: 999
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1264
Cycle 1 time: 1259
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1517
Cycle 1 time: 852
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 783
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1051
Cycle 1 time: 782
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1047
Cycle 1 time: 907
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1169
Cycle 1 time: 919
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1182
Cycle 1 time: 916
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1176
Cycle 1 time: 919
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1176
Cycle 1 time: 857
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1123
Cycle 1 time: 915
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1179
Cycle 1 time: 848
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1115
Cycle 1 time: 847
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1112
Cycle 1 time: 918
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1176
Cycle 1 time: 922
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1187
Cycle 1 time: 984
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1247
Cycle 1 time: 775
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1044
Cycle 1 time: 774
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1038
clock 1502787 ms | mcu 0 | user time 842 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 28790 | nb_rw_cycle_counter 9596 | nb_inter_pic_trame_counter 28789
Cycle 1 time: 848
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1101
Cycle 1 time: 715
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 967
Cycle 1 time: 926
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1184
Cycle 1 time: 995
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1254
Cycle 1 time: 920
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1179
Cycle 1 time: 853
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1120
Cycle 1 time: 738
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 999
Cycle 1 time: 883
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1148
Cycle 1 time: 918
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1174
Cycle 1 time: 987
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1246
Cycle 1 time: 860
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1120
Cycle 1 time: 781
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 853
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 787
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1048
Cycle 1 time: 709
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 869
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 979
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1242
Cycle 1 time: 799
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1062
clock 1504801 ms | mcu 0 | user time 913 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 28844 | nb_rw_cycle_counter 9614 | nb_inter_pic_trame_counter 28843
Cycle 1 time: 919
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1188
Cycle 1 time: 1048
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1311
Cycle 1 time: 1263
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1519
Cycle 1 time: 697
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 956
Cycle 1 time: 785
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1048
Cycle 1 time: 1006
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1272
Cycle 1 time: 984
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1250
Cycle 1 time: 1041
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1309
Cycle 1 time: 1617
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1880
Cycle 1 time: 849
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1111
Cycle 1 time: 570
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 828
Cycle 1 time: 1137
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1403
Cycle 1 time: 1050
Cycle 2 time: 310
Cycle 0 time: 18
RW cycle time: 1378
Cycle 1 time: 644
Cycle 2 time: 251
Cycle 0 time: 22
RW cycle time: 917
Cycle 1 time: 1109
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1369
Cycle 1 time: 716
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 981
Cycle 1 time: 1033
clock 1506809 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 28893 | nb_rw_cycle_counter 9630 | nb_inter_pic_trame_counter 28892
Cycle 2 time: 249
Cycle 0 time: 13
RW cycle time: 1295
Cycle 1 time: 871
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1135
Cycle 1 time: 827
Cycle 2 time: 285
Cycle 0 time: 17
RW cycle time: 1129
Cycle 1 time: 893
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1155
Cycle 1 time: 990
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 923
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1185
Cycle 1 time: 828
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1091
Cycle 1 time: 870
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1127
Cycle 1 time: 1269
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1529
Cycle 1 time: 644
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 904
Cycle 1 time: 989
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1248
Cycle 1 time: 1111
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1372
Cycle 1 time: 1012
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1266
Cycle 1 time: 852
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1112
Cycle 1 time: 644
Cycle 2 time: 282
Cycle 0 time: 24
RW cycle time: 950
Cycle 1 time: 941
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1197
Cycle 1 time: 1001
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1268
Cycle 1 time: 772
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1038
clock 1508946 ms | mcu 0 | user time 1398 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 28946 | nb_rw_cycle_counter 9648 | nb_inter_pic_trame_counter 28945
Cycle 1 time: 1405
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1660
Cycle 1 time: 1233
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1492
Cycle 1 time: 2205
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2461
Cycle 1 time: 1786
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 2054
Cycle 1 time: 2154
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 2418
Cycle 1 time: 1871
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2131
Cycle 1 time: 1018
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1278
Cycle 1 time: 960
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1220
Cycle 1 time: 921
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 997
Cycle 2 time: 237
Cycle 0 time: 21
RW cycle time: 1255
Cycle 1 time: 1874
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2136
Cycle 1 time: 1326
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1583
clock 1511042 ms | mcu 0 | user time 1491 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 28982 | nb_rw_cycle_counter 9660 | nb_inter_pic_trame_counter 28981
Cycle 1 time: 1497
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1749
Cycle 1 time: 1529
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1795
Cycle 1 time: 1224
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1480
Cycle 1 time: 1186
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1439
Cycle 1 time: 1082
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1342
Cycle 1 time: 1371
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1625
Cycle 1 time: 1499
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1755
Cycle 1 time: 1341
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1603
Cycle 1 time: 1229
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1486
Cycle 1 time: 1339
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1597
Cycle 1 time: 1748
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 2014
Cycle 1 time: 1777
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2033
clock 1513072 ms | mcu 0 | user time 1868 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 29018 | nb_rw_cycle_counter 9672 | nb_inter_pic_trame_counter 29017
Cycle 1 time: 1874
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 2126
Cycle 1 time: 1664
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1922
Cycle 1 time: 1857
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2118
Cycle 1 time: 1646
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1908
Cycle 1 time: 1181
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1434
Cycle 1 time: 2053
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 2309
Cycle 1 time: 1343
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1595
Cycle 1 time: 1796
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2055
Cycle 1 time: 1339
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1592
Cycle 1 time: 964
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1218
Cycle 1 time: 1642
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1901
Cycle 1 time: 1061
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1321
clock 1515203 ms | mcu 0 | user time 1686 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 29054 | nb_rw_cycle_counter 9684 | nb_inter_pic_trame_counter 29053
Cycle 1 time: 1692
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1958
Cycle 1 time: 1717
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1976
Cycle 1 time: 1477
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1733
Cycle 1 time: 1015
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1272
Cycle 1 time: 1686
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1947
Cycle 1 time: 1163
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1424
Cycle 1 time: 1666
Cycle 2 time: 238
Cycle 0 time: 21
RW cycle time: 1925
Cycle 1 time: 1473
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1732
Cycle 1 time: 1824
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 2082
Cycle 1 time: 1311
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1566
Cycle 1 time: 1013
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1270
Cycle 1 time: 1217
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1475
clock 1517206 ms | mcu 0 | user time 1356 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 29090 | nb_rw_cycle_counter 9696 | nb_inter_pic_trame_counter 29089
Cycle 1 time: 1362
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1616
Cycle 1 time: 1239
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1488
Cycle 1 time: 1487
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1742
Cycle 1 time: 1062
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1317
Cycle 1 time: 853
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1112
Cycle 1 time: 923
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 922
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1178
Cycle 1 time: 991
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1244
Cycle 1 time: 932
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1189
Cycle 1 time: 1060
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1323
Cycle 1 time: 1136
Cycle 2 time: 302
Cycle 0 time: 16
RW cycle time: 1454
Cycle 1 time: 1257
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1515
Cycle 1 time: 1074
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1333
Cycle 1 time: 1475
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1736
Cycle 1 time: 712
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 968
clock 1519223 ms | mcu 0 | user time 1132 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 29135 | nb_rw_cycle_counter 9711 | nb_inter_pic_trame_counter 29134
Cycle 1 time: 1139
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1391
Cycle 1 time: 783
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1042
Cycle 1 time: 1093
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1345
Cycle 1 time: 1104
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1358
Cycle 1 time: 1203
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1461
Cycle 1 time: 859
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 1063
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1322
Cycle 1 time: 777
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1025
Cycle 1 time: 800
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 1000
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1253
Cycle 1 time: 861
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 1067
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1332
Cycle 1 time: 770
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1027
Cycle 1 time: 991
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 857
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 990
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1253
Cycle 1 time: 652
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 911
clock 1521237 ms | mcu 0 | user time 906 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 29186 | nb_rw_cycle_counter 9728 | nb_inter_pic_trame_counter 29185
Cycle 1 time: 912
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 717
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 968
Cycle 1 time: 654
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 911
Cycle 1 time: 996
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1261
Cycle 1 time: 978
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1238
Cycle 1 time: 649
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 912
Cycle 1 time: 829
Cycle 2 time: 265
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 844
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1101
Cycle 1 time: 985
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1249
Cycle 1 time: 1271
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1529
Cycle 1 time: 851
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1109
Cycle 1 time: 852
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 718
Cycle 2 time: 348
Cycle 0 time: 18
RW cycle time: 1084
Cycle 1 time: 1158
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1410
Cycle 1 time: 933
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1193
Cycle 1 time: 716
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 977
Cycle 1 time: 777
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1035
Cycle 1 time: 712
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 970
clock 1523292 ms | mcu 0 | user time 1127 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 29240 | nb_rw_cycle_counter 9746 | nb_inter_pic_trame_counter 29239
Cycle 1 time: 1134
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1396
Cycle 1 time: 773
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1032
Cycle 1 time: 787
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1057
Cycle 1 time: 842
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1096
Cycle 1 time: 716
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 976
Cycle 1 time: 783
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1046
Cycle 1 time: 984
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1242
Cycle 1 time: 924
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1184
Cycle 1 time: 1060
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1321
Cycle 1 time: 1196
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1454
Cycle 1 time: 1129
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1381
Cycle 1 time: 858
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 783
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1041
Cycle 1 time: 858
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 777
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 722
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 976
Cycle 1 time: 980
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 939
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1195
clock 1525355 ms | mcu 0 | user time 852 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 29294 | nb_rw_cycle_counter 9764 | nb_inter_pic_trame_counter 29293
Cycle 1 time: 858
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 1065
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1324
Cycle 1 time: 1000
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1256
Cycle 1 time: 848
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1105
Cycle 1 time: 989
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1246
Cycle 1 time: 791
Cycle 2 time: 310
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 778
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1030
Cycle 1 time: 1145
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1415
Cycle 1 time: 1042
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1300
Cycle 1 time: 1064
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1320
Cycle 1 time: 715
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 982
Cycle 1 time: 847
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 780
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1044
Cycle 1 time: 848
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1109
Cycle 1 time: 1267
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1529
Cycle 1 time: 847
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 854
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1116
clock 1527389 ms | mcu 0 | user time 987 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 29345 | nb_rw_cycle_counter 9781 | nb_inter_pic_trame_counter 29344
Cycle 1 time: 993
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1255
Cycle 1 time: 1122
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1379
Cycle 1 time: 1138
Cycle 2 time: 306
Cycle 0 time: 20
RW cycle time: 1464
Cycle 1 time: 1288
Cycle 2 time: 245
Cycle 0 time: 23
RW cycle time: 1556
Cycle 1 time: 752
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1014
Cycle 1 time: 992
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1253
Cycle 1 time: 848
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1115
Cycle 1 time: 981
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1244
Cycle 1 time: 1072
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1336
Cycle 1 time: 900
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1160
Cycle 1 time: 924
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 929
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1191
Cycle 1 time: 709
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 974
Cycle 1 time: 630
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 889
Cycle 1 time: 924
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 1141
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1404
Cycle 1 time: 641
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 901
clock 1529410 ms | mcu 0 | user time 705 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 29396 | nb_rw_cycle_counter 9798 | nb_inter_pic_trame_counter 29395
Cycle 1 time: 711
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 961
Cycle 1 time: 648
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 907
Cycle 1 time: 852
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 1056
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1316
Cycle 1 time: 640
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 897
Cycle 1 time: 787
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1051
Cycle 1 time: 782
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1047
Cycle 1 time: 632
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 890
Cycle 1 time: 923
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 1244
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1504
Cycle 1 time: 1164
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1435
Cycle 1 time: 1186
Cycle 2 time: 291
Cycle 0 time: 19
RW cycle time: 1496
Cycle 1 time: 944
Cycle 2 time: 278
Cycle 0 time: 20
RW cycle time: 1242
Cycle 1 time: 1368
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1624
Cycle 1 time: 1215
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1486
Cycle 1 time: 1511
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1773
clock 1531473 ms | mcu 0 | user time 1405 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 29444 | nb_rw_cycle_counter 9814 | nb_inter_pic_trame_counter 29443
Cycle 1 time: 1411
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1672
Cycle 1 time: 1075
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1335
Cycle 1 time: 1246
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1510
Cycle 1 time: 564
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 825
Cycle 1 time: 1418
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1676
Cycle 1 time: 846
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1103
Cycle 1 time: 1045
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1304
Cycle 1 time: 729
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 993
Cycle 1 time: 1311
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1572
Cycle 1 time: 1358
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1613
Cycle 1 time: 862
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 915
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 998
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1255
Cycle 1 time: 650
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 905
Cycle 1 time: 994
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1247
Cycle 1 time: 929
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1188
clock 1533486 ms | mcu 0 | user time 1055 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 29492 | nb_rw_cycle_counter 9830 | nb_inter_pic_trame_counter 29491
Cycle 1 time: 1061
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1322
Cycle 1 time: 829
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1088
Cycle 1 time: 1077
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1333
Cycle 1 time: 718
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 979
Cycle 1 time: 996
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1258
Cycle 1 time: 1298
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1555
Cycle 1 time: 1019
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1276
Cycle 1 time: 783
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1041
Cycle 1 time: 786
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 1065
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1319
Cycle 1 time: 790
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1055
Cycle 1 time: 778
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1034
Cycle 1 time: 717
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 975
Cycle 1 time: 643
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 908
Cycle 1 time: 845
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1103
Cycle 1 time: 575
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 834
Cycle 1 time: 995
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1257
Cycle 1 time: 777
Cycle 2 time: 254
Cycle 0 time: 18
RW cycle time: 1049
clock 1535532 ms | mcu 0 | user time 1091 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 29546 | nb_rw_cycle_counter 9848 | nb_inter_pic_trame_counter 29545
Cycle 1 time: 1097
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1354
Cycle 1 time: 871
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1130
Cycle 1 time: 785
Cycle 2 time: 266
Cycle 0 time: 16
RW cycle time: 1067
Cycle 1 time: 899
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1153
Cycle 1 time: 576
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 833
Cycle 1 time: 855
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 1065
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1326
Cycle 1 time: 770
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1031
Cycle 1 time: 1017
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1282
Cycle 1 time: 760
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1014
Cycle 1 time: 924
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 995
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1251
Cycle 1 time: 1341
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1599
Cycle 1 time: 1063
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1318
Cycle 1 time: 934
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1196
Cycle 1 time: 976
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 822
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1078
Cycle 1 time: 745
clock 1537537 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 29598 | nb_rw_cycle_counter 9865 | nb_inter_pic_trame_counter 29597
Cycle 2 time: 247
Cycle 0 time: 13
RW cycle time: 1005
Cycle 1 time: 1134
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1390
Cycle 1 time: 1212
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1464
Cycle 1 time: 1057
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1321
Cycle 1 time: 775
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1040
Cycle 1 time: 1129
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1388
Cycle 1 time: 977
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1230
Cycle 1 time: 1144
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1403
Cycle 1 time: 923
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1184
Cycle 1 time: 1203
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1466
Cycle 1 time: 841
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1096
Cycle 1 time: 930
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1197
Cycle 1 time: 842
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 1018
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1275
Cycle 1 time: 894
Cycle 2 time: 238
Cycle 0 time: 22
RW cycle time: 1154
Cycle 1 time: 1265
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1523
clock 1539555 ms | mcu 0 | user time 924 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 29645 | nb_rw_cycle_counter 9881 | nb_inter_pic_trame_counter 29644
Cycle 1 time: 931
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1187
Cycle 1 time: 913
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 855
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 837
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1091
Cycle 1 time: 948
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1205
Cycle 1 time: 926
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 1007
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1266
Cycle 1 time: 1398
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1658
Cycle 1 time: 919
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 1063
Cycle 2 time: 298
Cycle 0 time: 18
RW cycle time: 1379
Cycle 1 time: 860
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1131
Cycle 1 time: 773
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1032
Cycle 1 time: 920
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 742
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1001
Cycle 1 time: 893
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1146
Cycle 1 time: 1440
Cycle 2 time: 306
Cycle 0 time: 17
RW cycle time: 1763
Cycle 1 time: 765
Cycle 2 time: 296
Cycle 0 time: 17
RW cycle time: 1078
clock 1541604 ms | mcu 0 | user time 656 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 29696 | nb_rw_cycle_counter 9898 | nb_inter_pic_trame_counter 29695
Cycle 1 time: 663
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 926
Cycle 1 time: 1120
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1377
Cycle 1 time: 1051
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1314
Cycle 1 time: 925
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 717
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 971
Cycle 1 time: 928
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1184
Cycle 1 time: 995
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1254
Cycle 1 time: 1207
Cycle 2 time: 306
Cycle 0 time: 16
RW cycle time: 1529
Cycle 1 time: 847
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 785
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1042
Cycle 1 time: 781
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1041
Cycle 1 time: 924
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 635
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 893
Cycle 1 time: 806
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1058
Cycle 1 time: 1114
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1367
Cycle 1 time: 650
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 910
Cycle 1 time: 1216
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1478
clock 1543604 ms | mcu 0 | user time 834 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 29747 | nb_rw_cycle_counter 9915 | nb_inter_pic_trame_counter 29746
Cycle 1 time: 841
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1099
Cycle 1 time: 1054
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1318
Cycle 1 time: 845
Cycle 2 time: 301
Cycle 0 time: 20
RW cycle time: 1166
Cycle 1 time: 927
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1182
Cycle 1 time: 649
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 911
Cycle 1 time: 1060
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1318
Cycle 1 time: 848
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 1077
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1338
Cycle 1 time: 837
Cycle 2 time: 303
Cycle 0 time: 18
RW cycle time: 1158
Cycle 1 time: 858
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 852
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 715
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 969
Cycle 1 time: 997
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1257
Cycle 1 time: 988
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1244
Cycle 1 time: 1063
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1325
Cycle 1 time: 917
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1166
Cycle 1 time: 1001
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1259
clock 1545624 ms | mcu 0 | user time 991 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 29798 | nb_rw_cycle_counter 9932 | nb_inter_pic_trame_counter 29797
Cycle 1 time: 997
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1262
Cycle 1 time: 841
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1098
Cycle 1 time: 992
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1247
Cycle 1 time: 1198
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1460
Cycle 1 time: 646
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 905
Cycle 1 time: 1132
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1390
Cycle 1 time: 1060
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1319
Cycle 1 time: 1130
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1390
Cycle 1 time: 923
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1177
Cycle 1 time: 994
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 927
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 860
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 782
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 927
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1179
Cycle 1 time: 718
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 966
Cycle 1 time: 866
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1123
Cycle 1 time: 852
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1109
clock 1547631 ms | mcu 0 | user time 856 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 29849 | nb_rw_cycle_counter 9949 | nb_inter_pic_trame_counter 29848
Cycle 1 time: 862
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1122
Cycle 1 time: 912
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1168
Cycle 1 time: 875
Cycle 2 time: 294
Cycle 0 time: 20
RW cycle time: 1189
Cycle 1 time: 1062
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1315
Cycle 1 time: 782
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 992
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1252
Cycle 1 time: 1106
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1367
Cycle 1 time: 1084
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1336
Cycle 1 time: 707
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 958
Cycle 1 time: 785
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1043
Cycle 1 time: 1074
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1323
Cycle 1 time: 726
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 980
Cycle 1 time: 584
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 838
Cycle 1 time: 375
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 631
Cycle 1 time: 780
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1031
Cycle 1 time: 719
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 978
Cycle 1 time: 711
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 959
Cycle 1 time: 865
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 862
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1119
clock 1549686 ms | mcu 0 | user time 645 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 29906 | nb_rw_cycle_counter 9968 | nb_inter_pic_trame_counter 29905
Cycle 1 time: 651
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 904
Cycle 1 time: 853
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 859
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1110
Cycle 1 time: 858
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1111
Cycle 1 time: 864
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 994
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1250
Cycle 1 time: 854
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 709
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 970
Cycle 1 time: 849
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 714
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 973
Cycle 1 time: 713
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 967
Cycle 1 time: 925
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 1210
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 1460
Cycle 1 time: 793
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1048
Cycle 1 time: 992
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1249
Cycle 1 time: 929
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1192
Cycle 1 time: 777
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 778
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1035
clock 1551694 ms | mcu 0 | user time 791 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 29960 | nb_rw_cycle_counter 9986 | nb_inter_pic_trame_counter 29959
Cycle 1 time: 797
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1054
Cycle 1 time: 843
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1098
Cycle 1 time: 1067
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1325
Cycle 1 time: 1126
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1384
Cycle 1 time: 578
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 840
Cycle 1 time: 851
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 932
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1189
Cycle 1 time: 1043
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1302
Cycle 1 time: 1268
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1526
Cycle 1 time: 994
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1251
Cycle 1 time: 784
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1044
Cycle 1 time: 863
Cycle 2 time: 299
Cycle 0 time: 19
RW cycle time: 1181
Cycle 1 time: 993
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1260
Cycle 1 time: 981
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1237
Cycle 1 time: 784
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1050
Cycle 1 time: 570
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 829
Cycle 1 time: 921
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1182
clock 1553702 ms | mcu 0 | user time 1015 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 30011 | nb_rw_cycle_counter 10003 | nb_inter_pic_trame_counter 30010
Cycle 1 time: 1021
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1277
Cycle 1 time: 755
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1017
Cycle 1 time: 642
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 910
Cycle 1 time: 915
Cycle 2 time: 301
Cycle 0 time: 16
RW cycle time: 1232
Cycle 1 time: 868
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1134
Cycle 1 time: 835
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1100
Cycle 1 time: 909
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1168
Cycle 1 time: 999
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1264
Cycle 1 time: 846
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1104
Cycle 1 time: 1008
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1270
Cycle 1 time: 1249
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1504
Cycle 1 time: 720
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 981
Cycle 1 time: 986
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1250
Cycle 1 time: 986
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1246
Cycle 1 time: 712
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 982
Cycle 1 time: 771
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1036
Cycle 1 time: 706
Cycle 2 time: 229
Cycle 0 time: 19
RW cycle time: 954
Cycle 1 time: 795
Cycle 2 time: 243
Cycle 0 time: 24
RW cycle time: 1062
clock 1555748 ms | mcu 0 | user time 984 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 30065 | nb_rw_cycle_counter 10021 | nb_inter_pic_trame_counter 30064
Cycle 1 time: 990
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1251
Cycle 1 time: 1052
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 1323
Cycle 1 time: 942
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1205
Cycle 1 time: 788
Cycle 2 time: 254
Cycle 0 time: 19
RW cycle time: 1061
Cycle 1 time: 1148
Cycle 2 time: 267
Cycle 0 time: 20
RW cycle time: 1435
Cycle 1 time: 958
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1219
Cycle 1 time: 1126
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1388
Cycle 1 time: 1126
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1391
Cycle 1 time: 1057
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1314
Cycle 1 time: 922
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1179
Cycle 1 time: 783
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1041
Cycle 1 time: 785
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1035
Cycle 1 time: 929
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1190
Cycle 1 time: 1128
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1388
Cycle 1 time: 923
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1183
Cycle 1 time: 1025
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1281
Cycle 1 time: 1028
clock 1557765 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 30114 | nb_rw_cycle_counter 10037 | nb_inter_pic_trame_counter 30113
Cycle 2 time: 243
Cycle 0 time: 13
RW cycle time: 1284
Cycle 1 time: 785
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1054
Cycle 1 time: 841
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1101
Cycle 1 time: 782
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1042
Cycle 1 time: 854
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 777
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1040
Cycle 1 time: 920
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 984
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1242
Cycle 1 time: 995
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1264
Cycle 1 time: 841
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1104
Cycle 1 time: 1055
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1322
Cycle 1 time: 916
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1179
Cycle 1 time: 690
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 949
Cycle 1 time: 859
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 861
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 783
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1039
Cycle 1 time: 648
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 909
Cycle 1 time: 640
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 899
Cycle 1 time: 1136
clock 1559772 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 30168 | nb_rw_cycle_counter 10055 | nb_inter_pic_trame_counter 30167
Cycle 2 time: 249
Cycle 0 time: 13
RW cycle time: 1398
Cycle 1 time: 1059
Cycle 2 time: 299
Cycle 0 time: 20
RW cycle time: 1378
Cycle 1 time: 785
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1049
Cycle 1 time: 852
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 781
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1040
Cycle 1 time: 1269
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1525
Cycle 1 time: 1067
Cycle 2 time: 305
Cycle 0 time: 18
RW cycle time: 1390
Cycle 1 time: 713
Cycle 2 time: 304
Cycle 0 time: 19
RW cycle time: 1036
Cycle 1 time: 719
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 976
Cycle 1 time: 789
Cycle 2 time: 306
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 642
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 900
Cycle 1 time: 717
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 977
Cycle 1 time: 993
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1249
Cycle 1 time: 919
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1182
Cycle 1 time: 1155
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1420
Cycle 1 time: 1104
Cycle 2 time: 261
Cycle 0 time: 19
RW cycle time: 1384
Cycle 1 time: 833
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1098
Cycle 1 time: 767
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1025
clock 1561845 ms | mcu 0 | user time 855 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 30221 | nb_rw_cycle_counter 10073 | nb_inter_pic_trame_counter 30220
Cycle 1 time: 861
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 915
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 781
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 1176
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1436
Cycle 1 time: 1015
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1269
Cycle 1 time: 787
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1048
Cycle 1 time: 851
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 1065
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1331
Cycle 1 time: 986
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1252
Cycle 1 time: 908
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1164
Cycle 1 time: 993
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1248
Cycle 1 time: 1113
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1377
Cycle 1 time: 1219
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1484
Cycle 1 time: 1057
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1326
Cycle 1 time: 906
Cycle 2 time: 248
Cycle 0 time: 23
RW cycle time: 1177
Cycle 1 time: 975
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1241
clock 1563856 ms | mcu 0 | user time 1173 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 30269 | nb_rw_cycle_counter 10089 | nb_inter_pic_trame_counter 30268
Cycle 1 time: 1179
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1437
Cycle 1 time: 1152
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1409
Cycle 1 time: 1042
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1304
Cycle 1 time: 1266
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1529
Cycle 1 time: 1274
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1532
Cycle 1 time: 932
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1192
Cycle 1 time: 847
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1105
Cycle 1 time: 1134
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1391
Cycle 1 time: 1242
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1507
Cycle 1 time: 1430
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1693
Cycle 1 time: 922
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 1061
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1321
Cycle 1 time: 919
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 927
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1192
Cycle 1 time: 1052
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1311
clock 1565872 ms | mcu 0 | user time 1059 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 30314 | nb_rw_cycle_counter 10104 | nb_inter_pic_trame_counter 30313
Cycle 1 time: 1066
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1322
Cycle 1 time: 1054
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1313
Cycle 1 time: 929
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1187
Cycle 1 time: 1135
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1403
Cycle 1 time: 835
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1098
Cycle 1 time: 918
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 917
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1173
Cycle 1 time: 995
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1253
Cycle 1 time: 647
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 899
Cycle 1 time: 993
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1253
Cycle 1 time: 783
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1041
Cycle 1 time: 854
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1106
Cycle 1 time: 943
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1200
Cycle 1 time: 979
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1235
Cycle 1 time: 924
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1182
Cycle 1 time: 922
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 1346
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1598
clock 1567935 ms | mcu 0 | user time 1063 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 30365 | nb_rw_cycle_counter 10121 | nb_inter_pic_trame_counter 30364
Cycle 1 time: 1069
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1324
Cycle 1 time: 1124
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1382
Cycle 1 time: 995
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1258
Cycle 1 time: 1055
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1317
Cycle 1 time: 1061
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1323
Cycle 1 time: 1124
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1383
Cycle 1 time: 781
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1036
Cycle 1 time: 788
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1042
Cycle 1 time: 1237
Cycle 2 time: 263
Cycle 0 time: 20
RW cycle time: 1520
Cycle 1 time: 728
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 993
Cycle 1 time: 914
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1177
Cycle 1 time: 710
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 976
Cycle 1 time: 633
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 891
Cycle 1 time: 993
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1247
Cycle 1 time: 786
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 973
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 1506
Cycle 2 time: 233
Cycle 0 time: 19
RW cycle time: 1758
clock 1570088 ms | mcu 0 | user time 1698 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 30416 | nb_rw_cycle_counter 10138 | nb_inter_pic_trame_counter 30415
Cycle 1 time: 1704
Cycle 2 time: 264
Cycle 0 time: 18
RW cycle time: 1986
Cycle 1 time: 747
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1001
Cycle 1 time: 705
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 961
Cycle 1 time: 866
Cycle 2 time: 229
Cycle 0 time: 18
RW cycle time: 1113
Cycle 1 time: 1359
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1619
Cycle 1 time: 2244
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2498
Cycle 1 time: 2304
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 2557
Cycle 1 time: 1995
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 2260
Cycle 1 time: 1603
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1872
Cycle 1 time: 1247
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1503
Cycle 1 time: 987
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1248
Cycle 1 time: 919
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1177
Cycle 1 time: 992
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1249
clock 1572207 ms | mcu 0 | user time 1849 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 30455 | nb_rw_cycle_counter 10151 | nb_inter_pic_trame_counter 30454
Cycle 1 time: 1855
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 2122
Cycle 1 time: 1449
Cycle 2 time: 247
Cycle 0 time: 15
RW cycle time: 1711
Cycle 1 time: 1916
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 2180
Cycle 1 time: 1161
Cycle 2 time: 270
Cycle 0 time: 18
RW cycle time: 1449
Cycle 1 time: 1697
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1958
Cycle 1 time: 1616
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1866
Cycle 1 time: 1259
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1521
Cycle 1 time: 2143
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 2399
Cycle 1 time: 1202
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1467
Cycle 1 time: 1564
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1822
Cycle 1 time: 1401
Cycle 2 time: 266
Cycle 0 time: 16
RW cycle time: 1683
clock 1574224 ms | mcu 0 | user time 1833 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 30488 | nb_rw_cycle_counter 10162 | nb_inter_pic_trame_counter 30487
Cycle 1 time: 1839
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2098
Cycle 1 time: 1358
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1618
Cycle 1 time: 1546
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1809
Cycle 1 time: 1956
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2213
Cycle 1 time: 1644
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1895
Cycle 1 time: 1335
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1590
Cycle 1 time: 1342
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1595
Cycle 1 time: 1317
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1569
Cycle 1 time: 2141
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 2406
Cycle 1 time: 1889
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2144
Cycle 1 time: 2063
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 2327
clock 1576315 ms | mcu 0 | user time 1484 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 30521 | nb_rw_cycle_counter 10173 | nb_inter_pic_trame_counter 30520
Cycle 1 time: 1490
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1746
Cycle 1 time: 1506
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1759
Cycle 1 time: 1520
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1783
Cycle 1 time: 1638
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1891
Cycle 1 time: 1658
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1916
Cycle 1 time: 2260
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 2509
Cycle 1 time: 1668
Cycle 2 time: 229
Cycle 0 time: 15
RW cycle time: 1912
Cycle 1 time: 1358
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1611
Cycle 1 time: 1785
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2039
Cycle 1 time: 2049
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2307
Cycle 1 time: 1399
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1663
clock 1578401 ms | mcu 0 | user time 1205 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 30554 | nb_rw_cycle_counter 10184 | nb_inter_pic_trame_counter 30553
Cycle 1 time: 1212
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1469
Cycle 1 time: 1046
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1313
Cycle 1 time: 842
Cycle 2 time: 285
Cycle 0 time: 16
RW cycle time: 1143
Cycle 1 time: 2010
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2264
Cycle 1 time: 1492
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1753
Cycle 1 time: 1207
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1475
Cycle 1 time: 1219
Cycle 2 time: 277
Cycle 0 time: 17
RW cycle time: 1513
Cycle 1 time: 1369
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1619
Cycle 1 time: 859
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1113
Cycle 1 time: 929
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1194
Cycle 1 time: 1568
Cycle 2 time: 250
Cycle 0 time: 24
RW cycle time: 1842
Cycle 1 time: 1938
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2197
Cycle 1 time: 1985
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 2233
clock 1580583 ms | mcu 0 | user time 1898 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 30593 | nb_rw_cycle_counter 10197 | nb_inter_pic_trame_counter 30592
Cycle 1 time: 1905
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2159
Cycle 1 time: 1442
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1705
Cycle 1 time: 1265
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1521
Cycle 1 time: 991
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1254
Cycle 1 time: 1320
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1572
Cycle 1 time: 1365
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1622
Cycle 1 time: 1350
Cycle 2 time: 228
Cycle 0 time: 18
RW cycle time: 1596
Cycle 1 time: 1137
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1392
Cycle 1 time: 1466
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1719
Cycle 1 time: 1503
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1753
Cycle 1 time: 1470
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1728
Cycle 1 time: 2084
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2337
clock 1582592 ms | mcu 0 | user time 1628 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 30629 | nb_rw_cycle_counter 10209 | nb_inter_pic_trame_counter 30628
Cycle 1 time: 1634
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1889
Cycle 1 time: 1730
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1987
Cycle 1 time: 1399
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1660
Cycle 1 time: 1657
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1916
Cycle 1 time: 2007
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2266
Cycle 1 time: 1847
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 2098
Cycle 1 time: 1802
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2059
Cycle 1 time: 1987
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2248
Cycle 1 time: 1801
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2057
Cycle 1 time: 1507
Cycle 2 time: 229
Cycle 0 time: 18
RW cycle time: 1754
Cycle 1 time: 1431
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1684
clock 1584743 ms | mcu 0 | user time 1527 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 30662 | nb_rw_cycle_counter 10220 | nb_inter_pic_trame_counter 30661
Cycle 1 time: 1533
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1791
Cycle 1 time: 1498
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1753
Cycle 1 time: 1610
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1868
Cycle 1 time: 1597
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1855
Cycle 1 time: 1682
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1939
Cycle 1 time: 1464
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1718
Cycle 1 time: 1252
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1511
Cycle 1 time: 1962
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2215
Cycle 1 time: 1554
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1809
Cycle 1 time: 1582
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1838
Cycle 1 time: 1625
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1878
clock 1586780 ms | mcu 0 | user time 1721 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 30695 | nb_rw_cycle_counter 10231 | nb_inter_pic_trame_counter 30694
Cycle 1 time: 1727
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1977
Cycle 1 time: 1676
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1942
Cycle 1 time: 1993
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 2257
Cycle 1 time: 1795
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2053
Cycle 1 time: 2203
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2457
Cycle 1 time: 1660
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1918
Cycle 1 time: 1842
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2098
Cycle 1 time: 1535
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1793
Cycle 1 time: 1533
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1791
Cycle 1 time: 1355
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1614
Cycle 1 time: 786
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1048
clock 1588808 ms | mcu 0 | user time 1052 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 30728 | nb_rw_cycle_counter 10242 | nb_inter_pic_trame_counter 30727
Cycle 1 time: 1059
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1320
Cycle 1 time: 980
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 931
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1198
Cycle 1 time: 1248
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1504
Cycle 1 time: 2042
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2295
Cycle 1 time: 1416
Cycle 2 time: 238
Cycle 0 time: 21
RW cycle time: 1675
Cycle 1 time: 1621
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1883
Cycle 1 time: 1498
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1757
Cycle 1 time: 1953
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 2218
Cycle 1 time: 1243
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1496
Cycle 1 time: 1680
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1938
Cycle 1 time: 1843
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2096
clock 1590938 ms | mcu 0 | user time 1735 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 30764 | nb_rw_cycle_counter 10254 | nb_inter_pic_trame_counter 30763
Cycle 1 time: 1741
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1998
Cycle 1 time: 1685
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1942
Cycle 1 time: 1149
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1404
Cycle 1 time: 787
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1042
Cycle 1 time: 1379
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1647
Cycle 1 time: 956
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 1227
Cycle 1 time: 2045
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2308
Cycle 1 time: 1231
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1492
Cycle 1 time: 1055
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1321
Cycle 1 time: 1749
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 2013
Cycle 1 time: 2025
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 2275
Cycle 1 time: 799
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1064
Cycle 1 time: 981
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1241
clock 1592947 ms | mcu 0 | user time 854 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 30803 | nb_rw_cycle_counter 10267 | nb_inter_pic_trame_counter 30802
Cycle 1 time: 860
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1117
Cycle 1 time: 990
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1259
Cycle 1 time: 905
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1174
Cycle 1 time: 779
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1048
Cycle 1 time: 1185
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1455
Cycle 1 time: 909
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1166
Cycle 1 time: 1067
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1332
Cycle 1 time: 776
Cycle 2 time: 258
Cycle 0 time: 20
RW cycle time: 1054
Cycle 1 time: 1182
Cycle 2 time: 267
Cycle 0 time: 20
RW cycle time: 1469
Cycle 1 time: 893
Cycle 2 time: 267
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 1520
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1785
Cycle 1 time: 1539
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1800
Cycle 1 time: 1685
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1940
Cycle 1 time: 989
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1246
Cycle 1 time: 1001
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1266
clock 1594974 ms | mcu 0 | user time 840 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 30848 | nb_rw_cycle_counter 10282 | nb_inter_pic_trame_counter 30847
Cycle 1 time: 847
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1109
Cycle 1 time: 983
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1250
Cycle 1 time: 983
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1246
Cycle 1 time: 783
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 773
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1043
Cycle 1 time: 837
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1097
Cycle 1 time: 855
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1120
Cycle 1 time: 985
Cycle 2 time: 245
Cycle 0 time: 23
RW cycle time: 1253
Cycle 1 time: 907
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 922
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1193
Cycle 1 time: 1045
Cycle 2 time: 257
Cycle 0 time: 18
RW cycle time: 1320
Cycle 1 time: 771
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1033
Cycle 1 time: 921
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1188
Cycle 1 time: 1191
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1455
Cycle 1 time: 911
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1167
Cycle 1 time: 857
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 850
Cycle 2 time: 360
Cycle 0 time: 20
RW cycle time: 1230
clock 1596975 ms | mcu 0 | user time 802 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 30899 | nb_rw_cycle_counter 10299 | nb_inter_pic_trame_counter 30898
Cycle 1 time: 808
Cycle 2 time: 275
Cycle 0 time: 22
RW cycle time: 1105
Cycle 1 time: 873
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1131
Cycle 1 time: 779
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1048
Cycle 1 time: 918
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1181
Cycle 1 time: 983
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1251
Cycle 1 time: 920
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1179
Cycle 1 time: 778
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1039
Cycle 1 time: 1579
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1836
Cycle 1 time: 1601
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1861
Cycle 1 time: 1740
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1992
Cycle 1 time: 1133
Cycle 2 time: 256
Cycle 0 time: 18
RW cycle time: 1407
Cycle 1 time: 904
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1158
Cycle 1 time: 723
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 992
Cycle 1 time: 837
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 1109
Cycle 1 time: 701
Cycle 2 time: 253
Cycle 0 time: 22
RW cycle time: 976
Cycle 1 time: 975
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1246
clock 1599043 ms | mcu 0 | user time 978 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 30947 | nb_rw_cycle_counter 10315 | nb_inter_pic_trame_counter 30946
Cycle 1 time: 985
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1246
Cycle 1 time: 986
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1247
Cycle 1 time: 987
Cycle 2 time: 254
Cycle 0 time: 17
RW cycle time: 1258
Cycle 1 time: 847
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1113
Cycle 1 time: 768
Cycle 2 time: 279
Cycle 0 time: 16
RW cycle time: 1063
Cycle 1 time: 956
Cycle 2 time: 251
Cycle 0 time: 22
RW cycle time: 1229
Cycle 1 time: 973
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1241
Cycle 1 time: 846
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 1130
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1394
Cycle 1 time: 913
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1176
Cycle 1 time: 992
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1250
Cycle 1 time: 987
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1247
Cycle 1 time: 1717
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1977
Cycle 1 time: 1790
Cycle 2 time: 251
Cycle 0 time: 22
RW cycle time: 2063
Cycle 1 time: 1533
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1792
clock 1601092 ms | mcu 0 | user time 1059 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 30992 | nb_rw_cycle_counter 10330 | nb_inter_pic_trame_counter 30991
Cycle 1 time: 1066
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1319
Cycle 1 time: 1015
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1281
Cycle 1 time: 1700
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1955
Cycle 1 time: 809
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1064
Cycle 1 time: 628
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 896
Cycle 1 time: 935
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1200
Cycle 1 time: 912
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 786
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1047
Cycle 1 time: 711
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 978
Cycle 1 time: 1053
Cycle 2 time: 262
Cycle 0 time: 21
RW cycle time: 1336
Cycle 1 time: 827
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 1092
Cycle 1 time: 778
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 847
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1102
Cycle 1 time: 1428
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1697
Cycle 1 time: 1070
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1328
Cycle 1 time: 1720
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1979
clock 1603225 ms | mcu 0 | user time 1912 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 31040 | nb_rw_cycle_counter 10346 | nb_inter_pic_trame_counter 31039
Cycle 1 time: 1918
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 2179
Cycle 1 time: 969
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1223
Cycle 1 time: 855
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1125
Cycle 1 time: 980
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1248
Cycle 1 time: 991
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1258
Cycle 1 time: 907
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1175
Cycle 1 time: 1047
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1315
Cycle 1 time: 1048
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1308
Cycle 1 time: 785
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1042
Cycle 1 time: 854
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 715
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 969
Cycle 1 time: 1074
Cycle 2 time: 309
Cycle 0 time: 18
RW cycle time: 1401
Cycle 1 time: 916
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1182
Cycle 1 time: 844
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1115
Cycle 1 time: 982
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1249
Cycle 1 time: 841
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1098
Cycle 1 time: 1063
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1329
clock 1605258 ms | mcu 0 | user time 912 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 31091 | nb_rw_cycle_counter 10363 | nb_inter_pic_trame_counter 31090
Cycle 1 time: 918
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 916
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1182
Cycle 1 time: 914
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1173
Cycle 1 time: 1159
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1422
Cycle 1 time: 1166
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1428
Cycle 1 time: 710
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 961
Cycle 1 time: 653
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 917
Cycle 1 time: 922
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1183
Cycle 1 time: 1084
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1346
Cycle 1 time: 1029
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1287
Cycle 1 time: 851
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 634
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 893
Cycle 1 time: 852
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1111
Cycle 1 time: 919
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 1334
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1587
Cycle 1 time: 861
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1126
Cycle 1 time: 846
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1102
clock 1607320 ms | mcu 0 | user time 1343 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 31142 | nb_rw_cycle_counter 10380 | nb_inter_pic_trame_counter 31141
Cycle 1 time: 1349
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 1594
Cycle 1 time: 859
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1124
Cycle 1 time: 1123
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1379
Cycle 1 time: 995
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1256
Cycle 1 time: 712
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 968
Cycle 1 time: 857
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 1128
Cycle 1 time: 1045
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1297
Cycle 1 time: 1071
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1333
Cycle 1 time: 985
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1249
Cycle 1 time: 1573
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1839
Cycle 1 time: 1245
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1507
Cycle 1 time: 1718
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1976
Cycle 1 time: 2165
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 2428
Cycle 1 time: 1222
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1490
clock 1609320 ms | mcu 0 | user time 775 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 31184 | nb_rw_cycle_counter 10394 | nb_inter_pic_trame_counter 31183
Cycle 1 time: 781
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1046
Cycle 1 time: 908
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1170
Cycle 1 time: 918
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 1061
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1322
Cycle 1 time: 780
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1040
Cycle 1 time: 1062
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1330
Cycle 1 time: 842
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 1222
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1491
Cycle 1 time: 1927
Cycle 2 time: 269
Cycle 0 time: 15
RW cycle time: 2211
Cycle 1 time: 1978
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 2240
Cycle 1 time: 1433
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1689
Cycle 1 time: 941
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1199
Cycle 1 time: 1471
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1733
Cycle 1 time: 1797
clock 1611321 ms | mcu 0 | user time 237 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 31224 | nb_rw_cycle_counter 10407 | nb_inter_pic_trame_counter 31223
Cycle 2 time: 244
Cycle 0 time: 13
RW cycle time: 2054
Cycle 1 time: 1385
Cycle 2 time: 259
Cycle 0 time: 19
RW cycle time: 1663
Cycle 1 time: 2125
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 2381
Cycle 1 time: 2604
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 2865
Cycle 1 time: 2469
Cycle 2 time: 227
Cycle 0 time: 18
RW cycle time: 2714
Cycle 1 time: 1735
Cycle 2 time: 241
Cycle 0 time: 24
RW cycle time: 2000
Cycle 1 time: 1955
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 2220
Cycle 1 time: 865
Cycle 2 time: 229
Cycle 0 time: 18
RW cycle time: 1112
Cycle 1 time: 1350
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1606
Cycle 1 time: 2217
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2476
clock 1613392 ms | mcu 0 | user time 1650 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 31253 | nb_rw_cycle_counter 10417 | nb_inter_pic_trame_counter 31252
Cycle 1 time: 1657
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1915
Cycle 1 time: 1556
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 1826
Cycle 1 time: 2614
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 2864
Cycle 1 time: 1758
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 2021
Cycle 1 time: 1945
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 2208
Cycle 1 time: 2109
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 2375
Cycle 1 time: 1945
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 2208
Cycle 1 time: 2369
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 2631
Cycle 1 time: 1002
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1260
Cycle 1 time: 2183
clock 1615400 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 31281 | nb_rw_cycle_counter 10426 | nb_inter_pic_trame_counter 31280
Cycle 2 time: 249
Cycle 0 time: 14
RW cycle time: 2446
Cycle 1 time: 1828
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 2087
Cycle 1 time: 1651
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1910
Cycle 1 time: 2153
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 2419
Cycle 1 time: 2337
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2595
Cycle 1 time: 1797
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2059
Cycle 1 time: 1349
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1604
Cycle 1 time: 1502
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1757
Cycle 1 time: 1399
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1662
Cycle 1 time: 1655
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1915
Cycle 1 time: 1348
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1613
clock 1617536 ms | mcu 0 | user time 1716 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 31313 | nb_rw_cycle_counter 10437 | nb_inter_pic_trame_counter 31312
Cycle 1 time: 1722
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1978
Cycle 1 time: 1216
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1474
Cycle 1 time: 1460
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1722
Cycle 1 time: 1262
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1525
Cycle 1 time: 1814
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 2078
Cycle 1 time: 1813
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2072
Cycle 1 time: 1661
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1920
Cycle 1 time: 1980
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 2233
Cycle 1 time: 1709
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1967
Cycle 1 time: 1481
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1745
Cycle 1 time: 1716
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1974
clock 1619620 ms | mcu 0 | user time 1863 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 31346 | nb_rw_cycle_counter 10448 | nb_inter_pic_trame_counter 31345
Cycle 1 time: 1869
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 2125
Cycle 1 time: 1900
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2158
Cycle 1 time: 1218
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1471
Cycle 1 time: 1671
Cycle 2 time: 343
Cycle 0 time: 19
RW cycle time: 2033
Cycle 1 time: 1547
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1802
Cycle 1 time: 1643
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1905
Cycle 1 time: 1776
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2028
Cycle 1 time: 1816
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 2079
Cycle 1 time: 1425
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1691
Cycle 1 time: 1940
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 2196
Cycle 1 time: 1174
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1429
clock 1621685 ms | mcu 0 | user time 1598 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 31379 | nb_rw_cycle_counter 10459 | nb_inter_pic_trame_counter 31378
Cycle 1 time: 1604
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1865
Cycle 1 time: 1249
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1508
Cycle 1 time: 1859
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 2121
Cycle 1 time: 1808
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2064
Cycle 1 time: 1824
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2076
Cycle 1 time: 1185
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1442
Cycle 1 time: 1347
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1590
Cycle 1 time: 1681
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1933
Cycle 1 time: 1003
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1259
Cycle 1 time: 2058
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2317
Cycle 1 time: 1328
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1580
Cycle 1 time: 1654
clock 1623690 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 31413 | nb_rw_cycle_counter 10470 | nb_inter_pic_trame_counter 31412
Cycle 2 time: 248
Cycle 0 time: 13
RW cycle time: 1915
Cycle 1 time: 1338
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1587
Cycle 1 time: 1824
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2079
Cycle 1 time: 1880
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2136
Cycle 1 time: 1350
Cycle 2 time: 307
Cycle 0 time: 20
RW cycle time: 1677
Cycle 1 time: 874
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1134
Cycle 1 time: 1411
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1675
Cycle 1 time: 1236
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1501
Cycle 1 time: 1491
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1744
Cycle 1 time: 1461
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1719
Cycle 1 time: 1847
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 2097
Cycle 1 time: 1138
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1394
clock 1625758 ms | mcu 0 | user time 1919 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 31448 | nb_rw_cycle_counter 10482 | nb_inter_pic_trame_counter 31447
Cycle 1 time: 1925
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 2187
Cycle 1 time: 1729
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1982
Cycle 1 time: 1828
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 2071
Cycle 1 time: 939
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1196
Cycle 1 time: 1429
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1693
Cycle 1 time: 894
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1148
Cycle 1 time: 1068
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1328
Cycle 1 time: 1027
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1286
Cycle 1 time: 1443
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1698
Cycle 1 time: 1463
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1716
Cycle 1 time: 2034
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 2296
Cycle 1 time: 937
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1192
Cycle 1 time: 1063
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1321
clock 1627809 ms | mcu 0 | user time 1315 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 31487 | nb_rw_cycle_counter 10495 | nb_inter_pic_trame_counter 31486
Cycle 1 time: 1321
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1580
Cycle 1 time: 1568
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1823
Cycle 1 time: 1645
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1911
Cycle 1 time: 2273
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2531
Cycle 1 time: 1560
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1818
Cycle 1 time: 1474
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1735
Cycle 1 time: 1804
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 2056
Cycle 1 time: 1147
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1404
Cycle 1 time: 924
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1196
Cycle 1 time: 1949
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2206
Cycle 1 time: 924
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 1070
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1331
clock 1629867 ms | mcu 0 | user time 1129 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 31523 | nb_rw_cycle_counter 10507 | nb_inter_pic_trame_counter 31522
Cycle 1 time: 1135
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1406
Cycle 1 time: 834
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1091
Cycle 1 time: 643
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 899
Cycle 1 time: 1057
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1318
Cycle 1 time: 1437
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1701
Cycle 1 time: 1468
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1728
Cycle 1 time: 1044
Cycle 2 time: 273
Cycle 0 time: 21
RW cycle time: 1338
Cycle 1 time: 1305
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1563
Cycle 1 time: 918
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 1188
Cycle 1 time: 1105
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1369
Cycle 1 time: 862
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 1023
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1286
Cycle 1 time: 1126
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1391
Cycle 1 time: 1001
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1252
Cycle 1 time: 1780
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2035
clock 1631909 ms | mcu 0 | user time 863 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 31568 | nb_rw_cycle_counter 10522 | nb_inter_pic_trame_counter 31567
Cycle 1 time: 869
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1121
Cycle 1 time: 714
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 977
Cycle 1 time: 989
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1245
Cycle 1 time: 1484
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1746
Cycle 1 time: 1329
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1590
Cycle 1 time: 1984
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 2242
Cycle 1 time: 2014
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2273
Cycle 1 time: 1194
Cycle 2 time: 271
Cycle 0 time: 17
RW cycle time: 1482
Cycle 1 time: 2003
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2261
Cycle 1 time: 2107
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 2371
Cycle 1 time: 1052
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1308
Cycle 1 time: 1553
Cycle 2 time: 251
Cycle 0 time: 23
RW cycle time: 1827
clock 1634013 ms | mcu 0 | user time 1461 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 31604 | nb_rw_cycle_counter 10534 | nb_inter_pic_trame_counter 31603
Cycle 1 time: 1467
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1731
Cycle 1 time: 1369
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1636
Cycle 1 time: 1770
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 2036
Cycle 1 time: 1088
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 1355
Cycle 1 time: 1183
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1437
Cycle 1 time: 1317
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1573
Cycle 1 time: 1675
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1932
Cycle 1 time: 1493
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1746
Cycle 1 time: 1419
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1689
Cycle 1 time: 1643
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1905
Cycle 1 time: 2264
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2520
Cycle 1 time: 854
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1112
clock 1636030 ms | mcu 0 | user time 958 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 31640 | nb_rw_cycle_counter 10546 | nb_inter_pic_trame_counter 31639
Cycle 1 time: 964
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1222
Cycle 1 time: 1718
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1982
Cycle 1 time: 1275
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1535
Cycle 1 time: 1645
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1911
Cycle 1 time: 1866
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 2135
Cycle 1 time: 1231
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1501
Cycle 1 time: 799
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1064
Cycle 1 time: 1259
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1517
Cycle 1 time: 1403
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1665
Cycle 1 time: 1337
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1593
Cycle 1 time: 1602
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1861
Cycle 1 time: 1250
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1502
Cycle 1 time: 1146
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1406
clock 1638142 ms | mcu 0 | user time 1193 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 31679 | nb_rw_cycle_counter 10559 | nb_inter_pic_trame_counter 31678
Cycle 1 time: 1200
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1453
Cycle 1 time: 1337
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1593
Cycle 1 time: 1617
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1880
Cycle 1 time: 1006
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1269
Cycle 1 time: 845
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 1428
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1691
Cycle 1 time: 1056
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1312
Cycle 1 time: 1605
Cycle 2 time: 264
Cycle 0 time: 15
RW cycle time: 1884
Cycle 1 time: 956
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1215
Cycle 1 time: 1451
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1702
Cycle 1 time: 1603
Cycle 2 time: 253
Cycle 0 time: 24
RW cycle time: 1880
Cycle 1 time: 1360
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1620
Cycle 1 time: 1027
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1293
Cycle 1 time: 1205
clock 1640157 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 31719 | nb_rw_cycle_counter 10572 | nb_inter_pic_trame_counter 31718
Cycle 2 time: 249
Cycle 0 time: 13
RW cycle time: 1467
Cycle 1 time: 1379
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1645
Cycle 1 time: 1114
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1375
Cycle 1 time: 1428
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1685
Cycle 1 time: 907
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1164
Cycle 1 time: 1455
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1711
Cycle 1 time: 808
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1065
Cycle 1 time: 842
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1098
Cycle 1 time: 897
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1159
Cycle 1 time: 1683
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1947
Cycle 1 time: 1159
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1421
Cycle 1 time: 643
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 897
Cycle 1 time: 942
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1202
Cycle 1 time: 1415
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1683
Cycle 1 time: 1645
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1905
clock 1642306 ms | mcu 0 | user time 1505 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 31763 | nb_rw_cycle_counter 10587 | nb_inter_pic_trame_counter 31762
Cycle 1 time: 1511
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1776
Cycle 1 time: 1006
Cycle 2 time: 237
Cycle 0 time: 21
RW cycle time: 1264
Cycle 1 time: 1462
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1724
Cycle 1 time: 1179
Cycle 2 time: 255
Cycle 0 time: 18
RW cycle time: 1452
Cycle 1 time: 1636
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1892
Cycle 1 time: 1171
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1432
Cycle 1 time: 1100
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1354
Cycle 1 time: 1144
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1402
Cycle 1 time: 851
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 1425
Cycle 2 time: 254
Cycle 0 time: 21
RW cycle time: 1700
Cycle 1 time: 1129
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1385
Cycle 1 time: 1240
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1507
Cycle 1 time: 1055
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1318
Cycle 1 time: 1125
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1387
Cycle 1 time: 778
clock 1644327 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 31806 | nb_rw_cycle_counter 10601 | nb_inter_pic_trame_counter 31805
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1043
Cycle 1 time: 1473
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1731
Cycle 1 time: 1365
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1632
Cycle 1 time: 1784
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 2045
Cycle 1 time: 1136
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1407
Cycle 1 time: 769
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1025
Cycle 1 time: 1077
Cycle 2 time: 254
Cycle 0 time: 20
RW cycle time: 1351
Cycle 1 time: 1279
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1545
Cycle 1 time: 1712
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1968
Cycle 1 time: 1351
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 1622
Cycle 1 time: 1808
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 2070
Cycle 1 time: 908
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1170
Cycle 1 time: 907
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1166
Cycle 1 time: 1144
clock 1646342 ms | mcu 0 | user time 245 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 31845 | nb_rw_cycle_counter 10614 | nb_inter_pic_trame_counter 31844
Cycle 2 time: 252
Cycle 0 time: 13
RW cycle time: 1409
Cycle 1 time: 1033
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1296
Cycle 1 time: 1002
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1262
Cycle 1 time: 996
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1258
Cycle 1 time: 1078
Cycle 2 time: 244
Cycle 0 time: 23
RW cycle time: 1345
Cycle 1 time: 891
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1151
Cycle 1 time: 1021
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1281
Cycle 1 time: 1362
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1629
Cycle 1 time: 1240
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1503
Cycle 1 time: 1235
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1498
Cycle 1 time: 1350
Cycle 2 time: 254
Cycle 0 time: 19
RW cycle time: 1623
Cycle 1 time: 1093
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1352
Cycle 1 time: 1408
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1674
Cycle 1 time: 1669
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1934
clock 1648391 ms | mcu 0 | user time 1665 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 31886 | nb_rw_cycle_counter 10628 | nb_inter_pic_trame_counter 31885
Cycle 1 time: 1671
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1934
Cycle 1 time: 1411
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1670
Cycle 1 time: 1279
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1542
Cycle 1 time: 1166
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1432
Cycle 1 time: 1015
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1282
Cycle 1 time: 1229
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1489
Cycle 1 time: 812
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1072
Cycle 1 time: 939
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1194
Cycle 1 time: 1389
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1644
Cycle 1 time: 1106
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1374
Cycle 1 time: 1098
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1364
Cycle 1 time: 760
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1021
Cycle 1 time: 1679
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1934
Cycle 1 time: 1659
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1922
clock 1650393 ms | mcu 0 | user time 813 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 31928 | nb_rw_cycle_counter 10642 | nb_inter_pic_trame_counter 31927
Cycle 1 time: 820
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1075
Cycle 1 time: 1476
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1745
Cycle 1 time: 700
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 965
Cycle 1 time: 849
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1113
Cycle 1 time: 777
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1037
Cycle 1 time: 1336
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1599
Cycle 1 time: 1474
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1732
Cycle 1 time: 1478
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1734
Cycle 1 time: 1449
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1721
Cycle 1 time: 1577
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1843
Cycle 1 time: 1706
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1962
Cycle 1 time: 1846
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 2103
Cycle 1 time: 1764
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 2025
clock 1652483 ms | mcu 0 | user time 1059 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 31967 | nb_rw_cycle_counter 10655 | nb_inter_pic_trame_counter 31966
Cycle 1 time: 1065
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1331
Cycle 1 time: 1187
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1447
Cycle 1 time: 1468
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1729
Cycle 1 time: 1399
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1659
Cycle 1 time: 1329
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1583
Cycle 1 time: 1501
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1757
Cycle 1 time: 1453
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1716
Cycle 1 time: 461
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 716
Cycle 1 time: 775
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1035
Cycle 1 time: 1071
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1326
Cycle 1 time: 1899
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2158
Cycle 1 time: 1296
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1561
Cycle 1 time: 1353
Cycle 2 time: 343
Cycle 0 time: 19
RW cycle time: 1715
clock 1654508 ms | mcu 0 | user time 1581 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 32006 | nb_rw_cycle_counter 10668 | nb_inter_pic_trame_counter 32005
Cycle 1 time: 1588
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1843
Cycle 1 time: 1545
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1808
Cycle 1 time: 1504
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1765
Cycle 1 time: 1534
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1795
Cycle 1 time: 1335
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1587
Cycle 1 time: 1507
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1762
Cycle 1 time: 1822
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 2067
Cycle 1 time: 1661
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1919
Cycle 1 time: 1103
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1359
Cycle 1 time: 906
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 1196
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1461
Cycle 1 time: 1283
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1534
Cycle 1 time: 1502
clock 1656531 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 32043 | nb_rw_cycle_counter 10680 | nb_inter_pic_trame_counter 32042
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 1762
Cycle 1 time: 1498
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1756
Cycle 1 time: 1345
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1593
Cycle 1 time: 1342
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1598
Cycle 1 time: 1232
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1495
Cycle 1 time: 1395
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1655
Cycle 1 time: 1511
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1762
Cycle 1 time: 1304
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1562
Cycle 1 time: 1181
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1441
Cycle 1 time: 1026
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1288
Cycle 1 time: 1107
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1373
Cycle 1 time: 1489
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1755
Cycle 1 time: 1308
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1562
clock 1658551 ms | mcu 0 | user time 1337 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 32081 | nb_rw_cycle_counter 10693 | nb_inter_pic_trame_counter 32080
Cycle 1 time: 1344
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1597
Cycle 1 time: 1132
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1388
Cycle 1 time: 1483
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1739
Cycle 1 time: 1171
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1432
Cycle 1 time: 1312
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1569
Cycle 1 time: 1332
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1586
Cycle 1 time: 1506
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1764
Cycle 1 time: 843
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1106
Cycle 1 time: 1337
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1603
Cycle 1 time: 1188
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1441
Cycle 1 time: 1159
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1419
Cycle 1 time: 1556
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1815
Cycle 1 time: 1817
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2080
clock 1660604 ms | mcu 0 | user time 1326 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 32120 | nb_rw_cycle_counter 10706 | nb_inter_pic_trame_counter 32119
Cycle 1 time: 1332
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1590
Cycle 1 time: 1338
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1591
Cycle 1 time: 1166
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1424
Cycle 1 time: 1243
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1497
Cycle 1 time: 1418
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1685
Cycle 1 time: 1787
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 2046
Cycle 1 time: 1423
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1686
Cycle 1 time: 1337
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1595
Cycle 1 time: 1451
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1711
Cycle 1 time: 1408
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1665
Cycle 1 time: 980
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1240
Cycle 1 time: 1336
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1598
Cycle 1 time: 818
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1077
clock 1662632 ms | mcu 0 | user time 1201 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 32159 | nb_rw_cycle_counter 10719 | nb_inter_pic_trame_counter 32158
Cycle 1 time: 1207
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1464
Cycle 1 time: 992
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1253
Cycle 1 time: 1627
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1888
Cycle 1 time: 1797
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2054
Cycle 1 time: 1677
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1935
Cycle 1 time: 1360
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1619
Cycle 1 time: 1501
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1759
Cycle 1 time: 1482
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1742
Cycle 1 time: 1125
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1387
Cycle 1 time: 854
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1122
Cycle 1 time: 985
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1242
Cycle 1 time: 990
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1254
Cycle 1 time: 1127
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1387
Cycle 1 time: 777
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1033
clock 1664739 ms | mcu 0 | user time 1133 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 32201 | nb_rw_cycle_counter 10733 | nb_inter_pic_trame_counter 32200
Cycle 1 time: 1139
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1399
Cycle 1 time: 1072
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1334
Cycle 1 time: 1386
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1645
Cycle 1 time: 1893
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2149
Cycle 1 time: 1345
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1594
Cycle 1 time: 1064
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1318
Cycle 1 time: 858
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 999
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1256
Cycle 1 time: 994
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1251
Cycle 1 time: 856
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 1762
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 2018
Cycle 1 time: 1662
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1916
Cycle 1 time: 1710
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1969
clock 1666739 ms | mcu 0 | user time 1060 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 32240 | nb_rw_cycle_counter 10746 | nb_inter_pic_trame_counter 32239
Cycle 1 time: 1066
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1324
Cycle 1 time: 1147
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1404
Cycle 1 time: 1152
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1406
Cycle 1 time: 1334
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1593
Cycle 1 time: 1169
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1428
Cycle 1 time: 1051
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1313
Cycle 1 time: 1699
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1958
Cycle 1 time: 1012
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1275
Cycle 1 time: 1164
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1422
Cycle 1 time: 1544
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1795
Cycle 1 time: 934
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1189
Cycle 1 time: 1413
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1673
Cycle 1 time: 785
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1052
Cycle 1 time: 1124
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1385
clock 1668775 ms | mcu 0 | user time 1204 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 32282 | nb_rw_cycle_counter 10760 | nb_inter_pic_trame_counter 32281
Cycle 1 time: 1210
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1464
Cycle 1 time: 836
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1093
Cycle 1 time: 1689
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1958
Cycle 1 time: 1328
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1589
Cycle 1 time: 793
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1059
Cycle 1 time: 834
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1088
Cycle 1 time: 1064
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1320
Cycle 1 time: 1039
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1303
Cycle 1 time: 719
Cycle 2 time: 275
Cycle 0 time: 18
RW cycle time: 1012
Cycle 1 time: 1134
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1388
Cycle 1 time: 1254
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1515
Cycle 1 time: 1052
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1309
Cycle 1 time: 1552
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1809
Cycle 1 time: 1407
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1668
Cycle 1 time: 780
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1040
clock 1670881 ms | mcu 0 | user time 1653 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 32327 | nb_rw_cycle_counter 10775 | nb_inter_pic_trame_counter 32326
Cycle 1 time: 1659
Cycle 2 time: 275
Cycle 0 time: 17
RW cycle time: 1951
Cycle 1 time: 1331
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1593
Cycle 1 time: 1057
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1312
Cycle 1 time: 720
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 975
Cycle 1 time: 924
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 1413
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1665
Cycle 1 time: 926
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1182
Cycle 1 time: 796
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1061
Cycle 1 time: 1257
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1516
Cycle 1 time: 1406
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 1673
Cycle 1 time: 1189
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1441
Cycle 1 time: 995
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1250
Cycle 1 time: 1519
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1777
Cycle 1 time: 1500
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1760
clock 1672934 ms | mcu 0 | user time 1842 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 32369 | nb_rw_cycle_counter 10789 | nb_inter_pic_trame_counter 32368
Cycle 1 time: 1848
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 2112
Cycle 1 time: 1253
Cycle 2 time: 230
Cycle 0 time: 18
RW cycle time: 1501
Cycle 1 time: 1761
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2018
Cycle 1 time: 1342
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1599
Cycle 1 time: 1143
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1399
Cycle 1 time: 1392
Cycle 2 time: 306
Cycle 0 time: 18
RW cycle time: 1716
Cycle 1 time: 1107
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1360
Cycle 1 time: 1775
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 2037
Cycle 1 time: 1216
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1479
Cycle 1 time: 958
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1219
Cycle 1 time: 1249
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1509
Cycle 1 time: 1174
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1439
Cycle 1 time: 1484
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1746
clock 1674994 ms | mcu 0 | user time 1313 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 32408 | nb_rw_cycle_counter 10802 | nb_inter_pic_trame_counter 32407
Cycle 1 time: 1319
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1575
Cycle 1 time: 1496
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1752
Cycle 1 time: 911
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1166
Cycle 1 time: 1416
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1679
Cycle 1 time: 1648
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1908
Cycle 1 time: 1832
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2086
Cycle 1 time: 1057
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1312
Cycle 1 time: 1401
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1661
Cycle 1 time: 1591
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1857
Cycle 1 time: 1161
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1423
Cycle 1 time: 1552
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1811
Cycle 1 time: 1781
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 2041
clock 1677025 ms | mcu 0 | user time 1349 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 32444 | nb_rw_cycle_counter 10814 | nb_inter_pic_trame_counter 32443
Cycle 1 time: 1355
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1617
Cycle 1 time: 1100
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1364
Cycle 1 time: 1075
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1331
Cycle 1 time: 1720
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1976
Cycle 1 time: 1645
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1898
Cycle 1 time: 1517
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1780
Cycle 1 time: 1324
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1582
Cycle 1 time: 1724
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1982
Cycle 1 time: 1522
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1782
Cycle 1 time: 1644
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1901
Cycle 1 time: 1412
Cycle 2 time: 254
Cycle 0 time: 17
RW cycle time: 1683
Cycle 1 time: 1113
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1374
clock 1679042 ms | mcu 0 | user time 1251 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 32480 | nb_rw_cycle_counter 10826 | nb_inter_pic_trame_counter 32479
Cycle 1 time: 1257
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1518
Cycle 1 time: 1633
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1886
Cycle 1 time: 1054
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1312
Cycle 1 time: 1777
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2033
Cycle 1 time: 1334
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1593
Cycle 1 time: 1398
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1663
Cycle 1 time: 1347
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1615
Cycle 1 time: 1241
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1503
Cycle 1 time: 1329
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1594
Cycle 1 time: 1521
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1778
Cycle 1 time: 2198
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 2464
Cycle 1 time: 1564
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1827
clock 1681159 ms | mcu 0 | user time 1639 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 32516 | nb_rw_cycle_counter 10838 | nb_inter_pic_trame_counter 32515
Cycle 1 time: 1645
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1897
Cycle 1 time: 1787
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2050
Cycle 1 time: 2466
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 2730
Cycle 1 time: 1128
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 1400
Cycle 1 time: 1205
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1472
Cycle 1 time: 1172
Cycle 2 time: 267
Cycle 0 time: 19
RW cycle time: 1458
Cycle 1 time: 1623
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1888
Cycle 1 time: 1456
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1710
Cycle 1 time: 1962
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2222
Cycle 1 time: 1383
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1642
Cycle 1 time: 964
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1224
Cycle 1 time: 1353
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1613
clock 1683276 ms | mcu 0 | user time 1496 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 32552 | nb_rw_cycle_counter 10850 | nb_inter_pic_trame_counter 32551
Cycle 1 time: 1502
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1761
Cycle 1 time: 1053
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1315
Cycle 1 time: 1499
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1754
Cycle 1 time: 1488
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1749
Cycle 1 time: 1064
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1334
Cycle 1 time: 1406
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1669
Cycle 1 time: 1932
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2191
Cycle 1 time: 1146
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1405
Cycle 1 time: 1480
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1739
Cycle 1 time: 1124
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1383
Cycle 1 time: 977
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1238
Cycle 1 time: 1257
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1524
Cycle 1 time: 1812
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 2073
clock 1685446 ms | mcu 0 | user time 2059 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 32591 | nb_rw_cycle_counter 10863 | nb_inter_pic_trame_counter 32590
Cycle 1 time: 2066
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 2326
Cycle 1 time: 1929
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2187
Cycle 1 time: 1661
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1920
Cycle 1 time: 1233
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1495
Cycle 1 time: 1566
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1829
Cycle 1 time: 1401
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1663
Cycle 1 time: 1296
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1558
Cycle 1 time: 2020
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 2283
Cycle 1 time: 1342
Cycle 2 time: 231
Cycle 0 time: 20
RW cycle time: 1593
Cycle 1 time: 1336
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1604
Cycle 1 time: 1611
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1878
Cycle 1 time: 1495
clock 1687447 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 32625 | nb_rw_cycle_counter 10874 | nb_inter_pic_trame_counter 32624
Cycle 2 time: 246
Cycle 0 time: 13
RW cycle time: 1754
Cycle 1 time: 1491
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1749
Cycle 1 time: 1296
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1558
Cycle 1 time: 1780
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 2041
Cycle 1 time: 1219
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1483
Cycle 1 time: 1745
Cycle 2 time: 256
Cycle 0 time: 17
RW cycle time: 2018
Cycle 1 time: 2087
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2347
Cycle 1 time: 1792
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2046
Cycle 1 time: 1307
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1565
Cycle 1 time: 1171
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1435
Cycle 1 time: 1647
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1904
Cycle 1 time: 1428
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1693
clock 1689564 ms | mcu 0 | user time 1319 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 32660 | nb_rw_cycle_counter 10886 | nb_inter_pic_trame_counter 32659
Cycle 1 time: 1325
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1582
Cycle 1 time: 1495
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1749
Cycle 1 time: 1477
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1738
Cycle 1 time: 1869
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2131
Cycle 1 time: 1423
Cycle 2 time: 246
Cycle 0 time: 24
RW cycle time: 1693
Cycle 1 time: 1201
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1465
Cycle 1 time: 1152
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1412
Cycle 1 time: 1656
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1919
Cycle 1 time: 1632
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1888
Cycle 1 time: 949
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1209
Cycle 1 time: 1257
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1515
Cycle 1 time: 925
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1182
Cycle 1 time: 1342
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1597
clock 1691648 ms | mcu 0 | user time 1076 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 32699 | nb_rw_cycle_counter 10899 | nb_inter_pic_trame_counter 32698
Cycle 1 time: 1082
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1343
Cycle 1 time: 1136
Cycle 2 time: 297
Cycle 0 time: 18
RW cycle time: 1451
Cycle 1 time: 1255
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1511
Cycle 1 time: 796
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1063
Cycle 1 time: 1567
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1827
Cycle 1 time: 1317
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1580
Cycle 1 time: 1451
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1711
Cycle 1 time: 1391
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1653
Cycle 1 time: 1476
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1746
Cycle 1 time: 1637
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1902
Cycle 1 time: 1475
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1739
Cycle 1 time: 1658
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1911
Cycle 1 time: 1289
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1553
clock 1693771 ms | mcu 0 | user time 1317 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 32738 | nb_rw_cycle_counter 10912 | nb_inter_pic_trame_counter 32737
Cycle 1 time: 1323
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1583
Cycle 1 time: 1811
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 2074
Cycle 1 time: 1410
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1680
Cycle 1 time: 1093
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1359
Cycle 1 time: 1472
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1734
Cycle 1 time: 1085
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1350
Cycle 1 time: 1331
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1594
Cycle 1 time: 1824
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 2092
Cycle 1 time: 1809
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 2075
Cycle 1 time: 1123
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 1393
Cycle 1 time: 1471
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1733
Cycle 1 time: 1333
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1593
Cycle 1 time: 986
clock 1695789 ms | mcu 0 | user time 250 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 32775 | nb_rw_cycle_counter 10924 | nb_inter_pic_trame_counter 32774
Cycle 2 time: 256
Cycle 0 time: 17
RW cycle time: 1259
Cycle 1 time: 1774
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2031
Cycle 1 time: 1934
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2194
Cycle 1 time: 1820
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2075
Cycle 1 time: 2041
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 2313
Cycle 1 time: 1482
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1746
Cycle 1 time: 1239
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1504
Cycle 1 time: 1785
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 2051
Cycle 1 time: 1497
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1752
Cycle 1 time: 1843
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 2110
Cycle 1 time: 1598
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1861
clock 1697937 ms | mcu 0 | user time 1814 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 32807 | nb_rw_cycle_counter 10935 | nb_inter_pic_trame_counter 32806
Cycle 1 time: 1821
Cycle 2 time: 297
Cycle 0 time: 21
RW cycle time: 2139
Cycle 1 time: 1521
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1788
Cycle 1 time: 1580
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1845
Cycle 1 time: 1129
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1387
Cycle 1 time: 1444
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1708
Cycle 1 time: 2040
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2294
Cycle 1 time: 1705
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 1972
Cycle 1 time: 1052
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1309
Cycle 1 time: 1065
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1322
Cycle 1 time: 1200
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1471
Cycle 1 time: 981
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1246
Cycle 1 time: 1277
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1545
Cycle 1 time: 1494
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1749
clock 1700056 ms | mcu 0 | user time 1231 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 32846 | nb_rw_cycle_counter 10948 | nb_inter_pic_trame_counter 32845
Cycle 1 time: 1238
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1501
Cycle 1 time: 1562
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1828
Cycle 1 time: 1052
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1319
Cycle 1 time: 1392
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1658
Cycle 1 time: 1424
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1690
Cycle 1 time: 1562
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1818
Cycle 1 time: 1425
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1686
Cycle 1 time: 1229
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1488
Cycle 1 time: 1158
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1424
Cycle 1 time: 1069
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1336
Cycle 1 time: 1141
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1395
Cycle 1 time: 958
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1214
Cycle 1 time: 994
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1250
Cycle 1 time: 790
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1053
clock 1702104 ms | mcu 0 | user time 1052 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 32888 | nb_rw_cycle_counter 10962 | nb_inter_pic_trame_counter 32887
Cycle 1 time: 1058
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1319
Cycle 1 time: 1193
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1449
Cycle 1 time: 855
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1122
Cycle 1 time: 1123
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1394
Cycle 1 time: 1047
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1305
Cycle 1 time: 1408
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1665
Cycle 1 time: 1417
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1686
Cycle 1 time: 1049
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1306
Cycle 1 time: 1917
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2173
Cycle 1 time: 1525
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1781
Cycle 1 time: 855
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1111
Cycle 1 time: 1063
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1320
Cycle 1 time: 1771
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 2024
clock 1704125 ms | mcu 0 | user time 1612 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 32927 | nb_rw_cycle_counter 10975 | nb_inter_pic_trame_counter 32926
Cycle 1 time: 1618
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1865
Cycle 1 time: 2328
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2584
Cycle 1 time: 1748
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2003
Cycle 1 time: 1679
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1936
Cycle 1 time: 2241
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2499
Cycle 1 time: 2524
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2778
Cycle 1 time: 1547
Cycle 2 time: 230
Cycle 0 time: 15
RW cycle time: 1792
Cycle 1 time: 890
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1141
Cycle 1 time: 1415
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1671
Cycle 1 time: 1468
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1726
Cycle 1 time: 1418
clock 1706130 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 32958 | nb_rw_cycle_counter 10985 | nb_inter_pic_trame_counter 32957
Cycle 2 time: 250
Cycle 0 time: 13
RW cycle time: 1681
Cycle 1 time: 1663
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1914
Cycle 1 time: 1643
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1898
Cycle 1 time: 1869
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2129
Cycle 1 time: 1277
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1544
Cycle 1 time: 987
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1244
Cycle 1 time: 1339
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1597
Cycle 1 time: 1601
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1863
Cycle 1 time: 1795
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2052
Cycle 1 time: 1823
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 2078
Cycle 1 time: 1866
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 2114
Cycle 1 time: 1304
clock 1708130 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 32991 | nb_rw_cycle_counter 10996 | nb_inter_pic_trame_counter 32990
Cycle 2 time: 248
Cycle 0 time: 14
RW cycle time: 1566
Cycle 1 time: 1107
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1362
Cycle 1 time: 1804
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2064
Cycle 1 time: 1789
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2044
Cycle 1 time: 958
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1221
Cycle 1 time: 1462
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1725
Cycle 1 time: 1477
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1737
Cycle 1 time: 1091
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1343
Cycle 1 time: 1206
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1465
Cycle 1 time: 1749
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2006
Cycle 1 time: 525
Cycle 2 time: 258
Cycle 0 time: 18
RW cycle time: 801
Cycle 1 time: 1489
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1748
Cycle 1 time: 1439
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1696
clock 1710159 ms | mcu 0 | user time 1061 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 33029 | nb_rw_cycle_counter 11009 | nb_inter_pic_trame_counter 33028
Cycle 1 time: 1067
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1326
Cycle 1 time: 1552
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1808
Cycle 1 time: 1569
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1834
Cycle 1 time: 1159
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1420
Cycle 1 time: 1357
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1616
Cycle 1 time: 2190
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 2453
Cycle 1 time: 1428
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1689
Cycle 1 time: 1414
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1674
Cycle 1 time: 1473
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1731
Cycle 1 time: 1656
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1920
Cycle 1 time: 1504
Cycle 2 time: 233
Cycle 0 time: 20
RW cycle time: 1757
Cycle 1 time: 1086
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1347
clock 1712297 ms | mcu 0 | user time 1869 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 33065 | nb_rw_cycle_counter 11021 | nb_inter_pic_trame_counter 33064
Cycle 1 time: 1875
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2132
Cycle 1 time: 1544
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1803
Cycle 1 time: 1863
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2125
Cycle 1 time: 1596
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1856
Cycle 1 time: 1257
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1517
Cycle 1 time: 1340
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1595
Cycle 1 time: 1335
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1593
Cycle 1 time: 1914
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2174
Cycle 1 time: 1869
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 2134
Cycle 1 time: 1440
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1700
Cycle 1 time: 2363
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 2616
clock 1714399 ms | mcu 0 | user time 1642 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 33098 | nb_rw_cycle_counter 11032 | nb_inter_pic_trame_counter 33097
Cycle 1 time: 1649
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1905
Cycle 1 time: 1500
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1756
Cycle 1 time: 1120
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1378
Cycle 1 time: 863
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1122
Cycle 1 time: 1478
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1739
Cycle 1 time: 1202
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1471
Cycle 1 time: 988
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1250
Cycle 1 time: 1689
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1957
Cycle 1 time: 1469
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1724
Cycle 1 time: 1506
Cycle 2 time: 229
Cycle 0 time: 19
RW cycle time: 1754
Cycle 1 time: 1587
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1839
Cycle 1 time: 1066
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1332
Cycle 1 time: 1224
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1487
clock 1716442 ms | mcu 0 | user time 1354 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 33137 | nb_rw_cycle_counter 11045 | nb_inter_pic_trame_counter 33136
Cycle 1 time: 1361
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1617
Cycle 1 time: 1339
Cycle 2 time: 231
Cycle 0 time: 19
RW cycle time: 1589
Cycle 1 time: 1286
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1539
Cycle 1 time: 1281
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1540
Cycle 1 time: 1313
Cycle 2 time: 273
Cycle 0 time: 18
RW cycle time: 1604
Cycle 1 time: 1722
Cycle 2 time: 258
Cycle 0 time: 18
RW cycle time: 1998
Cycle 1 time: 2032
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2288
Cycle 1 time: 1661
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1915
Cycle 1 time: 1266
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1528
Cycle 1 time: 1627
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1883
Cycle 1 time: 1652
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1918
Cycle 1 time: 1135
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1400
clock 1718484 ms | mcu 0 | user time 963 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 33173 | nb_rw_cycle_counter 11057 | nb_inter_pic_trame_counter 33172
Cycle 1 time: 970
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1224
Cycle 1 time: 1912
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 2176
Cycle 1 time: 969
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1229
Cycle 1 time: 1219
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1480
Cycle 1 time: 1628
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1890
Cycle 1 time: 2283
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2536
Cycle 1 time: 2374
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 2632
Cycle 1 time: 1060
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1323
Cycle 1 time: 1102
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1361
Cycle 1 time: 1228
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1483
Cycle 1 time: 1423
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1680
Cycle 1 time: 1150
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1411
clock 1720577 ms | mcu 0 | user time 1459 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 33209 | nb_rw_cycle_counter 11069 | nb_inter_pic_trame_counter 33208
Cycle 1 time: 1465
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1722
Cycle 1 time: 1218
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1471
Cycle 1 time: 1025
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1278
Cycle 1 time: 858
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 1067
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1320
Cycle 1 time: 1204
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1462
Cycle 1 time: 785
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1045
Cycle 1 time: 1201
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1464
Cycle 1 time: 1400
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1650
Cycle 1 time: 1004
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1260
Cycle 1 time: 715
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 968
Cycle 1 time: 2058
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2320
Cycle 1 time: 1476
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1736
Cycle 1 time: 1521
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1777
clock 1722623 ms | mcu 0 | user time 1342 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 33251 | nb_rw_cycle_counter 11083 | nb_inter_pic_trame_counter 33250
Cycle 1 time: 1348
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1600
Cycle 1 time: 1390
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1646
Cycle 1 time: 737
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 1694
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1950
Cycle 1 time: 1327
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1584
Cycle 1 time: 1568
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1827
Cycle 1 time: 1317
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1573
Cycle 1 time: 1478
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1738
Cycle 1 time: 1646
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1905
Cycle 1 time: 1813
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 2073
Cycle 1 time: 1645
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1903
Cycle 1 time: 1666
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1923
clock 1724695 ms | mcu 0 | user time 1342 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 33287 | nb_rw_cycle_counter 11095 | nb_inter_pic_trame_counter 33286
Cycle 1 time: 1349
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1606
Cycle 1 time: 1318
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1578
Cycle 1 time: 1332
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1590
Cycle 1 time: 1956
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2215
Cycle 1 time: 1332
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1587
Cycle 1 time: 1764
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 2028
Cycle 1 time: 1488
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1749
Cycle 1 time: 1628
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1885
Cycle 1 time: 1494
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1751
Cycle 1 time: 1819
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2076
Cycle 1 time: 1625
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1878
clock 1726704 ms | mcu 0 | user time 1489 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 33320 | nb_rw_cycle_counter 11106 | nb_inter_pic_trame_counter 33319
Cycle 1 time: 1495
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1749
Cycle 1 time: 1688
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1946
Cycle 1 time: 1523
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1784
Cycle 1 time: 1818
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 2082
Cycle 1 time: 1488
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1749
Cycle 1 time: 1514
Cycle 2 time: 237
Cycle 0 time: 22
RW cycle time: 1773
Cycle 1 time: 1646
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1906
Cycle 1 time: 1323
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1580
Cycle 1 time: 1831
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 2081
Cycle 1 time: 1522
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1779
Cycle 1 time: 1229
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1478
Cycle 1 time: 1350
clock 1728704 ms | mcu 0 | user time 229 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 33354 | nb_rw_cycle_counter 11117 | nb_inter_pic_trame_counter 33353
Cycle 2 time: 236
Cycle 0 time: 14
RW cycle time: 1600
Cycle 1 time: 1351
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1603
Cycle 1 time: 1180
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1432
Cycle 1 time: 1325
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1577
Cycle 1 time: 1820
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 2075
Cycle 1 time: 1495
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1750
Cycle 1 time: 1331
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1590
Cycle 1 time: 1703
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1956
Cycle 1 time: 1507
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1764
Cycle 1 time: 1662
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1917
Cycle 1 time: 1185
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1438
Cycle 1 time: 2288
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2549
clock 1730835 ms | mcu 0 | user time 1644 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 33389 | nb_rw_cycle_counter 11129 | nb_inter_pic_trame_counter 33388
Cycle 1 time: 1650
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1907
Cycle 1 time: 1330
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1587
Cycle 1 time: 1553
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1810
Cycle 1 time: 1496
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1755
Cycle 1 time: 2018
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2273
Cycle 1 time: 1322
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1584
Cycle 1 time: 1962
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 2222
Cycle 1 time: 1196
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1457
Cycle 1 time: 1639
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1893
Cycle 1 time: 1504
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1761
Cycle 1 time: 1665
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1918
clock 1732852 ms | mcu 0 | user time 1647 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 33422 | nb_rw_cycle_counter 11140 | nb_inter_pic_trame_counter 33421
Cycle 1 time: 1653
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1919
Cycle 1 time: 1630
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1891
Cycle 1 time: 1162
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1417
Cycle 1 time: 994
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1258
Cycle 1 time: 1336
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1599
Cycle 1 time: 846
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1111
Cycle 1 time: 1401
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1660
Cycle 1 time: 1063
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1320
Cycle 1 time: 1406
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1670
Cycle 1 time: 1263
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1519
Cycle 1 time: 1172
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1430
Cycle 1 time: 1536
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1797
Cycle 1 time: 1099
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1356
Cycle 1 time: 1223
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1480
clock 1734944 ms | mcu 0 | user time 1140 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 33464 | nb_rw_cycle_counter 11154 | nb_inter_pic_trame_counter 33463
Cycle 1 time: 1147
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1403
Cycle 1 time: 1550
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1806
Cycle 1 time: 1326
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1589
Cycle 1 time: 1410
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1675
Cycle 1 time: 1098
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1356
Cycle 1 time: 1815
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 2078
Cycle 1 time: 885
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1141
Cycle 1 time: 1451
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1706
Cycle 1 time: 1791
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2050
Cycle 1 time: 1167
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1415
Cycle 1 time: 1506
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1766
Cycle 1 time: 1495
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1749
Cycle 1 time: 1346
clock 1736962 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 33501 | nb_rw_cycle_counter 11166 | nb_inter_pic_trame_counter 33500
Cycle 2 time: 243
Cycle 0 time: 13
RW cycle time: 1602
Cycle 1 time: 1218
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1477
Cycle 1 time: 1849
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2112
Cycle 1 time: 1656
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1910
Cycle 1 time: 1180
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1434
Cycle 1 time: 1352
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1605
Cycle 1 time: 1325
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1578
Cycle 1 time: 1345
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1598
Cycle 1 time: 1510
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1753
Cycle 1 time: 1513
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1767
Cycle 1 time: 1510
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1768
Cycle 1 time: 1701
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1954
clock 1739010 ms | mcu 0 | user time 1503 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 33536 | nb_rw_cycle_counter 11178 | nb_inter_pic_trame_counter 33535
Cycle 1 time: 1509
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1755
Cycle 1 time: 1354
Cycle 2 time: 225
Cycle 0 time: 15
RW cycle time: 1594
Cycle 1 time: 1502
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1768
Cycle 1 time: 1114
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1375
Cycle 1 time: 1028
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1272
Cycle 1 time: 1524
Cycle 2 time: 349
Cycle 0 time: 17
RW cycle time: 1890
Cycle 1 time: 1193
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1453
Cycle 1 time: 1556
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1810
Cycle 1 time: 1292
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1555
Cycle 1 time: 1353
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1618
Cycle 1 time: 1277
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1544
Cycle 1 time: 1333
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1599
Cycle 1 time: 1334
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1588
clock 1741085 ms | mcu 0 | user time 1434 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 33575 | nb_rw_cycle_counter 11191 | nb_inter_pic_trame_counter 33574
Cycle 1 time: 1440
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1696
Cycle 1 time: 1629
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1885
Cycle 1 time: 1495
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1756
Cycle 1 time: 1592
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1854
Cycle 1 time: 1055
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1311
Cycle 1 time: 1499
Cycle 2 time: 296
Cycle 0 time: 20
RW cycle time: 1815
Cycle 1 time: 1487
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1750
Cycle 1 time: 1230
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1484
Cycle 1 time: 1613
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1877
Cycle 1 time: 1516
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1775
Cycle 1 time: 1499
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1761
Cycle 1 time: 1246
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1512
clock 1743142 ms | mcu 0 | user time 1526 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 33611 | nb_rw_cycle_counter 11203 | nb_inter_pic_trame_counter 33610
Cycle 1 time: 1532
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1786
Cycle 1 time: 1144
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1407
Cycle 1 time: 1414
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1675
Cycle 1 time: 1903
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 2161
Cycle 1 time: 2146
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2400
Cycle 1 time: 1852
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2113
Cycle 1 time: 1666
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1919
Cycle 1 time: 1344
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1601
Cycle 1 time: 1066
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1331
Cycle 1 time: 1496
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1751
Cycle 1 time: 1668
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1921
Cycle 1 time: 1285
clock 1745148 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 33645 | nb_rw_cycle_counter 11214 | nb_inter_pic_trame_counter 33644
Cycle 2 time: 247
Cycle 0 time: 14
RW cycle time: 1546
Cycle 1 time: 1443
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1699
Cycle 1 time: 1363
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1615
Cycle 1 time: 1185
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1440
Cycle 1 time: 1336
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1597
Cycle 1 time: 1185
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1443
Cycle 1 time: 1132
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1394
Cycle 1 time: 1319
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1579
Cycle 1 time: 1977
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2237
Cycle 1 time: 1219
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1478
Cycle 1 time: 1495
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1756
Cycle 1 time: 1494
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1754
Cycle 1 time: 1244
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1506
clock 1747288 ms | mcu 0 | user time 1879 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 33683 | nb_rw_cycle_counter 11227 | nb_inter_pic_trame_counter 33682
Cycle 1 time: 1885
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 2136
Cycle 1 time: 1342
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1599
Cycle 1 time: 1056
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1316
Cycle 1 time: 1545
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1807
Cycle 1 time: 1305
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1563
Cycle 1 time: 2030
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 2295
Cycle 1 time: 1805
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 2069
Cycle 1 time: 1597
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1869
Cycle 1 time: 1878
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2131
Cycle 1 time: 1822
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2080
Cycle 1 time: 1693
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1945
clock 1749367 ms | mcu 0 | user time 1860 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 33716 | nb_rw_cycle_counter 11238 | nb_inter_pic_trame_counter 33715
Cycle 1 time: 1866
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 2122
Cycle 1 time: 1721
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1973
Cycle 1 time: 2078
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 2343
Cycle 1 time: 1679
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1933
Cycle 1 time: 1514
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1764
Cycle 1 time: 1627
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1878
Cycle 1 time: 1272
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1531
Cycle 1 time: 2032
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 2294
Cycle 1 time: 2168
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 2418
Cycle 1 time: 2252
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2509
clock 1751442 ms | mcu 0 | user time 1844 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 33746 | nb_rw_cycle_counter 11248 | nb_inter_pic_trame_counter 33745
Cycle 1 time: 1850
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2109
Cycle 1 time: 1988
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2243
Cycle 1 time: 1634
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1889
Cycle 1 time: 2193
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 2449
Cycle 1 time: 1821
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2076
Cycle 1 time: 1128
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1390
Cycle 1 time: 1204
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1462
Cycle 1 time: 1193
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1452
Cycle 1 time: 1481
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1743
Cycle 1 time: 777
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1042
Cycle 1 time: 1188
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1441
Cycle 1 time: 1067
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1323
Cycle 1 time: 993
clock 1753442 ms | mcu 0 | user time 233 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 33783 | nb_rw_cycle_counter 11260 | nb_inter_pic_trame_counter 33782
Cycle 2 time: 240
Cycle 0 time: 14
RW cycle time: 1247
Cycle 1 time: 1143
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1405
Cycle 1 time: 1066
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1319
Cycle 1 time: 978
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1230
Cycle 1 time: 1003
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1255
Cycle 1 time: 858
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 1449
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1708
Cycle 1 time: 892
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1146
Cycle 1 time: 1354
Cycle 2 time: 255
Cycle 0 time: 17
RW cycle time: 1626
Cycle 1 time: 1476
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1729
Cycle 1 time: 1119
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1369
Cycle 1 time: 1540
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1798
Cycle 1 time: 1861
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 2123
Cycle 1 time: 1640
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1894
clock 1755565 ms | mcu 0 | user time 1493 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 33824 | nb_rw_cycle_counter 11274 | nb_inter_pic_trame_counter 33823
Cycle 1 time: 1499
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1761
Cycle 1 time: 855
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 917
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 1054
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1305
Cycle 1 time: 1149
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1411
Cycle 1 time: 1657
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1916
Cycle 1 time: 1859
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2119
Cycle 1 time: 888
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1149
Cycle 1 time: 1352
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1610
Cycle 1 time: 958
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1214
Cycle 1 time: 1164
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1420
Cycle 1 time: 1076
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1339
Cycle 1 time: 917
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 781
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 654
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 914
clock 1757606 ms | mcu 0 | user time 1245 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 33869 | nb_rw_cycle_counter 11289 | nb_inter_pic_trame_counter 33868
Cycle 1 time: 1252
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1507
Cycle 1 time: 2113
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 2381
Cycle 1 time: 1175
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1432
Cycle 1 time: 785
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 1277
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1528
Cycle 1 time: 1180
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1435
Cycle 1 time: 1653
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1912
Cycle 1 time: 1503
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1760
Cycle 1 time: 1567
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1831
Cycle 1 time: 1480
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1731
Cycle 1 time: 869
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1122
Cycle 1 time: 801
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1063
Cycle 1 time: 1556
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1811
clock 1759640 ms | mcu 0 | user time 1038 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 33908 | nb_rw_cycle_counter 11302 | nb_inter_pic_trame_counter 33907
Cycle 1 time: 1044
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1301
Cycle 1 time: 1894
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 2155
Cycle 1 time: 1563
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1820
Cycle 1 time: 1562
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1818
Cycle 1 time: 1850
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2105
Cycle 1 time: 2017
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 2281
Cycle 1 time: 1754
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2011
Cycle 1 time: 1099
Cycle 2 time: 238
Cycle 0 time: 24
RW cycle time: 1361
Cycle 1 time: 1408
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1673
Cycle 1 time: 1630
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1888
Cycle 1 time: 1585
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1842
clock 1761745 ms | mcu 0 | user time 1824 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 33941 | nb_rw_cycle_counter 11313 | nb_inter_pic_trame_counter 33940
Cycle 1 time: 1830
Cycle 2 time: 221
Cycle 0 time: 15
RW cycle time: 2066
Cycle 1 time: 1209
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1472
Cycle 1 time: 1134
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1390
Cycle 1 time: 1178
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1432
Cycle 1 time: 2034
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 2291
Cycle 1 time: 1329
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1591
Cycle 1 time: 1783
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2040
Cycle 1 time: 1184
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1438
Cycle 1 time: 2018
Cycle 2 time: 256
Cycle 0 time: 21
RW cycle time: 2295
Cycle 1 time: 1021
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1278
Cycle 1 time: 713
Cycle 2 time: 271
Cycle 0 time: 17
RW cycle time: 1001
Cycle 1 time: 2281
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 2551
clock 1763793 ms | mcu 0 | user time 1463 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 33977 | nb_rw_cycle_counter 11325 | nb_inter_pic_trame_counter 33976
Cycle 1 time: 1469
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1720
Cycle 1 time: 1201
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1451
Cycle 1 time: 1069
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1325
Cycle 1 time: 1136
Cycle 2 time: 247
Cycle 0 time: 15
RW cycle time: 1398
Cycle 1 time: 1643
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1904
Cycle 1 time: 1385
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1638
Cycle 1 time: 1821
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2077
Cycle 1 time: 714
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 968
Cycle 1 time: 650
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 908
Cycle 1 time: 699
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 959
Cycle 1 time: 1079
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1346
Cycle 1 time: 980
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1242
Cycle 1 time: 1630
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1892
Cycle 1 time: 1594
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1851
clock 1765813 ms | mcu 0 | user time 989 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 34019 | nb_rw_cycle_counter 11339 | nb_inter_pic_trame_counter 34018
Cycle 1 time: 996
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 993
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 1206
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1465
Cycle 1 time: 1850
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2109
Cycle 1 time: 1685
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1944
Cycle 1 time: 1426
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1679
Cycle 1 time: 1577
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1836
Cycle 1 time: 1502
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1759
Cycle 1 time: 1175
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1437
Cycle 1 time: 919
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1186
Cycle 1 time: 1748
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2002
Cycle 1 time: 1882
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2140
clock 1767908 ms | mcu 0 | user time 1883 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 34055 | nb_rw_cycle_counter 11351 | nb_inter_pic_trame_counter 34054
Cycle 1 time: 1889
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2143
Cycle 1 time: 1245
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1502
Cycle 1 time: 1880
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 2144
Cycle 1 time: 1747
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2003
Cycle 1 time: 1176
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1434
Cycle 1 time: 1226
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1495
Cycle 1 time: 1883
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2140
Cycle 1 time: 1559
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1816
Cycle 1 time: 1631
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1893
Cycle 1 time: 1847
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2109
Cycle 1 time: 1489
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1746
Cycle 1 time: 1128
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1390
clock 1769975 ms | mcu 0 | user time 737 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 34091 | nb_rw_cycle_counter 11363 | nb_inter_pic_trame_counter 34090
Cycle 1 time: 743
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1002
Cycle 1 time: 966
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1230
Cycle 1 time: 1058
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1312
Cycle 1 time: 854
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 855
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 1191
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1448
Cycle 1 time: 852
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 1522
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1778
Cycle 1 time: 1182
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1443
Cycle 1 time: 1815
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2071
Cycle 1 time: 1487
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 1748
Cycle 1 time: 1500
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1755
Cycle 1 time: 1745
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2004
clock 1771985 ms | mcu 0 | user time 1715 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 34130 | nb_rw_cycle_counter 11376 | nb_inter_pic_trame_counter 34129
Cycle 1 time: 1721
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1985
Cycle 1 time: 1492
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1749
Cycle 1 time: 1177
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1434
Cycle 1 time: 1518
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1781
Cycle 1 time: 1000
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1261
Cycle 1 time: 999
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1259
Cycle 1 time: 1267
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1526
Cycle 1 time: 873
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 1389
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1650
Cycle 1 time: 673
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 928
Cycle 1 time: 858
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1122
Cycle 1 time: 778
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1039
Cycle 1 time: 1552
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1811
Cycle 1 time: 1196
Cycle 2 time: 252
Cycle 0 time: 21
RW cycle time: 1469
Cycle 1 time: 1045
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1312
clock 1774057 ms | mcu 0 | user time 990 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 34175 | nb_rw_cycle_counter 11391 | nb_inter_pic_trame_counter 34174
Cycle 1 time: 996
Cycle 2 time: 258
Cycle 0 time: 23
RW cycle time: 1277
Cycle 1 time: 889
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1155
Cycle 1 time: 979
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1242
Cycle 1 time: 710
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 965
Cycle 1 time: 939
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1193
Cycle 1 time: 1176
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1438
Cycle 1 time: 1209
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1465
Cycle 1 time: 1336
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1593
Cycle 1 time: 1646
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1903
Cycle 1 time: 1340
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1603
Cycle 1 time: 1131
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1387
Cycle 1 time: 824
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1074
Cycle 1 time: 1280
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1547
Cycle 1 time: 1250
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1505
Cycle 1 time: 1249
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1510
clock 1776222 ms | mcu 0 | user time 1778 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 34220 | nb_rw_cycle_counter 11406 | nb_inter_pic_trame_counter 34219
Cycle 1 time: 1785
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2041
Cycle 1 time: 1185
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1440
Cycle 1 time: 1080
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1337
Cycle 1 time: 924
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 1233
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1487
Cycle 1 time: 1653
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1912
Cycle 1 time: 1172
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1429
Cycle 1 time: 1725
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1993
Cycle 1 time: 1676
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1932
Cycle 1 time: 1552
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1807
Cycle 1 time: 1533
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1791
Cycle 1 time: 1165
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1427
Cycle 1 time: 1255
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1510
clock 1778386 ms | mcu 0 | user time 2134 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 34259 | nb_rw_cycle_counter 11419 | nb_inter_pic_trame_counter 34258
Cycle 1 time: 2140
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 2391
Cycle 1 time: 1656
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1917
Cycle 1 time: 2163
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2418
Cycle 1 time: 1081
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1343
Cycle 1 time: 1178
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1434
Cycle 1 time: 1638
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1901
Cycle 1 time: 1361
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1617
Cycle 1 time: 1642
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1899
Cycle 1 time: 1208
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1466
Cycle 1 time: 1414
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1677
Cycle 1 time: 1754
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 2010
Cycle 1 time: 1353
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1607
clock 1780437 ms | mcu 0 | user time 968 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 34295 | nb_rw_cycle_counter 11431 | nb_inter_pic_trame_counter 34294
Cycle 1 time: 974
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1228
Cycle 1 time: 1961
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2220
Cycle 1 time: 1715
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1975
Cycle 1 time: 1646
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1909
Cycle 1 time: 1751
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 2010
Cycle 1 time: 1269
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1525
Cycle 1 time: 1744
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 2013
Cycle 1 time: 1444
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1704
Cycle 1 time: 1384
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1645
Cycle 1 time: 1640
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1900
Cycle 1 time: 1313
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1571
clock 1782458 ms | mcu 0 | user time 1477 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 34328 | nb_rw_cycle_counter 11442 | nb_inter_pic_trame_counter 34327
Cycle 1 time: 1483
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1735
Cycle 1 time: 1685
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1950
Cycle 1 time: 1680
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1937
Cycle 1 time: 1201
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1457
Cycle 1 time: 1689
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1947
Cycle 1 time: 1131
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1390
Cycle 1 time: 1415
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1680
Cycle 1 time: 1492
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1757
Cycle 1 time: 1299
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1559
Cycle 1 time: 1905
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 2169
Cycle 1 time: 1540
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1808
Cycle 1 time: 1966
clock 1784470 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 34362 | nb_rw_cycle_counter 11453 | nb_inter_pic_trame_counter 34361
Cycle 2 time: 247
Cycle 0 time: 14
RW cycle time: 2227
Cycle 1 time: 973
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1235
Cycle 1 time: 778
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1040
Cycle 1 time: 1652
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1907
Cycle 1 time: 1499
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1757
Cycle 1 time: 1498
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1757
Cycle 1 time: 1174
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1425
Cycle 1 time: 1349
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 1594
Cycle 1 time: 1210
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1462
Cycle 1 time: 1566
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1820
Cycle 1 time: 1654
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1911
Cycle 1 time: 1338
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1599
Cycle 1 time: 1496
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1752
clock 1786548 ms | mcu 0 | user time 1499 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 34400 | nb_rw_cycle_counter 11466 | nb_inter_pic_trame_counter 34399
Cycle 1 time: 1505
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1759
Cycle 1 time: 1649
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1906
Cycle 1 time: 1699
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1954
Cycle 1 time: 1507
Cycle 2 time: 228
Cycle 0 time: 18
RW cycle time: 1753
Cycle 1 time: 1500
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1762
Cycle 1 time: 1179
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1434
Cycle 1 time: 1335
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1592
Cycle 1 time: 1649
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1904
Cycle 1 time: 1483
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1745
Cycle 1 time: 1331
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1589
Cycle 1 time: 1373
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1637
Cycle 1 time: 1172
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1425
clock 1788595 ms | mcu 0 | user time 1514 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 34436 | nb_rw_cycle_counter 11478 | nb_inter_pic_trame_counter 34435
Cycle 1 time: 1520
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1777
Cycle 1 time: 999
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1259
Cycle 1 time: 1058
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1307
Cycle 1 time: 1141
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1401
Cycle 1 time: 1035
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1288
Cycle 1 time: 744
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1005
Cycle 1 time: 1059
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1320
Cycle 1 time: 853
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 995
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1258
Cycle 1 time: 1124
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1381
Cycle 1 time: 912
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1166
Cycle 1 time: 997
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1254
Cycle 1 time: 1848
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2106
Cycle 1 time: 1253
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1516
Cycle 1 time: 1886
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2140
clock 1790714 ms | mcu 0 | user time 1412 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 34481 | nb_rw_cycle_counter 11493 | nb_inter_pic_trame_counter 34480
Cycle 1 time: 1418
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1672
Cycle 1 time: 2164
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 2425
Cycle 1 time: 1154
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1413
Cycle 1 time: 1641
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1904
Cycle 1 time: 1496
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 1761
Cycle 1 time: 1342
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1587
Cycle 1 time: 1044
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1291
Cycle 1 time: 885
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1144
Cycle 1 time: 441
Cycle 2 time: 259
Cycle 0 time: 23
RW cycle time: 723
Cycle 1 time: 1299
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1567
Cycle 1 time: 923
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1183
Cycle 1 time: 926
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1189
Cycle 1 time: 998
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1266
Cycle 1 time: 1179
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1432
clock 1792777 ms | mcu 0 | user time 1479 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 34523 | nb_rw_cycle_counter 11507 | nb_inter_pic_trame_counter 34522
Cycle 1 time: 1485
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1742
Cycle 1 time: 849
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1114
Cycle 1 time: 1277
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1544
Cycle 1 time: 1248
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1508
Cycle 1 time: 987
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1247
Cycle 1 time: 1059
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1328
Cycle 1 time: 1537
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1796
Cycle 1 time: 924
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 1132
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1392
Cycle 1 time: 849
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 927
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1185
Cycle 1 time: 853
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 1121
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1379
Cycle 1 time: 942
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1207
Cycle 1 time: 841
Cycle 2 time: 307
Cycle 0 time: 19
RW cycle time: 1167
Cycle 1 time: 562
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 819
clock 1794818 ms | mcu 0 | user time 1061 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 34571 | nb_rw_cycle_counter 11523 | nb_inter_pic_trame_counter 34570
Cycle 1 time: 1067
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1334
Cycle 1 time: 909
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1166
Cycle 1 time: 778
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 1000
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1255
Cycle 1 time: 786
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1044
Cycle 1 time: 782
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 926
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 787
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1046
Cycle 1 time: 997
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1260
Cycle 1 time: 982
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1245
Cycle 1 time: 916
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 784
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1048
Cycle 1 time: 715
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 982
Cycle 1 time: 768
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1026
Cycle 1 time: 787
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1048
Cycle 1 time: 917
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 998
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1263
Cycle 1 time: 701
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 959
clock 1796825 ms | mcu 0 | user time 856 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 34625 | nb_rw_cycle_counter 11541 | nb_inter_pic_trame_counter 34624
Cycle 1 time: 862
Cycle 2 time: 227
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 996
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1253
Cycle 1 time: 1000
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1260
Cycle 1 time: 913
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 930
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1190
Cycle 1 time: 1131
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1391
Cycle 1 time: 921
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 992
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 715
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 984
Cycle 1 time: 775
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1035
Cycle 1 time: 857
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1124
Cycle 1 time: 839
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1103
Cycle 1 time: 775
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1035
Cycle 1 time: 712
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 963
Cycle 1 time: 581
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 842
Cycle 1 time: 1061
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1323
Cycle 1 time: 988
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1242
Cycle 1 time: 926
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1183
clock 1798880 ms | mcu 0 | user time 783 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 34679 | nb_rw_cycle_counter 11559 | nb_inter_pic_trame_counter 34678
Cycle 1 time: 789
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1040
Cycle 1 time: 853
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 715
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 978
Cycle 1 time: 852
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1112
Cycle 1 time: 915
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 919
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 1063
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1319
Cycle 1 time: 646
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 901
Cycle 1 time: 858
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 785
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1040
Cycle 1 time: 716
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 976
Cycle 1 time: 713
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 976
Cycle 1 time: 850
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1117
Cycle 1 time: 839
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1096
Cycle 1 time: 853
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1115
Cycle 1 time: 922
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1187
Cycle 1 time: 911
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 908
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1171
Cycle 1 time: 866
clock 1800891 ms | mcu 0 | user time 247 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 34734 | nb_rw_cycle_counter 11577 | nb_inter_pic_trame_counter 34733
Cycle 2 time: 254
Cycle 0 time: 13
RW cycle time: 1133
Cycle 1 time: 703
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 966
Cycle 1 time: 1175
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1425
Cycle 1 time: 745
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1002
Cycle 1 time: 1130
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1386
Cycle 1 time: 1067
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1323
Cycle 1 time: 868
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1125
Cycle 1 time: 1625
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1894
Cycle 1 time: 2112
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2372
Cycle 1 time: 1231
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1492
Cycle 1 time: 983
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1242
Cycle 1 time: 1715
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1973
Cycle 1 time: 1586
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1848
Cycle 1 time: 782
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1048
Cycle 1 time: 703
clock 1802897 ms | mcu 0 | user time 234 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 34776 | nb_rw_cycle_counter 11591 | nb_inter_pic_trame_counter 34775
Cycle 2 time: 241
Cycle 0 time: 13
RW cycle time: 957
Cycle 1 time: 927
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1191
Cycle 1 time: 1479
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1737
Cycle 1 time: 919
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 996
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1260
Cycle 1 time: 979
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 925
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1183
Cycle 1 time: 920
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1175
Cycle 1 time: 787
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1049
Cycle 1 time: 849
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 1337
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1595
Cycle 1 time: 1440
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1704
Cycle 1 time: 884
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1144
Cycle 1 time: 1061
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1324
Cycle 1 time: 918
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 924
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1188
clock 1804901 ms | mcu 0 | user time 776 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 34823 | nb_rw_cycle_counter 11607 | nb_inter_pic_trame_counter 34822
Cycle 1 time: 783
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 850
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 991
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1252
Cycle 1 time: 921
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 1063
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1319
Cycle 1 time: 855
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1120
Cycle 1 time: 985
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1251
Cycle 1 time: 710
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 968
Cycle 1 time: 916
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 923
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1181
Cycle 1 time: 1131
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1384
Cycle 1 time: 997
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1251
Cycle 1 time: 925
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1182
Cycle 1 time: 924
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1178
Cycle 1 time: 998
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1254
Cycle 1 time: 782
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1042
Cycle 1 time: 1141
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1399
clock 1806922 ms | mcu 0 | user time 709 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 34874 | nb_rw_cycle_counter 11624 | nb_inter_pic_trame_counter 34873
Cycle 1 time: 715
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 985
Cycle 1 time: 897
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1152
Cycle 1 time: 1006
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1267
Cycle 1 time: 633
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 888
Cycle 1 time: 1066
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1335
Cycle 1 time: 631
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 892
Cycle 1 time: 1131
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1391
Cycle 1 time: 849
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 995
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1251
Cycle 1 time: 647
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 913
Cycle 1 time: 774
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1025
Cycle 1 time: 792
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1048
Cycle 1 time: 855
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1117
Cycle 1 time: 777
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1027
Cycle 1 time: 794
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1053
Cycle 1 time: 502
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 760
Cycle 1 time: 784
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 997
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1257
Cycle 1 time: 990
clock 1808924 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 34929 | nb_rw_cycle_counter 11642 | nb_inter_pic_trame_counter 34928
Cycle 2 time: 247
Cycle 0 time: 13
RW cycle time: 1250
Cycle 1 time: 919
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1174
Cycle 1 time: 720
Cycle 2 time: 233
Cycle 0 time: 19
RW cycle time: 972
Cycle 1 time: 858
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1121
Cycle 1 time: 849
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 510
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 775
Cycle 1 time: 783
Cycle 2 time: 266
Cycle 0 time: 18
RW cycle time: 1067
Cycle 1 time: 1238
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1494
Cycle 1 time: 782
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 924
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 718
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 982
Cycle 1 time: 1054
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1305
Cycle 1 time: 721
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 978
Cycle 1 time: 715
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 968
Cycle 1 time: 648
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 900
Cycle 1 time: 862
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 990
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1251
Cycle 1 time: 1128
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1390
Cycle 1 time: 713
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 980
clock 1810991 ms | mcu 0 | user time 843 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 34985 | nb_rw_cycle_counter 11661 | nb_inter_pic_trame_counter 34984
Cycle 1 time: 849
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 779
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 1128
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1384
Cycle 1 time: 1133
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1396
Cycle 1 time: 919
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 786
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1047
Cycle 1 time: 916
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1171
Cycle 1 time: 996
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1256
Cycle 1 time: 850
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 988
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1241
Cycle 1 time: 1066
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1320
Cycle 1 time: 1206
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1462
Cycle 1 time: 714
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 970
Cycle 1 time: 1067
Cycle 2 time: 261
Cycle 0 time: 16
RW cycle time: 1344
Cycle 1 time: 899
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1156
Cycle 1 time: 1135
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1395
Cycle 1 time: 714
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 981
clock 1813067 ms | mcu 0 | user time 1048 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 35036 | nb_rw_cycle_counter 11678 | nb_inter_pic_trame_counter 35035
Cycle 1 time: 1054
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1310
Cycle 1 time: 642
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 899
Cycle 1 time: 923
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 860
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1113
Cycle 1 time: 784
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 1135
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1394
Cycle 1 time: 713
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 973
Cycle 1 time: 989
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1245
Cycle 1 time: 998
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1260
Cycle 1 time: 919
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1177
Cycle 1 time: 852
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1123
Cycle 1 time: 908
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1173
Cycle 1 time: 777
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1040
Cycle 1 time: 991
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1256
Cycle 1 time: 1051
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1310
Cycle 1 time: 989
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1252
Cycle 1 time: 645
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 909
Cycle 1 time: 707
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 975
clock 1815115 ms | mcu 0 | user time 908 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 35090 | nb_rw_cycle_counter 11696 | nb_inter_pic_trame_counter 35089
Cycle 1 time: 915
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1169
Cycle 1 time: 782
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1046
Cycle 1 time: 849
Cycle 2 time: 270
Cycle 0 time: 18
RW cycle time: 1137
Cycle 1 time: 1099
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1365
Cycle 1 time: 708
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 971
Cycle 1 time: 570
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 841
Cycle 1 time: 562
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 818
Cycle 1 time: 993
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1246
Cycle 1 time: 856
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1121
Cycle 1 time: 778
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1040
Cycle 1 time: 917
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 992
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1257
Cycle 1 time: 917
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 773
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1025
Cycle 1 time: 861
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1127
Cycle 1 time: 783
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1050
Cycle 1 time: 837
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1104
Cycle 1 time: 776
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1043
Cycle 1 time: 912
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1172
clock 1817212 ms | mcu 0 | user time 987 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 35147 | nb_rw_cycle_counter 11715 | nb_inter_pic_trame_counter 35146
Cycle 1 time: 993
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1249
Cycle 1 time: 989
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1247
Cycle 1 time: 991
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1248
Cycle 1 time: 788
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1057
Cycle 1 time: 913
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1178
Cycle 1 time: 986
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1244
Cycle 1 time: 848
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 1133
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1392
Cycle 1 time: 997
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1265
Cycle 1 time: 840
Cycle 2 time: 272
Cycle 0 time: 19
RW cycle time: 1131
Cycle 1 time: 677
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 933
Cycle 1 time: 994
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1255
Cycle 1 time: 646
Cycle 2 time: 246
Cycle 0 time: 34
RW cycle time: 926
Cycle 1 time: 758
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1022
Cycle 1 time: 914
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1178
Cycle 1 time: 988
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1247
Cycle 1 time: 854
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 928
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1194
clock 1819288 ms | mcu 0 | user time 770 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 35201 | nb_rw_cycle_counter 11733 | nb_inter_pic_trame_counter 35200
Cycle 1 time: 776
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1035
Cycle 1 time: 848
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 851
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 996
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1250
Cycle 1 time: 996
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1258
Cycle 1 time: 847
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 775
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 782
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 787
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1052
Cycle 1 time: 984
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1240
Cycle 1 time: 715
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 974
Cycle 1 time: 923
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 926
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1179
Cycle 1 time: 1133
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1390
Cycle 1 time: 926
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1190
Cycle 1 time: 706
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 965
Cycle 1 time: 854
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 856
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1121
clock 1821330 ms | mcu 0 | user time 845 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 35255 | nb_rw_cycle_counter 11751 | nb_inter_pic_trame_counter 35254
Cycle 1 time: 851
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 988
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1251
Cycle 1 time: 707
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 964
Cycle 1 time: 995
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1251
Cycle 1 time: 855
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1108
Cycle 1 time: 859
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 1060
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1320
Cycle 1 time: 848
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1108
Cycle 1 time: 713
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 984
Cycle 1 time: 841
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1106
Cycle 1 time: 985
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1248
Cycle 1 time: 780
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1039
Cycle 1 time: 921
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 920
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 925
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1188
Cycle 1 time: 988
Cycle 2 time: 302
Cycle 0 time: 19
RW cycle time: 1309
Cycle 1 time: 925
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1187
Cycle 1 time: 988
clock 1823333 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 35307 | nb_rw_cycle_counter 11768 | nb_inter_pic_trame_counter 35306
Cycle 2 time: 251
Cycle 0 time: 13
RW cycle time: 1252
Cycle 1 time: 710
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 971
Cycle 1 time: 574
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 834
Cycle 1 time: 780
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1040
Cycle 1 time: 854
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 997
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1257
Cycle 1 time: 1050
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1310
Cycle 1 time: 991
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1252
Cycle 1 time: 989
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1257
Cycle 1 time: 913
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1177
Cycle 1 time: 915
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 922
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 644
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 905
Cycle 1 time: 991
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1247
Cycle 1 time: 785
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1044
Cycle 1 time: 852
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1121
Cycle 1 time: 982
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1238
Cycle 1 time: 854
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1118
clock 1825357 ms | mcu 0 | user time 985 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 35360 | nb_rw_cycle_counter 11786 | nb_inter_pic_trame_counter 35359
Cycle 1 time: 991
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1252
Cycle 1 time: 847
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 705
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 857
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 922
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 783
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1044
Cycle 1 time: 712
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 964
Cycle 1 time: 929
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1195
Cycle 1 time: 843
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1109
Cycle 1 time: 1053
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1311
Cycle 1 time: 857
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 509
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 772
Cycle 1 time: 846
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1101
Cycle 1 time: 992
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1255
Cycle 1 time: 920
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 715
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 968
Cycle 1 time: 724
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 988
Cycle 1 time: 700
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 959
Cycle 1 time: 1133
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1389
clock 1827454 ms | mcu 0 | user time 990 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 35417 | nb_rw_cycle_counter 11805 | nb_inter_pic_trame_counter 35416
Cycle 1 time: 997
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1251
Cycle 1 time: 716
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 974
Cycle 1 time: 642
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 899
Cycle 1 time: 786
Cycle 2 time: 311
Cycle 0 time: 19
RW cycle time: 1116
Cycle 1 time: 989
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1257
Cycle 1 time: 772
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1036
Cycle 1 time: 987
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1245
Cycle 1 time: 786
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1043
Cycle 1 time: 785
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1050
Cycle 1 time: 914
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1174
Cycle 1 time: 989
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1250
Cycle 1 time: 851
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 711
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 979
Cycle 1 time: 635
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 897
Cycle 1 time: 847
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1111
Cycle 1 time: 776
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1037
Cycle 1 time: 720
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 990
Cycle 1 time: 767
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1032
Cycle 1 time: 845
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1113
clock 1829524 ms | mcu 0 | user time 1121 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 35474 | nb_rw_cycle_counter 11824 | nb_inter_pic_trame_counter 35473
Cycle 1 time: 1127
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1394
Cycle 1 time: 1116
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1382
Cycle 1 time: 773
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1038
Cycle 1 time: 569
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 826
Cycle 1 time: 923
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1187
Cycle 1 time: 717
Cycle 2 time: 315
Cycle 0 time: 18
RW cycle time: 1050
Cycle 1 time: 981
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1243
Cycle 1 time: 918
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1185
Cycle 1 time: 1117
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1375
Cycle 1 time: 855
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 715
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 979
Cycle 1 time: 854
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1124
Cycle 1 time: 903
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1164
Cycle 1 time: 783
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 930
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1192
Cycle 1 time: 843
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1103
Cycle 1 time: 1129
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1390
Cycle 1 time: 917
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1178
clock 1831586 ms | mcu 0 | user time 784 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 35528 | nb_rw_cycle_counter 11842 | nb_inter_pic_trame_counter 35527
Cycle 1 time: 790
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1057
Cycle 1 time: 840
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1101
Cycle 1 time: 1127
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1392
Cycle 1 time: 1125
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1384
Cycle 1 time: 779
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1044
Cycle 1 time: 846
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 1059
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1317
Cycle 1 time: 997
Cycle 2 time: 302
Cycle 0 time: 22
RW cycle time: 1321
Cycle 1 time: 783
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1049
Cycle 1 time: 777
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1043
Cycle 1 time: 775
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1034
Cycle 1 time: 781
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1041
Cycle 1 time: 849
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1102
Cycle 1 time: 789
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1051
Cycle 1 time: 852
Cycle 2 time: 255
Cycle 0 time: 19
RW cycle time: 1126
Cycle 1 time: 1049
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1314
Cycle 1 time: 1261
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1529
clock 1833586 ms | mcu 0 | user time 770 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 35579 | nb_rw_cycle_counter 11859 | nb_inter_pic_trame_counter 35578
Cycle 1 time: 776
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1036
Cycle 1 time: 917
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1186
Cycle 1 time: 1050
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1315
Cycle 1 time: 1276
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1541
Cycle 1 time: 1426
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1689
Cycle 1 time: 1502
Cycle 2 time: 231
Cycle 0 time: 20
RW cycle time: 1753
Cycle 1 time: 931
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1194
Cycle 1 time: 921
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1181
Cycle 1 time: 985
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1250
Cycle 1 time: 1333
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1596
Cycle 1 time: 710
Cycle 2 time: 230
Cycle 0 time: 18
RW cycle time: 958
Cycle 1 time: 1000
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1259
Cycle 1 time: 852
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 1134
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1392
Cycle 1 time: 1064
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1326
clock 1835586 ms | mcu 0 | user time 984 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 35624 | nb_rw_cycle_counter 11874 | nb_inter_pic_trame_counter 35623
Cycle 1 time: 990
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1239
Cycle 1 time: 1967
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2228
Cycle 1 time: 1257
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1515
Cycle 1 time: 1421
Cycle 2 time: 263
Cycle 0 time: 19
RW cycle time: 1703
Cycle 1 time: 2340
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 2601
Cycle 1 time: 874
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1133
Cycle 1 time: 1063
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1327
Cycle 1 time: 766
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1023
Cycle 1 time: 1068
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1330
Cycle 1 time: 989
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1253
Cycle 1 time: 982
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1235
Cycle 1 time: 1135
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1387
Cycle 1 time: 1135
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1391
Cycle 1 time: 1134
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1405
clock 1837648 ms | mcu 0 | user time 839 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 35666 | nb_rw_cycle_counter 11888 | nb_inter_pic_trame_counter 35665
Cycle 1 time: 845
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1104
Cycle 1 time: 976
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1239
Cycle 1 time: 1694
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1961
Cycle 1 time: 839
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1094
Cycle 1 time: 1330
Cycle 2 time: 241
Cycle 0 time: 22
RW cycle time: 1593
Cycle 1 time: 873
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1132
Cycle 1 time: 1634
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1888
Cycle 1 time: 1511
Cycle 2 time: 225
Cycle 0 time: 19
RW cycle time: 1755
Cycle 1 time: 1313
Cycle 2 time: 254
Cycle 0 time: 22
RW cycle time: 1589
Cycle 1 time: 1806
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2061
Cycle 1 time: 1754
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 2022
Cycle 1 time: 2112
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 2373
Cycle 1 time: 888
clock 1839658 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 35703 | nb_rw_cycle_counter 11900 | nb_inter_pic_trame_counter 35702
Cycle 2 time: 248
Cycle 0 time: 14
RW cycle time: 1150
Cycle 1 time: 1061
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1322
Cycle 1 time: 922
Cycle 2 time: 255
Cycle 0 time: 23
RW cycle time: 1200
Cycle 1 time: 685
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 944
Cycle 1 time: 995
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1262
Cycle 1 time: 787
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1043
Cycle 1 time: 1699
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1955
Cycle 1 time: 1966
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 2217
Cycle 1 time: 904
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1160
Cycle 1 time: 1202
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1457
Cycle 1 time: 2155
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2412
Cycle 1 time: 1381
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1644
Cycle 1 time: 1248
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1519
Cycle 1 time: 908
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1173
clock 1841703 ms | mcu 0 | user time 1120 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 35744 | nb_rw_cycle_counter 11914 | nb_inter_pic_trame_counter 35743
Cycle 1 time: 1126
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1393
Cycle 1 time: 978
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1242
Cycle 1 time: 1409
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1666
Cycle 1 time: 1769
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 2034
Cycle 1 time: 1185
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1445
Cycle 1 time: 1469
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1728
Cycle 1 time: 997
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1260
Cycle 1 time: 1397
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1659
Cycle 1 time: 1703
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1970
Cycle 1 time: 1535
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1791
Cycle 1 time: 1397
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1666
Cycle 1 time: 1600
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1863
clock 1843762 ms | mcu 0 | user time 1991 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 35780 | nb_rw_cycle_counter 11926 | nb_inter_pic_trame_counter 35779
Cycle 1 time: 1998
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 2256
Cycle 1 time: 1639
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1894
Cycle 1 time: 1515
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1780
Cycle 1 time: 1174
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1431
Cycle 1 time: 1521
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1786
Cycle 1 time: 1106
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1371
Cycle 1 time: 1671
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1940
Cycle 1 time: 1763
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 2023
Cycle 1 time: 1541
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1797
Cycle 1 time: 1526
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1790
Cycle 1 time: 1808
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 2072
Cycle 1 time: 1677
clock 1845768 ms | mcu 0 | user time 235 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 35814 | nb_rw_cycle_counter 11937 | nb_inter_pic_trame_counter 35813
Cycle 2 time: 242
Cycle 0 time: 13
RW cycle time: 1932
Cycle 1 time: 1827
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2082
Cycle 1 time: 1065
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1328
Cycle 1 time: 783
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1045
Cycle 1 time: 915
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 1129
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1394
Cycle 1 time: 715
Cycle 2 time: 252
Cycle 0 time: 23
RW cycle time: 990
Cycle 1 time: 1036
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1291
Cycle 1 time: 1341
Cycle 2 time: 259
Cycle 0 time: 20
RW cycle time: 1620
Cycle 1 time: 1041
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1302
Cycle 1 time: 849
Cycle 2 time: 254
Cycle 0 time: 19
RW cycle time: 1122
Cycle 1 time: 1077
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1343
Cycle 1 time: 1470
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1735
Cycle 1 time: 1969
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2227
Cycle 1 time: 1007
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1272
clock 1847848 ms | mcu 0 | user time 855 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 35858 | nb_rw_cycle_counter 11952 | nb_inter_pic_trame_counter 35857
Cycle 1 time: 861
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 1198
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1457
Cycle 1 time: 1896
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 2162
Cycle 1 time: 981
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1244
Cycle 1 time: 641
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 911
Cycle 1 time: 1327
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1584
Cycle 1 time: 1394
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1650
Cycle 1 time: 1671
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1925
Cycle 1 time: 1174
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1431
Cycle 1 time: 1265
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1531
Cycle 1 time: 849
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 983
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1248
Cycle 1 time: 1103
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1362
Cycle 1 time: 1671
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1933
clock 1849924 ms | mcu 0 | user time 947 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 35900 | nb_rw_cycle_counter 11966 | nb_inter_pic_trame_counter 35899
Cycle 1 time: 953
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1209
Cycle 1 time: 1338
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1597
Cycle 1 time: 856
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 917
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1182
Cycle 1 time: 1054
Cycle 2 time: 251
Cycle 0 time: 23
RW cycle time: 1328
Cycle 1 time: 630
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 885
Cycle 1 time: 993
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1251
Cycle 1 time: 1131
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1388
Cycle 1 time: 783
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1042
Cycle 1 time: 1132
Cycle 2 time: 253
Cycle 0 time: 21
RW cycle time: 1406
Cycle 1 time: 911
Cycle 2 time: 254
Cycle 0 time: 20
RW cycle time: 1185
Cycle 1 time: 1046
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1315
Cycle 1 time: 1045
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1307
Cycle 1 time: 1224
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1490
Cycle 1 time: 1448
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1716
clock 1851936 ms | mcu 0 | user time 1646 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 35945 | nb_rw_cycle_counter 11981 | nb_inter_pic_trame_counter 35944
Cycle 1 time: 1652
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1915
Cycle 1 time: 1586
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1855
Cycle 1 time: 1846
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 2108
Cycle 1 time: 1767
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 2036
Cycle 1 time: 1301
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1569
Cycle 1 time: 2537
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 2801
Cycle 1 time: 1114
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1376
Cycle 1 time: 1491
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1758
Cycle 1 time: 1750
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 2018
Cycle 1 time: 1576
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1833
Cycle 1 time: 1950
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 2219
clock 1854073 ms | mcu 0 | user time 1521 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 35978 | nb_rw_cycle_counter 11992 | nb_inter_pic_trame_counter 35977
Cycle 1 time: 1527
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1785
Cycle 1 time: 1725
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1985
Cycle 1 time: 1462
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1729
Cycle 1 time: 1698
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1957
Cycle 1 time: 1821
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2076
Cycle 1 time: 1623
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1883
Cycle 1 time: 1414
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1671
Cycle 1 time: 1817
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 2071
Cycle 1 time: 1619
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1879
Cycle 1 time: 1971
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2226
Cycle 1 time: 1558
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1813
clock 1856112 ms | mcu 0 | user time 837 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 36011 | nb_rw_cycle_counter 12003 | nb_inter_pic_trame_counter 36010
Cycle 1 time: 844
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1100
Cycle 1 time: 1005
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1263
Cycle 1 time: 1193
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1454
Cycle 1 time: 1201
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1465
Cycle 1 time: 1261
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1515
Cycle 1 time: 984
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1239
Cycle 1 time: 1294
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1553
Cycle 1 time: 1619
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1882
Cycle 1 time: 1635
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1895
Cycle 1 time: 1381
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1640
Cycle 1 time: 1201
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1467
Cycle 1 time: 1961
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 2226
Cycle 1 time: 960
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1230
clock 1858190 ms | mcu 0 | user time 1695 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 36050 | nb_rw_cycle_counter 12016 | nb_inter_pic_trame_counter 36049
Cycle 1 time: 1701
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1963
Cycle 1 time: 1448
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1708
Cycle 1 time: 847
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 849
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1114
Cycle 1 time: 809
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1070
Cycle 1 time: 886
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1148
Cycle 1 time: 1335
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1595
Cycle 1 time: 1060
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1324
Cycle 1 time: 906
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1170
Cycle 1 time: 1412
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1668
Cycle 1 time: 1738
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1990
Cycle 1 time: 1495
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1748
Cycle 1 time: 1351
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1605
Cycle 1 time: 1526
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1788
clock 1860284 ms | mcu 0 | user time 1634 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 36092 | nb_rw_cycle_counter 12030 | nb_inter_pic_trame_counter 36091
Cycle 1 time: 1640
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1899
Cycle 1 time: 1649
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1907
Cycle 1 time: 1503
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1762
Cycle 1 time: 1494
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1754
Cycle 1 time: 1963
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 2216
Cycle 1 time: 1361
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1630
Cycle 1 time: 1164
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1420
Cycle 1 time: 994
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1254
Cycle 1 time: 1617
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1877
Cycle 1 time: 1128
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 1399
Cycle 1 time: 1391
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1653
Cycle 1 time: 1273
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1543
Cycle 1 time: 1117
clock 1862289 ms | mcu 0 | user time 246 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 36129 | nb_rw_cycle_counter 12042 | nb_inter_pic_trame_counter 36128
Cycle 2 time: 252
Cycle 0 time: 14
RW cycle time: 1383
Cycle 1 time: 1054
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1312
Cycle 1 time: 1761
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 2023
Cycle 1 time: 915
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 987
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 1255
Cycle 1 time: 1051
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1316
Cycle 1 time: 988
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1247
Cycle 1 time: 1438
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1693
Cycle 1 time: 1653
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1909
Cycle 1 time: 855
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1112
Cycle 1 time: 1106
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1369
Cycle 1 time: 1223
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1479
Cycle 1 time: 996
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1258
Cycle 1 time: 977
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1235
Cycle 1 time: 1064
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1323
clock 1864361 ms | mcu 0 | user time 993 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 36173 | nb_rw_cycle_counter 12057 | nb_inter_pic_trame_counter 36172
Cycle 1 time: 1000
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1258
Cycle 1 time: 917
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1169
Cycle 1 time: 858
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 992
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1256
Cycle 1 time: 1099
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1370
Cycle 1 time: 1008
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1271
Cycle 1 time: 853
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1109
Cycle 1 time: 1125
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1389
Cycle 1 time: 1383
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1641
Cycle 1 time: 1366
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1629
Cycle 1 time: 1533
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1786
Cycle 1 time: 1612
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1868
Cycle 1 time: 1668
Cycle 2 time: 344
Cycle 0 time: 17
RW cycle time: 2029
Cycle 1 time: 1554
Cycle 2 time: 256
Cycle 0 time: 18
RW cycle time: 1828
clock 1866480 ms | mcu 0 | user time 1463 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 36215 | nb_rw_cycle_counter 12071 | nb_inter_pic_trame_counter 36214
Cycle 1 time: 1470
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1730
Cycle 1 time: 1810
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2067
Cycle 1 time: 1335
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1596
Cycle 1 time: 1302
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1563
Cycle 1 time: 951
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1211
Cycle 1 time: 1131
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1393
Cycle 1 time: 1560
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1817
Cycle 1 time: 1456
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1714
Cycle 1 time: 1105
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1361
Cycle 1 time: 1454
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1713
Cycle 1 time: 1123
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1387
Cycle 1 time: 857
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 1186
Cycle 2 time: 264
Cycle 0 time: 18
RW cycle time: 1468
clock 1868491 ms | mcu 0 | user time 1433 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 36254 | nb_rw_cycle_counter 12084 | nb_inter_pic_trame_counter 36253
Cycle 1 time: 1439
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1690
Cycle 1 time: 803
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 1067
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1323
Cycle 1 time: 995
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1260
Cycle 1 time: 1265
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1524
Cycle 1 time: 1546
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1806
Cycle 1 time: 1298
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1560
Cycle 1 time: 1649
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1914
Cycle 1 time: 1298
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1555
Cycle 1 time: 959
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1218
Cycle 1 time: 1372
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1631
Cycle 1 time: 1438
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1700
Cycle 1 time: 982
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1245
Cycle 1 time: 993
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1251
clock 1870533 ms | mcu 0 | user time 1120 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 36296 | nb_rw_cycle_counter 12098 | nb_inter_pic_trame_counter 36295
Cycle 1 time: 1127
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1388
Cycle 1 time: 1001
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1254
Cycle 1 time: 2106
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2358
Cycle 1 time: 1201
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1459
Cycle 1 time: 2016
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2277
Cycle 1 time: 1007
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1271
Cycle 1 time: 917
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 1060
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1322
Cycle 1 time: 1081
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1340
Cycle 1 time: 1182
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1427
Cycle 1 time: 1343
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1606
Cycle 1 time: 1646
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1903
Cycle 1 time: 1971
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 2233
clock 1872644 ms | mcu 0 | user time 1221 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 36335 | nb_rw_cycle_counter 12111 | nb_inter_pic_trame_counter 36334
Cycle 1 time: 1227
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1486
Cycle 1 time: 1653
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1911
Cycle 1 time: 1960
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 2226
Cycle 1 time: 1133
Cycle 2 time: 250
Cycle 0 time: 23
RW cycle time: 1406
Cycle 1 time: 1144
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1400
Cycle 1 time: 1938
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2194
Cycle 1 time: 1233
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1493
Cycle 1 time: 1881
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 2146
Cycle 1 time: 1483
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1752
Cycle 1 time: 1123
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1384
Cycle 1 time: 1398
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 1668
Cycle 1 time: 1415
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1678
clock 1874713 ms | mcu 0 | user time 1166 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 36371 | nb_rw_cycle_counter 12123 | nb_inter_pic_trame_counter 36370
Cycle 1 time: 1172
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1428
Cycle 1 time: 863
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 988
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1247
Cycle 1 time: 1555
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1822
Cycle 1 time: 1114
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1373
Cycle 1 time: 922
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 1354
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1624
Cycle 1 time: 1339
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1593
Cycle 1 time: 1234
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1493
Cycle 1 time: 1273
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1528
Cycle 1 time: 1628
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1882
Cycle 1 time: 1173
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1430
Cycle 1 time: 1026
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1269
Cycle 1 time: 1386
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1648
clock 1876825 ms | mcu 0 | user time 1649 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 36413 | nb_rw_cycle_counter 12137 | nb_inter_pic_trame_counter 36412
Cycle 1 time: 1655
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1914
Cycle 1 time: 1476
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1729
Cycle 1 time: 1492
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1747
Cycle 1 time: 1489
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1758
Cycle 1 time: 1649
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1912
Cycle 1 time: 2137
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2393
Cycle 1 time: 1410
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1672
Cycle 1 time: 1489
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1742
Cycle 1 time: 1030
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1280
Cycle 1 time: 2168
Cycle 2 time: 340
Cycle 0 time: 19
RW cycle time: 2527
Cycle 1 time: 1731
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1989
clock 1878916 ms | mcu 0 | user time 1896 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 36446 | nb_rw_cycle_counter 12148 | nb_inter_pic_trame_counter 36445
Cycle 1 time: 1902
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2158
Cycle 1 time: 1654
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1906
Cycle 1 time: 1824
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 2082
Cycle 1 time: 1495
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1751
Cycle 1 time: 1340
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1589
Cycle 1 time: 1324
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1581
Cycle 1 time: 1347
Cycle 2 time: 227
Cycle 0 time: 17
RW cycle time: 1591
Cycle 1 time: 1663
Cycle 2 time: 247
Cycle 0 time: 23
RW cycle time: 1933
Cycle 1 time: 1795
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2048
Cycle 1 time: 1504
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1762
Cycle 1 time: 1647
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1909
clock 1880937 ms | mcu 0 | user time 1797 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 36479 | nb_rw_cycle_counter 12159 | nb_inter_pic_trame_counter 36478
Cycle 1 time: 1804
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2062
Cycle 1 time: 1852
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 2112
Cycle 1 time: 1329
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1589
Cycle 1 time: 1815
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2078
Cycle 1 time: 1653
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1912
Cycle 1 time: 1180
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 1447
Cycle 1 time: 1483
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1740
Cycle 1 time: 1491
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1749
Cycle 1 time: 1468
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1730
Cycle 1 time: 1647
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1907
Cycle 1 time: 1175
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1426
Cycle 1 time: 1828
clock 1882938 ms | mcu 0 | user time 226 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 36513 | nb_rw_cycle_counter 12170 | nb_inter_pic_trame_counter 36512
Cycle 2 time: 233
Cycle 0 time: 13
RW cycle time: 2074
Cycle 1 time: 1822
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2082
Cycle 1 time: 1489
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1746
Cycle 1 time: 1806
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2058
Cycle 1 time: 1684
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1955
Cycle 1 time: 1318
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1582
Cycle 1 time: 1473
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1742
Cycle 1 time: 1246
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1508
Cycle 1 time: 824
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1088
Cycle 1 time: 1452
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 1714
Cycle 1 time: 1080
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1346
Cycle 1 time: 1193
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1462
Cycle 1 time: 922
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1189
clock 1884950 ms | mcu 0 | user time 624 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 36551 | nb_rw_cycle_counter 12183 | nb_inter_pic_trame_counter 36550
Cycle 1 time: 630
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 894
Cycle 1 time: 978
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 1244
Cycle 1 time: 1721
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1985
Cycle 1 time: 1205
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1462
Cycle 1 time: 1408
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1671
Cycle 1 time: 1146
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1407
Cycle 1 time: 1105
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1363
Cycle 1 time: 1369
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1634
Cycle 1 time: 1211
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1471
Cycle 1 time: 1551
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1814
Cycle 1 time: 1859
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 2120
Cycle 1 time: 1912
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 2174
Cycle 1 time: 939
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1194
clock 1887088 ms | mcu 0 | user time 1576 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 36590 | nb_rw_cycle_counter 12196 | nb_inter_pic_trame_counter 36589
Cycle 1 time: 1582
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1844
Cycle 1 time: 1399
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1654
Cycle 1 time: 720
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 981
Cycle 1 time: 1485
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1740
Cycle 1 time: 706
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 968
Cycle 1 time: 1357
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1621
Cycle 1 time: 1590
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1846
Cycle 1 time: 921
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 928
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1188
Cycle 1 time: 643
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 909
Cycle 1 time: 1276
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1540
Cycle 1 time: 1076
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1342
Cycle 1 time: 1337
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1604
Cycle 1 time: 660
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 923
Cycle 1 time: 989
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1255
Cycle 1 time: 885
clock 1889103 ms | mcu 0 | user time 246 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 36636 | nb_rw_cycle_counter 12211 | nb_inter_pic_trame_counter 36635
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1155
Cycle 1 time: 727
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 981
Cycle 1 time: 1493
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 1760
Cycle 1 time: 1957
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 2219
Cycle 1 time: 1334
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1596
Cycle 1 time: 1517
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1774
Cycle 1 time: 1425
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1678
Cycle 1 time: 1422
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1688
Cycle 1 time: 1551
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1813
Cycle 1 time: 2087
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 2349
Cycle 1 time: 949
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1204
Cycle 1 time: 1785
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2044
clock 1891152 ms | mcu 0 | user time 1360 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 36671 | nb_rw_cycle_counter 12223 | nb_inter_pic_trame_counter 36670
Cycle 1 time: 1366
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1626
Cycle 1 time: 1425
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1690
Cycle 1 time: 1314
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1583
Cycle 1 time: 1329
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1582
Cycle 1 time: 1712
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1976
Cycle 1 time: 1336
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1595
Cycle 1 time: 2297
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2553
Cycle 1 time: 1793
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 2060
Cycle 1 time: 1879
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 2132
Cycle 1 time: 1629
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1893
Cycle 1 time: 1349
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1605
clock 1893177 ms | mcu 0 | user time 1314 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 36704 | nb_rw_cycle_counter 12234 | nb_inter_pic_trame_counter 36703
Cycle 1 time: 1320
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1571
Cycle 1 time: 1371
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1634
Cycle 1 time: 1408
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1678
Cycle 1 time: 1967
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 2230
Cycle 1 time: 809
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1067
Cycle 1 time: 1684
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1941
Cycle 1 time: 1491
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1749
Cycle 1 time: 1331
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1584
Cycle 1 time: 1390
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1654
Cycle 1 time: 794
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 1027
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 1276
Cycle 1 time: 967
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1231
Cycle 1 time: 987
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1256
Cycle 1 time: 1118
Cycle 2 time: 247
clock 1895177 ms | mcu 0 | user time 18 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 36745 | nb_rw_cycle_counter 12248 | nb_inter_pic_trame_counter 36744
Cycle 0 time: 25
RW cycle time: 1390
Cycle 1 time: 1195
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1457
Cycle 1 time: 1104
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1364
Cycle 1 time: 1574
Cycle 2 time: 275
Cycle 0 time: 18
RW cycle time: 1867
Cycle 1 time: 796
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1058
Cycle 1 time: 790
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1046
Cycle 1 time: 1196
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1461
Cycle 1 time: 990
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1246
Cycle 1 time: 924
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 928
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1190
Cycle 1 time: 1061
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1316
Cycle 1 time: 1683
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1954
Cycle 1 time: 840
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1104
Cycle 1 time: 789
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 1245
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1503
Cycle 1 time: 1080
clock 1897189 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 36789 | nb_rw_cycle_counter 12262 | nb_inter_pic_trame_counter 36788
Cycle 2 time: 250
Cycle 0 time: 14
RW cycle time: 1344
Cycle 1 time: 561
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 817
Cycle 1 time: 1609
Cycle 2 time: 279
Cycle 0 time: 18
RW cycle time: 1906
Cycle 1 time: 1106
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1359
Cycle 1 time: 1342
Cycle 2 time: 262
Cycle 0 time: 16
RW cycle time: 1620
Cycle 1 time: 1827
Cycle 2 time: 266
Cycle 0 time: 16
RW cycle time: 2109
Cycle 1 time: 1227
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1485
Cycle 1 time: 1125
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1381
Cycle 1 time: 1191
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1450
Cycle 1 time: 1417
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1674
Cycle 1 time: 1214
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 1483
Cycle 1 time: 1249
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1505
Cycle 1 time: 775
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1032
Cycle 1 time: 932
Cycle 2 time: 235
Cycle 0 time: 20
RW cycle time: 1187
Cycle 1 time: 718
Cycle 2 time: 242
clock 1899190 ms | mcu 0 | user time 21 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 36832 | nb_rw_cycle_counter 12277 | nb_inter_pic_trame_counter 36831
Cycle 0 time: 27
RW cycle time: 987
Cycle 1 time: 709
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 969
Cycle 1 time: 709
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 972
Cycle 1 time: 986
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1253
Cycle 1 time: 705
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 959
Cycle 1 time: 909
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1178
Cycle 1 time: 1063
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1317
Cycle 1 time: 860
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 861
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 923
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1182
Cycle 1 time: 852
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 857
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 1065
Cycle 2 time: 247
Cycle 0 time: 15
RW cycle time: 1327
Cycle 1 time: 989
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 1003
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1262
Cycle 1 time: 851
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 994
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1252
Cycle 1 time: 921
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1174
clock 1901254 ms | mcu 0 | user time 996 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 36884 | nb_rw_cycle_counter 12294 | nb_inter_pic_trame_counter 36883
Cycle 1 time: 1002
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1259
Cycle 1 time: 1059
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1325
Cycle 1 time: 1126
Cycle 2 time: 310
Cycle 0 time: 18
RW cycle time: 1454
Cycle 1 time: 919
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1180
Cycle 1 time: 1198
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1456
Cycle 1 time: 1197
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1445
Cycle 1 time: 792
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 926
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 646
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 913
Cycle 1 time: 707
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 960
Cycle 1 time: 997
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1254
Cycle 1 time: 853
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 924
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 998
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1256
Cycle 1 time: 715
Cycle 2 time: 230
Cycle 0 time: 18
RW cycle time: 963
Cycle 1 time: 886
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1140
Cycle 1 time: 902
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1159
clock 1903267 ms | mcu 0 | user time 853 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 36935 | nb_rw_cycle_counter 12311 | nb_inter_pic_trame_counter 36934
Cycle 1 time: 859
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 861
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 1059
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1316
Cycle 1 time: 1061
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1319
Cycle 1 time: 1274
Cycle 2 time: 264
Cycle 0 time: 17
RW cycle time: 1555
Cycle 1 time: 697
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 967
Cycle 1 time: 1129
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1395
Cycle 1 time: 1109
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1369
Cycle 1 time: 1388
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1647
Cycle 1 time: 1283
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1539
Cycle 1 time: 1342
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1596
Cycle 1 time: 927
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 719
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 982
Cycle 1 time: 921
Cycle 2 time: 296
Cycle 0 time: 17
RW cycle time: 1234
Cycle 1 time: 1146
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1410
Cycle 1 time: 1048
clock 1905284 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 36981 | nb_rw_cycle_counter 12326 | nb_inter_pic_trame_counter 36980
Cycle 2 time: 248
Cycle 0 time: 15
RW cycle time: 1311
Cycle 1 time: 781
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 847
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1109
Cycle 1 time: 859
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 917
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1177
Cycle 1 time: 787
Cycle 2 time: 271
Cycle 0 time: 16
RW cycle time: 1074
Cycle 1 time: 891
Cycle 2 time: 280
Cycle 0 time: 19
RW cycle time: 1190
Cycle 1 time: 669
Cycle 2 time: 231
Cycle 0 time: 19
RW cycle time: 919
Cycle 1 time: 1156
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1417
Cycle 1 time: 1399
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1660
Cycle 1 time: 925
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1191
Cycle 1 time: 902
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1160
Cycle 1 time: 850
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 925
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1190
Cycle 1 time: 916
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1177
Cycle 1 time: 715
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 977
Cycle 1 time: 843
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 1058
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1314
clock 1907378 ms | mcu 0 | user time 995 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 37034 | nb_rw_cycle_counter 12344 | nb_inter_pic_trame_counter 37033
Cycle 1 time: 1002
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1255
Cycle 1 time: 919
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 923
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1194
Cycle 1 time: 631
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 890
Cycle 1 time: 994
Cycle 2 time: 272
Cycle 0 time: 17
RW cycle time: 1283
Cycle 1 time: 893
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1153
Cycle 1 time: 831
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1083
Cycle 1 time: 946
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1210
Cycle 1 time: 917
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 713
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 978
Cycle 1 time: 706
Cycle 2 time: 347
Cycle 0 time: 17
RW cycle time: 1070
Cycle 1 time: 886
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1143
Cycle 1 time: 926
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1183
Cycle 1 time: 1132
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1398
Cycle 1 time: 777
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1033
Cycle 1 time: 1204
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1461
Cycle 1 time: 916
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 782
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1037
clock 1909494 ms | mcu 0 | user time 1254 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 37088 | nb_rw_cycle_counter 12362 | nb_inter_pic_trame_counter 37087
Cycle 1 time: 1260
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1516
Cycle 1 time: 1353
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1611
Cycle 1 time: 1480
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1737
Cycle 1 time: 928
Cycle 2 time: 272
Cycle 0 time: 15
RW cycle time: 1215
Cycle 1 time: 891
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1141
Cycle 1 time: 997
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1250
Cycle 1 time: 720
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 975
Cycle 1 time: 995
Cycle 2 time: 258
Cycle 0 time: 16
RW cycle time: 1269
Cycle 1 time: 1123
Cycle 2 time: 276
Cycle 0 time: 16
RW cycle time: 1415
Cycle 1 time: 1436
Cycle 2 time: 266
Cycle 0 time: 16
RW cycle time: 1718
Cycle 1 time: 1037
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1297
Cycle 1 time: 1061
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1319
Cycle 1 time: 919
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 923
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 855
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1106
clock 1911497 ms | mcu 0 | user time 1354 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 37133 | nb_rw_cycle_counter 12377 | nb_inter_pic_trame_counter 37132
Cycle 1 time: 1360
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1613
Cycle 1 time: 1470
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1732
Cycle 1 time: 1335
Cycle 2 time: 259
Cycle 0 time: 16
RW cycle time: 1610
Cycle 1 time: 1256
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1509
Cycle 1 time: 1273
Cycle 2 time: 258
Cycle 0 time: 16
RW cycle time: 1547
Cycle 1 time: 1131
Cycle 2 time: 248
Cycle 0 time: 24
RW cycle time: 1403
Cycle 1 time: 1381
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1635
Cycle 1 time: 1418
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 1688
Cycle 1 time: 1163
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1435
Cycle 1 time: 1180
Cycle 2 time: 285
Cycle 0 time: 16
RW cycle time: 1481
Cycle 1 time: 624
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 883
Cycle 1 time: 1138
Cycle 2 time: 269
Cycle 0 time: 16
RW cycle time: 1423
Cycle 1 time: 1170
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1431
Cycle 1 time: 1401
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1657
clock 1913554 ms | mcu 0 | user time 885 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 37175 | nb_rw_cycle_counter 12391 | nb_inter_pic_trame_counter 37174
Cycle 1 time: 891
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1156
Cycle 1 time: 1239
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1503
Cycle 1 time: 908
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 1063
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1324
Cycle 1 time: 843
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1094
Cycle 1 time: 932
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 1288
Cycle 2 time: 297
Cycle 0 time: 17
RW cycle time: 1602
Cycle 1 time: 1002
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1269
Cycle 1 time: 701
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 924
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 647
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 897
Cycle 1 time: 930
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 1280
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1528
Cycle 1 time: 1071
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1328
Cycle 1 time: 1130
Cycle 2 time: 233
Cycle 0 time: 21
RW cycle time: 1384
Cycle 1 time: 997
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1254
clock 1915558 ms | mcu 0 | user time 926 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 37223 | nb_rw_cycle_counter 12407 | nb_inter_pic_trame_counter 37222
Cycle 1 time: 932
Cycle 2 time: 232
Cycle 0 time: 19
RW cycle time: 1183
Cycle 1 time: 992
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1246
Cycle 1 time: 1001
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1261
Cycle 1 time: 913
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1166
Cycle 1 time: 1146
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1414
Cycle 1 time: 907
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1167
Cycle 1 time: 1064
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1323
Cycle 1 time: 986
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1239
Cycle 1 time: 645
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 901
Cycle 1 time: 928
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1190
Cycle 1 time: 853
Cycle 2 time: 258
Cycle 0 time: 19
RW cycle time: 1130
Cycle 1 time: 1040
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1296
Cycle 1 time: 714
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 967
Cycle 1 time: 1274
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1540
Cycle 1 time: 777
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1036
Cycle 1 time: 988
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1249
Cycle 1 time: 1013
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1275
clock 1917641 ms | mcu 0 | user time 1171 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 37274 | nb_rw_cycle_counter 12424 | nb_inter_pic_trame_counter 37273
Cycle 1 time: 1177
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1433
Cycle 1 time: 922
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 1203
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1458
Cycle 1 time: 856
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 994
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 858
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1123
Cycle 1 time: 850
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 708
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 951
Cycle 1 time: 655
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 921
Cycle 1 time: 777
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1034
Cycle 1 time: 714
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 967
Cycle 1 time: 859
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 789
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1045
Cycle 1 time: 859
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1125
Cycle 1 time: 776
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1040
Cycle 1 time: 1257
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1524
Cycle 1 time: 985
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1241
Cycle 1 time: 859
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1120
clock 1919690 ms | mcu 0 | user time 914 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 37328 | nb_rw_cycle_counter 12442 | nb_inter_pic_trame_counter 37327
Cycle 1 time: 920
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1184
Cycle 1 time: 810
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1071
Cycle 1 time: 880
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1135
Cycle 1 time: 926
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1182
Cycle 1 time: 1065
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1323
Cycle 1 time: 714
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 977
Cycle 1 time: 1200
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1455
Cycle 1 time: 1060
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1314
Cycle 1 time: 1202
Cycle 2 time: 342
Cycle 0 time: 15
RW cycle time: 1559
Cycle 1 time: 793
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 958
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1214
Cycle 1 time: 993
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1249
Cycle 1 time: 926
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1183
Cycle 1 time: 851
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1106
Cycle 1 time: 785
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1038
Cycle 1 time: 1004
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1261
Cycle 1 time: 1129
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1388
clock 1921759 ms | mcu 0 | user time 920 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 37379 | nb_rw_cycle_counter 12459 | nb_inter_pic_trame_counter 37378
Cycle 1 time: 926
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1181
Cycle 1 time: 1060
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1327
Cycle 1 time: 775
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1034
Cycle 1 time: 920
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1183
Cycle 1 time: 582
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 843
Cycle 1 time: 1269
Cycle 2 time: 287
Cycle 0 time: 25
RW cycle time: 1581
Cycle 1 time: 1202
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1466
Cycle 1 time: 778
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1035
Cycle 1 time: 783
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1040
Cycle 1 time: 855
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 1067
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1329
Cycle 1 time: 713
Cycle 2 time: 262
Cycle 0 time: 22
RW cycle time: 997
Cycle 1 time: 1037
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1304
Cycle 1 time: 1114
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1373
Cycle 1 time: 1409
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1666
Cycle 1 time: 1063
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1322
clock 1923788 ms | mcu 0 | user time 1422 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 37427 | nb_rw_cycle_counter 12475 | nb_inter_pic_trame_counter 37426
Cycle 1 time: 1429
Cycle 2 time: 262
Cycle 0 time: 17
RW cycle time: 1708
Cycle 1 time: 884
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1143
Cycle 1 time: 919
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1182
Cycle 1 time: 1056
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1318
Cycle 1 time: 919
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 983
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1239
Cycle 1 time: 927
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1184
Cycle 1 time: 1204
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1465
Cycle 1 time: 1241
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1507
Cycle 1 time: 917
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1179
Cycle 1 time: 870
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1127
Cycle 1 time: 924
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1182
Cycle 1 time: 1245
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1509
Cycle 1 time: 1426
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1680
Cycle 1 time: 968
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1233
Cycle 1 time: 1015
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1280
clock 1925856 ms | mcu 0 | user time 980 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 37475 | nb_rw_cycle_counter 12491 | nb_inter_pic_trame_counter 37474
Cycle 1 time: 986
Cycle 2 time: 230
Cycle 0 time: 18
RW cycle time: 1234
Cycle 1 time: 999
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1258
Cycle 1 time: 785
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 781
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1041
Cycle 1 time: 821
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1082
Cycle 1 time: 1015
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1272
Cycle 1 time: 921
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 996
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1263
Cycle 1 time: 912
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 648
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 911
Cycle 1 time: 848
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1112
Cycle 1 time: 916
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1173
Cycle 1 time: 993
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1249
Cycle 1 time: 852
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 924
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 787
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1044
Cycle 1 time: 785
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1042
Cycle 1 time: 993
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1249
clock 1927904 ms | mcu 0 | user time 852 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 37529 | nb_rw_cycle_counter 12509 | nb_inter_pic_trame_counter 37528
Cycle 1 time: 858
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 929
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1186
Cycle 1 time: 856
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1114
Cycle 1 time: 853
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1121
Cycle 1 time: 983
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1244
Cycle 1 time: 1060
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1321
Cycle 1 time: 1194
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1443
Cycle 1 time: 999
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 862
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 787
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1056
Cycle 1 time: 1184
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 1429
Cycle 1 time: 1007
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1264
Cycle 1 time: 1063
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1333
Cycle 1 time: 777
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1035
Cycle 1 time: 988
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1247
Cycle 1 time: 781
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1040
Cycle 1 time: 985
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1235
clock 1929993 ms | mcu 0 | user time 1200 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 37580 | nb_rw_cycle_counter 12526 | nb_inter_pic_trame_counter 37579
Cycle 1 time: 1206
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1460
Cycle 1 time: 921
Cycle 2 time: 305
Cycle 0 time: 19
RW cycle time: 1245
Cycle 1 time: 1009
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1273
Cycle 1 time: 847
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1109
Cycle 1 time: 788
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1058
Cycle 1 time: 774
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1041
Cycle 1 time: 1040
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1297
Cycle 1 time: 717
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 967
Cycle 1 time: 862
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1122
Cycle 1 time: 1127
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1387
Cycle 1 time: 903
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1163
Cycle 1 time: 935
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1194
Cycle 1 time: 1131
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1391
Cycle 1 time: 1200
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1456
Cycle 1 time: 1418
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1685
Cycle 1 time: 1535
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1788
clock 1932010 ms | mcu 0 | user time 730 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 37628 | nb_rw_cycle_counter 12542 | nb_inter_pic_trame_counter 37627
Cycle 1 time: 737
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 996
Cycle 1 time: 2035
Cycle 2 time: 253
Cycle 0 time: 22
RW cycle time: 2310
Cycle 1 time: 1371
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1629
Cycle 1 time: 1445
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1706
Cycle 1 time: 953
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1219
Cycle 1 time: 1128
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1398
Cycle 1 time: 1119
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1380
Cycle 1 time: 1544
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1810
Cycle 1 time: 1340
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1591
Cycle 1 time: 1332
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1588
Cycle 1 time: 790
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 1062
Cycle 1 time: 1047
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1308
Cycle 1 time: 1401
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1662
Cycle 1 time: 926
clock 1934020 ms | mcu 0 | user time 251 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 37668 | nb_rw_cycle_counter 12555 | nb_inter_pic_trame_counter 37667
Cycle 2 time: 258
Cycle 0 time: 14
RW cycle time: 1198
Cycle 1 time: 1180
Cycle 2 time: 231
Cycle 0 time: 19
RW cycle time: 1430
Cycle 1 time: 1071
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1339
Cycle 1 time: 631
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 899
Cycle 1 time: 635
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 898
Cycle 1 time: 711
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 984
Cycle 1 time: 836
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1105
Cycle 1 time: 980
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1241
Cycle 1 time: 853
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 712
Cycle 2 time: 247
Cycle 0 time: 15
RW cycle time: 974
Cycle 1 time: 919
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 995
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1262
Cycle 1 time: 909
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1167
Cycle 1 time: 1478
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1745
Cycle 1 time: 917
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1187
Cycle 1 time: 843
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 911
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1171
Cycle 1 time: 1062
clock 1936032 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 37719 | nb_rw_cycle_counter 12572 | nb_inter_pic_trame_counter 37718
Cycle 2 time: 250
Cycle 0 time: 14
RW cycle time: 1326
Cycle 1 time: 1193
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 1466
Cycle 1 time: 907
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 1133
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1391
Cycle 1 time: 921
Cycle 2 time: 239
Cycle 0 time: 23
RW cycle time: 1183
Cycle 1 time: 1126
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1394
Cycle 1 time: 843
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 995
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1264
Cycle 1 time: 835
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1096
Cycle 1 time: 855
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1124
Cycle 1 time: 768
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1026
Cycle 1 time: 854
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1121
Cycle 1 time: 1141
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1404
Cycle 1 time: 1312
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1572
Cycle 1 time: 1317
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1573
Cycle 1 time: 809
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1073
clock 1938057 ms | mcu 0 | user time 1273 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 37766 | nb_rw_cycle_counter 12588 | nb_inter_pic_trame_counter 37765
Cycle 1 time: 1279
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 1529
Cycle 1 time: 1406
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1668
Cycle 1 time: 1192
Cycle 2 time: 245
Cycle 0 time: 23
RW cycle time: 1460
Cycle 1 time: 983
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1246
Cycle 1 time: 709
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 967
Cycle 1 time: 802
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1060
Cycle 1 time: 347
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 606
Cycle 1 time: 988
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1248
Cycle 1 time: 884
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1140
Cycle 1 time: 1109
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1370
Cycle 1 time: 776
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1040
Cycle 1 time: 913
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1180
Cycle 1 time: 704
Cycle 2 time: 229
Cycle 0 time: 23
RW cycle time: 956
Cycle 1 time: 1068
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1328
Cycle 1 time: 851
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1111
Cycle 1 time: 714
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 981
Cycle 1 time: 917
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1175
Cycle 1 time: 919
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1178
clock 1940153 ms | mcu 0 | user time 988 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 37820 | nb_rw_cycle_counter 12606 | nb_inter_pic_trame_counter 37819
Cycle 1 time: 994
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1247
Cycle 1 time: 1130
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1389
Cycle 1 time: 790
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1055
Cycle 1 time: 908
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 792
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1053
Cycle 1 time: 848
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 783
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1041
Cycle 1 time: 994
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1257
Cycle 1 time: 1056
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1323
Cycle 1 time: 873
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1128
Cycle 1 time: 1558
Cycle 2 time: 262
Cycle 0 time: 21
RW cycle time: 1841
Cycle 1 time: 655
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 918
Cycle 1 time: 847
Cycle 2 time: 252
Cycle 0 time: 24
RW cycle time: 1123
Cycle 1 time: 904
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 921
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1183
Cycle 1 time: 1753
Cycle 2 time: 259
Cycle 0 time: 18
RW cycle time: 2030
clock 1942167 ms | mcu 0 | user time 1111 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 37868 | nb_rw_cycle_counter 12622 | nb_inter_pic_trame_counter 37867
Cycle 1 time: 1117
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1373
Cycle 1 time: 985
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1251
Cycle 1 time: 844
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 1127
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1388
Cycle 1 time: 1339
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1596
Cycle 1 time: 1269
Cycle 2 time: 255
Cycle 0 time: 19
RW cycle time: 1543
Cycle 1 time: 832
Cycle 2 time: 256
Cycle 0 time: 18
RW cycle time: 1106
Cycle 1 time: 905
Cycle 2 time: 255
Cycle 0 time: 23
RW cycle time: 1183
Cycle 1 time: 909
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1167
Cycle 1 time: 1334
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1596
Cycle 1 time: 1263
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1523
Cycle 1 time: 990
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1255
Cycle 1 time: 922
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1192
Cycle 1 time: 765
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1019
Cycle 1 time: 717
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 984
Cycle 1 time: 917
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1176
clock 1944194 ms | mcu 0 | user time 917 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 37916 | nb_rw_cycle_counter 12638 | nb_inter_pic_trame_counter 37915
Cycle 1 time: 924
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 643
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 907
Cycle 1 time: 915
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1182
Cycle 1 time: 983
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1243
Cycle 1 time: 989
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1254
Cycle 1 time: 851
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1122
Cycle 1 time: 769
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1036
Cycle 1 time: 774
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1037
Cycle 1 time: 783
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1047
Cycle 1 time: 1119
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1384
Cycle 1 time: 1054
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1313
Cycle 1 time: 852
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1116
Cycle 1 time: 708
Cycle 2 time: 227
Cycle 0 time: 17
RW cycle time: 952
Cycle 1 time: 1007
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1267
Cycle 1 time: 1205
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1470
Cycle 1 time: 1051
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1306
Cycle 1 time: 753
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1012
Cycle 1 time: 952
clock 1946205 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 37968 | nb_rw_cycle_counter 12655 | nb_inter_pic_trame_counter 37967
Cycle 2 time: 251
Cycle 0 time: 14
RW cycle time: 1217
Cycle 1 time: 1121
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1389
Cycle 1 time: 1125
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1390
Cycle 1 time: 703
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 959
Cycle 1 time: 995
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1255
Cycle 1 time: 854
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1120
Cycle 1 time: 914
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1177
Cycle 1 time: 1054
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1318
Cycle 1 time: 917
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 709
Cycle 2 time: 227
Cycle 0 time: 17
RW cycle time: 953
Cycle 1 time: 1284
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1545
Cycle 1 time: 1421
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1677
Cycle 1 time: 1046
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1307
Cycle 1 time: 1136
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1402
Cycle 1 time: 917
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 771
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1038
Cycle 1 time: 985
clock 1948219 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 38016 | nb_rw_cycle_counter 12671 | nb_inter_pic_trame_counter 38015
Cycle 2 time: 250
Cycle 0 time: 14
RW cycle time: 1249
Cycle 1 time: 1124
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1383
Cycle 1 time: 1060
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1325
Cycle 1 time: 913
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1173
Cycle 1 time: 1199
Cycle 2 time: 345
Cycle 0 time: 16
RW cycle time: 1560
Cycle 1 time: 1097
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1356
Cycle 1 time: 921
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 921
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 927
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1189
Cycle 1 time: 844
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1100
Cycle 1 time: 718
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 975
Cycle 1 time: 922
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 920
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 716
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 979
Cycle 1 time: 777
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1033
Cycle 1 time: 967
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1225
Cycle 1 time: 742
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1000
clock 1950222 ms | mcu 0 | user time 995 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 38066 | nb_rw_cycle_counter 12688 | nb_inter_pic_trame_counter 38065
Cycle 1 time: 1001
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1255
Cycle 1 time: 916
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 1066
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1329
Cycle 1 time: 921
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1187
Cycle 1 time: 980
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1240
Cycle 1 time: 923
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1182
Cycle 1 time: 921
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 923
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1182
Cycle 1 time: 853
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1115
Cycle 1 time: 1127
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1384
Cycle 1 time: 991
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1250
Cycle 1 time: 715
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 977
Cycle 1 time: 918
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 849
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 921
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 992
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1251
Cycle 1 time: 710
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 969
clock 1952242 ms | mcu 0 | user time 1062 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 38117 | nb_rw_cycle_counter 12705 | nb_inter_pic_trame_counter 38116
Cycle 1 time: 1068
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1324
Cycle 1 time: 1487
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1749
Cycle 1 time: 768
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1036
Cycle 1 time: 842
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1105
Cycle 1 time: 918
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1175
Cycle 1 time: 992
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1250
Cycle 1 time: 867
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1126
Cycle 1 time: 977
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1239
Cycle 1 time: 1057
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1306
Cycle 1 time: 1071
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1328
Cycle 1 time: 645
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 904
Cycle 1 time: 712
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 979
Cycle 1 time: 985
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1250
Cycle 1 time: 1059
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1316
Cycle 1 time: 780
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1038
Cycle 1 time: 927
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1192
Cycle 1 time: 910
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1164
clock 1954319 ms | mcu 0 | user time 1344 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 38168 | nb_rw_cycle_counter 12722 | nb_inter_pic_trame_counter 38167
Cycle 1 time: 1350
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 1600
Cycle 1 time: 1202
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1459
Cycle 1 time: 992
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1257
Cycle 1 time: 986
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1251
Cycle 1 time: 1052
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1304
Cycle 1 time: 1140
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1398
Cycle 1 time: 851
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 993
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1252
Cycle 1 time: 1200
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1458
Cycle 1 time: 1199
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1456
Cycle 1 time: 713
Cycle 2 time: 227
Cycle 0 time: 20
RW cycle time: 960
Cycle 1 time: 936
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1204
Cycle 1 time: 980
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1232
Cycle 1 time: 653
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 908
Cycle 1 time: 857
Cycle 2 time: 238
Cycle 0 time: 22
RW cycle time: 1117
Cycle 1 time: 989
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1256
Cycle 1 time: 1051
clock 1956336 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 38217 | nb_rw_cycle_counter 12738 | nb_inter_pic_trame_counter 38216
Cycle 2 time: 251
Cycle 0 time: 14
RW cycle time: 1316
Cycle 1 time: 986
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1252
Cycle 1 time: 1054
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1312
Cycle 1 time: 1130
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1379
Cycle 1 time: 935
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1188
Cycle 1 time: 1131
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1388
Cycle 1 time: 579
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 843
Cycle 1 time: 984
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1249
Cycle 1 time: 847
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 859
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1124
Cycle 1 time: 908
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1167
Cycle 1 time: 717
Cycle 2 time: 293
Cycle 0 time: 19
RW cycle time: 1029
Cycle 1 time: 865
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1127
Cycle 1 time: 919
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 1301
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1558
Cycle 1 time: 1035
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1302
Cycle 1 time: 979
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1237
clock 1958367 ms | mcu 0 | user time 850 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 38267 | nb_rw_cycle_counter 12755 | nb_inter_pic_trame_counter 38266
Cycle 1 time: 856
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 718
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 981
Cycle 1 time: 781
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1040
Cycle 1 time: 779
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 854
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 784
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 932
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1195
Cycle 1 time: 767
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1024
Cycle 1 time: 993
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1245
Cycle 1 time: 930
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1192
Cycle 1 time: 639
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 896
Cycle 1 time: 924
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1183
Cycle 1 time: 782
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 647
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 899
Cycle 1 time: 1074
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1329
Cycle 1 time: 919
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 716
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 979
Cycle 1 time: 1127
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1388
Cycle 1 time: 777
clock 1960370 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 38322 | nb_rw_cycle_counter 12773 | nb_inter_pic_trame_counter 38321
Cycle 2 time: 243
Cycle 0 time: 14
RW cycle time: 1034
Cycle 1 time: 854
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 1139
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1401
Cycle 1 time: 917
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 857
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1121
Cycle 1 time: 912
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 924
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1184
Cycle 1 time: 1046
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1304
Cycle 1 time: 729
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 986
Cycle 1 time: 851
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 856
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1112
Cycle 1 time: 995
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1253
Cycle 1 time: 924
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 782
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1041
Cycle 1 time: 784
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1042
Cycle 1 time: 865
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1121
Cycle 1 time: 1191
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1440
Cycle 1 time: 1000
Cycle 2 time: 238
clock 1962371 ms | mcu 0 | user time 15 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 38374 | nb_rw_cycle_counter 12791 | nb_inter_pic_trame_counter 38373
Cycle 0 time: 22
RW cycle time: 1260
Cycle 1 time: 716
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 969
Cycle 1 time: 857
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1114
Cycle 1 time: 784
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 995
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1253
Cycle 1 time: 855
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 991
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 784
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 925
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 789
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1053
Cycle 1 time: 843
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1102
Cycle 1 time: 785
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1044
Cycle 1 time: 1200
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1464
Cycle 1 time: 777
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1035
Cycle 1 time: 1063
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1320
Cycle 1 time: 763
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1027
Cycle 1 time: 868
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1130
Cycle 1 time: 1575
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1843
clock 1964506 ms | mcu 0 | user time 1369 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 38426 | nb_rw_cycle_counter 12808 | nb_inter_pic_trame_counter 38425
Cycle 1 time: 1375
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1633
Cycle 1 time: 1056
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1318
Cycle 1 time: 924
Cycle 2 time: 254
Cycle 0 time: 19
RW cycle time: 1197
Cycle 1 time: 1180
Cycle 2 time: 257
Cycle 0 time: 20
RW cycle time: 1457
Cycle 1 time: 1392
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1654
Cycle 1 time: 983
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1245
Cycle 1 time: 844
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1101
Cycle 1 time: 995
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1253
Cycle 1 time: 992
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1249
Cycle 1 time: 715
Cycle 2 time: 346
Cycle 0 time: 19
RW cycle time: 1080
Cycle 1 time: 885
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1140
Cycle 1 time: 925
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1184
Cycle 1 time: 1062
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1324
Cycle 1 time: 848
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1114
Cycle 1 time: 985
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1244
Cycle 1 time: 717
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 980
Cycle 1 time: 566
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 824
clock 1966568 ms | mcu 0 | user time 996 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 38477 | nb_rw_cycle_counter 12825 | nb_inter_pic_trame_counter 38476
Cycle 1 time: 1003
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1257
Cycle 1 time: 775
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 916
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1171
Cycle 1 time: 1064
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1321
Cycle 1 time: 924
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 646
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 905
Cycle 1 time: 1062
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1320
Cycle 1 time: 714
Cycle 2 time: 226
Cycle 0 time: 19
RW cycle time: 959
Cycle 1 time: 589
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 849
Cycle 1 time: 987
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1243
Cycle 1 time: 993
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1249
Cycle 1 time: 860
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 853
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 1052
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1307
Cycle 1 time: 927
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1185
Cycle 1 time: 989
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1249
Cycle 1 time: 507
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 760
Cycle 1 time: 718
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 978
clock 1968568 ms | mcu 0 | user time 782 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 38531 | nb_rw_cycle_counter 12843 | nb_inter_pic_trame_counter 38530
Cycle 1 time: 788
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1040
Cycle 1 time: 1026
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1273
Cycle 1 time: 828
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1084
Cycle 1 time: 648
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 905
Cycle 1 time: 926
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1183
Cycle 1 time: 645
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 907
Cycle 1 time: 846
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 992
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1257
Cycle 1 time: 773
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1032
Cycle 1 time: 853
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 790
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1054
Cycle 1 time: 772
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1035
Cycle 1 time: 782
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 994
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1251
Cycle 1 time: 788
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1046
Cycle 1 time: 1058
Cycle 2 time: 235
Cycle 0 time: 20
RW cycle time: 1313
Cycle 1 time: 855
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1119
Cycle 1 time: 776
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1034
Cycle 1 time: 714
Cycle 2 time: 228
Cycle 0 time: 18
RW cycle time: 960
clock 1970630 ms | mcu 0 | user time 657 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 38588 | nb_rw_cycle_counter 12862 | nb_inter_pic_trame_counter 38587
Cycle 1 time: 663
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 906
Cycle 1 time: 863
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1122
Cycle 1 time: 1269
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1524
Cycle 1 time: 1132
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1389
Cycle 1 time: 787
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1042
Cycle 1 time: 995
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1249
Cycle 1 time: 998
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1253
Cycle 1 time: 714
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 984
Cycle 1 time: 842
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1100
Cycle 1 time: 1198
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1455
Cycle 1 time: 1001
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1267
Cycle 1 time: 912
Cycle 2 time: 231
Cycle 0 time: 19
RW cycle time: 1162
Cycle 1 time: 1137
Cycle 2 time: 235
Cycle 0 time: 20
RW cycle time: 1392
Cycle 1 time: 924
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1184
Cycle 1 time: 920
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1181
Cycle 1 time: 712
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 965
Cycle 1 time: 997
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1260
clock 1972692 ms | mcu 0 | user time 845 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 38639 | nb_rw_cycle_counter 12879 | nb_inter_pic_trame_counter 38638
Cycle 1 time: 851
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1114
Cycle 1 time: 984
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1244
Cycle 1 time: 780
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 922
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 926
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1179
Cycle 1 time: 1571
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1835
Cycle 1 time: 902
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1157
Cycle 1 time: 1352
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1606
Cycle 1 time: 1609
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1867
Cycle 1 time: 971
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1231
Cycle 1 time: 1359
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1616
Cycle 1 time: 644
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 896
Cycle 1 time: 650
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 914
Cycle 1 time: 989
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1244
Cycle 1 time: 716
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 977
Cycle 1 time: 919
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1172
clock 1974748 ms | mcu 0 | user time 1136 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 38687 | nb_rw_cycle_counter 12895 | nb_inter_pic_trame_counter 38686
Cycle 1 time: 1142
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1402
Cycle 1 time: 845
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1102
Cycle 1 time: 924
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1183
Cycle 1 time: 852
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1120
Cycle 1 time: 980
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1235
Cycle 1 time: 997
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1258
Cycle 1 time: 1127
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1389
Cycle 1 time: 849
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 1050
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1308
Cycle 1 time: 991
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1249
Cycle 1 time: 852
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1111
Cycle 1 time: 853
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 858
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 988
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1247
Cycle 1 time: 859
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 1133
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1391
Cycle 1 time: 782
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 1046
clock 1976775 ms | mcu 0 | user time 918 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 38738 | nb_rw_cycle_counter 12912 | nb_inter_pic_trame_counter 38737
Cycle 1 time: 924
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 850
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1109
Cycle 1 time: 995
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1247
Cycle 1 time: 856
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1121
Cycle 1 time: 844
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 916
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1176
Cycle 1 time: 1069
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1328
Cycle 1 time: 1060
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1316
Cycle 1 time: 1016
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1282
Cycle 1 time: 961
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1218
Cycle 1 time: 784
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1040
Cycle 1 time: 787
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1047
Cycle 1 time: 919
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 994
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1253
Cycle 1 time: 1060
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1323
Cycle 1 time: 988
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1244
Cycle 1 time: 784
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1039
clock 1978802 ms | mcu 0 | user time 993 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 38789 | nb_rw_cycle_counter 12929 | nb_inter_pic_trame_counter 38788
Cycle 1 time: 999
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1250
Cycle 1 time: 926
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1193
Cycle 1 time: 777
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1044
Cycle 1 time: 828
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1086
Cycle 1 time: 1077
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1340
Cycle 1 time: 915
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 643
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 902
Cycle 1 time: 921
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 991
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 995
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1258
Cycle 1 time: 709
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 951
Cycle 1 time: 727
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 986
Cycle 1 time: 1131
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1390
Cycle 1 time: 718
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 981
Cycle 1 time: 982
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1238
Cycle 1 time: 924
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1186
Cycle 1 time: 1226
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1487
clock 1980867 ms | mcu 0 | user time 1739 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 38840 | nb_rw_cycle_counter 12946 | nb_inter_pic_trame_counter 38839
Cycle 1 time: 1745
Cycle 2 time: 238
Cycle 0 time: 22
RW cycle time: 2005
Cycle 1 time: 1251
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1518
Cycle 1 time: 1212
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1477
Cycle 1 time: 891
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1148
Cycle 1 time: 852
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 997
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1255
Cycle 1 time: 1062
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1319
Cycle 1 time: 789
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1053
Cycle 1 time: 844
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1098
Cycle 1 time: 996
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1255
Cycle 1 time: 784
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1045
Cycle 1 time: 1133
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1392
Cycle 1 time: 913
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1175
Cycle 1 time: 919
Cycle 2 time: 254
Cycle 0 time: 15
RW cycle time: 1188
Cycle 1 time: 779
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1034
Cycle 1 time: 782
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1044
Cycle 1 time: 781
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1052
clock 1982879 ms | mcu 0 | user time 698 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 38891 | nb_rw_cycle_counter 12963 | nb_inter_pic_trame_counter 38890
Cycle 1 time: 704
Cycle 2 time: 221
Cycle 0 time: 16
RW cycle time: 941
Cycle 1 time: 1012
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1271
Cycle 1 time: 985
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1240
Cycle 1 time: 928
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1187
Cycle 1 time: 781
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1037
Cycle 1 time: 1064
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1321
Cycle 1 time: 857
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1121
Cycle 1 time: 704
Cycle 2 time: 229
Cycle 0 time: 20
RW cycle time: 953
Cycle 1 time: 931
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1193
Cycle 1 time: 641
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 898
Cycle 1 time: 856
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 783
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1041
Cycle 1 time: 784
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1055
Cycle 1 time: 982
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1246
Cycle 1 time: 979
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1246
Cycle 1 time: 849
Cycle 2 time: 264
Cycle 0 time: 15
RW cycle time: 1128
Cycle 1 time: 979
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1243
Cycle 1 time: 1046
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1307
clock 1984976 ms | mcu 0 | user time 1130 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 38945 | nb_rw_cycle_counter 12981 | nb_inter_pic_trame_counter 38944
Cycle 1 time: 1137
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1397
Cycle 1 time: 1120
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1378
Cycle 1 time: 1058
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1322
Cycle 1 time: 988
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1253
Cycle 1 time: 775
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1043
Cycle 1 time: 837
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1094
Cycle 1 time: 1029
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1290
Cycle 1 time: 1211
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1471
Cycle 1 time: 810
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1070
Cycle 1 time: 1059
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1322
Cycle 1 time: 1195
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1459
Cycle 1 time: 1055
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1319
Cycle 1 time: 846
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 781
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1046
Cycle 1 time: 910
Cycle 2 time: 261
Cycle 0 time: 16
RW cycle time: 1187
Cycle 1 time: 976
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1236
Cycle 1 time: 853
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1116
clock 1987073 ms | mcu 0 | user time 986 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 38996 | nb_rw_cycle_counter 12998 | nb_inter_pic_trame_counter 38995
Cycle 1 time: 992
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1248
Cycle 1 time: 918
Cycle 2 time: 253
Cycle 0 time: 22
RW cycle time: 1193
Cycle 1 time: 763
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1024
Cycle 1 time: 721
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 981
Cycle 1 time: 708
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 965
Cycle 1 time: 1063
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1332
Cycle 1 time: 1188
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1454
Cycle 1 time: 1052
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1308
Cycle 1 time: 862
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 1125
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1382
Cycle 1 time: 925
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 1129
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1387
Cycle 1 time: 963
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1219
Cycle 1 time: 1392
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1652
Cycle 1 time: 909
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1161
Cycle 1 time: 1062
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1319
clock 1989087 ms | mcu 0 | user time 1202 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 39044 | nb_rw_cycle_counter 13014 | nb_inter_pic_trame_counter 39043
Cycle 1 time: 1208
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1459
Cycle 1 time: 874
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1138
Cycle 1 time: 827
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1081
Cycle 1 time: 856
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 1410
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1665
Cycle 1 time: 929
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 1209
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1467
Cycle 1 time: 1407
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1663
Cycle 1 time: 1066
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1330
Cycle 1 time: 981
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1238
Cycle 1 time: 791
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1044
Cycle 1 time: 1024
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 1288
Cycle 1 time: 815
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1073
Cycle 1 time: 1082
Cycle 2 time: 262
Cycle 0 time: 15
RW cycle time: 1359
Cycle 1 time: 1023
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1278
Cycle 1 time: 1068
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1330
clock 1991145 ms | mcu 0 | user time 1085 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 39092 | nb_rw_cycle_counter 13030 | nb_inter_pic_trame_counter 39091
Cycle 1 time: 1091
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1348
Cycle 1 time: 822
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1084
Cycle 1 time: 983
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1239
Cycle 1 time: 1071
Cycle 2 time: 293
Cycle 0 time: 20
RW cycle time: 1384
Cycle 1 time: 998
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1255
Cycle 1 time: 1063
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1317
Cycle 1 time: 858
Cycle 2 time: 244
Cycle 0 time: 23
RW cycle time: 1125
Cycle 1 time: 1190
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1439
Cycle 1 time: 933
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1191
Cycle 1 time: 1059
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1319
Cycle 1 time: 850
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 860
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1113
Cycle 1 time: 923
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1178
Cycle 1 time: 719
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 982
Cycle 1 time: 777
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1036
Cycle 1 time: 1198
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1457
Cycle 1 time: 715
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 970
clock 1993184 ms | mcu 0 | user time 929 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 39143 | nb_rw_cycle_counter 13047 | nb_inter_pic_trame_counter 39142
Cycle 1 time: 935
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1187
Cycle 1 time: 849
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 710
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 968
Cycle 1 time: 773
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1031
Cycle 1 time: 794
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1059
Cycle 1 time: 994
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1260
Cycle 1 time: 766
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1023
Cycle 1 time: 1066
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1320
Cycle 1 time: 718
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 986
Cycle 1 time: 705
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 947
Cycle 1 time: 732
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 998
Cycle 1 time: 839
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1095
Cycle 1 time: 714
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 964
Cycle 1 time: 933
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1192
Cycle 1 time: 782
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 1063
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1316
Cycle 1 time: 789
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1043
Cycle 1 time: 1205
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1466
Cycle 1 time: 789
clock 1995195 ms | mcu 0 | user time 246 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 39198 | nb_rw_cycle_counter 13065 | nb_inter_pic_trame_counter 39197
Cycle 2 time: 253
Cycle 0 time: 14
RW cycle time: 1056
Cycle 1 time: 837
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1094
Cycle 1 time: 781
Cycle 2 time: 267
Cycle 0 time: 18
RW cycle time: 1066
Cycle 1 time: 693
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 950
Cycle 1 time: 922
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1182
Cycle 1 time: 848
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 993
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1249
Cycle 1 time: 853
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1121
Cycle 1 time: 916
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 778
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1040
Cycle 1 time: 854
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1120
Cycle 1 time: 774
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 985
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1247
Cycle 1 time: 989
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1248
Cycle 1 time: 851
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 780
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 853
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1107
Cycle 1 time: 648
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 907
Cycle 1 time: 920
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1176
clock 1997280 ms | mcu 0 | user time 858 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 39254 | nb_rw_cycle_counter 13084 | nb_inter_pic_trame_counter 39253
Cycle 1 time: 864
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1121
Cycle 1 time: 637
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 892
Cycle 1 time: 788
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1046
Cycle 1 time: 1063
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1324
Cycle 1 time: 848
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 999
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1263
Cycle 1 time: 908
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1165
Cycle 1 time: 786
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1044
Cycle 1 time: 643
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 901
Cycle 1 time: 645
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 902
Cycle 1 time: 926
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1187
Cycle 1 time: 639
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 900
Cycle 1 time: 712
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 962
Cycle 1 time: 791
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1053
Cycle 1 time: 850
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1116
Cycle 1 time: 775
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1033
Cycle 1 time: 782
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1044
Cycle 1 time: 851
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1111
Cycle 1 time: 785
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1047
clock 1999294 ms | mcu 0 | user time 775 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 39311 | nb_rw_cycle_counter 13103 | nb_inter_pic_trame_counter 39310
Cycle 1 time: 781
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1035
Cycle 1 time: 853
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 919
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1179
Cycle 1 time: 785
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1049
Cycle 1 time: 773
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1032
Cycle 1 time: 715
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 974
Cycle 1 time: 854
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 1054
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1311
Cycle 1 time: 927
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1185
Cycle 1 time: 848
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 790
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1055
Cycle 1 time: 981
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1243
Cycle 1 time: 708
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 962
Cycle 1 time: 858
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1123
Cycle 1 time: 916
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1174
Cycle 1 time: 712
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 882
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1148
Cycle 1 time: 764
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1026
Cycle 1 time: 782
clock 2001298 ms | mcu 0 | user time 247 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 39366 | nb_rw_cycle_counter 13121 | nb_inter_pic_trame_counter 39365
Cycle 2 time: 254
Cycle 0 time: 14
RW cycle time: 1050
Cycle 1 time: 910
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1177
Cycle 1 time: 708
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 971
Cycle 1 time: 983
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1242
Cycle 1 time: 923
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1185
Cycle 1 time: 1194
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1459
Cycle 1 time: 1127
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1386
Cycle 1 time: 1196
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1455
Cycle 1 time: 717
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 979
Cycle 1 time: 707
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 957
Cycle 1 time: 935
Cycle 2 time: 299
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 723
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 981
Cycle 1 time: 715
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 976
Cycle 1 time: 641
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 899
Cycle 1 time: 643
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 899
Cycle 1 time: 1065
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1320
Cycle 1 time: 925
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1179
Cycle 1 time: 994
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1249
clock 2003335 ms | mcu 0 | user time 788 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 39419 | nb_rw_cycle_counter 13139 | nb_inter_pic_trame_counter 39418
Cycle 1 time: 794
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1052
Cycle 1 time: 848
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 924
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1180
Cycle 1 time: 855
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 853
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1112
Cycle 1 time: 781
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1035
Cycle 1 time: 868
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 923
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1187
Cycle 1 time: 847
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1107
Cycle 1 time: 710
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 966
Cycle 1 time: 720
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 983
Cycle 1 time: 983
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1233
Cycle 1 time: 861
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1114
Cycle 1 time: 657
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 919
Cycle 1 time: 780
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1043
Cycle 1 time: 908
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1162
Cycle 1 time: 790
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 711
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 955
Cycle 1 time: 866
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1125
clock 2005391 ms | mcu 0 | user time 787 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 39476 | nb_rw_cycle_counter 13158 | nb_inter_pic_trame_counter 39475
Cycle 1 time: 793
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1047
Cycle 1 time: 711
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 967
Cycle 1 time: 722
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 981
Cycle 1 time: 1125
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1378
Cycle 1 time: 716
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 980
Cycle 1 time: 852
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 921
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1181
Cycle 1 time: 786
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1037
Cycle 1 time: 788
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1051
Cycle 1 time: 779
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1040
Cycle 1 time: 643
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 909
Cycle 1 time: 984
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1244
Cycle 1 time: 709
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 958
Cycle 1 time: 931
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1184
Cycle 1 time: 857
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 1068
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1323
Cycle 1 time: 926
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1188
Cycle 1 time: 989
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1251
Cycle 1 time: 776
clock 2007408 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 39531 | nb_rw_cycle_counter 13176 | nb_inter_pic_trame_counter 39530
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 1036
Cycle 1 time: 852
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 990
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1248
Cycle 1 time: 925
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 985
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1247
Cycle 1 time: 716
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 976
Cycle 1 time: 851
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1115
Cycle 1 time: 1120
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1373
Cycle 1 time: 997
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1252
Cycle 1 time: 665
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 928
Cycle 1 time: 896
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1150
Cycle 1 time: 928
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1185
Cycle 1 time: 785
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1048
Cycle 1 time: 710
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 971
Cycle 1 time: 917
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 867
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1122
Cycle 1 time: 1053
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1309
Cycle 1 time: 783
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1040
clock 2009433 ms | mcu 0 | user time 792 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 39584 | nb_rw_cycle_counter 13194 | nb_inter_pic_trame_counter 39583
Cycle 1 time: 798
Cycle 2 time: 258
Cycle 0 time: 17
RW cycle time: 1073
Cycle 1 time: 965
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1229
Cycle 1 time: 778
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1035
Cycle 1 time: 995
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1260
Cycle 1 time: 983
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1246
Cycle 1 time: 1057
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1321
Cycle 1 time: 1192
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1442
Cycle 1 time: 1004
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1263
Cycle 1 time: 709
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 955
Cycle 1 time: 934
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1193
Cycle 1 time: 644
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 900
Cycle 1 time: 856
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 711
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 965
Cycle 1 time: 789
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1052
Cycle 1 time: 916
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1175
Cycle 1 time: 921
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1183
Cycle 1 time: 708
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 975
Cycle 1 time: 777
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1038
clock 2011499 ms | mcu 0 | user time 1031 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 39638 | nb_rw_cycle_counter 13212 | nb_inter_pic_trame_counter 39637
Cycle 1 time: 1037
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1295
Cycle 1 time: 874
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1136
Cycle 1 time: 988
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1250
Cycle 1 time: 919
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 782
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1044
Cycle 1 time: 778
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1043
Cycle 1 time: 776
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1043
Cycle 1 time: 847
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1101
Cycle 1 time: 923
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1184
Cycle 1 time: 923
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1183
Cycle 1 time: 779
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1040
Cycle 1 time: 1057
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1320
Cycle 1 time: 922
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1190
Cycle 1 time: 770
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1029
Cycle 1 time: 716
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 974
Cycle 1 time: 645
Cycle 2 time: 239
Cycle 0 time: 22
RW cycle time: 906
Cycle 1 time: 853
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1114
Cycle 1 time: 984
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1241
clock 2013515 ms | mcu 0 | user time 922 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 39692 | nb_rw_cycle_counter 13230 | nb_inter_pic_trame_counter 39691
Cycle 1 time: 928
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1179
Cycle 1 time: 718
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 972
Cycle 1 time: 785
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 927
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1186
Cycle 1 time: 783
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1044
Cycle 1 time: 1057
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1314
Cycle 1 time: 999
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1260
Cycle 1 time: 850
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 640
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 901
Cycle 1 time: 992
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1250
Cycle 1 time: 781
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1052
Cycle 1 time: 911
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1172
Cycle 1 time: 848
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1108
Cycle 1 time: 644
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 910
Cycle 1 time: 988
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 1259
Cycle 1 time: 766
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1026
Cycle 1 time: 919
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1179
Cycle 1 time: 803
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1069
clock 2015529 ms | mcu 0 | user time 1033 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 39746 | nb_rw_cycle_counter 13248 | nb_inter_pic_trame_counter 39745
Cycle 1 time: 1039
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1300
Cycle 1 time: 916
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1179
Cycle 1 time: 848
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1106
Cycle 1 time: 851
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 852
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 919
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 992
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1247
Cycle 1 time: 1135
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1390
Cycle 1 time: 789
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1055
Cycle 1 time: 700
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 958
Cycle 1 time: 785
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1045
Cycle 1 time: 575
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 838
Cycle 1 time: 983
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1242
Cycle 1 time: 924
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 650
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 910
Cycle 1 time: 1128
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1384
Cycle 1 time: 995
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1254
Cycle 1 time: 990
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1248
clock 2017556 ms | mcu 0 | user time 575 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 39800 | nb_rw_cycle_counter 13266 | nb_inter_pic_trame_counter 39799
Cycle 1 time: 582
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 843
Cycle 1 time: 774
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 919
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1178
Cycle 1 time: 781
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 787
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1051
Cycle 1 time: 845
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 988
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1247
Cycle 1 time: 853
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1117
Cycle 1 time: 776
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1038
Cycle 1 time: 847
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 990
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1249
Cycle 1 time: 1129
Cycle 2 time: 259
Cycle 0 time: 19
RW cycle time: 1407
Cycle 1 time: 769
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1038
Cycle 1 time: 842
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1107
Cycle 1 time: 772
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1039
Cycle 1 time: 984
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1252
Cycle 1 time: 980
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1242
Cycle 1 time: 781
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1047
clock 2019598 ms | mcu 0 | user time 848 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 39854 | nb_rw_cycle_counter 13284 | nb_inter_pic_trame_counter 39853
Cycle 1 time: 854
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 846
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1114
Cycle 1 time: 844
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1100
Cycle 1 time: 926
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1193
Cycle 1 time: 913
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1182
Cycle 1 time: 838
Cycle 2 time: 238
Cycle 0 time: 23
RW cycle time: 1099
Cycle 1 time: 856
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 942
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1208
Cycle 1 time: 825
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1089
Cycle 1 time: 916
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 1200
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1455
Cycle 1 time: 851
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 788
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1048
Cycle 1 time: 851
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1109
Cycle 1 time: 1209
Cycle 2 time: 258
Cycle 0 time: 18
RW cycle time: 1485
Cycle 1 time: 829
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1092
Cycle 1 time: 781
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1037
Cycle 1 time: 849
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1108
clock 2021688 ms | mcu 0 | user time 924 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 39908 | nb_rw_cycle_counter 13302 | nb_inter_pic_trame_counter 39907
Cycle 1 time: 930
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1192
Cycle 1 time: 776
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1039
Cycle 1 time: 775
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1035
Cycle 1 time: 921
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 851
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 788
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1054
Cycle 1 time: 845
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1096
Cycle 1 time: 865
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 859
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 856
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1112
Cycle 1 time: 785
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1051
Cycle 1 time: 846
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1108
Cycle 1 time: 990
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1244
Cycle 1 time: 926
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 1207
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1476
Cycle 1 time: 768
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1022
Cycle 1 time: 859
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1126
Cycle 1 time: 1125
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1384
clock 2023744 ms | mcu 0 | user time 853 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 39962 | nb_rw_cycle_counter 13320 | nb_inter_pic_trame_counter 39961
Cycle 1 time: 859
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1118
Cycle 1 time: 916
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 847
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1111
Cycle 1 time: 848
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 991
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1248
Cycle 1 time: 1200
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1459
Cycle 1 time: 924
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 1061
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1320
Cycle 1 time: 854
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 933
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1191
Cycle 1 time: 850
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 920
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 573
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 828
Cycle 1 time: 790
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 987
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1249
Cycle 1 time: 851
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1110
Cycle 1 time: 516
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 778
Cycle 1 time: 766
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1027
clock 2025757 ms | mcu 0 | user time 642 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 40016 | nb_rw_cycle_counter 13338 | nb_inter_pic_trame_counter 40015
Cycle 1 time: 648
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 910
Cycle 1 time: 703
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 951
Cycle 1 time: 797
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1057
Cycle 1 time: 846
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 784
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1041
Cycle 1 time: 853
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 918
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1173
Cycle 1 time: 859
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 854
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 1064
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1323
Cycle 1 time: 921
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1184
Cycle 1 time: 917
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1172
Cycle 1 time: 787
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1048
Cycle 1 time: 990
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1247
Cycle 1 time: 992
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1250
Cycle 1 time: 853
Cycle 2 time: 237
Cycle 0 time: 22
RW cycle time: 1112
Cycle 1 time: 784
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1047
Cycle 1 time: 710
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 967
clock 2027785 ms | mcu 0 | user time 992 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 40070 | nb_rw_cycle_counter 13356 | nb_inter_pic_trame_counter 40069
Cycle 1 time: 998
Cycle 2 time: 246
Cycle 0 time: 23
RW cycle time: 1267
Cycle 1 time: 837
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1101
Cycle 1 time: 844
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1098
Cycle 1 time: 858
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 1203
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1473
Cycle 1 time: 837
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1096
Cycle 1 time: 714
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 963
Cycle 1 time: 1069
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1331
Cycle 1 time: 779
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1043
Cycle 1 time: 1195
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1467
Cycle 1 time: 977
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1237
Cycle 1 time: 714
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 985
Cycle 1 time: 1257
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1521
Cycle 1 time: 777
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1042
Cycle 1 time: 984
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1245
Cycle 1 time: 921
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1182
Cycle 1 time: 710
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 966
Cycle 1 time: 784
clock 2029801 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 40122 | nb_rw_cycle_counter 13373 | nb_inter_pic_trame_counter 40121
Cycle 2 time: 246
Cycle 0 time: 13
RW cycle time: 1043
Cycle 1 time: 787
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1054
Cycle 1 time: 771
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1034
Cycle 1 time: 708
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 965
Cycle 1 time: 787
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1042
Cycle 1 time: 1063
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1318
Cycle 1 time: 928
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1189
Cycle 1 time: 922
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1187
Cycle 1 time: 773
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1035
Cycle 1 time: 777
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1029
Cycle 1 time: 787
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1045
Cycle 1 time: 790
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1053
Cycle 1 time: 849
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 979
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1240
Cycle 1 time: 1126
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1384
Cycle 1 time: 1061
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1321
Cycle 1 time: 786
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1043
Cycle 1 time: 713
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 981
Cycle 1 time: 844
clock 2031816 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 40176 | nb_rw_cycle_counter 13391 | nb_inter_pic_trame_counter 40175
Cycle 2 time: 249
Cycle 0 time: 13
RW cycle time: 1106
Cycle 1 time: 803
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1063
Cycle 1 time: 969
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1226
Cycle 1 time: 785
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1042
Cycle 1 time: 1338
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1600
Cycle 1 time: 1057
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1321
Cycle 1 time: 913
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 998
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1264
Cycle 1 time: 773
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1034
Cycle 1 time: 712
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 985
Cycle 1 time: 977
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1243
Cycle 1 time: 918
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1180
Cycle 1 time: 774
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1033
Cycle 1 time: 784
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1042
Cycle 1 time: 783
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1039
Cycle 1 time: 925
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1185
Cycle 1 time: 780
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 854
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1110
clock 2033881 ms | mcu 0 | user time 1060 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 40229 | nb_rw_cycle_counter 13409 | nb_inter_pic_trame_counter 40228
Cycle 1 time: 1066
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1320
Cycle 1 time: 717
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 974
Cycle 1 time: 924
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 993
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 995
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1250
Cycle 1 time: 928
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1184
Cycle 1 time: 716
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 974
Cycle 1 time: 711
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 1078
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1335
Cycle 1 time: 994
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1258
Cycle 1 time: 845
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1102
Cycle 1 time: 784
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1045
Cycle 1 time: 854
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1120
Cycle 1 time: 984
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1247
Cycle 1 time: 776
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1043
Cycle 1 time: 842
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1102
Cycle 1 time: 783
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 787
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1040
clock 2035895 ms | mcu 0 | user time 786 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 40283 | nb_rw_cycle_counter 13427 | nb_inter_pic_trame_counter 40282
Cycle 1 time: 793
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 769
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1021
Cycle 1 time: 734
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 996
Cycle 1 time: 1127
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1383
Cycle 1 time: 999
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1256
Cycle 1 time: 711
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 929
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1187
Cycle 1 time: 923
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 1272
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1536
Cycle 1 time: 987
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1241
Cycle 1 time: 787
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1042
Cycle 1 time: 856
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 782
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1036
Cycle 1 time: 857
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1121
Cycle 1 time: 922
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 780
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1042
Cycle 1 time: 986
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1243
Cycle 1 time: 989
clock 2037898 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 40335 | nb_rw_cycle_counter 13444 | nb_inter_pic_trame_counter 40334
Cycle 2 time: 248
Cycle 0 time: 13
RW cycle time: 1250
Cycle 1 time: 786
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1055
Cycle 1 time: 837
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1088
Cycle 1 time: 1277
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1533
Cycle 1 time: 995
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1260
Cycle 1 time: 918
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1174
Cycle 1 time: 850
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1101
Cycle 1 time: 1069
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1316
Cycle 1 time: 1003
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1259
Cycle 1 time: 924
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 785
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1035
Cycle 1 time: 1070
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1330
Cycle 1 time: 1342
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1598
Cycle 1 time: 850
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1107
Cycle 1 time: 924
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1182
Cycle 1 time: 715
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 967
Cycle 1 time: 1065
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1322
clock 2039944 ms | mcu 0 | user time 929 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 40385 | nb_rw_cycle_counter 13461 | nb_inter_pic_trame_counter 40384
Cycle 1 time: 935
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1187
Cycle 1 time: 918
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 719
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 968
Cycle 1 time: 786
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1044
Cycle 1 time: 721
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 974
Cycle 1 time: 785
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1040
Cycle 1 time: 576
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 829
Cycle 1 time: 788
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1048
Cycle 1 time: 920
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 855
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 854
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 789
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1040
Cycle 1 time: 862
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1122
Cycle 1 time: 1055
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1317
Cycle 1 time: 922
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1179
Cycle 1 time: 782
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 789
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 645
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 901
Cycle 1 time: 856
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1107
clock 2041971 ms | mcu 0 | user time 785 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 40442 | nb_rw_cycle_counter 13480 | nb_inter_pic_trame_counter 40441
Cycle 1 time: 791
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 931
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1190
Cycle 1 time: 782
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1040
Cycle 1 time: 1000
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1261
Cycle 1 time: 1054
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1317
Cycle 1 time: 987
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1250
Cycle 1 time: 638
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 897
Cycle 1 time: 714
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 977
Cycle 1 time: 1056
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1313
Cycle 1 time: 851
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1108
Cycle 1 time: 1133
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1385
Cycle 1 time: 1068
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1335
Cycle 1 time: 912
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1174
Cycle 1 time: 1059
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1318
Cycle 1 time: 920
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1184
Cycle 1 time: 987
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1242
Cycle 1 time: 936
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1202
clock 2044013 ms | mcu 0 | user time 975 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 40493 | nb_rw_cycle_counter 13497 | nb_inter_pic_trame_counter 40492
Cycle 1 time: 981
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1245
Cycle 1 time: 771
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1028
Cycle 1 time: 853
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 853
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 998
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1260
Cycle 1 time: 779
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 785
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1045
Cycle 1 time: 782
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1049
Cycle 1 time: 913
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1172
Cycle 1 time: 987
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1249
Cycle 1 time: 921
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 988
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 858
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1128
Cycle 1 time: 766
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1019
Cycle 1 time: 723
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 706
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 976
Cycle 1 time: 703
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 966
Cycle 1 time: 918
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1173
Cycle 1 time: 714
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 968
clock 2046082 ms | mcu 0 | user time 715 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 40550 | nb_rw_cycle_counter 13516 | nb_inter_pic_trame_counter 40549
Cycle 1 time: 721
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 978
Cycle 1 time: 852
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1118
Cycle 1 time: 706
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 962
Cycle 1 time: 785
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 1207
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1471
Cycle 1 time: 775
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1038
Cycle 1 time: 917
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 779
Cycle 2 time: 252
Cycle 0 time: 15
RW cycle time: 1046
Cycle 1 time: 785
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1045
Cycle 1 time: 846
Cycle 2 time: 248
Cycle 0 time: 23
RW cycle time: 1117
Cycle 1 time: 836
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1100
Cycle 1 time: 915
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 994
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1256
Cycle 1 time: 1057
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1313
Cycle 1 time: 854
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 858
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1122
Cycle 1 time: 921
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1177
Cycle 1 time: 857
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1122
clock 2048123 ms | mcu 0 | user time 767 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 40604 | nb_rw_cycle_counter 13534 | nb_inter_pic_trame_counter 40603
Cycle 1 time: 774
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1037
Cycle 1 time: 1122
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1377
Cycle 1 time: 854
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1109
Cycle 1 time: 925
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1189
Cycle 1 time: 779
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1041
Cycle 1 time: 919
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1175
Cycle 1 time: 713
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 966
Cycle 1 time: 864
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1121
Cycle 1 time: 1060
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1319
Cycle 1 time: 991
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1248
Cycle 1 time: 922
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1184
Cycle 1 time: 924
Cycle 2 time: 246
Cycle 0 time: 23
RW cycle time: 1193
Cycle 1 time: 1115
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1370
Cycle 1 time: 926
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1191
Cycle 1 time: 845
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1111
Cycle 1 time: 775
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1046
Cycle 1 time: 981
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1241
clock 2050124 ms | mcu 0 | user time 855 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 40655 | nb_rw_cycle_counter 13551 | nb_inter_pic_trame_counter 40654
Cycle 1 time: 862
Cycle 2 time: 229
Cycle 0 time: 19
RW cycle time: 1110
Cycle 1 time: 991
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1256
Cycle 1 time: 920
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1180
Cycle 1 time: 1042
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1294
Cycle 1 time: 1216
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1475
Cycle 1 time: 787
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1045
Cycle 1 time: 991
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1245
Cycle 1 time: 984
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1244
Cycle 1 time: 873
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1136
Cycle 1 time: 698
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 956
Cycle 1 time: 1061
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1318
Cycle 1 time: 924
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1190
Cycle 1 time: 988
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1250
Cycle 1 time: 985
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1245
Cycle 1 time: 918
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1183
Cycle 1 time: 844
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1097
Cycle 1 time: 934
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1201
clock 2052179 ms | mcu 0 | user time 979 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 40706 | nb_rw_cycle_counter 13568 | nb_inter_pic_trame_counter 40705
Cycle 1 time: 985
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1246
Cycle 1 time: 916
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 846
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1107
Cycle 1 time: 917
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 920
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 1135
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1394
Cycle 1 time: 852
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1105
Cycle 1 time: 1135
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1388
Cycle 1 time: 997
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1258
Cycle 1 time: 987
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1237
Cycle 1 time: 1140
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1400
Cycle 1 time: 1061
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1318
Cycle 1 time: 1176
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1431
Cycle 1 time: 814
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1068
Cycle 1 time: 996
Cycle 2 time: 269
Cycle 0 time: 19
RW cycle time: 1284
Cycle 1 time: 958
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1213
clock 2054186 ms | mcu 0 | user time 1068 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 40754 | nb_rw_cycle_counter 13584 | nb_inter_pic_trame_counter 40753
Cycle 1 time: 1074
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1330
Cycle 1 time: 1123
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1378
Cycle 1 time: 997
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1260
Cycle 1 time: 913
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 1003
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1259
Cycle 1 time: 785
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1037
Cycle 1 time: 1203
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1460
Cycle 1 time: 992
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1245
Cycle 1 time: 1142
Cycle 2 time: 233
Cycle 0 time: 20
RW cycle time: 1395
Cycle 1 time: 922
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1175
Cycle 1 time: 931
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1189
Cycle 1 time: 1271
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1529
Cycle 1 time: 1195
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1445
Cycle 1 time: 865
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1121
Cycle 1 time: 1342
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1597
Cycle 1 time: 723
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 980
clock 2056220 ms | mcu 0 | user time 847 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 40802 | nb_rw_cycle_counter 13600 | nb_inter_pic_trame_counter 40801
Cycle 1 time: 853
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1105
Cycle 1 time: 856
Cycle 2 time: 265
Cycle 0 time: 17
RW cycle time: 1138
Cycle 1 time: 968
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1224
Cycle 1 time: 641
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 894
Cycle 1 time: 858
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 720
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 979
Cycle 1 time: 853
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 783
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 998
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1260
Cycle 1 time: 847
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1100
Cycle 1 time: 791
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1049
Cycle 1 time: 1270
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1532
Cycle 1 time: 984
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1243
Cycle 1 time: 991
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1251
Cycle 1 time: 793
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 907
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1160
Cycle 1 time: 1278
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1534
clock 2058226 ms | mcu 0 | user time 1127 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 40853 | nb_rw_cycle_counter 13617 | nb_inter_pic_trame_counter 40852
Cycle 1 time: 1134
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1389
Cycle 1 time: 1131
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1390
Cycle 1 time: 1315
Cycle 2 time: 259
Cycle 0 time: 18
RW cycle time: 1592
Cycle 1 time: 1117
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1379
Cycle 1 time: 1008
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1263
Cycle 1 time: 712
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 976
Cycle 1 time: 988
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1239
Cycle 1 time: 927
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 1153
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1421
Cycle 1 time: 901
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1168
Cycle 1 time: 702
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 956
Cycle 1 time: 848
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1108
Cycle 1 time: 1065
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1327
Cycle 1 time: 576
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 836
Cycle 1 time: 1264
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1530
Cycle 1 time: 914
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 778
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1035
clock 2060310 ms | mcu 0 | user time 995 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 40904 | nb_rw_cycle_counter 13634 | nb_inter_pic_trame_counter 40903
Cycle 1 time: 1001
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1266
Cycle 1 time: 1048
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 1319
Cycle 1 time: 918
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 841
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1104
Cycle 1 time: 989
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1253
Cycle 1 time: 635
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 903
Cycle 1 time: 982
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1238
Cycle 1 time: 1068
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1330
Cycle 1 time: 986
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1250
Cycle 1 time: 1261
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1511
Cycle 1 time: 1002
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1257
Cycle 1 time: 994
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1252
Cycle 1 time: 782
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1046
Cycle 1 time: 780
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1034
Cycle 1 time: 857
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1122
Cycle 1 time: 913
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1172
Cycle 1 time: 784
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1041
clock 2062344 ms | mcu 0 | user time 1062 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 40955 | nb_rw_cycle_counter 13651 | nb_inter_pic_trame_counter 40954
Cycle 1 time: 1068
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1321
Cycle 1 time: 1130
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1394
Cycle 1 time: 847
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 916
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 798
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1063
Cycle 1 time: 1119
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1383
Cycle 1 time: 636
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 903
Cycle 1 time: 1052
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1320
Cycle 1 time: 704
Cycle 2 time: 230
Cycle 0 time: 19
RW cycle time: 953
Cycle 1 time: 798
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1052
Cycle 1 time: 783
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1038
Cycle 1 time: 855
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 996
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1256
Cycle 1 time: 858
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1120
Cycle 1 time: 843
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1101
Cycle 1 time: 852
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1118
Cycle 1 time: 706
Cycle 2 time: 229
Cycle 0 time: 19
RW cycle time: 954
Cycle 1 time: 934
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1191
clock 2064379 ms | mcu 0 | user time 856 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 41009 | nb_rw_cycle_counter 13669 | nb_inter_pic_trame_counter 41008
Cycle 1 time: 862
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1124
Cycle 1 time: 842
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1105
Cycle 1 time: 781
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1045
Cycle 1 time: 705
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 961
Cycle 1 time: 920
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 854
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1113
Cycle 1 time: 785
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1053
Cycle 1 time: 775
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1036
Cycle 1 time: 1056
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 1321
Cycle 1 time: 567
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 830
Cycle 1 time: 993
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1259
Cycle 1 time: 771
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1029
Cycle 1 time: 784
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1040
Cycle 1 time: 715
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 979
Cycle 1 time: 709
Cycle 2 time: 229
Cycle 0 time: 19
RW cycle time: 957
Cycle 1 time: 935
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1206
Cycle 1 time: 906
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1164
Cycle 1 time: 1062
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1317
Cycle 1 time: 717
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 978
clock 2066448 ms | mcu 0 | user time 852 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 41066 | nb_rw_cycle_counter 13688 | nb_inter_pic_trame_counter 41065
Cycle 1 time: 858
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 919
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 856
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1114
Cycle 1 time: 783
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1050
Cycle 1 time: 776
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1035
Cycle 1 time: 850
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1111
Cycle 1 time: 851
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 856
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1124
Cycle 1 time: 842
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1105
Cycle 1 time: 1197
Cycle 2 time: 303
Cycle 0 time: 18
RW cycle time: 1518
Cycle 1 time: 721
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 987
Cycle 1 time: 772
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1044
Cycle 1 time: 839
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1100
Cycle 1 time: 851
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 774
Cycle 2 time: 255
Cycle 0 time: 18
RW cycle time: 1047
Cycle 1 time: 911
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1169
Cycle 1 time: 921
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1185
Cycle 1 time: 914
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1175
clock 2068469 ms | mcu 0 | user time 782 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 41120 | nb_rw_cycle_counter 13706 | nb_inter_pic_trame_counter 41119
Cycle 1 time: 788
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1043
Cycle 1 time: 920
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 991
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 923
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1186
Cycle 1 time: 710
Cycle 2 time: 229
Cycle 0 time: 19
RW cycle time: 958
Cycle 1 time: 1001
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1260
Cycle 1 time: 924
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1189
Cycle 1 time: 774
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1033
Cycle 1 time: 853
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1118
Cycle 1 time: 848
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 849
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1117
Cycle 1 time: 564
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 819
Cycle 1 time: 859
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 922
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1192
Cycle 1 time: 769
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1029
Cycle 1 time: 919
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1179
Cycle 1 time: 919
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1182
Cycle 1 time: 850
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1110
clock 2070510 ms | mcu 0 | user time 1129 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 41174 | nb_rw_cycle_counter 13724 | nb_inter_pic_trame_counter 41173
Cycle 1 time: 1135
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1395
Cycle 1 time: 847
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1109
Cycle 1 time: 847
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 776
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1037
Cycle 1 time: 1059
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1323
Cycle 1 time: 844
Cycle 2 time: 241
Cycle 0 time: 25
RW cycle time: 1110
Cycle 1 time: 844
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1100
Cycle 1 time: 994
Cycle 2 time: 259
Cycle 0 time: 19
RW cycle time: 1272
Cycle 1 time: 1042
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1300
Cycle 1 time: 854
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 780
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1047
Cycle 1 time: 843
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1099
Cycle 1 time: 855
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 1000
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1272
Cycle 1 time: 760
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1021
Cycle 1 time: 930
Cycle 2 time: 306
Cycle 0 time: 21
RW cycle time: 1257
Cycle 1 time: 636
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 896
Cycle 1 time: 1265
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1530
clock 2072594 ms | mcu 0 | user time 851 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 41228 | nb_rw_cycle_counter 13742 | nb_inter_pic_trame_counter 41227
Cycle 1 time: 857
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1123
Cycle 1 time: 905
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1167
Cycle 1 time: 781
Cycle 2 time: 238
Cycle 0 time: 24
RW cycle time: 1043
Cycle 1 time: 1125
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1383
Cycle 1 time: 718
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 976
Cycle 1 time: 919
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1182
Cycle 1 time: 780
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1040
Cycle 1 time: 921
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1184
Cycle 1 time: 1057
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1323
Cycle 1 time: 916
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 915
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1176
Cycle 1 time: 709
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 1077
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1338
Cycle 1 time: 1055
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1320
Cycle 1 time: 846
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 1130
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1387
Cycle 1 time: 993
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1246
clock 2074607 ms | mcu 0 | user time 862 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 41279 | nb_rw_cycle_counter 13759 | nb_inter_pic_trame_counter 41278
Cycle 1 time: 869
Cycle 2 time: 269
Cycle 0 time: 16
RW cycle time: 1154
Cycle 1 time: 1097
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1356
Cycle 1 time: 781
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1035
Cycle 1 time: 857
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 928
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1195
Cycle 1 time: 847
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1107
Cycle 1 time: 642
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 908
Cycle 1 time: 1048
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1307
Cycle 1 time: 856
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1122
Cycle 1 time: 911
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1173
Cycle 1 time: 918
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1178
Cycle 1 time: 779
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 648
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 909
Cycle 1 time: 716
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 976
Cycle 1 time: 1127
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1393
Cycle 1 time: 842
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1100
Cycle 1 time: 1062
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1320
Cycle 1 time: 851
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1113
clock 2076676 ms | mcu 0 | user time 1058 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 41333 | nb_rw_cycle_counter 13777 | nb_inter_pic_trame_counter 41332
Cycle 1 time: 1064
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1322
Cycle 1 time: 918
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1184
Cycle 1 time: 848
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 772
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 994
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1256
Cycle 1 time: 916
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1171
Cycle 1 time: 856
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 1066
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1328
Cycle 1 time: 992
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1257
Cycle 1 time: 1055
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1323
Cycle 1 time: 1049
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1310
Cycle 1 time: 788
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 708
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 958
Cycle 1 time: 998
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1258
Cycle 1 time: 781
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1049
Cycle 1 time: 980
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1239
Cycle 1 time: 1268
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1527
clock 2078704 ms | mcu 0 | user time 855 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 41384 | nb_rw_cycle_counter 13794 | nb_inter_pic_trame_counter 41383
Cycle 1 time: 861
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 913
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1169
Cycle 1 time: 929
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1187
Cycle 1 time: 719
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 983
Cycle 1 time: 983
Cycle 2 time: 257
Cycle 0 time: 16
RW cycle time: 1256
Cycle 1 time: 1047
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1314
Cycle 1 time: 978
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 993
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1254
Cycle 1 time: 1058
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1318
Cycle 1 time: 858
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1123
Cycle 1 time: 908
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1162
Cycle 1 time: 1063
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1321
Cycle 1 time: 784
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1045
Cycle 1 time: 1061
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1315
Cycle 1 time: 1065
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1315
Cycle 1 time: 859
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1115
Cycle 1 time: 1009
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1265
clock 2080745 ms | mcu 0 | user time 770 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 41435 | nb_rw_cycle_counter 13811 | nb_inter_pic_trame_counter 41434
Cycle 1 time: 776
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1033
Cycle 1 time: 916
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1175
Cycle 1 time: 999
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1256
Cycle 1 time: 1198
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1461
Cycle 1 time: 1054
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1314
Cycle 1 time: 857
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1123
Cycle 1 time: 908
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1166
Cycle 1 time: 867
Cycle 2 time: 230
Cycle 0 time: 15
RW cycle time: 1112
Cycle 1 time: 859
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 846
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1099
Cycle 1 time: 790
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1049
Cycle 1 time: 922
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 1130
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1386
Cycle 1 time: 995
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1251
Cycle 1 time: 1202
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1456
Cycle 1 time: 787
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1041
Cycle 1 time: 857
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1110
clock 2082815 ms | mcu 0 | user time 1137 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 41486 | nb_rw_cycle_counter 13828 | nb_inter_pic_trame_counter 41485
Cycle 1 time: 1144
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1395
Cycle 1 time: 1336
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1587
Cycle 1 time: 1283
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1535
Cycle 1 time: 1271
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1520
Cycle 1 time: 1277
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1530
Cycle 1 time: 1000
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1260
Cycle 1 time: 1196
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1456
Cycle 1 time: 989
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1238
Cycle 1 time: 1010
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1270
Cycle 1 time: 844
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1103
Cycle 1 time: 781
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1037
Cycle 1 time: 927
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 794
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1052
Cycle 1 time: 713
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 965
Cycle 1 time: 1065
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1328
Cycle 1 time: 1197
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1449
clock 2084912 ms | mcu 0 | user time 1204 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 41534 | nb_rw_cycle_counter 13844 | nb_inter_pic_trame_counter 41533
Cycle 1 time: 1211
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1459
Cycle 1 time: 995
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1247
Cycle 1 time: 1209
Cycle 2 time: 257
Cycle 0 time: 16
RW cycle time: 1482
Cycle 1 time: 1046
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1295
Cycle 1 time: 1209
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1463
Cycle 1 time: 787
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 1063
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1318
Cycle 1 time: 1070
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1326
Cycle 1 time: 1273
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1529
Cycle 1 time: 1133
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1386
Cycle 1 time: 1203
Cycle 2 time: 265
Cycle 0 time: 16
RW cycle time: 1484
Cycle 1 time: 1113
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1369
Cycle 1 time: 850
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1103
Cycle 1 time: 1002
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1266
Cycle 1 time: 791
Cycle 2 time: 237
Cycle 0 time: 22
RW cycle time: 1050
Cycle 1 time: 835
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1091
clock 2086960 ms | mcu 0 | user time 783 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 41582 | nb_rw_cycle_counter 13860 | nb_inter_pic_trame_counter 41581
Cycle 1 time: 789
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 856
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1107
Cycle 1 time: 860
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 862
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1122
Cycle 1 time: 991
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1249
Cycle 1 time: 782
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1038
Cycle 1 time: 1000
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1259
Cycle 1 time: 708
Cycle 2 time: 225
Cycle 0 time: 17
RW cycle time: 950
Cycle 1 time: 661
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 917
Cycle 1 time: 994
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1250
Cycle 1 time: 784
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 1062
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1318
Cycle 1 time: 932
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1191
Cycle 1 time: 1127
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1380
Cycle 1 time: 800
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 1052
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1306
Cycle 1 time: 859
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 996
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1251
clock 2089030 ms | mcu 0 | user time 788 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 41636 | nb_rw_cycle_counter 13878 | nb_inter_pic_trame_counter 41635
Cycle 1 time: 794
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1058
Cycle 1 time: 918
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1181
Cycle 1 time: 977
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 786
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1047
Cycle 1 time: 921
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1183
Cycle 1 time: 709
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 963
Cycle 1 time: 925
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 859
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 1127
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1398
Cycle 1 time: 841
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1100
Cycle 1 time: 786
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1054
Cycle 1 time: 699
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 953
Cycle 1 time: 717
Cycle 2 time: 233
Cycle 0 time: 19
RW cycle time: 969
Cycle 1 time: 930
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1191
Cycle 1 time: 709
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 968
Cycle 1 time: 715
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 977
Cycle 1 time: 851
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 993
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1255
Cycle 1 time: 777
clock 2091046 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 41691 | nb_rw_cycle_counter 13896 | nb_inter_pic_trame_counter 41690
Cycle 2 time: 246
Cycle 0 time: 13
RW cycle time: 1036
Cycle 1 time: 854
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1119
Cycle 1 time: 1123
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1386
Cycle 1 time: 708
Cycle 2 time: 227
Cycle 0 time: 17
RW cycle time: 952
Cycle 1 time: 798
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1054
Cycle 1 time: 855
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1120
Cycle 1 time: 707
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 962
Cycle 1 time: 925
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1185
Cycle 1 time: 1348
Cycle 2 time: 300
Cycle 0 time: 16
RW cycle time: 1664
Cycle 1 time: 859
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1124
Cycle 1 time: 1050
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1306
Cycle 1 time: 924
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1181
Cycle 1 time: 1523
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1792
Cycle 1 time: 1076
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1331
Cycle 1 time: 788
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1055
Cycle 1 time: 843
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1101
Cycle 1 time: 1142
Cycle 2 time: 258
Cycle 0 time: 18
RW cycle time: 1418
clock 2093106 ms | mcu 0 | user time 825 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 41741 | nb_rw_cycle_counter 13913 | nb_inter_pic_trame_counter 41740
Cycle 1 time: 831
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1087
Cycle 1 time: 1125
Cycle 2 time: 266
Cycle 0 time: 16
RW cycle time: 1407
Cycle 1 time: 1388
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1646
Cycle 1 time: 988
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 1058
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1316
Cycle 1 time: 715
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 974
Cycle 1 time: 716
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 980
Cycle 1 time: 847
Cycle 2 time: 257
Cycle 0 time: 21
RW cycle time: 1125
Cycle 1 time: 940
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1208
Cycle 1 time: 872
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1128
Cycle 1 time: 994
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1254
Cycle 1 time: 993
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1262
Cycle 1 time: 720
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 981
Cycle 1 time: 763
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1024
Cycle 1 time: 776
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1034
Cycle 1 time: 789
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1046
Cycle 1 time: 922
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1188
clock 2095112 ms | mcu 0 | user time 983 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 41792 | nb_rw_cycle_counter 13930 | nb_inter_pic_trame_counter 41791
Cycle 1 time: 989
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1246
Cycle 1 time: 1059
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1315
Cycle 1 time: 790
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1053
Cycle 1 time: 843
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1111
Cycle 1 time: 705
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 972
Cycle 1 time: 980
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1243
Cycle 1 time: 779
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 1061
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1323
Cycle 1 time: 1133
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1395
Cycle 1 time: 1054
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1315
Cycle 1 time: 1195
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1448
Cycle 1 time: 928
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1194
Cycle 1 time: 911
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1163
Cycle 1 time: 929
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1188
Cycle 1 time: 1129
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1388
Cycle 1 time: 991
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1249
Cycle 1 time: 792
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1054
clock 2097181 ms | mcu 0 | user time 978 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 41843 | nb_rw_cycle_counter 13947 | nb_inter_pic_trame_counter 41842
Cycle 1 time: 984
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1233
Cycle 1 time: 792
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1054
Cycle 1 time: 644
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 894
Cycle 1 time: 925
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1181
Cycle 1 time: 930
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1197
Cycle 1 time: 978
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1246
Cycle 1 time: 913
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1172
Cycle 1 time: 1081
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1341
Cycle 1 time: 1298
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1561
Cycle 1 time: 933
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1192
Cycle 1 time: 784
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1045
Cycle 1 time: 1197
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1455
Cycle 1 time: 929
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1191
Cycle 1 time: 844
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1105
Cycle 1 time: 781
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1042
Cycle 1 time: 778
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 1069
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1332
clock 2099223 ms | mcu 0 | user time 1116 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 41894 | nb_rw_cycle_counter 13964 | nb_inter_pic_trame_counter 41893
Cycle 1 time: 1122
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1374
Cycle 1 time: 1064
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1333
Cycle 1 time: 985
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1249
Cycle 1 time: 986
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1247
Cycle 1 time: 916
Cycle 2 time: 256
Cycle 0 time: 19
RW cycle time: 1191
Cycle 1 time: 1047
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1303
Cycle 1 time: 921
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 1203
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1461
Cycle 1 time: 927
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1191
Cycle 1 time: 981
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 1065
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1329
Cycle 1 time: 984
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1249
Cycle 1 time: 1127
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1384
Cycle 1 time: 924
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1181
Cycle 1 time: 781
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1045
Cycle 1 time: 831
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1093
clock 2101237 ms | mcu 0 | user time 1214 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 41942 | nb_rw_cycle_counter 13980 | nb_inter_pic_trame_counter 41941
Cycle 1 time: 1220
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1482
Cycle 1 time: 913
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1171
Cycle 1 time: 1522
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1788
Cycle 1 time: 800
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1066
Cycle 1 time: 984
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 1063
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1329
Cycle 1 time: 977
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1235
Cycle 1 time: 783
Cycle 2 time: 252
Cycle 0 time: 21
RW cycle time: 1056
Cycle 1 time: 909
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1162
Cycle 1 time: 2154
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 2405
Cycle 1 time: 1296
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1552
Cycle 1 time: 994
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1257
Cycle 1 time: 782
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 718
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 976
Cycle 1 time: 920
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 1066
clock 2103241 ms | mcu 0 | user time 246 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 41988 | nb_rw_cycle_counter 13995 | nb_inter_pic_trame_counter 41987
Cycle 2 time: 253
Cycle 0 time: 13
RW cycle time: 1332
Cycle 1 time: 978
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1240
Cycle 1 time: 920
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 993
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1263
Cycle 1 time: 976
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1235
Cycle 1 time: 1206
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1468
Cycle 1 time: 718
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 986
Cycle 1 time: 1043
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1302
Cycle 1 time: 845
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 1057
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1314
Cycle 1 time: 927
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1184
Cycle 1 time: 784
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1049
Cycle 1 time: 1054
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1311
Cycle 1 time: 714
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 978
Cycle 1 time: 777
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1040
Cycle 1 time: 1057
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1323
Cycle 1 time: 1055
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1321
clock 2105271 ms | mcu 0 | user time 982 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 42038 | nb_rw_cycle_counter 14012 | nb_inter_pic_trame_counter 42037
Cycle 1 time: 988
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 1253
Cycle 1 time: 628
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 893
Cycle 1 time: 990
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1260
Cycle 1 time: 914
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1174
Cycle 1 time: 913
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1173
Cycle 1 time: 993
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 1258
Cycle 1 time: 775
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1032
Cycle 1 time: 994
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1248
Cycle 1 time: 933
Cycle 2 time: 247
Cycle 0 time: 23
RW cycle time: 1203
Cycle 1 time: 973
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1239
Cycle 1 time: 1052
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1310
Cycle 1 time: 715
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 973
Cycle 1 time: 1131
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1388
Cycle 1 time: 1201
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1460
Cycle 1 time: 994
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1258
Cycle 1 time: 984
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1248
Cycle 1 time: 982
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1240
clock 2107334 ms | mcu 0 | user time 997 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 42089 | nb_rw_cycle_counter 14029 | nb_inter_pic_trame_counter 42088
Cycle 1 time: 1003
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1271
Cycle 1 time: 1113
Cycle 2 time: 247
Cycle 0 time: 23
RW cycle time: 1383
Cycle 1 time: 775
Cycle 2 time: 251
Cycle 0 time: 21
RW cycle time: 1047
Cycle 1 time: 629
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 897
Cycle 1 time: 1149
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1418
Cycle 1 time: 739
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1004
Cycle 1 time: 848
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1115
Cycle 1 time: 774
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1035
Cycle 1 time: 923
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1189
Cycle 1 time: 1120
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1379
Cycle 1 time: 982
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1247
Cycle 1 time: 932
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1199
Cycle 1 time: 977
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1243
Cycle 1 time: 1122
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1384
Cycle 1 time: 990
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1258
Cycle 1 time: 1121
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1388
Cycle 1 time: 1051
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1308
clock 2109444 ms | mcu 0 | user time 1337 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 42140 | nb_rw_cycle_counter 14046 | nb_inter_pic_trame_counter 42139
Cycle 1 time: 1343
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1600
Cycle 1 time: 1065
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1331
Cycle 1 time: 840
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1110
Cycle 1 time: 1188
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1452
Cycle 1 time: 848
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1114
Cycle 1 time: 1057
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1326
Cycle 1 time: 837
Cycle 2 time: 256
Cycle 0 time: 19
RW cycle time: 1112
Cycle 1 time: 973
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1232
Cycle 1 time: 784
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1040
Cycle 1 time: 1146
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1416
Cycle 1 time: 690
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 952
Cycle 1 time: 918
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1177
Cycle 1 time: 713
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 977
Cycle 1 time: 916
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1177
Cycle 1 time: 920
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1186
Cycle 1 time: 708
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 963
Cycle 1 time: 1199
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1457
clock 2111487 ms | mcu 0 | user time 1137 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 42191 | nb_rw_cycle_counter 14063 | nb_inter_pic_trame_counter 42190
Cycle 1 time: 1143
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1399
Cycle 1 time: 1055
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1323
Cycle 1 time: 1046
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1309
Cycle 1 time: 988
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1244
Cycle 1 time: 857
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 853
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 840
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1099
Cycle 1 time: 1077
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1340
Cycle 1 time: 1051
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1313
Cycle 1 time: 1051
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1315
Cycle 1 time: 926
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1190
Cycle 1 time: 918
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1177
Cycle 1 time: 920
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1182
Cycle 1 time: 919
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1175
Cycle 1 time: 1201
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1457
Cycle 1 time: 1692
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1957
clock 2113541 ms | mcu 0 | user time 979 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 42239 | nb_rw_cycle_counter 14079 | nb_inter_pic_trame_counter 42238
Cycle 1 time: 986
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1240
Cycle 1 time: 920
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1185
Cycle 1 time: 992
Cycle 2 time: 247
Cycle 0 time: 23
RW cycle time: 1262
Cycle 1 time: 839
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1101
Cycle 1 time: 918
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1176
Cycle 1 time: 921
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1185
Cycle 1 time: 980
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1233
Cycle 1 time: 1000
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1260
Cycle 1 time: 1130
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1384
Cycle 1 time: 788
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1055
Cycle 1 time: 849
Cycle 2 time: 272
Cycle 0 time: 23
RW cycle time: 1144
Cycle 1 time: 1088
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1353
Cycle 1 time: 959
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1215
Cycle 1 time: 1090
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1354
Cycle 1 time: 1053
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1312
Cycle 1 time: 786
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 706
Cycle 2 time: 234
Cycle 0 time: 20
RW cycle time: 960
clock 2115562 ms | mcu 0 | user time 717 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 42290 | nb_rw_cycle_counter 14096 | nb_inter_pic_trame_counter 42289
Cycle 1 time: 723
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 700
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 956
Cycle 1 time: 857
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1120
Cycle 1 time: 1061
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1317
Cycle 1 time: 917
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1182
Cycle 1 time: 639
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 896
Cycle 1 time: 996
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1262
Cycle 1 time: 1122
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1391
Cycle 1 time: 1048
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1312
Cycle 1 time: 848
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1108
Cycle 1 time: 1058
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1308
Cycle 1 time: 937
Cycle 2 time: 259
Cycle 0 time: 22
RW cycle time: 1218
Cycle 1 time: 828
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1091
Cycle 1 time: 914
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 1186
Cycle 1 time: 700
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 954
Cycle 1 time: 856
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 781
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 1052
Cycle 1 time: 1186
clock 2117579 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 42342 | nb_rw_cycle_counter 14113 | nb_inter_pic_trame_counter 42341
Cycle 2 time: 245
Cycle 0 time: 14
RW cycle time: 1445
Cycle 1 time: 1267
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1529
Cycle 1 time: 712
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 978
Cycle 1 time: 985
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1252
Cycle 1 time: 1066
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1338
Cycle 1 time: 1042
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1302
Cycle 1 time: 1267
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1530
Cycle 1 time: 1196
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1463
Cycle 1 time: 980
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1233
Cycle 1 time: 1070
Cycle 2 time: 272
Cycle 0 time: 18
RW cycle time: 1360
Cycle 1 time: 1101
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1361
Cycle 1 time: 1117
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1372
Cycle 1 time: 858
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1124
Cycle 1 time: 910
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1173
Cycle 1 time: 1196
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1451
Cycle 1 time: 788
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1053
clock 2119624 ms | mcu 0 | user time 916 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 42389 | nb_rw_cycle_counter 14129 | nb_inter_pic_trame_counter 42388
Cycle 1 time: 922
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1189
Cycle 1 time: 768
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1023
Cycle 1 time: 923
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1193
Cycle 1 time: 776
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 989
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1261
Cycle 1 time: 975
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1237
Cycle 1 time: 1066
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1329
Cycle 1 time: 988
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1252
Cycle 1 time: 1191
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1449
Cycle 1 time: 1054
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1311
Cycle 1 time: 986
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1248
Cycle 1 time: 787
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 709
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 958
Cycle 1 time: 863
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 1073
Cycle 2 time: 261
Cycle 0 time: 19
RW cycle time: 1353
Cycle 1 time: 964
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1228
Cycle 1 time: 1051
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1321
clock 2121672 ms | mcu 0 | user time 838 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 42440 | nb_rw_cycle_counter 14146 | nb_inter_pic_trame_counter 42439
Cycle 1 time: 844
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1101
Cycle 1 time: 982
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1244
Cycle 1 time: 994
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1253
Cycle 1 time: 1072
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 1343
Cycle 1 time: 816
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1077
Cycle 1 time: 796
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1043
Cycle 1 time: 861
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1123
Cycle 1 time: 1266
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1531
Cycle 1 time: 777
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1035
Cycle 1 time: 924
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1182
Cycle 1 time: 992
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1258
Cycle 1 time: 843
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1099
Cycle 1 time: 857
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1121
Cycle 1 time: 1125
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1385
Cycle 1 time: 990
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1246
Cycle 1 time: 1339
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1603
Cycle 1 time: 853
Cycle 2 time: 264
Cycle 0 time: 16
RW cycle time: 1133
clock 2123766 ms | mcu 0 | user time 994 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 42491 | nb_rw_cycle_counter 14163 | nb_inter_pic_trame_counter 42490
Cycle 1 time: 1001
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1250
Cycle 1 time: 755
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1011
Cycle 1 time: 855
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 840
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1103
Cycle 1 time: 1003
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1260
Cycle 1 time: 992
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1250
Cycle 1 time: 1049
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1305
Cycle 1 time: 1080
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1345
Cycle 1 time: 1051
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1310
Cycle 1 time: 989
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1242
Cycle 1 time: 1004
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1260
Cycle 1 time: 1058
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1309
Cycle 1 time: 937
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1196
Cycle 1 time: 1123
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1381
Cycle 1 time: 922
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1177
Cycle 1 time: 995
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1251
Cycle 1 time: 778
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1041
clock 2125833 ms | mcu 0 | user time 864 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 42542 | nb_rw_cycle_counter 14180 | nb_inter_pic_trame_counter 42541
Cycle 1 time: 870
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1135
Cycle 1 time: 971
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1226
Cycle 1 time: 930
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1189
Cycle 1 time: 778
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1043
Cycle 1 time: 913
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1171
Cycle 1 time: 1133
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1391
Cycle 1 time: 992
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1252
Cycle 1 time: 921
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1178
Cycle 1 time: 920
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1177
Cycle 1 time: 1206
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1470
Cycle 1 time: 707
Cycle 2 time: 231
Cycle 0 time: 21
RW cycle time: 959
Cycle 1 time: 928
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1183
Cycle 1 time: 926
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1182
Cycle 1 time: 714
Cycle 2 time: 346
Cycle 0 time: 18
RW cycle time: 1078
Cycle 1 time: 1105
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 1375
Cycle 1 time: 905
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1162
Cycle 1 time: 1055
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1310
clock 2127887 ms | mcu 0 | user time 925 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 42593 | nb_rw_cycle_counter 14197 | nb_inter_pic_trame_counter 42592
Cycle 1 time: 931
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1187
Cycle 1 time: 786
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1052
Cycle 1 time: 980
Cycle 2 time: 310
Cycle 0 time: 20
RW cycle time: 1310
Cycle 1 time: 1059
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1313
Cycle 1 time: 996
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1249
Cycle 1 time: 1134
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1387
Cycle 1 time: 789
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 926
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1184
Cycle 1 time: 920
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1189
Cycle 1 time: 635
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 904
Cycle 1 time: 961
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1218
Cycle 1 time: 1928
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2188
Cycle 1 time: 908
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 920
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 920
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1175
Cycle 1 time: 993
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 840
clock 2129903 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 42642 | nb_rw_cycle_counter 14213 | nb_inter_pic_trame_counter 42641
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1103
Cycle 1 time: 1140
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1395
Cycle 1 time: 844
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 718
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 974
Cycle 1 time: 996
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1260
Cycle 1 time: 909
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 788
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1049
Cycle 1 time: 1100
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1365
Cycle 1 time: 875
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1134
Cycle 1 time: 915
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 1053
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1308
Cycle 1 time: 1084
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1339
Cycle 1 time: 1133
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1393
Cycle 1 time: 1200
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1457
Cycle 1 time: 857
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1123
Cycle 1 time: 930
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1188
Cycle 1 time: 1181
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 1430
clock 2132027 ms | mcu 0 | user time 1354 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 42692 | nb_rw_cycle_counter 14230 | nb_inter_pic_trame_counter 42691
Cycle 1 time: 1360
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1623
Cycle 1 time: 1042
Cycle 2 time: 272
Cycle 0 time: 18
RW cycle time: 1332
Cycle 1 time: 963
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1227
Cycle 1 time: 1264
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1529
Cycle 1 time: 731
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 991
Cycle 1 time: 1244
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1505
Cycle 1 time: 849
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 747
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1004
Cycle 1 time: 1679
Cycle 2 time: 264
Cycle 0 time: 19
RW cycle time: 1962
Cycle 1 time: 1293
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1549
Cycle 1 time: 1065
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1320
Cycle 1 time: 1550
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1813
Cycle 1 time: 1214
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1476
Cycle 1 time: 1035
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1301
Cycle 1 time: 1054
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1314
clock 2134096 ms | mcu 0 | user time 997 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 42737 | nb_rw_cycle_counter 14245 | nb_inter_pic_trame_counter 42736
Cycle 1 time: 1003
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1263
Cycle 1 time: 1048
Cycle 2 time: 251
Cycle 0 time: 21
RW cycle time: 1320
Cycle 1 time: 976
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1233
Cycle 1 time: 994
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1259
Cycle 1 time: 1130
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1388
Cycle 1 time: 932
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1201
Cycle 1 time: 1106
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1365
Cycle 1 time: 920
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 919
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1179
Cycle 1 time: 1063
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1329
Cycle 1 time: 771
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1027
Cycle 1 time: 1551
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1809
Cycle 1 time: 855
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 1058
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1320
Cycle 1 time: 992
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 1263
Cycle 1 time: 908
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 1181
clock 2136130 ms | mcu 0 | user time 904 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 42785 | nb_rw_cycle_counter 14261 | nb_inter_pic_trame_counter 42784
Cycle 1 time: 910
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1168
Cycle 1 time: 779
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1046
Cycle 1 time: 780
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1048
Cycle 1 time: 1118
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1379
Cycle 1 time: 917
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 914
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1186
Cycle 1 time: 912
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1173
Cycle 1 time: 1058
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1316
Cycle 1 time: 855
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1122
Cycle 1 time: 840
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1096
Cycle 1 time: 996
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1265
Cycle 1 time: 981
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1247
Cycle 1 time: 845
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 985
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1249
Cycle 1 time: 847
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1108
Cycle 1 time: 992
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1247
Cycle 1 time: 924
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 718
clock 2138148 ms | mcu 0 | user time 250 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 42837 | nb_rw_cycle_counter 14278 | nb_inter_pic_trame_counter 42836
Cycle 2 time: 257
Cycle 0 time: 13
RW cycle time: 988
Cycle 1 time: 985
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1245
Cycle 1 time: 998
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1257
Cycle 1 time: 1186
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1447
Cycle 1 time: 924
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1185
Cycle 1 time: 778
Cycle 2 time: 254
Cycle 0 time: 17
RW cycle time: 1049
Cycle 1 time: 838
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1106
Cycle 1 time: 984
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1245
Cycle 1 time: 781
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1035
Cycle 1 time: 1028
Cycle 2 time: 232
Cycle 0 time: 20
RW cycle time: 1280
Cycle 1 time: 690
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 957
Cycle 1 time: 981
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1244
Cycle 1 time: 987
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1244
Cycle 1 time: 784
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 721
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 993
Cycle 1 time: 974
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1239
Cycle 1 time: 1055
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1321
clock 2140157 ms | mcu 0 | user time 1189 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 42887 | nb_rw_cycle_counter 14295 | nb_inter_pic_trame_counter 42886
Cycle 1 time: 1196
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1450
Cycle 1 time: 1787
Cycle 2 time: 254
Cycle 0 time: 19
RW cycle time: 2060
Cycle 1 time: 1225
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1480
Cycle 1 time: 858
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1122
Cycle 1 time: 682
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 948
Cycle 1 time: 1004
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1264
Cycle 1 time: 1078
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1340
Cycle 1 time: 790
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1049
Cycle 1 time: 1059
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1317
Cycle 1 time: 855
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1121
Cycle 1 time: 958
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1215
Cycle 1 time: 1272
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1533
Cycle 1 time: 1196
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1457
Cycle 1 time: 1063
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1324
Cycle 1 time: 1061
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1327
Cycle 1 time: 905
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1164
clock 2142261 ms | mcu 0 | user time 1057 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 42935 | nb_rw_cycle_counter 14311 | nb_inter_pic_trame_counter 42934
Cycle 1 time: 1063
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1318
Cycle 1 time: 927
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1196
Cycle 1 time: 1116
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1371
Cycle 1 time: 1069
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1333
Cycle 1 time: 1122
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1387
Cycle 1 time: 642
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 909
Cycle 1 time: 699
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 956
Cycle 1 time: 1065
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1328
Cycle 1 time: 1125
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1381
Cycle 1 time: 991
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1246
Cycle 1 time: 1203
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1468
Cycle 1 time: 778
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1040
Cycle 1 time: 1063
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1329
Cycle 1 time: 770
Cycle 2 time: 262
Cycle 0 time: 19
RW cycle time: 1051
Cycle 1 time: 1052
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1313
Cycle 1 time: 769
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1036
Cycle 1 time: 705
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 971
clock 2144289 ms | mcu 0 | user time 702 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 42986 | nb_rw_cycle_counter 14328 | nb_inter_pic_trame_counter 42985
Cycle 1 time: 708
Cycle 2 time: 251
Cycle 0 time: 23
RW cycle time: 982
Cycle 1 time: 903
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 1134
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1401
Cycle 1 time: 638
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 900
Cycle 1 time: 918
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1187
Cycle 1 time: 910
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1180
Cycle 1 time: 909
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 778
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1038
Cycle 1 time: 920
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 917
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 991
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1251
Cycle 1 time: 992
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 1253
Cycle 1 time: 987
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1251
Cycle 1 time: 848
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 908
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1170
Cycle 1 time: 1059
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1323
Cycle 1 time: 849
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1116
clock 2146289 ms | mcu 0 | user time 843 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 43037 | nb_rw_cycle_counter 14345 | nb_inter_pic_trame_counter 43036
Cycle 1 time: 849
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1116
Cycle 1 time: 769
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1035
Cycle 1 time: 768
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1029
Cycle 1 time: 1088
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1351
Cycle 1 time: 1102
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1365
Cycle 1 time: 919
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1184
Cycle 1 time: 1055
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1316
Cycle 1 time: 1059
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1319
Cycle 1 time: 1009
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1272
Cycle 1 time: 828
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1092
Cycle 1 time: 1268
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1534
Cycle 1 time: 841
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 991
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1261
Cycle 1 time: 905
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1170
Cycle 1 time: 917
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1172
Cycle 1 time: 1201
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1459
Cycle 1 time: 1060
clock 2148313 ms | mcu 0 | user time 250 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 43086 | nb_rw_cycle_counter 14361 | nb_inter_pic_trame_counter 43085
Cycle 2 time: 257
Cycle 0 time: 14
RW cycle time: 1331
Cycle 1 time: 805
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 951
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1210
Cycle 1 time: 716
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 974
Cycle 1 time: 782
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1050
Cycle 1 time: 914
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1175
Cycle 1 time: 1683
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1940
Cycle 1 time: 928
Cycle 2 time: 271
Cycle 0 time: 16
RW cycle time: 1215
Cycle 1 time: 1384
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1652
Cycle 1 time: 1186
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1444
Cycle 1 time: 917
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1174
Cycle 1 time: 1064
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1323
Cycle 1 time: 989
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1251
Cycle 1 time: 850
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 1139
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 1408
Cycle 1 time: 838
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1094
Cycle 1 time: 721
clock 2150320 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 43134 | nb_rw_cycle_counter 14377 | nb_inter_pic_trame_counter 43133
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 982
Cycle 1 time: 1055
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 1321
Cycle 1 time: 978
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 995
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1255
Cycle 1 time: 1786
Cycle 2 time: 307
Cycle 0 time: 16
RW cycle time: 2109
Cycle 1 time: 1410
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1666
Cycle 1 time: 1411
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1673
Cycle 1 time: 752
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1011
Cycle 1 time: 1468
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1727
Cycle 1 time: 1484
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1745
Cycle 1 time: 996
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1258
Cycle 1 time: 1118
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1379
Cycle 1 time: 778
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1034
Cycle 1 time: 857
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 855
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1112
clock 2152364 ms | mcu 0 | user time 784 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 43178 | nb_rw_cycle_counter 14392 | nb_inter_pic_trame_counter 43177
Cycle 1 time: 790
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 1005
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1263
Cycle 1 time: 1040
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1301
Cycle 1 time: 918
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1176
Cycle 1 time: 857
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1125
Cycle 1 time: 1066
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1325
Cycle 1 time: 1254
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1516
Cycle 1 time: 917
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1176
Cycle 1 time: 1059
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1317
Cycle 1 time: 1064
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1332
Cycle 1 time: 846
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 1057
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1320
Cycle 1 time: 847
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1106
Cycle 1 time: 782
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1043
Cycle 1 time: 924
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1191
Cycle 1 time: 909
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1173
clock 2154371 ms | mcu 0 | user time 1326 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 43226 | nb_rw_cycle_counter 14408 | nb_inter_pic_trame_counter 43225
Cycle 1 time: 1332
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1590
Cycle 1 time: 973
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1230
Cycle 1 time: 1152
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1417
Cycle 1 time: 1059
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1322
Cycle 1 time: 776
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1039
Cycle 1 time: 1147
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1409
Cycle 1 time: 1367
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1626
Cycle 1 time: 1352
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1605
Cycle 1 time: 928
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1188
Cycle 1 time: 852
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 855
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1118
Cycle 1 time: 922
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1185
Cycle 1 time: 738
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 994
Cycle 1 time: 888
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1146
Cycle 1 time: 1038
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1307
Cycle 1 time: 1250
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1508
clock 2156417 ms | mcu 0 | user time 998 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 43274 | nb_rw_cycle_counter 14424 | nb_inter_pic_trame_counter 43273
Cycle 1 time: 1004
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1260
Cycle 1 time: 803
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 786
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 846
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1097
Cycle 1 time: 1002
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1256
Cycle 1 time: 719
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 981
Cycle 1 time: 780
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1045
Cycle 1 time: 981
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1232
Cycle 1 time: 794
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 1062
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1315
Cycle 1 time: 1142
Cycle 2 time: 263
Cycle 0 time: 16
RW cycle time: 1421
Cycle 1 time: 992
Cycle 2 time: 255
Cycle 0 time: 19
RW cycle time: 1266
Cycle 1 time: 749
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1014
Cycle 1 time: 907
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1172
Cycle 1 time: 775
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1032
Cycle 1 time: 994
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1263
Cycle 1 time: 981
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1235
Cycle 1 time: 858
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1116
clock 2158517 ms | mcu 0 | user time 1128 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 43328 | nb_rw_cycle_counter 14442 | nb_inter_pic_trame_counter 43327
Cycle 1 time: 1134
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1393
Cycle 1 time: 847
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 855
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 1055
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1311
Cycle 1 time: 926
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1187
Cycle 1 time: 849
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 1062
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1319
Cycle 1 time: 857
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1122
Cycle 1 time: 911
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1168
Cycle 1 time: 715
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 975
Cycle 1 time: 992
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1248
Cycle 1 time: 852
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 993
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1250
Cycle 1 time: 976
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1234
Cycle 1 time: 943
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1200
Cycle 1 time: 500
Cycle 2 time: 280
Cycle 0 time: 19
RW cycle time: 799
Cycle 1 time: 1093
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1349
Cycle 1 time: 913
clock 2160519 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 43380 | nb_rw_cycle_counter 14459 | nb_inter_pic_trame_counter 43379
Cycle 2 time: 245
Cycle 0 time: 13
RW cycle time: 1171
Cycle 1 time: 1069
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1329
Cycle 1 time: 646
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 913
Cycle 1 time: 988
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1254
Cycle 1 time: 971
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1231
Cycle 1 time: 789
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1047
Cycle 1 time: 975
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1239
Cycle 1 time: 736
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1000
Cycle 1 time: 1032
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1283
Cycle 1 time: 802
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 1201
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1459
Cycle 1 time: 854
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 914
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1182
Cycle 1 time: 914
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1176
Cycle 1 time: 1059
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1325
Cycle 1 time: 915
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1178
Cycle 1 time: 643
Cycle 2 time: 269
Cycle 0 time: 20
RW cycle time: 932
Cycle 1 time: 964
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1230
clock 2162613 ms | mcu 0 | user time 973 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 43433 | nb_rw_cycle_counter 14477 | nb_inter_pic_trame_counter 43432
Cycle 1 time: 979
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1242
Cycle 1 time: 707
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 976
Cycle 1 time: 910
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1177
Cycle 1 time: 985
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1251
Cycle 1 time: 1193
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1457
Cycle 1 time: 983
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1239
Cycle 1 time: 924
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1183
Cycle 1 time: 1063
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1326
Cycle 1 time: 708
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 958
Cycle 1 time: 860
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1126
Cycle 1 time: 914
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1176
Cycle 1 time: 779
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1041
Cycle 1 time: 919
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1190
Cycle 1 time: 912
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1178
Cycle 1 time: 1053
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1312
Cycle 1 time: 1130
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1400
Cycle 1 time: 993
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1259
clock 2164641 ms | mcu 0 | user time 758 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 43484 | nb_rw_cycle_counter 14494 | nb_inter_pic_trame_counter 43483
Cycle 1 time: 764
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1024
Cycle 1 time: 779
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1033
Cycle 1 time: 783
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1044
Cycle 1 time: 989
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1252
Cycle 1 time: 854
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 992
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1251
Cycle 1 time: 645
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 907
Cycle 1 time: 857
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 1116
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1376
Cycle 1 time: 995
Cycle 2 time: 254
Cycle 0 time: 20
RW cycle time: 1269
Cycle 1 time: 905
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1172
Cycle 1 time: 845
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1112
Cycle 1 time: 841
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1102
Cycle 1 time: 849
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1111
Cycle 1 time: 920
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1179
Cycle 1 time: 782
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1051
Cycle 1 time: 1116
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1374
Cycle 1 time: 993
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1246
clock 2166740 ms | mcu 0 | user time 1012 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 43538 | nb_rw_cycle_counter 14512 | nb_inter_pic_trame_counter 43537
Cycle 1 time: 1018
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1284
Cycle 1 time: 896
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1160
Cycle 1 time: 848
Cycle 2 time: 256
Cycle 0 time: 18
RW cycle time: 1122
Cycle 1 time: 558
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 818
Cycle 1 time: 850
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1117
Cycle 1 time: 845
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1104
Cycle 1 time: 778
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 854
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 866
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 997
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1252
Cycle 1 time: 1063
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1322
Cycle 1 time: 782
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1035
Cycle 1 time: 996
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1252
Cycle 1 time: 1252
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1505
Cycle 1 time: 1292
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1548
Cycle 1 time: 1066
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1320
Cycle 1 time: 997
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1264
clock 2168789 ms | mcu 0 | user time 1139 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 43589 | nb_rw_cycle_counter 14529 | nb_inter_pic_trame_counter 43588
Cycle 1 time: 1145
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1407
Cycle 1 time: 800
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1070
Cycle 1 time: 867
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1134
Cycle 1 time: 913
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1169
Cycle 1 time: 922
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 855
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 915
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1181
Cycle 1 time: 1122
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1386
Cycle 1 time: 918
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1178
Cycle 1 time: 920
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1179
Cycle 1 time: 989
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1247
Cycle 1 time: 648
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 911
Cycle 1 time: 708
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 968
Cycle 1 time: 990
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1248
Cycle 1 time: 991
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1246
Cycle 1 time: 659
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 920
Cycle 1 time: 1047
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1310
Cycle 1 time: 1057
clock 2170790 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 43641 | nb_rw_cycle_counter 14546 | nb_inter_pic_trame_counter 43640
Cycle 2 time: 248
Cycle 0 time: 13
RW cycle time: 1318
Cycle 1 time: 849
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 924
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1184
Cycle 1 time: 988
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1256
Cycle 1 time: 916
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1180
Cycle 1 time: 916
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1179
Cycle 1 time: 917
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1174
Cycle 1 time: 854
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 1063
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1324
Cycle 1 time: 1169
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1428
Cycle 1 time: 1065
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1323
Cycle 1 time: 1087
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1353
Cycle 1 time: 1021
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1274
Cycle 1 time: 817
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1078
Cycle 1 time: 714
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 970
Cycle 1 time: 929
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1195
Cycle 1 time: 776
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 1048
clock 2172807 ms | mcu 0 | user time 971 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 43691 | nb_rw_cycle_counter 14563 | nb_inter_pic_trame_counter 43690
Cycle 1 time: 977
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1237
Cycle 1 time: 848
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1104
Cycle 1 time: 784
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1052
Cycle 1 time: 981
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1250
Cycle 1 time: 1070
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1330
Cycle 1 time: 1040
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1307
Cycle 1 time: 781
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 1093
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1361
Cycle 1 time: 864
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 927
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1185
Cycle 1 time: 714
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 977
Cycle 1 time: 1056
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1318
Cycle 1 time: 779
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1040
Cycle 1 time: 520
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 778
Cycle 1 time: 954
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1208
Cycle 1 time: 1160
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1422
Cycle 1 time: 914
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1182
Cycle 1 time: 912
clock 2174817 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 43743 | nb_rw_cycle_counter 14580 | nb_inter_pic_trame_counter 43742
Cycle 2 time: 246
Cycle 0 time: 13
RW cycle time: 1171
Cycle 1 time: 921
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1182
Cycle 1 time: 782
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1049
Cycle 1 time: 844
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1106
Cycle 1 time: 964
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1229
Cycle 1 time: 1012
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1284
Cycle 1 time: 767
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1024
Cycle 1 time: 783
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1050
Cycle 1 time: 713
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 979
Cycle 1 time: 839
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1094
Cycle 1 time: 923
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 992
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1249
Cycle 1 time: 926
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1188
Cycle 1 time: 921
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 849
Cycle 2 time: 239
Cycle 0 time: 23
RW cycle time: 1111
Cycle 1 time: 707
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 964
Cycle 1 time: 865
Cycle 2 time: 234
Cycle 0 time: 20
RW cycle time: 1119
Cycle 1 time: 917
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1179
Cycle 1 time: 643
clock 2176824 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 43797 | nb_rw_cycle_counter 14598 | nb_inter_pic_trame_counter 43796
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 900
Cycle 1 time: 504
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 770
Cycle 1 time: 571
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 827
Cycle 1 time: 854
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1125
Cycle 1 time: 841
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1107
Cycle 1 time: 912
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1174
Cycle 1 time: 779
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1038
Cycle 1 time: 991
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1261
Cycle 1 time: 1048
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1307
Cycle 1 time: 932
Cycle 2 time: 277
Cycle 0 time: 20
RW cycle time: 1229
Cycle 1 time: 945
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1208
Cycle 1 time: 922
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 1183
Cycle 1 time: 1015
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1276
Cycle 1 time: 1011
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1277
Cycle 1 time: 862
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 798
Cycle 2 time: 250
Cycle 0 time: 15
RW cycle time: 1063
Cycle 1 time: 1160
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1422
Cycle 1 time: 807
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1070
clock 2178849 ms | mcu 0 | user time 779 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 43850 | nb_rw_cycle_counter 14616 | nb_inter_pic_trame_counter 43849
Cycle 1 time: 785
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1053
Cycle 1 time: 838
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 841
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1097
Cycle 1 time: 785
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1044
Cycle 1 time: 924
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 1061
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1317
Cycle 1 time: 649
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 905
Cycle 1 time: 1350
Cycle 2 time: 258
Cycle 0 time: 19
RW cycle time: 1627
Cycle 1 time: 829
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1091
Cycle 1 time: 987
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1250
Cycle 1 time: 848
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 914
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1172
Cycle 1 time: 844
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1099
Cycle 1 time: 867
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 997
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1257
Cycle 1 time: 865
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1134
Cycle 1 time: 1105
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1372
Cycle 1 time: 704
clock 2180857 ms | mcu 0 | user time 231 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 43902 | nb_rw_cycle_counter 14633 | nb_inter_pic_trame_counter 43901
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 958
Cycle 1 time: 1432
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1695
Cycle 1 time: 1424
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1684
Cycle 1 time: 1094
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1361
Cycle 1 time: 1127
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1394
Cycle 1 time: 838
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1103
Cycle 1 time: 985
Cycle 2 time: 239
Cycle 0 time: 22
RW cycle time: 1246
Cycle 1 time: 916
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 984
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1252
Cycle 1 time: 844
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 1424
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1684
Cycle 1 time: 1277
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1542
Cycle 1 time: 1082
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1342
Cycle 1 time: 1005
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1264
Cycle 1 time: 1131
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1387
clock 2182869 ms | mcu 0 | user time 852 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 43946 | nb_rw_cycle_counter 14648 | nb_inter_pic_trame_counter 43945
Cycle 1 time: 858
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 716
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 975
Cycle 1 time: 1172
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1430
Cycle 1 time: 999
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1263
Cycle 1 time: 1005
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1264
Cycle 1 time: 714
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 977
Cycle 1 time: 622
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 880
Cycle 1 time: 1640
Cycle 2 time: 273
Cycle 0 time: 23
RW cycle time: 1936
Cycle 1 time: 1562
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1815
Cycle 1 time: 1081
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1341
Cycle 1 time: 995
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1256
Cycle 1 time: 771
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1033
Cycle 1 time: 924
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1189
Cycle 1 time: 842
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1101
Cycle 1 time: 1130
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1401
Cycle 1 time: 982
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1241
clock 2184939 ms | mcu 0 | user time 1338 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 43994 | nb_rw_cycle_counter 14664 | nb_inter_pic_trame_counter 43993
Cycle 1 time: 1344
Cycle 2 time: 259
Cycle 0 time: 23
RW cycle time: 1626
Cycle 1 time: 1028
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1289
Cycle 1 time: 1040
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1300
Cycle 1 time: 1007
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1266
Cycle 1 time: 1061
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1321
Cycle 1 time: 913
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1167
Cycle 1 time: 862
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 925
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1179
Cycle 1 time: 1013
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1271
Cycle 1 time: 1205
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1461
Cycle 1 time: 1110
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1368
Cycle 1 time: 1061
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1318
Cycle 1 time: 786
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1043
Cycle 1 time: 1061
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1316
Cycle 1 time: 1068
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1333
Cycle 1 time: 705
Cycle 2 time: 232
Cycle 0 time: 19
RW cycle time: 956
Cycle 1 time: 859
clock 2186948 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 44043 | nb_rw_cycle_counter 14680 | nb_inter_pic_trame_counter 44042
Cycle 2 time: 247
Cycle 0 time: 14
RW cycle time: 1120
Cycle 1 time: 921
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1175
Cycle 1 time: 1410
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1671
Cycle 1 time: 853
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 1060
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1315
Cycle 1 time: 926
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1186
Cycle 1 time: 929
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1199
Cycle 1 time: 490
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 740
Cycle 1 time: 857
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1121
Cycle 1 time: 637
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 890
Cycle 1 time: 1079
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1339
Cycle 1 time: 771
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1024
Cycle 1 time: 788
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1044
Cycle 1 time: 1064
Cycle 2 time: 233
Cycle 0 time: 20
RW cycle time: 1317
Cycle 1 time: 789
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1049
Cycle 1 time: 1216
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1485
Cycle 1 time: 892
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1150
Cycle 1 time: 922
clock 2188948 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 44094 | nb_rw_cycle_counter 14697 | nb_inter_pic_trame_counter 44093
Cycle 2 time: 247
Cycle 0 time: 14
RW cycle time: 1183
Cycle 1 time: 645
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 910
Cycle 1 time: 1191
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1452
Cycle 1 time: 643
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 901
Cycle 1 time: 714
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 968
Cycle 1 time: 926
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1194
Cycle 1 time: 999
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1261
Cycle 1 time: 833
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1094
Cycle 1 time: 917
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1184
Cycle 1 time: 914
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1172
Cycle 1 time: 992
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1264
Cycle 1 time: 562
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 826
Cycle 1 time: 847
Cycle 2 time: 271
Cycle 0 time: 16
RW cycle time: 1134
Cycle 1 time: 1168
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1435
Cycle 1 time: 922
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1189
Cycle 1 time: 1114
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1375
Cycle 1 time: 501
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 759
Cycle 1 time: 789
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1049
clock 2190972 ms | mcu 0 | user time 1058 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 44147 | nb_rw_cycle_counter 14715 | nb_inter_pic_trame_counter 44146
Cycle 1 time: 1064
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1320
Cycle 1 time: 641
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 909
Cycle 1 time: 774
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1038
Cycle 1 time: 708
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 970
Cycle 1 time: 641
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 895
Cycle 1 time: 1383
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1640
Cycle 1 time: 1715
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1984
Cycle 1 time: 919
Cycle 2 time: 305
Cycle 0 time: 19
RW cycle time: 1243
Cycle 1 time: 851
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1109
Cycle 1 time: 783
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1050
Cycle 1 time: 1028
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1299
Cycle 1 time: 1142
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1409
Cycle 1 time: 914
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1183
Cycle 1 time: 770
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1037
Cycle 1 time: 1124
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1382
Cycle 1 time: 921
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1179
Cycle 1 time: 854
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1110
clock 2193033 ms | mcu 0 | user time 908 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 44198 | nb_rw_cycle_counter 14732 | nb_inter_pic_trame_counter 44197
Cycle 1 time: 914
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 1532
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1796
Cycle 1 time: 773
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1027
Cycle 1 time: 929
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1196
Cycle 1 time: 1001
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1257
Cycle 1 time: 577
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 836
Cycle 1 time: 716
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 974
Cycle 1 time: 1126
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1380
Cycle 1 time: 1000
Cycle 2 time: 259
Cycle 0 time: 20
RW cycle time: 1279
Cycle 1 time: 1039
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1299
Cycle 1 time: 851
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1122
Cycle 1 time: 908
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1179
Cycle 1 time: 772
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1036
Cycle 1 time: 782
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1046
Cycle 1 time: 1054
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1318
Cycle 1 time: 778
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1040
Cycle 1 time: 1123
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1378
clock 2195088 ms | mcu 0 | user time 1111 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 44249 | nb_rw_cycle_counter 14749 | nb_inter_pic_trame_counter 44248
Cycle 1 time: 1117
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1385
Cycle 1 time: 982
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1243
Cycle 1 time: 1287
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1554
Cycle 1 time: 1326
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1579
Cycle 1 time: 1146
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1414
Cycle 1 time: 687
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 949
Cycle 1 time: 1136
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1393
Cycle 1 time: 856
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1122
Cycle 1 time: 1051
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1316
Cycle 1 time: 1052
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1309
Cycle 1 time: 1261
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1530
Cycle 1 time: 922
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 993
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1258
Cycle 1 time: 781
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1046
Cycle 1 time: 894
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1158
Cycle 1 time: 932
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1190
clock 2197131 ms | mcu 0 | user time 922 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 44297 | nb_rw_cycle_counter 14765 | nb_inter_pic_trame_counter 44296
Cycle 1 time: 928
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1194
Cycle 1 time: 1054
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1316
Cycle 1 time: 915
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1182
Cycle 1 time: 913
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1174
Cycle 1 time: 854
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1116
Cycle 1 time: 1056
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1320
Cycle 1 time: 917
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1181
Cycle 1 time: 635
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 894
Cycle 1 time: 855
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1124
Cycle 1 time: 839
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1101
Cycle 1 time: 852
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1116
Cycle 1 time: 912
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1171
Cycle 1 time: 853
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 931
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1199
Cycle 1 time: 1159
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1417
Cycle 1 time: 1018
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1283
Cycle 1 time: 780
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1050
clock 2199131 ms | mcu 0 | user time 974 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 44348 | nb_rw_cycle_counter 14782 | nb_inter_pic_trame_counter 44347
Cycle 1 time: 980
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1241
Cycle 1 time: 985
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1248
Cycle 1 time: 845
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 855
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1116
Cycle 1 time: 1060
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1326
Cycle 1 time: 981
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1239
Cycle 1 time: 1409
Cycle 2 time: 259
Cycle 0 time: 16
RW cycle time: 1684
Cycle 1 time: 1044
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1302
Cycle 1 time: 920
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 786
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1046
Cycle 1 time: 711
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 962
Cycle 1 time: 1137
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1391
Cycle 1 time: 1210
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1474
Cycle 1 time: 980
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1248
Cycle 1 time: 778
Cycle 2 time: 284
Cycle 0 time: 25
RW cycle time: 1087
Cycle 1 time: 940
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1208
Cycle 1 time: 634
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 898
clock 2201187 ms | mcu 0 | user time 778 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 44399 | nb_rw_cycle_counter 14799 | nb_inter_pic_trame_counter 44398
Cycle 1 time: 784
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1041
Cycle 1 time: 915
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1179
Cycle 1 time: 915
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1177
Cycle 1 time: 937
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1199
Cycle 1 time: 909
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1173
Cycle 1 time: 701
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 959
Cycle 1 time: 713
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 977
Cycle 1 time: 851
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1116
Cycle 1 time: 844
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1101
Cycle 1 time: 790
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 1052
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1316
Cycle 1 time: 1126
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1387
Cycle 1 time: 846
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1103
Cycle 1 time: 924
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1185
Cycle 1 time: 854
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1113
Cycle 1 time: 779
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1043
Cycle 1 time: 1057
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1318
clock 2203191 ms | mcu 0 | user time 1374 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 44450 | nb_rw_cycle_counter 14816 | nb_inter_pic_trame_counter 44449
Cycle 1 time: 1380
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1642
Cycle 1 time: 1223
Cycle 2 time: 257
Cycle 0 time: 17
RW cycle time: 1497
Cycle 1 time: 1761
Cycle 2 time: 258
Cycle 0 time: 20
RW cycle time: 2039
Cycle 1 time: 2246
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2506
Cycle 1 time: 749
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1011
Cycle 1 time: 1738
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1997
Cycle 1 time: 2618
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2878
Cycle 1 time: 1378
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1642
Cycle 1 time: 1901
Cycle 2 time: 251
Cycle 0 time: 23
RW cycle time: 2175
Cycle 1 time: 1683
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1945
Cycle 1 time: 1306
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1570
clock 2205235 ms | mcu 0 | user time 916 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 44483 | nb_rw_cycle_counter 14827 | nb_inter_pic_trame_counter 44482
Cycle 1 time: 922
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1184
Cycle 1 time: 1345
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1599
Cycle 1 time: 1609
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1873
Cycle 1 time: 987
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1255
Cycle 1 time: 838
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1103
Cycle 1 time: 1286
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1553
Cycle 1 time: 1395
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1657
Cycle 1 time: 833
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1092
Cycle 1 time: 1475
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1741
Cycle 1 time: 1007
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1269
Cycle 1 time: 744
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1002
Cycle 1 time: 2052
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2310
Cycle 1 time: 1522
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1780
clock 2207267 ms | mcu 0 | user time 1820 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 44522 | nb_rw_cycle_counter 14840 | nb_inter_pic_trame_counter 44521
Cycle 1 time: 1827
Cycle 2 time: 231
Cycle 0 time: 19
RW cycle time: 2077
Cycle 1 time: 1824
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2080
Cycle 1 time: 1704
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1963
Cycle 1 time: 1350
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1609
Cycle 1 time: 1681
Cycle 2 time: 306
Cycle 0 time: 17
RW cycle time: 2004
Cycle 1 time: 1348
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1610
Cycle 1 time: 1196
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1455
Cycle 1 time: 1286
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1550
Cycle 1 time: 1315
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1572
Cycle 1 time: 1411
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1666
Cycle 1 time: 1746
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 2010
Cycle 1 time: 1570
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1830
clock 2209370 ms | mcu 0 | user time 1418 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 44558 | nb_rw_cycle_counter 14852 | nb_inter_pic_trame_counter 44557
Cycle 1 time: 1424
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1681
Cycle 1 time: 1813
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 2080
Cycle 1 time: 1239
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1500
Cycle 1 time: 1159
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1423
Cycle 1 time: 1304
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1564
Cycle 1 time: 1543
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1806
Cycle 1 time: 1406
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1664
Cycle 1 time: 919
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1178
Cycle 1 time: 1060
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1318
Cycle 1 time: 1423
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1686
Cycle 1 time: 1180
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1435
Cycle 1 time: 1207
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1472
Cycle 1 time: 1194
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1457
clock 2211374 ms | mcu 0 | user time 1194 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 44597 | nb_rw_cycle_counter 14865 | nb_inter_pic_trame_counter 44596
Cycle 1 time: 1200
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1463
Cycle 1 time: 1467
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1725
Cycle 1 time: 1083
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1348
Cycle 1 time: 1242
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1508
Cycle 1 time: 1468
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1728
Cycle 1 time: 1266
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1528
Cycle 1 time: 783
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 992
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 1135
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1395
Cycle 1 time: 991
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1255
Cycle 1 time: 1540
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1799
Cycle 1 time: 937
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1201
Cycle 1 time: 969
Cycle 2 time: 309
Cycle 0 time: 17
RW cycle time: 1295
Cycle 1 time: 1011
Cycle 2 time: 259
Cycle 0 time: 21
RW cycle time: 1291
Cycle 1 time: 889
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1148
clock 2213444 ms | mcu 0 | user time 925 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 44642 | nb_rw_cycle_counter 14880 | nb_inter_pic_trame_counter 44641
Cycle 1 time: 931
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1191
Cycle 1 time: 1393
Cycle 2 time: 255
Cycle 0 time: 19
RW cycle time: 1667
Cycle 1 time: 1045
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1309
Cycle 1 time: 1170
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1438
Cycle 1 time: 1327
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1595
Cycle 1 time: 1148
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1408
Cycle 1 time: 1339
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1601
Cycle 1 time: 1335
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1598
Cycle 1 time: 1851
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2108
Cycle 1 time: 1983
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 2240
Cycle 1 time: 1966
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2223
Cycle 1 time: 1655
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1918
clock 2215626 ms | mcu 0 | user time 2455 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 44678 | nb_rw_cycle_counter 14892 | nb_inter_pic_trame_counter 44677
Cycle 1 time: 2461
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2718
Cycle 1 time: 1094
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1352
Cycle 1 time: 1687
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1944
Cycle 1 time: 1372
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1629
Cycle 1 time: 1170
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1434
Cycle 1 time: 1541
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1803
Cycle 1 time: 1553
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1808
Cycle 1 time: 1284
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1543
Cycle 1 time: 1528
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1790
Cycle 1 time: 1995
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2253
Cycle 1 time: 1868
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2121
Cycle 1 time: 1847
clock 2217629 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 44712 | nb_rw_cycle_counter 14903 | nb_inter_pic_trame_counter 44711
Cycle 2 time: 249
Cycle 0 time: 13
RW cycle time: 2109
Cycle 1 time: 1813
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2072
Cycle 1 time: 1152
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1411
Cycle 1 time: 1018
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1272
Cycle 1 time: 1497
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1765
Cycle 1 time: 1178
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1429
Cycle 1 time: 1553
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1811
Cycle 1 time: 1698
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1958
Cycle 1 time: 1416
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1681
Cycle 1 time: 1887
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2147
Cycle 1 time: 827
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1085
Cycle 1 time: 1340
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1597
Cycle 1 time: 1490
Cycle 2 time: 248
clock 2219629 ms | mcu 0 | user time 17 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 44749 | nb_rw_cycle_counter 14916 | nb_inter_pic_trame_counter 44748
Cycle 0 time: 24
RW cycle time: 1762
Cycle 1 time: 1522
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1784
Cycle 1 time: 1414
Cycle 2 time: 259
Cycle 0 time: 16
RW cycle time: 1689
Cycle 1 time: 1595
Cycle 2 time: 265
Cycle 0 time: 19
RW cycle time: 1879
Cycle 1 time: 757
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1015
Cycle 1 time: 1461
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1720
Cycle 1 time: 1352
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1611
Cycle 1 time: 852
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 925
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1186
Cycle 1 time: 1407
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1671
Cycle 1 time: 1561
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1824
Cycle 1 time: 758
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1012
Cycle 1 time: 1203
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1464
Cycle 1 time: 1543
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1801
clock 2221746 ms | mcu 0 | user time 1391 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 44789 | nb_rw_cycle_counter 14929 | nb_inter_pic_trame_counter 44788
Cycle 1 time: 1398
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1655
Cycle 1 time: 686
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 945
Cycle 1 time: 968
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1230
Cycle 1 time: 1332
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1594
Cycle 1 time: 915
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 1272
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1527
Cycle 1 time: 1071
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1327
Cycle 1 time: 1230
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1494
Cycle 1 time: 1162
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1426
Cycle 1 time: 836
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1093
Cycle 1 time: 863
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 926
Cycle 2 time: 242
Cycle 0 time: 32
RW cycle time: 1200
Cycle 1 time: 1259
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1519
Cycle 1 time: 1193
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1448
Cycle 1 time: 783
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 1145
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1404
clock 2223823 ms | mcu 0 | user time 976 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 44837 | nb_rw_cycle_counter 14945 | nb_inter_pic_trame_counter 44836
Cycle 1 time: 982
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1249
Cycle 1 time: 1188
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1449
Cycle 1 time: 717
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 976
Cycle 1 time: 1278
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1541
Cycle 1 time: 1394
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1654
Cycle 1 time: 918
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1182
Cycle 1 time: 851
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1114
Cycle 1 time: 1054
Cycle 2 time: 261
Cycle 0 time: 19
RW cycle time: 1334
Cycle 1 time: 887
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1140
Cycle 1 time: 1077
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1342
Cycle 1 time: 777
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1040
Cycle 1 time: 1263
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1525
Cycle 1 time: 1247
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1498
Cycle 1 time: 1226
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1480
Cycle 1 time: 1064
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1319
clock 2225845 ms | mcu 0 | user time 1354 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 44882 | nb_rw_cycle_counter 14960 | nb_inter_pic_trame_counter 44881
Cycle 1 time: 1360
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1624
Cycle 1 time: 1633
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1889
Cycle 1 time: 1343
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1591
Cycle 1 time: 1655
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1909
Cycle 1 time: 1272
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1531
Cycle 1 time: 1928
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2182
Cycle 1 time: 1316
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1570
Cycle 1 time: 1020
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1282
Cycle 1 time: 1811
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 2073
Cycle 1 time: 1652
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1907
Cycle 1 time: 1556
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1808
Cycle 1 time: 1352
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1609
clock 2227942 ms | mcu 0 | user time 1348 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 44918 | nb_rw_cycle_counter 14972 | nb_inter_pic_trame_counter 44917
Cycle 1 time: 1354
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1622
Cycle 1 time: 1516
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1775
Cycle 1 time: 1344
Cycle 2 time: 232
Cycle 0 time: 22
RW cycle time: 1598
Cycle 1 time: 1501
Cycle 2 time: 235
Cycle 0 time: 23
RW cycle time: 1759
Cycle 1 time: 1155
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1419
Cycle 1 time: 1236
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1498
Cycle 1 time: 1840
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 2097
Cycle 1 time: 1740
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1994
Cycle 1 time: 1702
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1959
Cycle 1 time: 1176
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1442
Cycle 1 time: 1321
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1573
Cycle 1 time: 1180
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1436
clock 2229993 ms | mcu 0 | user time 1681 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 44954 | nb_rw_cycle_counter 14984 | nb_inter_pic_trame_counter 44953
Cycle 1 time: 1687
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1946
Cycle 1 time: 1215
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1473
Cycle 1 time: 731
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 988
Cycle 1 time: 853
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 1173
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1430
Cycle 1 time: 677
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 943
Cycle 1 time: 916
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1176
Cycle 1 time: 1115
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1375
Cycle 1 time: 1072
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1328
Cycle 1 time: 784
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 859
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1124
Cycle 1 time: 1335
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1592
Cycle 1 time: 1732
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1986
Cycle 1 time: 1785
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2044
Cycle 1 time: 1178
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1437
clock 2232038 ms | mcu 0 | user time 1147 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 44999 | nb_rw_cycle_counter 14999 | nb_inter_pic_trame_counter 44998
Cycle 1 time: 1154
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1409
Cycle 1 time: 988
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1249
Cycle 1 time: 574
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 838
Cycle 1 time: 1171
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1428
Cycle 1 time: 1291
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1548
Cycle 1 time: 995
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1260
Cycle 1 time: 922
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 983
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1238
Cycle 1 time: 1208
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1464
Cycle 1 time: 853
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 990
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1252
Cycle 1 time: 1312
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1581
Cycle 1 time: 1684
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1940
Cycle 1 time: 1495
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1753
Cycle 1 time: 839
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1096
clock 2234046 ms | mcu 0 | user time 873 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 45044 | nb_rw_cycle_counter 15014 | nb_inter_pic_trame_counter 45043
Cycle 1 time: 879
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1137
Cycle 1 time: 797
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1055
Cycle 1 time: 1111
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1365
Cycle 1 time: 1040
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1291
Cycle 1 time: 1014
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1273
Cycle 1 time: 855
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1111
Cycle 1 time: 782
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1037
Cycle 1 time: 1171
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1427
Cycle 1 time: 1168
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1425
Cycle 1 time: 1525
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1792
Cycle 1 time: 1631
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1888
Cycle 1 time: 1200
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1455
Cycle 1 time: 786
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1042
Cycle 1 time: 1038
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1299
Cycle 1 time: 1552
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1808
clock 2236170 ms | mcu 0 | user time 1708 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 45089 | nb_rw_cycle_counter 15029 | nb_inter_pic_trame_counter 45088
Cycle 1 time: 1714
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1976
Cycle 1 time: 1487
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1752
Cycle 1 time: 1952
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2209
Cycle 1 time: 1798
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2053
Cycle 1 time: 943
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1208
Cycle 1 time: 704
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 958
Cycle 1 time: 1136
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1392
Cycle 1 time: 1345
Cycle 2 time: 259
Cycle 0 time: 17
RW cycle time: 1621
Cycle 1 time: 1038
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1296
Cycle 1 time: 858
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 917
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 1198
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1459
Cycle 1 time: 851
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 917
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1175
Cycle 1 time: 766
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1021
clock 2238228 ms | mcu 0 | user time 768 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 45134 | nb_rw_cycle_counter 15044 | nb_inter_pic_trame_counter 45133
Cycle 1 time: 774
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1024
Cycle 1 time: 970
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1231
Cycle 1 time: 1453
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1707
Cycle 1 time: 1690
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1951
Cycle 1 time: 1289
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1543
Cycle 1 time: 829
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1081
Cycle 1 time: 1016
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1267
Cycle 1 time: 1069
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1327
Cycle 1 time: 960
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1219
Cycle 1 time: 815
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1071
Cycle 1 time: 995
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1252
Cycle 1 time: 917
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1172
Cycle 1 time: 860
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1120
Cycle 1 time: 991
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1249
Cycle 1 time: 1484
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1739
clock 2240253 ms | mcu 0 | user time 1065 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 45179 | nb_rw_cycle_counter 15059 | nb_inter_pic_trame_counter 45178
Cycle 1 time: 1072
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1319
Cycle 1 time: 921
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1182
Cycle 1 time: 1202
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1463
Cycle 1 time: 1934
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 2198
Cycle 1 time: 1110
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1374
Cycle 1 time: 1163
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1419
Cycle 1 time: 1131
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1386
Cycle 1 time: 1029
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1289
Cycle 1 time: 1372
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1633
Cycle 1 time: 1439
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1699
Cycle 1 time: 1403
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 1675
Cycle 1 time: 997
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1252
Cycle 1 time: 982
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1237
Cycle 1 time: 820
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1079
clock 2242323 ms | mcu 0 | user time 1559 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 45221 | nb_rw_cycle_counter 15073 | nb_inter_pic_trame_counter 45220
Cycle 1 time: 1565
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1827
Cycle 1 time: 1791
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2051
Cycle 1 time: 1283
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1538
Cycle 1 time: 800
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 1800
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2061
Cycle 1 time: 2038
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2298
Cycle 1 time: 1385
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1641
Cycle 1 time: 1659
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1915
Cycle 1 time: 1213
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1473
Cycle 1 time: 1540
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1792
Cycle 1 time: 1756
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2014
Cycle 1 time: 1180
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1437
clock 2244411 ms | mcu 0 | user time 1331 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 45257 | nb_rw_cycle_counter 15085 | nb_inter_pic_trame_counter 45256
Cycle 1 time: 1337
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1589
Cycle 1 time: 1016
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1278
Cycle 1 time: 1686
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1944
Cycle 1 time: 1348
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1595
Cycle 1 time: 1495
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1748
Cycle 1 time: 755
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1010
Cycle 1 time: 937
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1198
Cycle 1 time: 1118
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1384
Cycle 1 time: 1194
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1454
Cycle 1 time: 1771
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2027
Cycle 1 time: 2101
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 2356
Cycle 1 time: 1049
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1298
Cycle 1 time: 1708
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1956
clock 2246498 ms | mcu 0 | user time 1360 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 45296 | nb_rw_cycle_counter 15098 | nb_inter_pic_trame_counter 45295
Cycle 1 time: 1366
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1620
Cycle 1 time: 1484
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1740
Cycle 1 time: 1779
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2035
Cycle 1 time: 1012
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1268
Cycle 1 time: 1060
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1308
Cycle 1 time: 1093
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1355
Cycle 1 time: 1109
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1366
Cycle 1 time: 2075
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 2339
Cycle 1 time: 876
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1130
Cycle 1 time: 917
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 1272
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1529
Cycle 1 time: 1209
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1469
Cycle 1 time: 1187
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1430
Cycle 1 time: 877
Cycle 2 time: 229
Cycle 0 time: 19
RW cycle time: 1125
clock 2248565 ms | mcu 0 | user time 1141 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 45338 | nb_rw_cycle_counter 15112 | nb_inter_pic_trame_counter 45337
Cycle 1 time: 1147
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1408
Cycle 1 time: 1545
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1797
Cycle 1 time: 991
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1246
Cycle 1 time: 1131
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1385
Cycle 1 time: 1558
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1814
Cycle 1 time: 1128
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1381
Cycle 1 time: 1658
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1915
Cycle 1 time: 1815
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 2078
Cycle 1 time: 1413
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1675
Cycle 1 time: 1731
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1989
Cycle 1 time: 1494
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1752
Cycle 1 time: 1027
Cycle 2 time: 233
Cycle 0 time: 19
RW cycle time: 1279
Cycle 1 time: 1370
clock 2250584 ms | mcu 0 | user time 247 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 45375 | nb_rw_cycle_counter 15124 | nb_inter_pic_trame_counter 45374
Cycle 2 time: 254
Cycle 0 time: 13
RW cycle time: 1637
Cycle 1 time: 1644
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1913
Cycle 1 time: 1329
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1583
Cycle 1 time: 1335
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1601
Cycle 1 time: 1513
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1777
Cycle 1 time: 1533
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1794
Cycle 1 time: 1667
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 1912
Cycle 1 time: 1474
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1732
Cycle 1 time: 1331
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1594
Cycle 1 time: 1486
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1748
Cycle 1 time: 1107
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1369
Cycle 1 time: 1469
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1733
clock 2252587 ms | mcu 0 | user time 1248 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 45410 | nb_rw_cycle_counter 15136 | nb_inter_pic_trame_counter 45409
Cycle 1 time: 1255
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1515
Cycle 1 time: 1544
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1807
Cycle 1 time: 898
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1155
Cycle 1 time: 949
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1210
Cycle 1 time: 1472
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1727
Cycle 1 time: 1179
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1437
Cycle 1 time: 1672
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1928
Cycle 1 time: 896
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1157
Cycle 1 time: 966
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1229
Cycle 1 time: 1087
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1347
Cycle 1 time: 1165
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1425
Cycle 1 time: 1059
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1320
Cycle 1 time: 697
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 954
Cycle 1 time: 1435
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1690
Cycle 1 time: 1335
clock 2254610 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 45453 | nb_rw_cycle_counter 15150 | nb_inter_pic_trame_counter 45452
Cycle 2 time: 248
Cycle 0 time: 14
RW cycle time: 1597
Cycle 1 time: 1319
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1573
Cycle 1 time: 1542
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1805
Cycle 1 time: 1974
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2235
Cycle 1 time: 1499
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1757
Cycle 1 time: 1655
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1909
Cycle 1 time: 1349
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1593
Cycle 1 time: 942
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1200
Cycle 1 time: 1151
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1411
Cycle 1 time: 1296
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1551
Cycle 1 time: 984
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1243
Cycle 1 time: 880
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1130
Cycle 1 time: 1322
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1580
clock 2256644 ms | mcu 0 | user time 1341 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 45491 | nb_rw_cycle_counter 15163 | nb_inter_pic_trame_counter 45490
Cycle 1 time: 1347
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1595
Cycle 1 time: 1511
Cycle 2 time: 230
Cycle 0 time: 19
RW cycle time: 1760
Cycle 1 time: 1140
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1400
Cycle 1 time: 1657
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1920
Cycle 1 time: 1095
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1360
Cycle 1 time: 1793
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2052
Cycle 1 time: 1063
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1325
Cycle 1 time: 790
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 1597
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1853
Cycle 1 time: 1503
Cycle 2 time: 232
Cycle 0 time: 19
RW cycle time: 1754
Cycle 1 time: 1391
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1655
Cycle 1 time: 1352
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1619
Cycle 1 time: 813
Cycle 2 time: 251
Cycle 0 time: 21
RW cycle time: 1085
clock 2258675 ms | mcu 0 | user time 1219 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 45530 | nb_rw_cycle_counter 15176 | nb_inter_pic_trame_counter 45529
Cycle 1 time: 1225
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1490
Cycle 1 time: 1498
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1758
Cycle 1 time: 1539
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1806
Cycle 1 time: 1965
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 2220
Cycle 1 time: 1497
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1757
Cycle 1 time: 1211
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1467
Cycle 1 time: 1313
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1565
Cycle 1 time: 1792
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2048
Cycle 1 time: 1345
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1599
Cycle 1 time: 1131
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1388
Cycle 1 time: 1616
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1875
Cycle 1 time: 1086
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1341
clock 2260711 ms | mcu 0 | user time 1261 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 45566 | nb_rw_cycle_counter 15188 | nb_inter_pic_trame_counter 45565
Cycle 1 time: 1267
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1523
Cycle 1 time: 1120
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1380
Cycle 1 time: 1061
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1320
Cycle 1 time: 781
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1048
Cycle 1 time: 1197
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1452
Cycle 1 time: 2105
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 2366
Cycle 1 time: 913
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1175
Cycle 1 time: 715
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 976
Cycle 1 time: 915
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 1359
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1619
Cycle 1 time: 1045
Cycle 2 time: 249
Cycle 0 time: 15
RW cycle time: 1309
Cycle 1 time: 1124
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1379
Cycle 1 time: 1824
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 2078
Cycle 1 time: 1610
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1866
clock 2262857 ms | mcu 0 | user time 2066 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 45608 | nb_rw_cycle_counter 15202 | nb_inter_pic_trame_counter 45607
Cycle 1 time: 2072
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2327
Cycle 1 time: 1596
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1861
Cycle 1 time: 1748
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 2004
Cycle 1 time: 1292
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1554
Cycle 1 time: 969
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 854
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1114
Cycle 1 time: 1753
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 2016
Cycle 1 time: 1388
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1644
Cycle 1 time: 1361
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1616
Cycle 1 time: 928
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1191
Cycle 1 time: 1337
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1601
Cycle 1 time: 1676
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1936
Cycle 1 time: 1183
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1435
clock 2264976 ms | mcu 0 | user time 1726 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 45647 | nb_rw_cycle_counter 15215 | nb_inter_pic_trame_counter 45646
Cycle 1 time: 1732
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1985
Cycle 1 time: 1503
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1759
Cycle 1 time: 1639
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1904
Cycle 1 time: 644
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 906
Cycle 1 time: 1182
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1441
Cycle 1 time: 840
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1096
Cycle 1 time: 1145
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1401
Cycle 1 time: 965
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1228
Cycle 1 time: 1067
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1327
Cycle 1 time: 1320
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1583
Cycle 1 time: 744
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1005
Cycle 1 time: 1270
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1525
Cycle 1 time: 1431
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1690
Cycle 1 time: 973
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1234
Cycle 1 time: 1238
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1495
clock 2267083 ms | mcu 0 | user time 1223 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 45692 | nb_rw_cycle_counter 15230 | nb_inter_pic_trame_counter 45691
Cycle 1 time: 1229
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1484
Cycle 1 time: 783
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1041
Cycle 1 time: 645
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 897
Cycle 1 time: 904
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1157
Cycle 1 time: 955
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1211
Cycle 1 time: 871
Cycle 2 time: 226
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 861
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 1476
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1729
Cycle 1 time: 1599
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1855
Cycle 1 time: 1374
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1629
Cycle 1 time: 1656
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1917
Cycle 1 time: 1175
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1431
Cycle 1 time: 1539
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1794
Cycle 1 time: 1535
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1793
clock 2269108 ms | mcu 0 | user time 1309 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 45734 | nb_rw_cycle_counter 15244 | nb_inter_pic_trame_counter 45733
Cycle 1 time: 1315
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1564
Cycle 1 time: 1378
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1628
Cycle 1 time: 1587
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1844
Cycle 1 time: 1723
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1984
Cycle 1 time: 1212
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1469
Cycle 1 time: 1256
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1518
Cycle 1 time: 987
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1240
Cycle 1 time: 1621
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1876
Cycle 1 time: 1206
Cycle 2 time: 262
Cycle 0 time: 18
RW cycle time: 1486
Cycle 1 time: 1037
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1292
Cycle 1 time: 927
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1190
Cycle 1 time: 956
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1217
Cycle 1 time: 1139
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1399
Cycle 1 time: 920
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1176
clock 2271160 ms | mcu 0 | user time 941 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 45776 | nb_rw_cycle_counter 15258 | nb_inter_pic_trame_counter 45775
Cycle 1 time: 947
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1200
Cycle 1 time: 921
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 1135
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1385
Cycle 1 time: 907
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1161
Cycle 1 time: 1410
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1670
Cycle 1 time: 1639
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1896
Cycle 1 time: 922
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1180
Cycle 1 time: 1063
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1317
Cycle 1 time: 1064
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1318
Cycle 1 time: 1114
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1371
Cycle 1 time: 1005
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1255
Cycle 1 time: 1344
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1598
Cycle 1 time: 1151
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1417
Cycle 1 time: 1328
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1583
Cycle 1 time: 954
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1209
clock 2273257 ms | mcu 0 | user time 1173 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 45821 | nb_rw_cycle_counter 15273 | nb_inter_pic_trame_counter 45820
Cycle 1 time: 1179
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 1444
Cycle 1 time: 1832
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2091
Cycle 1 time: 1948
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2208
Cycle 1 time: 1055
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1319
Cycle 1 time: 1332
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1588
Cycle 1 time: 1342
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1593
Cycle 1 time: 1208
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1464
Cycle 1 time: 1352
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1608
Cycle 1 time: 1407
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1664
Cycle 1 time: 1472
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1732
Cycle 1 time: 779
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1037
Cycle 1 time: 864
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1129
Cycle 1 time: 1115
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1377
clock 2275292 ms | mcu 0 | user time 1267 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 45860 | nb_rw_cycle_counter 15286 | nb_inter_pic_trame_counter 45859
Cycle 1 time: 1273
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1527
Cycle 1 time: 1378
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1638
Cycle 1 time: 1814
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 2075
Cycle 1 time: 1302
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1559
Cycle 1 time: 1410
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1671
Cycle 1 time: 1535
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1792
Cycle 1 time: 933
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1196
Cycle 1 time: 1476
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1738
Cycle 1 time: 1558
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1818
Cycle 1 time: 904
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1169
Cycle 1 time: 912
Cycle 2 time: 235
Cycle 0 time: 20
RW cycle time: 1167
Cycle 1 time: 857
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 922
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1185
Cycle 1 time: 1141
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1393
clock 2277350 ms | mcu 0 | user time 806 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 45902 | nb_rw_cycle_counter 15300 | nb_inter_pic_trame_counter 45901
Cycle 1 time: 812
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 1026
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1280
Cycle 1 time: 1082
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1344
Cycle 1 time: 964
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1217
Cycle 1 time: 1714
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1974
Cycle 1 time: 911
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1174
Cycle 1 time: 950
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1206
Cycle 1 time: 1346
Cycle 2 time: 229
Cycle 0 time: 20
RW cycle time: 1595
Cycle 1 time: 1375
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1627
Cycle 1 time: 981
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1234
Cycle 1 time: 1084
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1334
Cycle 1 time: 1655
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1911
Cycle 1 time: 1354
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1611
Cycle 1 time: 1290
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1544
clock 2279374 ms | mcu 0 | user time 933 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 45944 | nb_rw_cycle_counter 15314 | nb_inter_pic_trame_counter 45943
Cycle 1 time: 939
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 1067
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1317
Cycle 1 time: 1068
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1318
Cycle 1 time: 999
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1259
Cycle 1 time: 849
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 933
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 1627
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1894
Cycle 1 time: 1472
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1723
Cycle 1 time: 1492
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1757
Cycle 1 time: 1245
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1510
Cycle 1 time: 1585
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1835
Cycle 1 time: 813
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1071
Cycle 1 time: 1135
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1394
Cycle 1 time: 1202
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1460
clock 2281433 ms | mcu 0 | user time 1501 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 45986 | nb_rw_cycle_counter 15328 | nb_inter_pic_trame_counter 45985
Cycle 1 time: 1508
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1757
Cycle 1 time: 1493
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1751
Cycle 1 time: 1439
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1696
Cycle 1 time: 1173
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1440
Cycle 1 time: 1977
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2236
Cycle 1 time: 1700
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1962
Cycle 1 time: 1046
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1304
Cycle 1 time: 923
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 1122
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1378
Cycle 1 time: 1215
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1471
Cycle 1 time: 713
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 1200
Cycle 2 time: 348
Cycle 0 time: 19
RW cycle time: 1567
Cycle 1 time: 1463
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1723
clock 2283458 ms | mcu 0 | user time 1330 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 46025 | nb_rw_cycle_counter 15341 | nb_inter_pic_trame_counter 46024
Cycle 1 time: 1336
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1587
Cycle 1 time: 1651
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1910
Cycle 1 time: 1183
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1433
Cycle 1 time: 1121
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1380
Cycle 1 time: 1685
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1937
Cycle 1 time: 1017
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1283
Cycle 1 time: 2119
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2371
Cycle 1 time: 1971
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2228
Cycle 1 time: 1652
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1913
Cycle 1 time: 1335
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1582
Cycle 1 time: 1659
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1912
Cycle 1 time: 1373
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1626
clock 2285527 ms | mcu 0 | user time 858 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 46061 | nb_rw_cycle_counter 15353 | nb_inter_pic_trame_counter 46060
Cycle 1 time: 864
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1122
Cycle 1 time: 1613
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1865
Cycle 1 time: 1205
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1461
Cycle 1 time: 715
Cycle 2 time: 231
Cycle 0 time: 15
RW cycle time: 961
Cycle 1 time: 834
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1083
Cycle 1 time: 1172
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1429
Cycle 1 time: 1061
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1318
Cycle 1 time: 1453
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1718
Cycle 1 time: 1211
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1465
Cycle 1 time: 1250
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1505
Cycle 1 time: 1161
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1418
Cycle 1 time: 820
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1078
Cycle 1 time: 963
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1219
Cycle 1 time: 1406
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1662
Cycle 1 time: 1336
clock 2287529 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 46104 | nb_rw_cycle_counter 15367 | nb_inter_pic_trame_counter 46103
Cycle 2 time: 246
Cycle 0 time: 13
RW cycle time: 1595
Cycle 1 time: 1704
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1962
Cycle 1 time: 1192
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1435
Cycle 1 time: 1078
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1337
Cycle 1 time: 884
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1136
Cycle 1 time: 1261
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1516
Cycle 1 time: 1114
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1368
Cycle 1 time: 1038
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1305
Cycle 1 time: 1512
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1767
Cycle 1 time: 1333
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1594
Cycle 1 time: 1858
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2116
Cycle 1 time: 1228
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1483
Cycle 1 time: 1295
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1556
clock 2289571 ms | mcu 0 | user time 1825 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 46142 | nb_rw_cycle_counter 15380 | nb_inter_pic_trame_counter 46141
Cycle 1 time: 1831
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2089
Cycle 1 time: 1201
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1459
Cycle 1 time: 1100
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1361
Cycle 1 time: 988
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1256
Cycle 1 time: 770
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1029
Cycle 1 time: 1627
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1885
Cycle 1 time: 1192
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1452
Cycle 1 time: 850
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 1062
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1324
Cycle 1 time: 642
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 900
Cycle 1 time: 1569
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1827
Cycle 1 time: 1528
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1787
Cycle 1 time: 1876
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 2137
Cycle 1 time: 863
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 1069
clock 2291592 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 46185 | nb_rw_cycle_counter 15394 | nb_inter_pic_trame_counter 46184
Cycle 2 time: 249
Cycle 0 time: 13
RW cycle time: 1331
Cycle 1 time: 846
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 779
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 1655
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1914
Cycle 1 time: 1481
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1741
Cycle 1 time: 882
Cycle 2 time: 339
Cycle 0 time: 19
RW cycle time: 1240
Cycle 1 time: 1169
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1420
Cycle 1 time: 2100
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 2361
Cycle 1 time: 1657
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1920
Cycle 1 time: 1649
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1902
Cycle 1 time: 1276
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1541
Cycle 1 time: 844
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 848
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1113
clock 2293592 ms | mcu 0 | user time 1577 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 46223 | nb_rw_cycle_counter 15407 | nb_inter_pic_trame_counter 46222
Cycle 1 time: 1583
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1842
Cycle 1 time: 1021
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1281
Cycle 1 time: 899
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1158
Cycle 1 time: 802
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 1231
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1491
Cycle 1 time: 2116
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2373
Cycle 1 time: 1155
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1416
Cycle 1 time: 1406
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1664
Cycle 1 time: 1475
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1741
Cycle 1 time: 1171
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 1441
Cycle 1 time: 1034
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1289
Cycle 1 time: 1638
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1904
Cycle 1 time: 1797
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 2061
clock 2295704 ms | mcu 0 | user time 1979 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 46262 | nb_rw_cycle_counter 15420 | nb_inter_pic_trame_counter 46261
Cycle 1 time: 1986
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 2233
Cycle 1 time: 1801
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 2057
Cycle 1 time: 1475
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1731
Cycle 1 time: 1170
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1429
Cycle 1 time: 1039
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1298
Cycle 1 time: 1166
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1417
Cycle 1 time: 1228
Cycle 2 time: 273
Cycle 0 time: 20
RW cycle time: 1521
Cycle 1 time: 1047
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1305
Cycle 1 time: 1481
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1738
Cycle 1 time: 1855
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2110
Cycle 1 time: 1200
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1459
Cycle 1 time: 921
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1179
Cycle 1 time: 905
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1161
clock 2297764 ms | mcu 0 | user time 1933 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 46301 | nb_rw_cycle_counter 15433 | nb_inter_pic_trame_counter 46300
Cycle 1 time: 1939
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2196
Cycle 1 time: 1524
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1784
Cycle 1 time: 989
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1248
Cycle 1 time: 986
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1242
Cycle 1 time: 933
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1198
Cycle 1 time: 1488
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1746
Cycle 1 time: 1285
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1550
Cycle 1 time: 1717
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 1986
Cycle 1 time: 1122
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1387
Cycle 1 time: 931
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1194
Cycle 1 time: 1109
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1366
Cycle 1 time: 1120
Cycle 2 time: 293
Cycle 0 time: 18
RW cycle time: 1431
Cycle 1 time: 1453
Cycle 2 time: 263
Cycle 0 time: 18
RW cycle time: 1734
clock 2299777 ms | mcu 0 | user time 2004 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 46340 | nb_rw_cycle_counter 15446 | nb_inter_pic_trame_counter 46339
Cycle 1 time: 2010
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2265
Cycle 1 time: 1392
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1649
Cycle 1 time: 1877
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2135
Cycle 1 time: 2012
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2272
Cycle 1 time: 1854
Cycle 2 time: 236
Cycle 0 time: 23
RW cycle time: 2113
Cycle 1 time: 1539
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1791
Cycle 1 time: 1493
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1752
Cycle 1 time: 1794
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2053
Cycle 1 time: 1549
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1808
Cycle 1 time: 1450
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1713
Cycle 1 time: 1358
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1617
clock 2301804 ms | mcu 0 | user time 1102 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 46373 | nb_rw_cycle_counter 15457 | nb_inter_pic_trame_counter 46372
Cycle 1 time: 1108
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1362
Cycle 1 time: 1293
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1556
Cycle 1 time: 1318
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1578
Cycle 1 time: 1977
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2232
Cycle 1 time: 1666
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1919
Cycle 1 time: 2145
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2397
Cycle 1 time: 1233
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1495
Cycle 1 time: 1130
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1394
Cycle 1 time: 1333
Cycle 2 time: 272
Cycle 0 time: 18
RW cycle time: 1623
Cycle 1 time: 1171
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1433
Cycle 1 time: 1183
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1439
Cycle 1 time: 1487
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1745
clock 2303859 ms | mcu 0 | user time 1483 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 46409 | nb_rw_cycle_counter 15469 | nb_inter_pic_trame_counter 46408
Cycle 1 time: 1489
Cycle 2 time: 257
Cycle 0 time: 16
RW cycle time: 1762
Cycle 1 time: 1665
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1922
Cycle 1 time: 990
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1237
Cycle 1 time: 1138
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1393
Cycle 1 time: 1000
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1258
Cycle 1 time: 1530
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1785
Cycle 1 time: 1715
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1968
Cycle 1 time: 1195
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1450
Cycle 1 time: 1486
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1750
Cycle 1 time: 1155
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1409
Cycle 1 time: 1051
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1304
Cycle 1 time: 1046
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1314
Cycle 1 time: 1323
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1579
Cycle 1 time: 1137
clock 2305861 ms | mcu 0 | user time 237 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 46449 | nb_rw_cycle_counter 15482 | nb_inter_pic_trame_counter 46448
Cycle 2 time: 244
Cycle 0 time: 14
RW cycle time: 1395
Cycle 1 time: 1271
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1524
Cycle 1 time: 1761
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2018
Cycle 1 time: 973
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1229
Cycle 1 time: 873
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 592
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 847
Cycle 1 time: 927
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 1826
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 2068
Cycle 1 time: 1765
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2023
Cycle 1 time: 1410
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1667
Cycle 1 time: 923
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1182
Cycle 1 time: 986
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1247
Cycle 1 time: 901
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1160
Cycle 1 time: 1329
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1586
clock 2307925 ms | mcu 0 | user time 1765 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 46490 | nb_rw_cycle_counter 15496 | nb_inter_pic_trame_counter 46489
Cycle 1 time: 1772
Cycle 2 time: 261
Cycle 0 time: 17
RW cycle time: 2050
Cycle 1 time: 1482
Cycle 2 time: 299
Cycle 0 time: 19
RW cycle time: 1800
Cycle 1 time: 1217
Cycle 2 time: 267
Cycle 0 time: 16
RW cycle time: 1500
Cycle 1 time: 1094
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1358
Cycle 1 time: 1487
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1747
Cycle 1 time: 1320
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1579
Cycle 1 time: 1396
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1653
Cycle 1 time: 1000
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1253
Cycle 1 time: 1623
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1871
Cycle 1 time: 1211
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1471
Cycle 1 time: 1695
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1954
Cycle 1 time: 1536
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1795
Cycle 1 time: 1145
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1409
clock 2310061 ms | mcu 0 | user time 1683 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 46529 | nb_rw_cycle_counter 15509 | nb_inter_pic_trame_counter 46528
Cycle 1 time: 1690
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1942
Cycle 1 time: 1454
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1707
Cycle 1 time: 1842
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 2104
Cycle 1 time: 1236
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1492
Cycle 1 time: 1988
Cycle 2 time: 339
Cycle 0 time: 17
RW cycle time: 2344
Cycle 1 time: 1241
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1494
Cycle 1 time: 903
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1157
Cycle 1 time: 986
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1242
Cycle 1 time: 1004
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1256
Cycle 1 time: 1151
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1404
Cycle 1 time: 1222
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1477
Cycle 1 time: 991
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1248
Cycle 1 time: 1063
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1318
Cycle 1 time: 1061
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1319
clock 2312192 ms | mcu 0 | user time 1483 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 46571 | nb_rw_cycle_counter 15523 | nb_inter_pic_trame_counter 46570
Cycle 1 time: 1489
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1749
Cycle 1 time: 1788
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 2049
Cycle 1 time: 1575
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1831
Cycle 1 time: 1343
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1604
Cycle 1 time: 1777
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2035
Cycle 1 time: 1660
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1918
Cycle 1 time: 1809
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2068
Cycle 1 time: 1377
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1635
Cycle 1 time: 1409
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1663
Cycle 1 time: 1818
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2075
Cycle 1 time: 1752
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 2004
clock 2314267 ms | mcu 0 | user time 1611 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 46604 | nb_rw_cycle_counter 15534 | nb_inter_pic_trame_counter 46603
Cycle 1 time: 1617
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1872
Cycle 1 time: 1830
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2085
Cycle 1 time: 1124
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1378
Cycle 1 time: 1332
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1589
Cycle 1 time: 1874
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2128
Cycle 1 time: 1501
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1757
Cycle 1 time: 870
Cycle 2 time: 227
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 1267
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1523
Cycle 1 time: 1007
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1268
Cycle 1 time: 1198
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1450
Cycle 1 time: 1073
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1328
Cycle 1 time: 919
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1177
Cycle 1 time: 1246
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1508
Cycle 1 time: 1173
Cycle 2 time: 238
clock 2316267 ms | mcu 0 | user time 15 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 46645 | nb_rw_cycle_counter 15548 | nb_inter_pic_trame_counter 46644
Cycle 0 time: 22
RW cycle time: 1433
Cycle 1 time: 1828
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 2095
Cycle 1 time: 1728
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1981
Cycle 1 time: 1004
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1266
Cycle 1 time: 1881
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2135
Cycle 1 time: 1326
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1581
Cycle 1 time: 1288
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1544
Cycle 1 time: 921
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 1060
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1318
Cycle 1 time: 784
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 2094
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 2355
Cycle 1 time: 1435
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1693
Cycle 1 time: 1671
clock 2318276 ms | mcu 0 | user time 227 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 46680 | nb_rw_cycle_counter 15559 | nb_inter_pic_trame_counter 46679
Cycle 2 time: 234
Cycle 0 time: 14
RW cycle time: 1919
Cycle 1 time: 1908
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2167
Cycle 1 time: 1705
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1957
Cycle 1 time: 1494
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1750
Cycle 1 time: 1516
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1774
Cycle 1 time: 1481
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1743
Cycle 1 time: 1476
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1737
Cycle 1 time: 1630
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1885
Cycle 1 time: 1106
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1360
Cycle 1 time: 1421
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1678
Cycle 1 time: 1039
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1298
Cycle 1 time: 1535
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1795
clock 2320309 ms | mcu 0 | user time 1169 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 46715 | nb_rw_cycle_counter 15571 | nb_inter_pic_trame_counter 46714
Cycle 1 time: 1175
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1430
Cycle 1 time: 860
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 769
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1033
Cycle 1 time: 1828
Cycle 2 time: 239
Cycle 0 time: 22
RW cycle time: 2089
Cycle 1 time: 1554
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1815
Cycle 1 time: 1168
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1423
Cycle 1 time: 1373
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1630
Cycle 1 time: 993
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1252
Cycle 1 time: 1249
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1506
Cycle 1 time: 994
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1252
Cycle 1 time: 1063
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1331
Cycle 1 time: 839
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 1839
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2096
Cycle 1 time: 1187
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1448
clock 2322435 ms | mcu 0 | user time 1896 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 46757 | nb_rw_cycle_counter 15585 | nb_inter_pic_trame_counter 46756
Cycle 1 time: 1902
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2159
Cycle 1 time: 1669
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1926
Cycle 1 time: 1274
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1527
Cycle 1 time: 1329
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1597
Cycle 1 time: 1319
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1588
Cycle 1 time: 1419
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1685
Cycle 1 time: 1612
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1877
Cycle 1 time: 1540
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1799
Cycle 1 time: 1434
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1695
Cycle 1 time: 1864
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2126
Cycle 1 time: 1765
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 2016
Cycle 1 time: 1229
Cycle 2 time: 254
Cycle 0 time: 20
RW cycle time: 1503
clock 2324551 ms | mcu 0 | user time 1566 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 46793 | nb_rw_cycle_counter 15597 | nb_inter_pic_trame_counter 46792
Cycle 1 time: 1572
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1823
Cycle 1 time: 1413
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1680
Cycle 1 time: 1629
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1890
Cycle 1 time: 1400
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1667
Cycle 1 time: 1727
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1989
Cycle 1 time: 1343
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1602
Cycle 1 time: 1401
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1660
Cycle 1 time: 1221
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1483
Cycle 1 time: 1520
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1774
Cycle 1 time: 1242
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1497
Cycle 1 time: 1373
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1632
Cycle 1 time: 1626
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1888
clock 2326565 ms | mcu 0 | user time 1118 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 46829 | nb_rw_cycle_counter 15609 | nb_inter_pic_trame_counter 46828
Cycle 1 time: 1125
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1386
Cycle 1 time: 1509
Cycle 2 time: 312
Cycle 0 time: 19
RW cycle time: 1840
Cycle 1 time: 1479
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1732
Cycle 1 time: 1326
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1592
Cycle 1 time: 1374
Cycle 2 time: 248
Cycle 0 time: 23
RW cycle time: 1645
Cycle 1 time: 912
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1174
Cycle 1 time: 1661
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1909
Cycle 1 time: 1739
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 2006
Cycle 1 time: 1376
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1633
Cycle 1 time: 991
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1254
Cycle 1 time: 981
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1239
Cycle 1 time: 1219
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1477
Cycle 1 time: 981
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1237
Cycle 1 time: 853
clock 2328575 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 46869 | nb_rw_cycle_counter 15622 | nb_inter_pic_trame_counter 46868
Cycle 2 time: 244
Cycle 0 time: 14
RW cycle time: 1111
Cycle 1 time: 993
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1258
Cycle 1 time: 962
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1229
Cycle 1 time: 902
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1155
Cycle 1 time: 1344
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1603
Cycle 1 time: 1239
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1509
Cycle 1 time: 909
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1164
Cycle 1 time: 1544
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1810
Cycle 1 time: 1229
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1498
Cycle 1 time: 1851
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 2109
Cycle 1 time: 1197
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1457
Cycle 1 time: 1410
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1666
Cycle 1 time: 982
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1240
Cycle 1 time: 864
Cycle 2 time: 231
Cycle 0 time: 19
RW cycle time: 1114
clock 2330649 ms | mcu 0 | user time 1910 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 46910 | nb_rw_cycle_counter 15636 | nb_inter_pic_trame_counter 46909
Cycle 1 time: 1916
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 2177
Cycle 1 time: 1560
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1824
Cycle 1 time: 1584
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1844
Cycle 1 time: 1764
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 2036
Cycle 1 time: 1018
Cycle 2 time: 234
Cycle 0 time: 20
RW cycle time: 1272
Cycle 1 time: 1079
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1341
Cycle 1 time: 1336
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1592
Cycle 1 time: 1202
Cycle 2 time: 241
Cycle 0 time: 22
RW cycle time: 1465
Cycle 1 time: 1407
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1665
Cycle 1 time: 1726
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1990
Cycle 1 time: 1330
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1579
Cycle 1 time: 1675
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1933
clock 2332655 ms | mcu 0 | user time 1249 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 46946 | nb_rw_cycle_counter 15648 | nb_inter_pic_trame_counter 46945
Cycle 1 time: 1255
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1508
Cycle 1 time: 1638
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1897
Cycle 1 time: 2252
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2510
Cycle 1 time: 1317
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1573
Cycle 1 time: 1556
Cycle 2 time: 251
Cycle 0 time: 21
RW cycle time: 1828
Cycle 1 time: 1208
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1457
Cycle 1 time: 2153
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2412
Cycle 1 time: 589
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 849
Cycle 1 time: 1521
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1777
Cycle 1 time: 1399
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1659
Cycle 1 time: 2057
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2317
Cycle 1 time: 1393
clock 2334672 ms | mcu 0 | user time 245 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 46980 | nb_rw_cycle_counter 15659 | nb_inter_pic_trame_counter 46979
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1660
Cycle 1 time: 1627
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1884
Cycle 1 time: 1367
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1626
Cycle 1 time: 1152
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1416
Cycle 1 time: 1881
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 2131
Cycle 1 time: 2070
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2329
Cycle 1 time: 1613
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1875
Cycle 1 time: 1249
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1511
Cycle 1 time: 1846
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 2112
Cycle 1 time: 905
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1160
Cycle 1 time: 1116
Cycle 2 time: 257
Cycle 0 time: 16
RW cycle time: 1389
Cycle 1 time: 1756
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 2022
clock 2336766 ms | mcu 0 | user time 1462 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 47015 | nb_rw_cycle_counter 15671 | nb_inter_pic_trame_counter 47014
Cycle 1 time: 1468
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1727
Cycle 1 time: 1327
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1590
Cycle 1 time: 1331
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1585
Cycle 1 time: 1275
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1532
Cycle 1 time: 1379
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1637
Cycle 1 time: 1152
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1412
Cycle 1 time: 725
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 990
Cycle 1 time: 704
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 960
Cycle 1 time: 1204
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1462
Cycle 1 time: 1201
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1458
Cycle 1 time: 1045
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1295
Cycle 1 time: 993
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1251
Cycle 1 time: 1202
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1458
Cycle 1 time: 1183
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1441
Cycle 1 time: 966
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1229
clock 2338806 ms | mcu 0 | user time 833 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 47060 | nb_rw_cycle_counter 15686 | nb_inter_pic_trame_counter 47059
Cycle 1 time: 839
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1097
Cycle 1 time: 1264
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1528
Cycle 1 time: 648
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 906
Cycle 1 time: 1577
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1828
Cycle 1 time: 1399
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1664
Cycle 1 time: 918
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1177
Cycle 1 time: 1184
Cycle 2 time: 301
Cycle 0 time: 19
RW cycle time: 1504
Cycle 1 time: 1697
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1960
Cycle 1 time: 1078
Cycle 2 time: 243
Cycle 0 time: 24
RW cycle time: 1345
Cycle 1 time: 1236
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1493
Cycle 1 time: 1022
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1284
Cycle 1 time: 1305
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1561
Cycle 1 time: 1273
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1528
Cycle 1 time: 1388
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1649
clock 2340927 ms | mcu 0 | user time 1516 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 47102 | nb_rw_cycle_counter 15700 | nb_inter_pic_trame_counter 47101
Cycle 1 time: 1522
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1777
Cycle 1 time: 1645
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1907
Cycle 1 time: 1655
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1909
Cycle 1 time: 1354
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1616
Cycle 1 time: 1650
Cycle 2 time: 239
Cycle 0 time: 27
RW cycle time: 1916
Cycle 1 time: 1422
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1689
Cycle 1 time: 1455
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1718
Cycle 1 time: 1488
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1748
Cycle 1 time: 1345
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1599
Cycle 1 time: 1371
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1627
Cycle 1 time: 1171
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1429
Cycle 1 time: 1824
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 2076
clock 2343059 ms | mcu 0 | user time 1829 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 47138 | nb_rw_cycle_counter 15712 | nb_inter_pic_trame_counter 47137
Cycle 1 time: 1835
Cycle 2 time: 221
Cycle 0 time: 15
RW cycle time: 2071
Cycle 1 time: 1827
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 2088
Cycle 1 time: 1498
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1754
Cycle 1 time: 232
Cycle 2 time: 295
Cycle 0 time: 17
RW cycle time: 544
Cycle 1 time: 990
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 1271
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1533
Cycle 1 time: 902
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1167
Cycle 1 time: 1035
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1289
Cycle 1 time: 1342
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1603
Cycle 1 time: 1462
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1730
Cycle 1 time: 1793
Cycle 2 time: 255
Cycle 0 time: 17
RW cycle time: 2065
Cycle 1 time: 1286
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1541
Cycle 1 time: 1019
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1279
Cycle 1 time: 1129
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1385
clock 2345118 ms | mcu 0 | user time 1119 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 47180 | nb_rw_cycle_counter 15726 | nb_inter_pic_trame_counter 47179
Cycle 1 time: 1125
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1379
Cycle 1 time: 1061
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1324
Cycle 1 time: 1066
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1325
Cycle 1 time: 1214
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1478
Cycle 1 time: 905
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 1096
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1356
Cycle 1 time: 818
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1077
Cycle 1 time: 1370
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1627
Cycle 1 time: 2441
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2699
Cycle 1 time: 1496
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1748
Cycle 1 time: 2112
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2369
Cycle 1 time: 1218
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1477
Cycle 1 time: 1290
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1545
clock 2347216 ms | mcu 0 | user time 1541 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 47219 | nb_rw_cycle_counter 15739 | nb_inter_pic_trame_counter 47218
Cycle 1 time: 1547
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1802
Cycle 1 time: 849
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1117
Cycle 1 time: 764
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1018
Cycle 1 time: 1329
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1586
Cycle 1 time: 1504
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1759
Cycle 1 time: 1114
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1374
Cycle 1 time: 1075
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1332
Cycle 1 time: 1827
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 2076
Cycle 1 time: 1500
Cycle 2 time: 259
Cycle 0 time: 17
RW cycle time: 1776
Cycle 1 time: 1286
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1545
Cycle 1 time: 943
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1199
Cycle 1 time: 1512
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1764
Cycle 1 time: 1234
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1488
Cycle 1 time: 1270
Cycle 2 time: 242
Cycle 0 time: 23
RW cycle time: 1535
clock 2349348 ms | mcu 0 | user time 1485 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 47261 | nb_rw_cycle_counter 15753 | nb_inter_pic_trame_counter 47260
Cycle 1 time: 1491
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1751
Cycle 1 time: 982
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1240
Cycle 1 time: 1689
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1951
Cycle 1 time: 882
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1149
Cycle 1 time: 949
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1213
Cycle 1 time: 1055
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1316
Cycle 1 time: 1053
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1317
Cycle 1 time: 1064
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1319
Cycle 1 time: 984
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1240
Cycle 1 time: 1335
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1592
Cycle 1 time: 1493
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1753
Cycle 1 time: 995
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1262
Cycle 1 time: 1123
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1383
Cycle 1 time: 1193
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1449
Cycle 1 time: 1203
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1468
clock 2351456 ms | mcu 0 | user time 1161 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 47306 | nb_rw_cycle_counter 15768 | nb_inter_pic_trame_counter 47305
Cycle 1 time: 1167
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1422
Cycle 1 time: 904
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1171
Cycle 1 time: 1140
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1396
Cycle 1 time: 1590
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1850
Cycle 1 time: 1274
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1543
Cycle 1 time: 1647
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1900
Cycle 1 time: 1994
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 2260
Cycle 1 time: 1458
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1718
Cycle 1 time: 1088
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1348
Cycle 1 time: 1697
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1955
Cycle 1 time: 1791
Cycle 2 time: 256
Cycle 0 time: 16
RW cycle time: 2063
Cycle 1 time: 1874
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 2136
clock 2353502 ms | mcu 0 | user time 864 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 47342 | nb_rw_cycle_counter 15780 | nb_inter_pic_trame_counter 47341
Cycle 1 time: 871
Cycle 2 time: 228
Cycle 0 time: 19
RW cycle time: 1118
Cycle 1 time: 1186
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1433
Cycle 1 time: 970
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1231
Cycle 1 time: 1093
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1354
Cycle 1 time: 1812
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2069
Cycle 1 time: 1233
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1496
Cycle 1 time: 1799
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 2057
Cycle 1 time: 849
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 926
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1186
Cycle 1 time: 1129
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1384
Cycle 1 time: 995
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1245
Cycle 1 time: 1160
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1425
Cycle 1 time: 1586
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1846
Cycle 1 time: 1101
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1358
clock 2355569 ms | mcu 0 | user time 1230 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 47384 | nb_rw_cycle_counter 15794 | nb_inter_pic_trame_counter 47383
Cycle 1 time: 1236
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1497
Cycle 1 time: 1293
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1556
Cycle 1 time: 847
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 1353
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1609
Cycle 1 time: 1167
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1425
Cycle 1 time: 1601
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1857
Cycle 1 time: 1203
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1458
Cycle 1 time: 1133
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1390
Cycle 1 time: 1134
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1390
Cycle 1 time: 1061
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1316
Cycle 1 time: 1622
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1879
Cycle 1 time: 1636
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1900
Cycle 1 time: 1679
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1940
clock 2357674 ms | mcu 0 | user time 1951 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 47423 | nb_rw_cycle_counter 15807 | nb_inter_pic_trame_counter 47422
Cycle 1 time: 1958
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2212
Cycle 1 time: 984
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1240
Cycle 1 time: 1842
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2097
Cycle 1 time: 1800
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2059
Cycle 1 time: 1372
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1625
Cycle 1 time: 1527
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1787
Cycle 1 time: 1362
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1629
Cycle 1 time: 1532
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1791
Cycle 1 time: 2192
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 2455
Cycle 1 time: 949
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1209
Cycle 1 time: 849
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 310
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 574
Cycle 1 time: 839
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1097
Cycle 1 time: 993
clock 2359691 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 47463 | nb_rw_cycle_counter 15820 | nb_inter_pic_trame_counter 47462
Cycle 2 time: 248
Cycle 0 time: 13
RW cycle time: 1254
Cycle 1 time: 1264
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1522
Cycle 1 time: 1275
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1534
Cycle 1 time: 1719
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1987
Cycle 1 time: 1793
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 2057
Cycle 1 time: 2531
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2787
Cycle 1 time: 1822
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 2083
Cycle 1 time: 1101
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1369
Cycle 1 time: 911
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1169
Cycle 1 time: 1442
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1700
Cycle 1 time: 1669
Cycle 2 time: 339
Cycle 0 time: 17
RW cycle time: 2025
Cycle 1 time: 1283
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1546
clock 2361798 ms | mcu 0 | user time 1277 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 47498 | nb_rw_cycle_counter 15832 | nb_inter_pic_trame_counter 47497
Cycle 1 time: 1283
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1543
Cycle 1 time: 2026
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2284
Cycle 1 time: 1359
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1621
Cycle 1 time: 1738
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1996
Cycle 1 time: 1540
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1805
Cycle 1 time: 1657
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1917
Cycle 1 time: 1680
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1945
Cycle 1 time: 1035
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1296
Cycle 1 time: 1660
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 1930
Cycle 1 time: 905
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1166
Cycle 1 time: 737
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1002
Cycle 1 time: 965
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1231
Cycle 1 time: 904
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1163
clock 2363860 ms | mcu 0 | user time 999 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 47537 | nb_rw_cycle_counter 15845 | nb_inter_pic_trame_counter 47536
Cycle 1 time: 1006
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1263
Cycle 1 time: 1257
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1519
Cycle 1 time: 1064
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1321
Cycle 1 time: 786
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1043
Cycle 1 time: 1276
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1534
Cycle 1 time: 2103
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 2369
Cycle 1 time: 1672
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1921
Cycle 1 time: 1600
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1862
Cycle 1 time: 1642
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1905
Cycle 1 time: 1933
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 2194
Cycle 1 time: 1430
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1687
Cycle 1 time: 783
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1035
clock 2365925 ms | mcu 0 | user time 1995 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 47573 | nb_rw_cycle_counter 15857 | nb_inter_pic_trame_counter 47572
Cycle 1 time: 2002
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 2271
Cycle 1 time: 1196
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1454
Cycle 1 time: 1024
Cycle 2 time: 346
Cycle 0 time: 19
RW cycle time: 1389
Cycle 1 time: 1326
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1581
Cycle 1 time: 1598
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1858
Cycle 1 time: 2056
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2314
Cycle 1 time: 1440
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1699
Cycle 1 time: 1142
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1398
Cycle 1 time: 842
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1100
Cycle 1 time: 923
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1185
Cycle 1 time: 917
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1176
Cycle 1 time: 1003
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1258
Cycle 1 time: 1345
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1595
Cycle 1 time: 1167
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1437
clock 2368014 ms | mcu 0 | user time 1168 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 47615 | nb_rw_cycle_counter 15871 | nb_inter_pic_trame_counter 47614
Cycle 1 time: 1174
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1431
Cycle 1 time: 1631
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1891
Cycle 1 time: 1462
Cycle 2 time: 305
Cycle 0 time: 19
RW cycle time: 1786
Cycle 1 time: 1183
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1447
Cycle 1 time: 946
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1212
Cycle 1 time: 1376
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1633
Cycle 1 time: 852
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 911
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1165
Cycle 1 time: 1786
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 2049
Cycle 1 time: 1750
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2007
Cycle 1 time: 1466
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1728
Cycle 1 time: 1143
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1399
Cycle 1 time: 1758
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 2020
clock 2370141 ms | mcu 0 | user time 1559 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 47654 | nb_rw_cycle_counter 15884 | nb_inter_pic_trame_counter 47653
Cycle 1 time: 1565
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1825
Cycle 1 time: 1241
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1497
Cycle 1 time: 1170
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1429
Cycle 1 time: 1943
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2201
Cycle 1 time: 1432
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1693
Cycle 1 time: 1781
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 2044
Cycle 1 time: 2253
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2513
Cycle 1 time: 1181
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1441
Cycle 1 time: 1147
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1408
Cycle 1 time: 1448
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1708
Cycle 1 time: 1458
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1716
Cycle 1 time: 1679
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1936
clock 2372251 ms | mcu 0 | user time 1246 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 47690 | nb_rw_cycle_counter 15896 | nb_inter_pic_trame_counter 47689
Cycle 1 time: 1253
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1513
Cycle 1 time: 1235
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1491
Cycle 1 time: 1546
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1797
Cycle 1 time: 1141
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1400
Cycle 1 time: 1785
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 2048
Cycle 1 time: 1362
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1615
Cycle 1 time: 1652
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1915
Cycle 1 time: 1811
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 2074
Cycle 1 time: 1170
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1426
Cycle 1 time: 1787
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2039
Cycle 1 time: 1526
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1774
Cycle 1 time: 1503
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1760
clock 2374344 ms | mcu 0 | user time 1327 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 47726 | nb_rw_cycle_counter 15908 | nb_inter_pic_trame_counter 47725
Cycle 1 time: 1333
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1578
Cycle 1 time: 1667
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1921
Cycle 1 time: 1634
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1893
Cycle 1 time: 1862
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2118
Cycle 1 time: 1815
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2071
Cycle 1 time: 1669
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 1911
Cycle 1 time: 1513
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1766
Cycle 1 time: 1279
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1542
Cycle 1 time: 1196
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1457
Cycle 1 time: 1125
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1385
Cycle 1 time: 1575
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1836
Cycle 1 time: 1235
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1493
clock 2376484 ms | mcu 0 | user time 1755 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 47762 | nb_rw_cycle_counter 15920 | nb_inter_pic_trame_counter 47761
Cycle 1 time: 1761
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2019
Cycle 1 time: 1551
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1814
Cycle 1 time: 1672
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1931
Cycle 1 time: 1937
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 2193
Cycle 1 time: 1546
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1802
Cycle 1 time: 1478
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1732
Cycle 1 time: 1499
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1759
Cycle 1 time: 1803
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2065
Cycle 1 time: 1992
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 2244
Cycle 1 time: 1235
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1492
Cycle 1 time: 1453
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1705
clock 2378580 ms | mcu 0 | user time 1953 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 47795 | nb_rw_cycle_counter 15931 | nb_inter_pic_trame_counter 47794
Cycle 1 time: 1959
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2219
Cycle 1 time: 1209
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1467
Cycle 1 time: 1351
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1616
Cycle 1 time: 1143
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1404
Cycle 1 time: 819
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1080
Cycle 1 time: 641
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 901
Cycle 1 time: 843
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1101
Cycle 1 time: 1069
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1323
Cycle 1 time: 1328
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1585
Cycle 1 time: 1298
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1555
Cycle 1 time: 1331
Cycle 2 time: 301
Cycle 0 time: 18
RW cycle time: 1650
Cycle 1 time: 1911
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 2176
Cycle 1 time: 1047
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1301
Cycle 1 time: 1572
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1835
clock 2380630 ms | mcu 0 | user time 1247 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 47837 | nb_rw_cycle_counter 15945 | nb_inter_pic_trame_counter 47836
Cycle 1 time: 1253
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1513
Cycle 1 time: 1609
Cycle 2 time: 251
Cycle 0 time: 22
RW cycle time: 1882
Cycle 1 time: 834
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1094
Cycle 1 time: 1003
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1268
Cycle 1 time: 1065
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1336
Cycle 1 time: 1630
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1886
Cycle 1 time: 1151
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1415
Cycle 1 time: 980
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1237
Cycle 1 time: 1351
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1605
Cycle 1 time: 1585
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1851
Cycle 1 time: 736
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 999
Cycle 1 time: 1776
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2036
Cycle 1 time: 1336
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1590
Cycle 1 time: 1335
clock 2382635 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 47877 | nb_rw_cycle_counter 15958 | nb_inter_pic_trame_counter 47876
Cycle 2 time: 250
Cycle 0 time: 13
RW cycle time: 1598
Cycle 1 time: 1491
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1746
Cycle 1 time: 1651
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1906
Cycle 1 time: 1502
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1760
Cycle 1 time: 1183
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1439
Cycle 1 time: 1510
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1770
Cycle 1 time: 1006
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1269
Cycle 1 time: 995
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1252
Cycle 1 time: 1237
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1493
Cycle 1 time: 833
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1095
Cycle 1 time: 1209
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1472
Cycle 1 time: 756
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1015
Cycle 1 time: 1057
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1311
Cycle 1 time: 1426
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1687
clock 2384650 ms | mcu 0 | user time 922 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 47918 | nb_rw_cycle_counter 15972 | nb_inter_pic_trame_counter 47917
Cycle 1 time: 928
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1185
Cycle 1 time: 1588
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1844
Cycle 1 time: 949
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1205
Cycle 1 time: 1109
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1374
Cycle 1 time: 927
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1186
Cycle 1 time: 1074
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1335
Cycle 1 time: 1087
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1339
Cycle 1 time: 897
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1154
Cycle 1 time: 925
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1186
Cycle 1 time: 1060
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1316
Cycle 1 time: 729
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 992
Cycle 1 time: 1124
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1382
Cycle 1 time: 1465
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1721
Cycle 1 time: 1491
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1750
Cycle 1 time: 1328
Cycle 2 time: 231
Cycle 0 time: 20
RW cycle time: 1579
clock 2386758 ms | mcu 0 | user time 1453 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 47963 | nb_rw_cycle_counter 15987 | nb_inter_pic_trame_counter 47962
Cycle 1 time: 1459
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1718
Cycle 1 time: 1790
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 2051
Cycle 1 time: 1483
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1746
Cycle 1 time: 1111
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1370
Cycle 1 time: 1112
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1373
Cycle 1 time: 1838
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 2088
Cycle 1 time: 1787
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 2047
Cycle 1 time: 688
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 942
Cycle 1 time: 928
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1185
Cycle 1 time: 1176
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1432
Cycle 1 time: 1018
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1279
Cycle 1 time: 1527
Cycle 2 time: 328
Cycle 0 time: 23
RW cycle time: 1878
Cycle 1 time: 1124
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1389
Cycle 1 time: 917
clock 2388779 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 48003 | nb_rw_cycle_counter 16000 | nb_inter_pic_trame_counter 48002
Cycle 2 time: 247
Cycle 0 time: 14
RW cycle time: 1178
Cycle 1 time: 1165
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1424
Cycle 1 time: 1644
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1904
Cycle 1 time: 1391
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1644
Cycle 1 time: 1094
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1350
Cycle 1 time: 1486
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1755
Cycle 1 time: 895
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1156
Cycle 1 time: 1111
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1375
Cycle 1 time: 1513
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1769
Cycle 1 time: 993
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1246
Cycle 1 time: 1636
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1896
Cycle 1 time: 958
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1223
Cycle 1 time: 1118
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1376
Cycle 1 time: 858
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1123
clock 2390817 ms | mcu 0 | user time 1119 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 48044 | nb_rw_cycle_counter 16014 | nb_inter_pic_trame_counter 48043
Cycle 1 time: 1125
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1386
Cycle 1 time: 1282
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1539
Cycle 1 time: 1499
Cycle 2 time: 232
Cycle 0 time: 19
RW cycle time: 1750
Cycle 1 time: 1236
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1492
Cycle 1 time: 1063
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1319
Cycle 1 time: 778
Cycle 2 time: 306
Cycle 0 time: 18
RW cycle time: 1102
Cycle 1 time: 932
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1183
Cycle 1 time: 1521
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1778
Cycle 1 time: 1724
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1981
Cycle 1 time: 1286
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1546
Cycle 1 time: 1459
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1720
Cycle 1 time: 1266
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1525
Cycle 1 time: 1261
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1524
Cycle 1 time: 927
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1183
clock 2392914 ms | mcu 0 | user time 1062 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 48086 | nb_rw_cycle_counter 16028 | nb_inter_pic_trame_counter 48085
Cycle 1 time: 1068
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1320
Cycle 1 time: 1232
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1488
Cycle 1 time: 1312
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 1583
Cycle 1 time: 979
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1235
Cycle 1 time: 1168
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1426
Cycle 1 time: 1491
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1752
Cycle 1 time: 938
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1195
Cycle 1 time: 1245
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1505
Cycle 1 time: 737
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1003
Cycle 1 time: 568
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 834
Cycle 1 time: 851
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1118
Cycle 1 time: 1469
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1727
Cycle 1 time: 1795
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2056
Cycle 1 time: 2122
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 2384
clock 2395036 ms | mcu 0 | user time 1658 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 48128 | nb_rw_cycle_counter 16042 | nb_inter_pic_trame_counter 48127
Cycle 1 time: 1664
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1920
Cycle 1 time: 1490
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1750
Cycle 1 time: 1503
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1753
Cycle 1 time: 1332
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1589
Cycle 1 time: 1980
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 2235
Cycle 1 time: 1492
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1752
Cycle 1 time: 1727
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1984
Cycle 1 time: 1085
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1345
Cycle 1 time: 1159
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1420
Cycle 1 time: 1003
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1267
Cycle 1 time: 988
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1248
Cycle 1 time: 1396
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1658
Cycle 1 time: 1076
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1338
clock 2397087 ms | mcu 0 | user time 907 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 48167 | nb_rw_cycle_counter 16055 | nb_inter_pic_trame_counter 48166
Cycle 1 time: 913
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1169
Cycle 1 time: 1581
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1842
Cycle 1 time: 1742
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2002
Cycle 1 time: 1451
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1722
Cycle 1 time: 773
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1032
Cycle 1 time: 1728
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1983
Cycle 1 time: 1906
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2161
Cycle 1 time: 1164
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1427
Cycle 1 time: 1226
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1484
Cycle 1 time: 956
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1216
Cycle 1 time: 1127
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1389
Cycle 1 time: 1539
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1799
Cycle 1 time: 1680
clock 2399112 ms | mcu 0 | user time 256 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 48204 | nb_rw_cycle_counter 16067 | nb_inter_pic_trame_counter 48203
Cycle 2 time: 262
Cycle 0 time: 15
RW cycle time: 1957
Cycle 1 time: 1407
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1666
Cycle 1 time: 837
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1098
Cycle 1 time: 1300
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1563
Cycle 1 time: 1022
Cycle 2 time: 232
Cycle 0 time: 19
RW cycle time: 1273
Cycle 1 time: 1209
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1476
Cycle 1 time: 1953
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 2216
Cycle 1 time: 988
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1248
Cycle 1 time: 1497
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1754
Cycle 1 time: 2297
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 2560
Cycle 1 time: 1673
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1930
Cycle 1 time: 1640
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1904
clock 2401135 ms | mcu 0 | user time 1518 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 48239 | nb_rw_cycle_counter 16079 | nb_inter_pic_trame_counter 48238
Cycle 1 time: 1524
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1777
Cycle 1 time: 1264
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1534
Cycle 1 time: 1205
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1471
Cycle 1 time: 1339
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1588
Cycle 1 time: 1194
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1447
Cycle 1 time: 1063
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1326
Cycle 1 time: 1063
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1332
Cycle 1 time: 1664
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1922
Cycle 1 time: 1531
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1786
Cycle 1 time: 1658
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1914
Cycle 1 time: 1520
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1769
Cycle 1 time: 972
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1237
Cycle 1 time: 679
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 936
Cycle 1 time: 855
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1115
clock 2403277 ms | mcu 0 | user time 1784 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 48281 | nb_rw_cycle_counter 16093 | nb_inter_pic_trame_counter 48280
Cycle 1 time: 1790
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 2039
Cycle 1 time: 1478
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1738
Cycle 1 time: 1645
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1907
Cycle 1 time: 1796
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2059
Cycle 1 time: 1504
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1758
Cycle 1 time: 1558
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1830
Cycle 1 time: 2197
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 2463
Cycle 1 time: 1071
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1331
Cycle 1 time: 1000
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1252
Cycle 1 time: 1067
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1320
Cycle 1 time: 931
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1184
Cycle 1 time: 927
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1188
clock 2405281 ms | mcu 0 | user time 1754 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 48317 | nb_rw_cycle_counter 16105 | nb_inter_pic_trame_counter 48316
Cycle 1 time: 1760
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 2027
Cycle 1 time: 953
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1213
Cycle 1 time: 1206
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1465
Cycle 1 time: 1006
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1263
Cycle 1 time: 991
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1251
Cycle 1 time: 1051
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1305
Cycle 1 time: 1768
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2027
Cycle 1 time: 924
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 1499
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1759
Cycle 1 time: 1747
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2006
Cycle 1 time: 1813
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2071
Cycle 1 time: 989
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1247
Cycle 1 time: 1004
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1267
Cycle 1 time: 1531
clock 2407290 ms | mcu 0 | user time 237 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 48357 | nb_rw_cycle_counter 16118 | nb_inter_pic_trame_counter 48356
Cycle 2 time: 244
Cycle 0 time: 14
RW cycle time: 1789
Cycle 1 time: 1199
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1455
Cycle 1 time: 1061
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1320
Cycle 1 time: 784
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 919
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 1138
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1394
Cycle 1 time: 856
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1117
Cycle 1 time: 988
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1246
Cycle 1 time: 1788
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2043
Cycle 1 time: 1415
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1673
Cycle 1 time: 1233
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1486
Cycle 1 time: 1197
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1456
Cycle 1 time: 1418
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1676
Cycle 1 time: 991
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1245
Cycle 1 time: 931
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1186
clock 2409329 ms | mcu 0 | user time 850 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 48401 | nb_rw_cycle_counter 16133 | nb_inter_pic_trame_counter 48400
Cycle 1 time: 856
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 984
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1241
Cycle 1 time: 722
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 979
Cycle 1 time: 792
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1055
Cycle 1 time: 1173
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1437
Cycle 1 time: 1298
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1563
Cycle 1 time: 1681
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1940
Cycle 1 time: 996
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1245
Cycle 1 time: 1861
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2118
Cycle 1 time: 1475
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1731
Cycle 1 time: 1081
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1338
Cycle 1 time: 989
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 1230
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1493
Cycle 1 time: 886
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1142
clock 2411336 ms | mcu 0 | user time 1281 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 48443 | nb_rw_cycle_counter 16147 | nb_inter_pic_trame_counter 48442
Cycle 1 time: 1287
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1549
Cycle 1 time: 1112
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1369
Cycle 1 time: 992
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1250
Cycle 1 time: 1134
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1401
Cycle 1 time: 986
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1245
Cycle 1 time: 919
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1184
Cycle 1 time: 707
Cycle 2 time: 227
Cycle 0 time: 17
RW cycle time: 951
Cycle 1 time: 1079
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1340
Cycle 1 time: 708
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 970
Cycle 1 time: 986
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1240
Cycle 1 time: 860
Cycle 2 time: 258
Cycle 0 time: 16
RW cycle time: 1134
Cycle 1 time: 1380
Cycle 2 time: 267
Cycle 0 time: 15
RW cycle time: 1662
Cycle 1 time: 981
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1251
Cycle 1 time: 998
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1260
Cycle 1 time: 1109
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1361
Cycle 1 time: 870
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1114
clock 2413344 ms | mcu 0 | user time 1074 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 48491 | nb_rw_cycle_counter 16163 | nb_inter_pic_trame_counter 48490
Cycle 1 time: 1081
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1346
Cycle 1 time: 1495
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1764
Cycle 1 time: 1578
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1839
Cycle 1 time: 1248
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1504
Cycle 1 time: 997
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1255
Cycle 1 time: 863
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 1542
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1798
Cycle 1 time: 1207
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1460
Cycle 1 time: 791
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1054
Cycle 1 time: 1048
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1306
Cycle 1 time: 1271
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1533
Cycle 1 time: 1623
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1883
Cycle 1 time: 978
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1237
clock 2415371 ms | mcu 0 | user time 2253 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 48530 | nb_rw_cycle_counter 16176 | nb_inter_pic_trame_counter 48529
Cycle 1 time: 2259
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2520
Cycle 1 time: 973
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1235
Cycle 1 time: 846
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1096
Cycle 1 time: 1068
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1323
Cycle 1 time: 926
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1183
Cycle 1 time: 999
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1264
Cycle 1 time: 982
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 929
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1189
Cycle 1 time: 646
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 910
Cycle 1 time: 782
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 1187
Cycle 2 time: 227
Cycle 0 time: 18
RW cycle time: 1432
Cycle 1 time: 941
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1199
Cycle 1 time: 852
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1121
Cycle 1 time: 845
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1103
Cycle 1 time: 1976
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2238
Cycle 1 time: 1202
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1458
clock 2417417 ms | mcu 0 | user time 1169 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 48578 | nb_rw_cycle_counter 16192 | nb_inter_pic_trame_counter 48577
Cycle 1 time: 1175
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1421
Cycle 1 time: 1981
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 2242
Cycle 1 time: 1344
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1590
Cycle 1 time: 1017
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1278
Cycle 1 time: 1157
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1413
Cycle 1 time: 1081
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1338
Cycle 1 time: 1270
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1526
Cycle 1 time: 923
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1173
Cycle 1 time: 988
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1245
Cycle 1 time: 938
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1192
Cycle 1 time: 928
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1192
Cycle 1 time: 846
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1113
Cycle 1 time: 1051
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1319
Cycle 1 time: 762
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1018
Cycle 1 time: 1146
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1404
clock 2419450 ms | mcu 0 | user time 1027 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 48623 | nb_rw_cycle_counter 16207 | nb_inter_pic_trame_counter 48622
Cycle 1 time: 1033
Cycle 2 time: 225
Cycle 0 time: 20
RW cycle time: 1278
Cycle 1 time: 1549
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1808
Cycle 1 time: 1507
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1768
Cycle 1 time: 1957
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2217
Cycle 1 time: 1400
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1660
Cycle 1 time: 944
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1210
Cycle 1 time: 1190
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1446
Cycle 1 time: 1339
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1600
Cycle 1 time: 1138
Cycle 2 time: 304
Cycle 0 time: 21
RW cycle time: 1463
Cycle 1 time: 988
Cycle 2 time: 257
Cycle 0 time: 17
RW cycle time: 1262
Cycle 1 time: 839
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1103
Cycle 1 time: 821
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1082
Cycle 1 time: 939
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1199
Cycle 1 time: 859
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1115
clock 2421532 ms | mcu 0 | user time 1639 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 48665 | nb_rw_cycle_counter 16221 | nb_inter_pic_trame_counter 48664
Cycle 1 time: 1645
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1903
Cycle 1 time: 1346
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1603
Cycle 1 time: 1093
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1352
Cycle 1 time: 851
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 1092
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1357
Cycle 1 time: 1233
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1496
Cycle 1 time: 1018
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1276
Cycle 1 time: 960
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1217
Cycle 1 time: 785
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1051
Cycle 1 time: 1506
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1756
Cycle 1 time: 1125
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1385
Cycle 1 time: 1313
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1567
Cycle 1 time: 1480
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1734
Cycle 1 time: 1558
Cycle 2 time: 277
Cycle 0 time: 19
RW cycle time: 1854
clock 2423586 ms | mcu 0 | user time 1521 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 48707 | nb_rw_cycle_counter 16235 | nb_inter_pic_trame_counter 48706
Cycle 1 time: 1527
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1794
Cycle 1 time: 1384
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1636
Cycle 1 time: 1299
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1556
Cycle 1 time: 962
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1218
Cycle 1 time: 994
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1253
Cycle 1 time: 1060
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1320
Cycle 1 time: 1339
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1597
Cycle 1 time: 1233
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1491
Cycle 1 time: 1377
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1639
Cycle 1 time: 1017
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1275
Cycle 1 time: 1453
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1705
Cycle 1 time: 1201
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1458
Cycle 1 time: 854
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 1273
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1529
clock 2425598 ms | mcu 0 | user time 1060 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 48749 | nb_rw_cycle_counter 16249 | nb_inter_pic_trame_counter 48748
Cycle 1 time: 1066
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1329
Cycle 1 time: 1053
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1308
Cycle 1 time: 857
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 1061
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1314
Cycle 1 time: 877
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1138
Cycle 1 time: 973
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1236
Cycle 1 time: 917
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1173
Cycle 1 time: 1200
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1458
Cycle 1 time: 922
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 853
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 1061
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1318
Cycle 1 time: 1130
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1389
Cycle 1 time: 1064
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1325
Cycle 1 time: 921
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1180
Cycle 1 time: 990
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 924
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 924
clock 2427608 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 48798 | nb_rw_cycle_counter 16265 | nb_inter_pic_trame_counter 48797
Cycle 2 time: 246
Cycle 0 time: 13
RW cycle time: 1183
Cycle 1 time: 994
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1253
Cycle 1 time: 780
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1040
Cycle 1 time: 920
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 922
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 1100
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1360
Cycle 1 time: 1647
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1901
Cycle 1 time: 1655
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1918
Cycle 1 time: 1684
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1940
Cycle 1 time: 1832
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2088
Cycle 1 time: 1455
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1712
Cycle 1 time: 1477
Cycle 2 time: 234
Cycle 0 time: 20
RW cycle time: 1731
Cycle 1 time: 1331
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1581
Cycle 1 time: 1070
clock 2429629 ms | mcu 0 | user time 237 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 48837 | nb_rw_cycle_counter 16278 | nb_inter_pic_trame_counter 48836
Cycle 2 time: 244
Cycle 0 time: 13
RW cycle time: 1327
Cycle 1 time: 2020
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 2272
Cycle 1 time: 1590
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1847
Cycle 1 time: 817
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 1067
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1320
Cycle 1 time: 1007
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1266
Cycle 1 time: 1133
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1396
Cycle 1 time: 745
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1007
Cycle 1 time: 1093
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1354
Cycle 1 time: 777
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1042
Cycle 1 time: 707
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 954
Cycle 1 time: 847
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1104
Cycle 1 time: 737
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 996
Cycle 1 time: 988
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1245
Cycle 1 time: 1274
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1529
Cycle 1 time: 655
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 909
clock 2431640 ms | mcu 0 | user time 784 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 48884 | nb_rw_cycle_counter 16294 | nb_inter_pic_trame_counter 48883
Cycle 1 time: 790
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 1053
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1309
Cycle 1 time: 1493
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1763
Cycle 1 time: 1309
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1565
Cycle 1 time: 1257
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1520
Cycle 1 time: 1177
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1443
Cycle 1 time: 997
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1251
Cycle 1 time: 1339
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1600
Cycle 1 time: 895
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1161
Cycle 1 time: 1238
Cycle 2 time: 306
Cycle 0 time: 18
RW cycle time: 1562
Cycle 1 time: 794
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1054
Cycle 1 time: 1865
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2124
Cycle 1 time: 1817
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 2082
Cycle 1 time: 864
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1121
clock 2433714 ms | mcu 0 | user time 919 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 48926 | nb_rw_cycle_counter 16308 | nb_inter_pic_trame_counter 48925
Cycle 1 time: 925
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 1210
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1461
Cycle 1 time: 1804
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 2057
Cycle 1 time: 1236
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1490
Cycle 1 time: 1417
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1666
Cycle 1 time: 1402
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1659
Cycle 1 time: 864
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1116
Cycle 1 time: 1067
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1319
Cycle 1 time: 1514
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1760
Cycle 1 time: 1867
Cycle 2 time: 281
Cycle 0 time: 16
RW cycle time: 2164
Cycle 1 time: 1190
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1442
Cycle 1 time: 1322
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1577
Cycle 1 time: 1352
Cycle 2 time: 224
Cycle 0 time: 16
RW cycle time: 1592
clock 2435813 ms | mcu 0 | user time 1421 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 48965 | nb_rw_cycle_counter 16321 | nb_inter_pic_trame_counter 48964
Cycle 1 time: 1427
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1673
Cycle 1 time: 919
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 802
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 1203
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1461
Cycle 1 time: 974
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1230
Cycle 1 time: 1201
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1467
Cycle 1 time: 1356
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1616
Cycle 1 time: 1401
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1658
Cycle 1 time: 1014
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1272
Cycle 1 time: 1116
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1376
Cycle 1 time: 1054
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1320
Cycle 1 time: 1561
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1819
Cycle 1 time: 1330
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1586
Cycle 1 time: 1643
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1895
clock 2437899 ms | mcu 0 | user time 1687 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 49007 | nb_rw_cycle_counter 16335 | nb_inter_pic_trame_counter 49006
Cycle 1 time: 1693
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1949
Cycle 1 time: 1932
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 2201
Cycle 1 time: 1396
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1657
Cycle 1 time: 1158
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1415
Cycle 1 time: 1188
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1444
Cycle 1 time: 1652
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1908
Cycle 1 time: 1909
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2164
Cycle 1 time: 1669
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1927
Cycle 1 time: 1291
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1552
Cycle 1 time: 1036
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1299
Cycle 1 time: 872
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1122
Cycle 1 time: 998
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1252
Cycle 1 time: 883
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1142
clock 2439916 ms | mcu 0 | user time 824 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 49046 | nb_rw_cycle_counter 16348 | nb_inter_pic_trame_counter 49045
Cycle 1 time: 830
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1087
Cycle 1 time: 919
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1175
Cycle 1 time: 995
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1251
Cycle 1 time: 855
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 857
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 1366
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1625
Cycle 1 time: 1116
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1371
Cycle 1 time: 1063
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1320
Cycle 1 time: 2239
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2495
Cycle 1 time: 1543
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1803
Cycle 1 time: 1448
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1709
Cycle 1 time: 1160
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1416
Cycle 1 time: 767
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1023
Cycle 1 time: 1087
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1343
clock 2441975 ms | mcu 0 | user time 1575 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 49088 | nb_rw_cycle_counter 16362 | nb_inter_pic_trame_counter 49087
Cycle 1 time: 1581
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1839
Cycle 1 time: 1493
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1743
Cycle 1 time: 1199
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1450
Cycle 1 time: 1807
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2067
Cycle 1 time: 978
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1227
Cycle 1 time: 1306
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1576
Cycle 1 time: 1993
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2253
Cycle 1 time: 1892
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2149
Cycle 1 time: 1244
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1494
Cycle 1 time: 978
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1241
Cycle 1 time: 962
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1220
Cycle 1 time: 1477
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1736
Cycle 1 time: 994
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1251
clock 2444034 ms | mcu 0 | user time 919 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 49127 | nb_rw_cycle_counter 16375 | nb_inter_pic_trame_counter 49126
Cycle 1 time: 925
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 1796
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2057
Cycle 1 time: 1494
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1745
Cycle 1 time: 1454
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1708
Cycle 1 time: 1699
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1960
Cycle 1 time: 1439
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1695
Cycle 1 time: 1172
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1431
Cycle 1 time: 1989
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2242
Cycle 1 time: 1070
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1320
Cycle 1 time: 1007
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1266
Cycle 1 time: 1056
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1315
Cycle 1 time: 883
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1137
Cycle 1 time: 1085
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1340
clock 2446083 ms | mcu 0 | user time 1014 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 49166 | nb_rw_cycle_counter 16388 | nb_inter_pic_trame_counter 49165
Cycle 1 time: 1020
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1283
Cycle 1 time: 1252
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1513
Cycle 1 time: 1384
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1643
Cycle 1 time: 950
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1206
Cycle 1 time: 1517
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1774
Cycle 1 time: 1428
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1677
Cycle 1 time: 1677
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1928
Cycle 1 time: 1251
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1512
Cycle 1 time: 1911
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2166
Cycle 1 time: 1468
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1725
Cycle 1 time: 1896
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2149
Cycle 1 time: 1024
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1282
clock 2448180 ms | mcu 0 | user time 2127 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 49202 | nb_rw_cycle_counter 16400 | nb_inter_pic_trame_counter 49201
Cycle 1 time: 2133
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 2383
Cycle 1 time: 1796
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 2061
Cycle 1 time: 1579
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1841
Cycle 1 time: 1200
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1465
Cycle 1 time: 701
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 956
Cycle 1 time: 849
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 1244
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1496
Cycle 1 time: 953
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1211
Cycle 1 time: 1512
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1777
Cycle 1 time: 848
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1098
Cycle 1 time: 1015
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1271
Cycle 1 time: 1803
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 2063
Cycle 1 time: 1101
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1365
clock 2450183 ms | mcu 0 | user time 2063 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 49241 | nb_rw_cycle_counter 16413 | nb_inter_pic_trame_counter 49240
Cycle 1 time: 2069
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2327
Cycle 1 time: 816
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1080
Cycle 1 time: 1837
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 2102
Cycle 1 time: 1218
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1472
Cycle 1 time: 1508
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1765
Cycle 1 time: 1823
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2080
Cycle 1 time: 1965
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 2228
Cycle 1 time: 1412
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1673
Cycle 1 time: 1261
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1516
Cycle 1 time: 1759
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2014
Cycle 1 time: 1555
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1818
Cycle 1 time: 1660
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1916
clock 2452297 ms | mcu 0 | user time 1214 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 49277 | nb_rw_cycle_counter 16425 | nb_inter_pic_trame_counter 49276
Cycle 1 time: 1220
Cycle 2 time: 233
Cycle 0 time: 19
RW cycle time: 1472
Cycle 1 time: 1086
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1348
Cycle 1 time: 1592
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1856
Cycle 1 time: 1570
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1829
Cycle 1 time: 1579
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1837
Cycle 1 time: 1140
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1396
Cycle 1 time: 1426
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1686
Cycle 1 time: 1660
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1914
Cycle 1 time: 1664
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1916
Cycle 1 time: 1411
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1669
Cycle 1 time: 1171
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1428
Cycle 1 time: 1612
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1869
clock 2454336 ms | mcu 0 | user time 1377 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 49313 | nb_rw_cycle_counter 16437 | nb_inter_pic_trame_counter 49312
Cycle 1 time: 1383
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1649
Cycle 1 time: 1856
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2114
Cycle 1 time: 1336
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1595
Cycle 1 time: 1036
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1293
Cycle 1 time: 1314
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1574
Cycle 1 time: 1333
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1588
Cycle 1 time: 1138
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1403
Cycle 1 time: 1649
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1903
Cycle 1 time: 1181
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1436
Cycle 1 time: 1966
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 2228
Cycle 1 time: 1497
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1754
Cycle 1 time: 1541
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1806
clock 2456432 ms | mcu 0 | user time 2000 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 49349 | nb_rw_cycle_counter 16449 | nb_inter_pic_trame_counter 49348
Cycle 1 time: 2006
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2261
Cycle 1 time: 1634
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1890
Cycle 1 time: 1637
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1894
Cycle 1 time: 1289
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1552
Cycle 1 time: 999
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1259
Cycle 1 time: 1344
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1604
Cycle 1 time: 1342
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1592
Cycle 1 time: 1806
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2066
Cycle 1 time: 1310
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1566
Cycle 1 time: 988
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1247
Cycle 1 time: 1216
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1474
Cycle 1 time: 1396
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1657
clock 2458450 ms | mcu 0 | user time 2118 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 49385 | nb_rw_cycle_counter 16461 | nb_inter_pic_trame_counter 49384
Cycle 1 time: 2125
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 2391
Cycle 1 time: 986
Cycle 2 time: 310
Cycle 0 time: 19
RW cycle time: 1315
Cycle 1 time: 999
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1258
Cycle 1 time: 969
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1229
Cycle 1 time: 1134
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1389
Cycle 1 time: 882
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1141
Cycle 1 time: 1240
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1495
Cycle 1 time: 925
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 1271
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1529
Cycle 1 time: 1200
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1463
Cycle 1 time: 1124
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1384
Cycle 1 time: 1398
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1656
Cycle 1 time: 868
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 1137
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1402
Cycle 1 time: 1666
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1918
clock 2460558 ms | mcu 0 | user time 1331 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 49430 | nb_rw_cycle_counter 16476 | nb_inter_pic_trame_counter 49429
Cycle 1 time: 1338
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1596
Cycle 1 time: 1546
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1805
Cycle 1 time: 1337
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1600
Cycle 1 time: 1487
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1745
Cycle 1 time: 1572
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1833
Cycle 1 time: 1329
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1587
Cycle 1 time: 1111
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1371
Cycle 1 time: 1000
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1258
Cycle 1 time: 1445
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1704
Cycle 1 time: 1441
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1700
Cycle 1 time: 1173
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1434
Cycle 1 time: 1088
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1347
Cycle 1 time: 1127
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1391
clock 2462628 ms | mcu 0 | user time 1656 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 49469 | nb_rw_cycle_counter 16489 | nb_inter_pic_trame_counter 49468
Cycle 1 time: 1662
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1907
Cycle 1 time: 1024
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1284
Cycle 1 time: 1530
Cycle 2 time: 282
Cycle 0 time: 18
RW cycle time: 1830
Cycle 1 time: 1930
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 2187
Cycle 1 time: 794
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1060
Cycle 1 time: 1328
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1588
Cycle 1 time: 1130
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1393
Cycle 1 time: 780
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1049
Cycle 1 time: 700
Cycle 2 time: 232
Cycle 0 time: 19
RW cycle time: 951
Cycle 1 time: 1237
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1495
Cycle 1 time: 1102
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1367
Cycle 1 time: 1533
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1796
Cycle 1 time: 1698
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1954
Cycle 1 time: 1192
Cycle 2 time: 225
Cycle 0 time: 17
RW cycle time: 1434
clock 2464682 ms | mcu 0 | user time 910 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 49511 | nb_rw_cycle_counter 16503 | nb_inter_pic_trame_counter 49510
Cycle 1 time: 916
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1176
Cycle 1 time: 1251
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1514
Cycle 1 time: 1025
Cycle 2 time: 343
Cycle 0 time: 18
RW cycle time: 1386
Cycle 1 time: 820
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1082
Cycle 1 time: 1300
Cycle 2 time: 297
Cycle 0 time: 20
RW cycle time: 1617
Cycle 1 time: 1407
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1668
Cycle 1 time: 1490
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1750
Cycle 1 time: 2023
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2282
Cycle 1 time: 1336
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1600
Cycle 1 time: 1167
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1433
Cycle 1 time: 943
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1200
Cycle 1 time: 1154
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1411
Cycle 1 time: 1659
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1923
clock 2466764 ms | mcu 0 | user time 1679 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 49550 | nb_rw_cycle_counter 16516 | nb_inter_pic_trame_counter 49549
Cycle 1 time: 1685
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1945
Cycle 1 time: 894
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1146
Cycle 1 time: 1066
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1319
Cycle 1 time: 1299
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1565
Cycle 1 time: 1966
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2225
Cycle 1 time: 1464
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1728
Cycle 1 time: 2180
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 2438
Cycle 1 time: 1235
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1495
Cycle 1 time: 851
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 1343
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1598
Cycle 1 time: 993
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1248
Cycle 1 time: 1331
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1586
Cycle 1 time: 1489
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1749
clock 2468850 ms | mcu 0 | user time 1394 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 49589 | nb_rw_cycle_counter 16529 | nb_inter_pic_trame_counter 49588
Cycle 1 time: 1400
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1657
Cycle 1 time: 1000
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1261
Cycle 1 time: 1060
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1317
Cycle 1 time: 717
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 970
Cycle 1 time: 717
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 986
Cycle 1 time: 601
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 853
Cycle 1 time: 1227
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1485
Cycle 1 time: 923
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 1178
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1436
Cycle 1 time: 1650
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1910
Cycle 1 time: 1648
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1906
Cycle 1 time: 973
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1233
Cycle 1 time: 848
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1112
Cycle 1 time: 906
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1164
Cycle 1 time: 997
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1259
Cycle 1 time: 634
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 886
clock 2470851 ms | mcu 0 | user time 789 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 49637 | nb_rw_cycle_counter 16545 | nb_inter_pic_trame_counter 49636
Cycle 1 time: 795
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 716
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 970
Cycle 1 time: 927
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 855
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 1067
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1328
Cycle 1 time: 989
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1247
Cycle 1 time: 1062
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1323
Cycle 1 time: 782
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1034
Cycle 1 time: 1135
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1390
Cycle 1 time: 1137
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1400
Cycle 1 time: 1525
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1785
Cycle 1 time: 726
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 982
Cycle 1 time: 860
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 1131
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1392
Cycle 1 time: 919
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 718
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 971
clock 2472863 ms | mcu 0 | user time 1460 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 49685 | nb_rw_cycle_counter 16561 | nb_inter_pic_trame_counter 49684
Cycle 1 time: 1466
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1730
Cycle 1 time: 1373
Cycle 2 time: 294
Cycle 0 time: 22
RW cycle time: 1689
Cycle 1 time: 1431
Cycle 2 time: 256
Cycle 0 time: 19
RW cycle time: 1706
Cycle 1 time: 814
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1069
Cycle 1 time: 1118
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1376
Cycle 1 time: 783
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 856
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 1066
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1316
Cycle 1 time: 1350
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1597
Cycle 1 time: 866
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1122
Cycle 1 time: 858
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1125
Cycle 1 time: 704
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 962
Cycle 1 time: 709
Cycle 2 time: 229
Cycle 0 time: 18
RW cycle time: 956
Cycle 1 time: 1454
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1710
Cycle 1 time: 1363
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1622
Cycle 1 time: 1016
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1277
clock 2475022 ms | mcu 0 | user time 1639 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 49733 | nb_rw_cycle_counter 16577 | nb_inter_pic_trame_counter 49732
Cycle 1 time: 1645
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1899
Cycle 1 time: 1653
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1915
Cycle 1 time: 1406
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1662
Cycle 1 time: 1778
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2034
Cycle 1 time: 1938
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 2202
Cycle 1 time: 1750
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2003
Cycle 1 time: 1730
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1987
Cycle 1 time: 1453
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1710
Cycle 1 time: 1490
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1753
Cycle 1 time: 1906
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2161
Cycle 1 time: 1440
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1702
clock 2477135 ms | mcu 0 | user time 1745 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 49766 | nb_rw_cycle_counter 16588 | nb_inter_pic_trame_counter 49765
Cycle 1 time: 1751
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2005
Cycle 1 time: 1594
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1848
Cycle 1 time: 1387
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1642
Cycle 1 time: 2361
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2615
Cycle 1 time: 1187
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1432
Cycle 1 time: 1513
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 1763
Cycle 1 time: 1405
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1657
Cycle 1 time: 1173
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1430
Cycle 1 time: 2032
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 2287
Cycle 1 time: 1986
Cycle 2 time: 232
Cycle 0 time: 19
RW cycle time: 2237
Cycle 1 time: 1178
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1427
clock 2479233 ms | mcu 0 | user time 2382 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 49799 | nb_rw_cycle_counter 16599 | nb_inter_pic_trame_counter 49798
Cycle 1 time: 2388
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2647
Cycle 1 time: 1450
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1708
Cycle 1 time: 1343
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1600
Cycle 1 time: 1822
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 2079
Cycle 1 time: 1565
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1816
Cycle 1 time: 1348
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1600
Cycle 1 time: 1930
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 2188
Cycle 1 time: 1803
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 2055
Cycle 1 time: 1865
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 2133
Cycle 1 time: 1469
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1722
Cycle 1 time: 2089
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 2339
clock 2481380 ms | mcu 0 | user time 1969 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 49832 | nb_rw_cycle_counter 16610 | nb_inter_pic_trame_counter 49831
Cycle 1 time: 1976
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 2240
Cycle 1 time: 1527
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1789
Cycle 1 time: 1831
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 2095
Cycle 1 time: 1475
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1728
Cycle 1 time: 1559
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1820
Cycle 1 time: 1653
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1911
Cycle 1 time: 1517
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1769
Cycle 1 time: 1563
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1819
Cycle 1 time: 1183
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1441
Cycle 1 time: 1901
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 2165
Cycle 1 time: 1297
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1550
Cycle 1 time: 1024
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1280
clock 2483465 ms | mcu 0 | user time 1213 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 49868 | nb_rw_cycle_counter 16622 | nb_inter_pic_trame_counter 49867
Cycle 1 time: 1219
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1475
Cycle 1 time: 1434
Cycle 2 time: 272
Cycle 0 time: 17
RW cycle time: 1723
Cycle 1 time: 1031
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1285
Cycle 1 time: 1068
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1334
Cycle 1 time: 844
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1101
Cycle 1 time: 805
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1060
Cycle 1 time: 923
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1188
Cycle 1 time: 1100
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1355
Cycle 1 time: 1205
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1458
Cycle 1 time: 928
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 1140
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1404
Cycle 1 time: 1731
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1983
Cycle 1 time: 1165
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1421
Cycle 1 time: 1612
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1868
clock 2485497 ms | mcu 0 | user time 1693 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 49910 | nb_rw_cycle_counter 16636 | nb_inter_pic_trame_counter 49909
Cycle 1 time: 1699
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1958
Cycle 1 time: 1606
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1868
Cycle 1 time: 1512
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1769
Cycle 1 time: 1822
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2079
Cycle 1 time: 1418
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1676
Cycle 1 time: 2206
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 2456
Cycle 1 time: 1862
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2121
Cycle 1 time: 1740
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 2000
Cycle 1 time: 1590
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1841
Cycle 1 time: 1888
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2149
Cycle 1 time: 1403
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1655
clock 2487670 ms | mcu 0 | user time 1858 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 49943 | nb_rw_cycle_counter 16647 | nb_inter_pic_trame_counter 49942
Cycle 1 time: 1865
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2119
Cycle 1 time: 1142
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1401
Cycle 1 time: 970
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1232
Cycle 1 time: 1336
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1593
Cycle 1 time: 1916
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2170
Cycle 1 time: 1456
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1717
Cycle 1 time: 1280
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1537
Cycle 1 time: 1429
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1687
Cycle 1 time: 2037
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2297
Cycle 1 time: 1306
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1563
Cycle 1 time: 1325
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1587
Cycle 1 time: 1579
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1840
clock 2489752 ms | mcu 0 | user time 1931 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 49979 | nb_rw_cycle_counter 16659 | nb_inter_pic_trame_counter 49978
Cycle 1 time: 1937
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2192
Cycle 1 time: 1061
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1315
Cycle 1 time: 1262
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1520
Cycle 1 time: 1903
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2160
Cycle 1 time: 1496
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1748
Cycle 1 time: 1740
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1996
Cycle 1 time: 2189
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 2451
Cycle 1 time: 1393
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1645
Cycle 1 time: 1512
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1755
Cycle 1 time: 1295
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1554
Cycle 1 time: 1495
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1757
Cycle 1 time: 1544
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1799
clock 2491927 ms | mcu 0 | user time 1788 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 50015 | nb_rw_cycle_counter 16671 | nb_inter_pic_trame_counter 50014
Cycle 1 time: 1794
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 2043
Cycle 1 time: 1386
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1638
Cycle 1 time: 1537
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1792
Cycle 1 time: 1625
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1875
Cycle 1 time: 1498
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1749
Cycle 1 time: 1710
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1965
Cycle 1 time: 1626
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1880
Cycle 1 time: 1568
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1825
Cycle 1 time: 2011
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2270
Cycle 1 time: 1367
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1618
Cycle 1 time: 1306
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1562
clock 2493956 ms | mcu 0 | user time 1866 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 50048 | nb_rw_cycle_counter 16682 | nb_inter_pic_trame_counter 50047
Cycle 1 time: 1872
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2129
Cycle 1 time: 1520
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1777
Cycle 1 time: 926
Cycle 2 time: 254
Cycle 0 time: 19
RW cycle time: 1199
Cycle 1 time: 1508
Cycle 2 time: 279
Cycle 0 time: 19
RW cycle time: 1806
Cycle 1 time: 1911
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2165
Cycle 1 time: 1012
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1270
Cycle 1 time: 1283
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1541
Cycle 1 time: 993
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 968
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1232
Cycle 1 time: 1427
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1682
Cycle 1 time: 787
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 1403
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1656
Cycle 1 time: 1133
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1387
Cycle 1 time: 1066
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1319
clock 2496016 ms | mcu 0 | user time 997 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 50090 | nb_rw_cycle_counter 16696 | nb_inter_pic_trame_counter 50089
Cycle 1 time: 1003
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1260
Cycle 1 time: 1198
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1457
Cycle 1 time: 1126
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1379
Cycle 1 time: 724
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 979
Cycle 1 time: 986
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1239
Cycle 1 time: 1011
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1264
Cycle 1 time: 711
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 957
Cycle 1 time: 1213
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1469
Cycle 1 time: 918
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1178
Cycle 1 time: 1241
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1506
Cycle 1 time: 948
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1203
Cycle 1 time: 717
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 976
Cycle 1 time: 781
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1036
Cycle 1 time: 1444
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1705
Cycle 1 time: 888
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1147
Cycle 1 time: 920
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 713
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 955
clock 2498104 ms | mcu 0 | user time 992 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 50141 | nb_rw_cycle_counter 16713 | nb_inter_pic_trame_counter 50140
Cycle 1 time: 999
Cycle 2 time: 230
Cycle 0 time: 18
RW cycle time: 1247
Cycle 1 time: 877
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1136
Cycle 1 time: 1268
Cycle 2 time: 265
Cycle 0 time: 16
RW cycle time: 1549
Cycle 1 time: 1324
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1575
Cycle 1 time: 1192
Cycle 2 time: 228
Cycle 0 time: 25
RW cycle time: 1445
Cycle 1 time: 1060
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1318
Cycle 1 time: 1213
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1471
Cycle 1 time: 925
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 1133
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1387
Cycle 1 time: 939
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1204
Cycle 1 time: 955
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1219
Cycle 1 time: 864
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1123
Cycle 1 time: 1478
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1737
Cycle 1 time: 2323
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2578
clock 2500170 ms | mcu 0 | user time 1487 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 50183 | nb_rw_cycle_counter 16727 | nb_inter_pic_trame_counter 50182
Cycle 1 time: 1493
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1746
Cycle 1 time: 1805
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 2057
Cycle 1 time: 1486
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1739
Cycle 1 time: 1152
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1409
Cycle 1 time: 1320
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1575
Cycle 1 time: 855
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 1046
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1300
Cycle 1 time: 1013
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1270
Cycle 1 time: 1037
Cycle 2 time: 232
Cycle 0 time: 20
RW cycle time: 1289
Cycle 1 time: 1093
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1347
Cycle 1 time: 1202
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1458
Cycle 1 time: 651
Cycle 2 time: 231
Cycle 0 time: 15
RW cycle time: 897
Cycle 1 time: 865
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1125
Cycle 1 time: 715
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 967
Cycle 1 time: 1311
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1569
clock 2502202 ms | mcu 0 | user time 950 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 50228 | nb_rw_cycle_counter 16742 | nb_inter_pic_trame_counter 50227
Cycle 1 time: 956
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1204
Cycle 1 time: 1131
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1389
Cycle 1 time: 1003
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1262
Cycle 1 time: 1617
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1882
Cycle 1 time: 1816
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2073
Cycle 1 time: 1561
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1820
Cycle 1 time: 1604
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1863
Cycle 1 time: 1574
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1831
Cycle 1 time: 1544
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1804
Cycle 1 time: 1489
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1752
Cycle 1 time: 1976
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2233
Cycle 1 time: 938
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1200
clock 2504259 ms | mcu 0 | user time 1207 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 50264 | nb_rw_cycle_counter 16754 | nb_inter_pic_trame_counter 50263
Cycle 1 time: 1213
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1474
Cycle 1 time: 1118
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1376
Cycle 1 time: 1262
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1526
Cycle 1 time: 1703
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1961
Cycle 1 time: 1268
Cycle 2 time: 245
Cycle 0 time: 23
RW cycle time: 1536
Cycle 1 time: 890
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1150
Cycle 1 time: 924
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1188
Cycle 1 time: 1711
Cycle 2 time: 245
Cycle 0 time: 23
RW cycle time: 1979
Cycle 1 time: 944
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1212
Cycle 1 time: 1424
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1680
Cycle 1 time: 1368
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1629
Cycle 1 time: 1360
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1630
Cycle 1 time: 991
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1251
Cycle 1 time: 975
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1232
clock 2506389 ms | mcu 0 | user time 1674 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 50306 | nb_rw_cycle_counter 16768 | nb_inter_pic_trame_counter 50305
Cycle 1 time: 1681
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1936
Cycle 1 time: 930
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1189
Cycle 1 time: 1769
Cycle 2 time: 260
Cycle 0 time: 16
RW cycle time: 2045
Cycle 1 time: 1747
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 2004
Cycle 1 time: 1111
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1366
Cycle 1 time: 995
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1248
Cycle 1 time: 1205
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1460
Cycle 1 time: 1117
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1381
Cycle 1 time: 797
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 1258
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1517
Cycle 1 time: 1418
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1677
Cycle 1 time: 984
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1244
Cycle 1 time: 1009
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1266
Cycle 1 time: 898
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 1165
clock 2508393 ms | mcu 0 | user time 1165 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 50348 | nb_rw_cycle_counter 16782 | nb_inter_pic_trame_counter 50347
Cycle 1 time: 1171
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1430
Cycle 1 time: 2104
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 2368
Cycle 1 time: 1807
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 2070
Cycle 1 time: 1054
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1317
Cycle 1 time: 1538
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 1805
Cycle 1 time: 1554
Cycle 2 time: 264
Cycle 0 time: 18
RW cycle time: 1836
Cycle 1 time: 1072
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1335
Cycle 1 time: 1273
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1537
Cycle 1 time: 1370
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1626
Cycle 1 time: 878
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1138
Cycle 1 time: 1213
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1466
Cycle 1 time: 1138
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1405
Cycle 1 time: 1161
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1416
clock 2510473 ms | mcu 0 | user time 1220 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 50387 | nb_rw_cycle_counter 16795 | nb_inter_pic_trame_counter 50386
Cycle 1 time: 1226
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1489
Cycle 1 time: 1379
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1638
Cycle 1 time: 1362
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1628
Cycle 1 time: 963
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1218
Cycle 1 time: 1641
Cycle 2 time: 242
Cycle 0 time: 25
RW cycle time: 1908
Cycle 1 time: 1393
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1646
Cycle 1 time: 1237
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1502
Cycle 1 time: 1182
Cycle 2 time: 236
Cycle 0 time: 22
RW cycle time: 1440
Cycle 1 time: 2050
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 2314
Cycle 1 time: 1045
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1304
Cycle 1 time: 685
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 945
Cycle 1 time: 1417
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1679
Cycle 1 time: 1493
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1757
clock 2512541 ms | mcu 0 | user time 1427 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 50426 | nb_rw_cycle_counter 16808 | nb_inter_pic_trame_counter 50425
Cycle 1 time: 1433
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1694
Cycle 1 time: 1068
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1322
Cycle 1 time: 925
Cycle 2 time: 235
Cycle 0 time: 20
RW cycle time: 1180
Cycle 1 time: 995
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1255
Cycle 1 time: 1088
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1351
Cycle 1 time: 986
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1246
Cycle 1 time: 1401
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1663
Cycle 1 time: 1437
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1694
Cycle 1 time: 1216
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1469
Cycle 1 time: 1069
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1331
Cycle 1 time: 1263
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1523
Cycle 1 time: 1340
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1600
Cycle 1 time: 851
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1120
Cycle 1 time: 840
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1098
clock 2514562 ms | mcu 0 | user time 2096 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 50468 | nb_rw_cycle_counter 16822 | nb_inter_pic_trame_counter 50467
Cycle 1 time: 2103
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2362
Cycle 1 time: 2111
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2368
Cycle 1 time: 988
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1252
Cycle 1 time: 1126
Cycle 2 time: 245
Cycle 0 time: 23
RW cycle time: 1394
Cycle 1 time: 1659
Cycle 2 time: 228
Cycle 0 time: 18
RW cycle time: 1905
Cycle 1 time: 1665
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1925
Cycle 1 time: 1485
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1742
Cycle 1 time: 828
Cycle 2 time: 271
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 1320
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1586
Cycle 1 time: 2227
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2485
Cycle 1 time: 1285
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1542
Cycle 1 time: 1744
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1998
clock 2516642 ms | mcu 0 | user time 1220 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 50504 | nb_rw_cycle_counter 16834 | nb_inter_pic_trame_counter 50503
Cycle 1 time: 1226
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1485
Cycle 1 time: 1777
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 2041
Cycle 1 time: 1948
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2204
Cycle 1 time: 1894
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2148
Cycle 1 time: 1930
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2186
Cycle 1 time: 1461
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1715
Cycle 1 time: 1348
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1616
Cycle 1 time: 1604
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1852
Cycle 1 time: 1160
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1424
Cycle 1 time: 2278
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 2533
Cycle 1 time: 1726
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1980
clock 2518797 ms | mcu 0 | user time 1584 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 50537 | nb_rw_cycle_counter 16845 | nb_inter_pic_trame_counter 50536
Cycle 1 time: 1590
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1844
Cycle 1 time: 1294
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1551
Cycle 1 time: 1511
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1764
Cycle 1 time: 1611
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1871
Cycle 1 time: 1185
Cycle 2 time: 230
Cycle 0 time: 19
RW cycle time: 1434
Cycle 1 time: 1742
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 2003
Cycle 1 time: 1776
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2034
Cycle 1 time: 1611
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1871
Cycle 1 time: 1303
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1560
Cycle 1 time: 1579
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1835
Cycle 1 time: 2268
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 2525
clock 2520815 ms | mcu 0 | user time 1471 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 50570 | nb_rw_cycle_counter 16856 | nb_inter_pic_trame_counter 50569
Cycle 1 time: 1477
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1733
Cycle 1 time: 1467
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1723
Cycle 1 time: 1551
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1813
Cycle 1 time: 1469
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1730
Cycle 1 time: 1744
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2003
Cycle 1 time: 2338
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 2604
Cycle 1 time: 1523
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1779
Cycle 1 time: 1086
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1340
Cycle 1 time: 1829
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2085
Cycle 1 time: 1785
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 2046
Cycle 1 time: 1469
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1723
clock 2522882 ms | mcu 0 | user time 1557 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 50603 | nb_rw_cycle_counter 16867 | nb_inter_pic_trame_counter 50602
Cycle 1 time: 1563
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1817
Cycle 1 time: 1683
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1940
Cycle 1 time: 1338
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1592
Cycle 1 time: 1637
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1894
Cycle 1 time: 1059
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1320
Cycle 1 time: 1617
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1877
Cycle 1 time: 1391
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1655
Cycle 1 time: 1922
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2180
Cycle 1 time: 1816
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2071
Cycle 1 time: 1430
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1684
Cycle 1 time: 2249
Cycle 2 time: 267
Cycle 0 time: 17
RW cycle time: 2533
clock 2525000 ms | mcu 0 | user time 2178 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 50636 | nb_rw_cycle_counter 16878 | nb_inter_pic_trame_counter 50635
Cycle 1 time: 2184
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2440
Cycle 1 time: 1467
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1726
Cycle 1 time: 1321
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1577
Cycle 1 time: 1464
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1727
Cycle 1 time: 1857
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2114
Cycle 1 time: 1893
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2154
Cycle 1 time: 1971
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2231
Cycle 1 time: 1691
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1954
Cycle 1 time: 1152
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1412
Cycle 1 time: 1299
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1559
Cycle 1 time: 1466
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1727
Cycle 1 time: 1379
clock 2527006 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 50670 | nb_rw_cycle_counter 16889 | nb_inter_pic_trame_counter 50669
Cycle 2 time: 247
Cycle 0 time: 13
RW cycle time: 1639
Cycle 1 time: 1479
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1735
Cycle 1 time: 1559
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1821
Cycle 1 time: 1719
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1980
Cycle 1 time: 2106
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 2373
Cycle 1 time: 1657
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1917
Cycle 1 time: 2081
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2341
Cycle 1 time: 1499
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1758
Cycle 1 time: 1239
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1492
Cycle 1 time: 1645
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1907
Cycle 1 time: 1495
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1760
clock 2529054 ms | mcu 0 | user time 1378 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 50702 | nb_rw_cycle_counter 16900 | nb_inter_pic_trame_counter 50701
Cycle 1 time: 1384
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1639
Cycle 1 time: 1261
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1519
Cycle 1 time: 1663
Cycle 2 time: 227
Cycle 0 time: 17
RW cycle time: 1907
Cycle 1 time: 1090
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1351
Cycle 1 time: 1301
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1556
Cycle 1 time: 1307
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1572
Cycle 1 time: 1524
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1779
Cycle 1 time: 1475
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 1742
Cycle 1 time: 1873
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2125
Cycle 1 time: 1178
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1441
Cycle 1 time: 1415
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1678
Cycle 1 time: 1534
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1799
clock 2531113 ms | mcu 0 | user time 1853 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 50738 | nb_rw_cycle_counter 16912 | nb_inter_pic_trame_counter 50737
Cycle 1 time: 1860
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 2113
Cycle 1 time: 2148
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 2400
Cycle 1 time: 1413
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1666
Cycle 1 time: 1468
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1716
Cycle 1 time: 1307
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1561
Cycle 1 time: 1225
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1481
Cycle 1 time: 1382
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1634
Cycle 1 time: 1527
Cycle 2 time: 248
Cycle 0 time: 23
RW cycle time: 1798
Cycle 1 time: 1606
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1858
Cycle 1 time: 1744
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1997
Cycle 1 time: 1467
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1719
Cycle 1 time: 1678
clock 2533113 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 50772 | nb_rw_cycle_counter 16923 | nb_inter_pic_trame_counter 50771
Cycle 2 time: 247
Cycle 0 time: 13
RW cycle time: 1938
Cycle 1 time: 1888
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2147
Cycle 1 time: 1220
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1475
Cycle 1 time: 1315
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1569
Cycle 1 time: 1714
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1972
Cycle 1 time: 1401
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1654
Cycle 1 time: 1504
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1755
Cycle 1 time: 1417
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1670
Cycle 1 time: 1223
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1477
Cycle 1 time: 903
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1150
Cycle 1 time: 1414
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1667
Cycle 1 time: 1979
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 2234
clock 2535151 ms | mcu 0 | user time 1584 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 50807 | nb_rw_cycle_counter 16935 | nb_inter_pic_trame_counter 50806
Cycle 1 time: 1590
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1847
Cycle 1 time: 1839
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2096
Cycle 1 time: 1746
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1998
Cycle 1 time: 1605
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1854
Cycle 1 time: 1489
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1751
Cycle 1 time: 2168
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2427
Cycle 1 time: 1753
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 2004
Cycle 1 time: 1662
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1919
Cycle 1 time: 1111
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1367
Cycle 1 time: 795
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1048
Cycle 1 time: 1133
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1389
clock 2537158 ms | mcu 0 | user time 1957 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 50840 | nb_rw_cycle_counter 16946 | nb_inter_pic_trame_counter 50839
Cycle 1 time: 1964
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2218
Cycle 1 time: 1537
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1787
Cycle 1 time: 1482
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1740
Cycle 1 time: 1711
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1965
Cycle 1 time: 1403
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1658
Cycle 1 time: 1272
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1533
Cycle 1 time: 1438
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1696
Cycle 1 time: 1501
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1756
Cycle 1 time: 1684
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1942
Cycle 1 time: 1214
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1465
Cycle 1 time: 1354
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1608
Cycle 1 time: 1740
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1996
clock 2539264 ms | mcu 0 | user time 1651 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 50876 | nb_rw_cycle_counter 16958 | nb_inter_pic_trame_counter 50875
Cycle 1 time: 1657
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1909
Cycle 1 time: 1709
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1962
Cycle 1 time: 1517
Cycle 2 time: 265
Cycle 0 time: 21
RW cycle time: 1803
Cycle 1 time: 1552
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1810
Cycle 1 time: 1084
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1341
Cycle 1 time: 1145
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1402
Cycle 1 time: 1569
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1836
Cycle 1 time: 1585
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1845
Cycle 1 time: 1177
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1435
Cycle 1 time: 1433
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1690
Cycle 1 time: 1494
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1752
Cycle 1 time: 1658
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1916
clock 2541267 ms | mcu 0 | user time 983 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 50912 | nb_rw_cycle_counter 16970 | nb_inter_pic_trame_counter 50911
Cycle 1 time: 989
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1247
Cycle 1 time: 1633
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1886
Cycle 1 time: 1736
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1992
Cycle 1 time: 1818
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2075
Cycle 1 time: 1629
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1890
Cycle 1 time: 2236
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2496
Cycle 1 time: 995
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1252
Cycle 1 time: 1606
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1867
Cycle 1 time: 1327
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1586
Cycle 1 time: 1770
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 2030
Cycle 1 time: 1464
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1722
clock 2543334 ms | mcu 0 | user time 1607 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 50945 | nb_rw_cycle_counter 16981 | nb_inter_pic_trame_counter 50944
Cycle 1 time: 1613
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1870
Cycle 1 time: 1615
Cycle 2 time: 237
Cycle 0 time: 21
RW cycle time: 1873
Cycle 1 time: 1218
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1476
Cycle 1 time: 1946
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2205
Cycle 1 time: 1630
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1895
Cycle 1 time: 2126
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2386
Cycle 1 time: 1826
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 2077
Cycle 1 time: 1969
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2229
Cycle 1 time: 1456
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1718
Cycle 1 time: 1835
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2091
clock 2545373 ms | mcu 0 | user time 2178 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 50975 | nb_rw_cycle_counter 16991 | nb_inter_pic_trame_counter 50974
Cycle 1 time: 2184
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2447
Cycle 1 time: 1770
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2029
Cycle 1 time: 1916
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 2178
Cycle 1 time: 2088
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2344
Cycle 1 time: 1650
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1911
Cycle 1 time: 1737
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1999
Cycle 1 time: 1592
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1854
Cycle 1 time: 1639
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1901
Cycle 1 time: 1712
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1975
Cycle 1 time: 1291
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1548
clock 2547374 ms | mcu 0 | user time 1997 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 51005 | nb_rw_cycle_counter 17001 | nb_inter_pic_trame_counter 51004
Cycle 1 time: 2003
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2258
Cycle 1 time: 1436
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1691
Cycle 1 time: 1533
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1802
Cycle 1 time: 1658
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1916
Cycle 1 time: 1329
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1590
Cycle 1 time: 1620
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1884
Cycle 1 time: 1142
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1399
Cycle 1 time: 1616
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1879
Cycle 1 time: 1267
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1530
Cycle 1 time: 1846
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 2110
Cycle 1 time: 1257
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1523
Cycle 1 time: 1545
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1805
clock 2549439 ms | mcu 0 | user time 1269 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 51041 | nb_rw_cycle_counter 17013 | nb_inter_pic_trame_counter 51040
Cycle 1 time: 1275
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1527
Cycle 1 time: 1551
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1800
Cycle 1 time: 1783
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2041
Cycle 1 time: 2325
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 2586
Cycle 1 time: 1913
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2167
Cycle 1 time: 1554
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1811
Cycle 1 time: 1224
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1491
Cycle 1 time: 1545
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1801
Cycle 1 time: 1865
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2122
Cycle 1 time: 1955
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 2218
clock 2551454 ms | mcu 0 | user time 1853 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 51071 | nb_rw_cycle_counter 17023 | nb_inter_pic_trame_counter 51070
Cycle 1 time: 1859
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 2115
Cycle 1 time: 2110
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2364
Cycle 1 time: 1844
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2103
Cycle 1 time: 1544
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1803
Cycle 1 time: 1923
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2179
Cycle 1 time: 2055
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2313
Cycle 1 time: 1943
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 2206
Cycle 1 time: 1819
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 2073
Cycle 1 time: 1820
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2078
Cycle 1 time: 1740
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1998
clock 2553571 ms | mcu 0 | user time 1792 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 51101 | nb_rw_cycle_counter 17033 | nb_inter_pic_trame_counter 51100
Cycle 1 time: 1798
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 2047
Cycle 1 time: 2050
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2309
Cycle 1 time: 1633
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1890
Cycle 1 time: 1815
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 2075
Cycle 1 time: 1758
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2018
Cycle 1 time: 1957
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 2220
Cycle 1 time: 1449
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1705
Cycle 1 time: 1458
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1706
Cycle 1 time: 1921
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 2180
Cycle 1 time: 1215
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1478
Cycle 1 time: 1530
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1789
clock 2555694 ms | mcu 0 | user time 1602 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 51134 | nb_rw_cycle_counter 17044 | nb_inter_pic_trame_counter 51133
Cycle 1 time: 1609
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1868
Cycle 1 time: 2042
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 2304
Cycle 1 time: 1620
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1878
Cycle 1 time: 1669
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1916
Cycle 1 time: 1707
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1970
Cycle 1 time: 2059
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 2316
Cycle 1 time: 1224
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1482
Cycle 1 time: 1692
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1954
Cycle 1 time: 1445
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1699
Cycle 1 time: 1279
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1542
Cycle 1 time: 1454
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1720
clock 2557781 ms | mcu 0 | user time 1823 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 51167 | nb_rw_cycle_counter 17055 | nb_inter_pic_trame_counter 51166
Cycle 1 time: 1830
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 2092
Cycle 1 time: 1292
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1550
Cycle 1 time: 1286
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1547
Cycle 1 time: 1615
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1872
Cycle 1 time: 2034
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 2294
Cycle 1 time: 1777
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 2042
Cycle 1 time: 1131
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1397
Cycle 1 time: 1729
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1985
Cycle 1 time: 1489
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1748
Cycle 1 time: 1296
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1559
Cycle 1 time: 1418
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1684
Cycle 1 time: 1998
clock 2559800 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 51201 | nb_rw_cycle_counter 17066 | nb_inter_pic_trame_counter 51200
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 2258
Cycle 1 time: 1861
Cycle 2 time: 246
Cycle 0 time: 23
RW cycle time: 2130
Cycle 1 time: 1451
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1709
Cycle 1 time: 1690
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1951
Cycle 1 time: 2071
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2334
Cycle 1 time: 1586
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1840
Cycle 1 time: 1524
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1786
Cycle 1 time: 1274
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1529
Cycle 1 time: 1749
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 2012
Cycle 1 time: 1441
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1698
Cycle 1 time: 1773
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 2036
clock 2561905 ms | mcu 0 | user time 2008 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 51233 | nb_rw_cycle_counter 17077 | nb_inter_pic_trame_counter 51232
Cycle 1 time: 2014
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2272
Cycle 1 time: 1474
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1732
Cycle 1 time: 1280
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1539
Cycle 1 time: 1158
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1423
Cycle 1 time: 1376
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1629
Cycle 1 time: 1466
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1723
Cycle 1 time: 1149
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1402
Cycle 1 time: 1869
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 2130
Cycle 1 time: 1809
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2070
Cycle 1 time: 1803
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 2064
Cycle 1 time: 1017
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1278
Cycle 1 time: 1407
Cycle 2 time: 265
Cycle 0 time: 15
RW cycle time: 1687
clock 2563924 ms | mcu 0 | user time 1249 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 51269 | nb_rw_cycle_counter 17089 | nb_inter_pic_trame_counter 51268
Cycle 1 time: 1255
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1511
Cycle 1 time: 1751
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 2012
Cycle 1 time: 1472
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1736
Cycle 1 time: 1757
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2013
Cycle 1 time: 2089
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 2347
Cycle 1 time: 1774
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2031
Cycle 1 time: 1609
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1867
Cycle 1 time: 2087
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2345
Cycle 1 time: 1763
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2018
Cycle 1 time: 1942
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 2196
clock 2565950 ms | mcu 0 | user time 1437 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 51299 | nb_rw_cycle_counter 17099 | nb_inter_pic_trame_counter 51298
Cycle 1 time: 1443
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1699
Cycle 1 time: 2390
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2649
Cycle 1 time: 1144
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1395
Cycle 1 time: 2097
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 2356
Cycle 1 time: 2226
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 2479
Cycle 1 time: 1461
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1718
Cycle 1 time: 1796
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 2046
Cycle 1 time: 1606
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1860
Cycle 1 time: 1928
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2184
Cycle 1 time: 2216
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2468
clock 2568144 ms | mcu 0 | user time 2521 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 51329 | nb_rw_cycle_counter 17109 | nb_inter_pic_trame_counter 51328
Cycle 1 time: 2528
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 2789
Cycle 1 time: 1760
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 2018
Cycle 1 time: 1463
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1725
Cycle 1 time: 2073
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 2339
Cycle 1 time: 1628
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1891
Cycle 1 time: 1610
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1866
Cycle 1 time: 2223
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 2484
Cycle 1 time: 1473
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1731
Cycle 1 time: 1637
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1899
Cycle 1 time: 1588
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1842
clock 2570203 ms | mcu 0 | user time 2531 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 51359 | nb_rw_cycle_counter 17119 | nb_inter_pic_trame_counter 51358
Cycle 1 time: 2537
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 2802
Cycle 1 time: 2068
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2327
Cycle 1 time: 1835
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 2103
Cycle 1 time: 1069
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1320
Cycle 1 time: 940
Cycle 2 time: 243
Cycle 0 time: 23
RW cycle time: 1206
Cycle 1 time: 1747
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 2012
Cycle 1 time: 1455
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1707
Cycle 1 time: 1559
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1814
Cycle 1 time: 1356
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1609
Cycle 1 time: 854
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 1126
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1383
Cycle 1 time: 983
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1239
Cycle 1 time: 1229
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1490
clock 2572289 ms | mcu 0 | user time 1270 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 51398 | nb_rw_cycle_counter 17132 | nb_inter_pic_trame_counter 51397
Cycle 1 time: 1276
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1534
Cycle 1 time: 1765
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 2025
Cycle 1 time: 1302
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1561
Cycle 1 time: 995
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1245
Cycle 1 time: 1274
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1532
Cycle 1 time: 1297
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1566
Cycle 1 time: 1161
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1416
Cycle 1 time: 925
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 1796
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 2060
Cycle 1 time: 1477
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1737
Cycle 1 time: 1764
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 2030
Cycle 1 time: 1692
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1946
Cycle 1 time: 1066
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1322
clock 2574395 ms | mcu 0 | user time 1168 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 51437 | nb_rw_cycle_counter 17145 | nb_inter_pic_trame_counter 51436
Cycle 1 time: 1174
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1422
Cycle 1 time: 894
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 1541
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1798
Cycle 1 time: 1741
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2000
Cycle 1 time: 1365
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1628
Cycle 1 time: 1670
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1930
Cycle 1 time: 1008
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1268
Cycle 1 time: 966
Cycle 2 time: 303
Cycle 0 time: 17
RW cycle time: 1286
Cycle 1 time: 2037
Cycle 2 time: 281
Cycle 0 time: 16
RW cycle time: 2334
Cycle 1 time: 1383
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1637
Cycle 1 time: 1573
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1829
Cycle 1 time: 1172
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1433
clock 2576447 ms | mcu 0 | user time 1966 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 51473 | nb_rw_cycle_counter 17157 | nb_inter_pic_trame_counter 51472
Cycle 1 time: 1972
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 2228
Cycle 1 time: 1377
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1638
Cycle 1 time: 1398
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1652
Cycle 1 time: 1070
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1327
Cycle 1 time: 1806
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 2073
Cycle 1 time: 1379
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1641
Cycle 1 time: 1128
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1398
Cycle 1 time: 1744
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 2009
Cycle 1 time: 1471
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1732
Cycle 1 time: 1577
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1832
Cycle 1 time: 1309
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1576
Cycle 1 time: 1614
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1881
clock 2578502 ms | mcu 0 | user time 1525 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 51509 | nb_rw_cycle_counter 17169 | nb_inter_pic_trame_counter 51508
Cycle 1 time: 1531
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1786
Cycle 1 time: 1520
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1784
Cycle 1 time: 1712
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1967
Cycle 1 time: 855
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1119
Cycle 1 time: 906
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1160
Cycle 1 time: 991
Cycle 2 time: 290
Cycle 0 time: 19
RW cycle time: 1300
Cycle 1 time: 823
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1078
Cycle 1 time: 770
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1031
Cycle 1 time: 843
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1103
Cycle 1 time: 996
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1252
Cycle 1 time: 656
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 910
Cycle 1 time: 944
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1200
Cycle 1 time: 1064
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1319
Cycle 1 time: 1260
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 1531
Cycle 1 time: 1251
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1504
Cycle 1 time: 1245
clock 2580502 ms | mcu 0 | user time 245 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 51555 | nb_rw_cycle_counter 17184 | nb_inter_pic_trame_counter 51554
Cycle 2 time: 252
Cycle 0 time: 13
RW cycle time: 1510
Cycle 1 time: 1879
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 2136
Cycle 1 time: 876
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1142
Cycle 1 time: 1184
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1448
Cycle 1 time: 1303
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1567
Cycle 1 time: 877
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1141
Cycle 1 time: 942
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1197
Cycle 1 time: 788
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1049
Cycle 1 time: 1228
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1497
Cycle 1 time: 1238
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1496
Cycle 1 time: 1192
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1449
Cycle 1 time: 1416
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1681
Cycle 1 time: 837
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1093
Cycle 1 time: 791
Cycle 2 time: 262
Cycle 0 time: 17
RW cycle time: 1070
Cycle 1 time: 1304
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1561
clock 2582645 ms | mcu 0 | user time 1880 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 51599 | nb_rw_cycle_counter 17199 | nb_inter_pic_trame_counter 51598
Cycle 1 time: 1886
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 2133
Cycle 1 time: 1360
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1617
Cycle 1 time: 1495
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1754
Cycle 1 time: 1959
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2214
Cycle 1 time: 1832
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 2079
Cycle 1 time: 1614
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1868
Cycle 1 time: 1489
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1748
Cycle 1 time: 1656
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1906
Cycle 1 time: 1668
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1921
Cycle 1 time: 914
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 1177
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1438
Cycle 1 time: 1486
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1745
clock 2584800 ms | mcu 0 | user time 1825 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 51635 | nb_rw_cycle_counter 17211 | nb_inter_pic_trame_counter 51634
Cycle 1 time: 1831
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 2092
Cycle 1 time: 1335
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1600
Cycle 1 time: 1056
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1317
Cycle 1 time: 1271
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1536
Cycle 1 time: 983
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1240
Cycle 1 time: 986
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1246
Cycle 1 time: 867
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 1614
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1874
Cycle 1 time: 1057
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1319
Cycle 1 time: 838
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 996
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1261
Cycle 1 time: 1051
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1305
Cycle 1 time: 1137
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1405
Cycle 1 time: 1632
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1900
clock 2586811 ms | mcu 0 | user time 1622 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 51677 | nb_rw_cycle_counter 17225 | nb_inter_pic_trame_counter 51676
Cycle 1 time: 1629
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1881
Cycle 1 time: 1913
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2176
Cycle 1 time: 2224
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2481
Cycle 1 time: 1194
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1459
Cycle 1 time: 1493
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1756
Cycle 1 time: 1654
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1916
Cycle 1 time: 1504
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1755
Cycle 1 time: 1348
Cycle 2 time: 232
Cycle 0 time: 19
RW cycle time: 1599
Cycle 1 time: 1961
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 2222
Cycle 1 time: 1812
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 2079
Cycle 1 time: 1808
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2065
clock 2589032 ms | mcu 0 | user time 2437 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 51710 | nb_rw_cycle_counter 17236 | nb_inter_pic_trame_counter 51709
Cycle 1 time: 2443
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 2695
Cycle 1 time: 1497
Cycle 2 time: 244
Cycle 0 time: 24
RW cycle time: 1765
Cycle 1 time: 1641
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1900
Cycle 1 time: 1665
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1910
Cycle 1 time: 1494
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1743
Cycle 1 time: 1103
Cycle 2 time: 255
Cycle 0 time: 18
RW cycle time: 1376
Cycle 1 time: 1131
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1398
Cycle 1 time: 1080
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1338
Cycle 1 time: 1156
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1419
Cycle 1 time: 1478
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1748
Cycle 1 time: 1803
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2063
Cycle 1 time: 902
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1157
Cycle 1 time: 1804
clock 2591043 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 51747 | nb_rw_cycle_counter 17248 | nb_inter_pic_trame_counter 51746
Cycle 2 time: 242
Cycle 0 time: 14
RW cycle time: 2060
Cycle 1 time: 2128
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 2386
Cycle 1 time: 1272
Cycle 2 time: 262
Cycle 0 time: 17
RW cycle time: 1551
Cycle 1 time: 2590
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 2841
Cycle 1 time: 2020
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 2276
Cycle 1 time: 2049
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 2298
Cycle 1 time: 1805
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 2057
Cycle 1 time: 1316
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1573
Cycle 1 time: 1821
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 2076
Cycle 1 time: 1551
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1811
clock 2593097 ms | mcu 0 | user time 1648 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 51776 | nb_rw_cycle_counter 17258 | nb_inter_pic_trame_counter 51775
Cycle 1 time: 1654
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1903
Cycle 1 time: 1965
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 2225
Cycle 1 time: 1879
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 2131
Cycle 1 time: 959
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1218
Cycle 1 time: 1781
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 2040
Cycle 1 time: 1973
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 2228
Cycle 1 time: 1138
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 1408
Cycle 1 time: 2453
Cycle 2 time: 229
Cycle 0 time: 20
RW cycle time: 2702
Cycle 1 time: 1607
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1870
Cycle 1 time: 2230
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 2492
clock 2595169 ms | mcu 0 | user time 2152 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 51806 | nb_rw_cycle_counter 17268 | nb_inter_pic_trame_counter 51805
Cycle 1 time: 2158
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 2418
Cycle 1 time: 2071
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 2334
Cycle 1 time: 2036
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 2294
Cycle 1 time: 1964
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 2231
Cycle 1 time: 1472
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1727
Cycle 1 time: 1657
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1913
Cycle 1 time: 1774
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 2027
Cycle 1 time: 1906
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 2163
Cycle 1 time: 2126
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 2388
Cycle 1 time: 1111
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1366
clock 2597202 ms | mcu 0 | user time 1620 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 51836 | nb_rw_cycle_counter 17278 | nb_inter_pic_trame_counter 51835
Cycle 1 time: 1626
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1884
Cycle 1 time: 1265
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1519
Cycle 1 time: 1644
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1907
Cycle 1 time: 1867
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 2127
Cycle 1 time: 2062
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 2325
Cycle 1 time: 981
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 859
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 1035
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1288
Cycle 1 time: 865
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 830
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1086
Cycle 1 time: 1022
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1284
Cycle 1 time: 667
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 925
Cycle 1 time: 636
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 890
Cycle 1 time: 697
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 952
Cycle 1 time: 800
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 664
clock 2599202 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 51882 | nb_rw_cycle_counter 17293 | nb_inter_pic_trame_counter 51881
Cycle 2 time: 244
Cycle 0 time: 14
RW cycle time: 922
Cycle 1 time: 808
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 993
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1254
Cycle 1 time: 923
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1186
Cycle 1 time: 840
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1102
Cycle 1 time: 789
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1045
Cycle 1 time: 741
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 997
Cycle 1 time: 944
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1198
Cycle 1 time: 912
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 925
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 1190
Cycle 1 time: 835
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1098
Cycle 1 time: 691
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 953
Cycle 1 time: 912
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1167
Cycle 1 time: 685
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 942
Cycle 1 time: 747
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1013
Cycle 1 time: 1012
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1274
Cycle 1 time: 744
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1005
Cycle 1 time: 781
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1042
Cycle 1 time: 1030
clock 2601202 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 51936 | nb_rw_cycle_counter 17311 | nb_inter_pic_trame_counter 51935
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1297
Cycle 1 time: 879
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1142
Cycle 1 time: 740
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1003
Cycle 1 time: 959
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1214
Cycle 1 time: 801
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1062
Cycle 1 time: 982
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 1252
Cycle 1 time: 958
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1221
Cycle 1 time: 988
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1258
Cycle 1 time: 904
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1171
Cycle 1 time: 905
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1174
Cycle 1 time: 955
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1217
Cycle 1 time: 858
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1120
Cycle 1 time: 668
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 923
Cycle 1 time: 915
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1178
Cycle 1 time: 784
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1046
Cycle 1 time: 1011
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1268
Cycle 1 time: 973
Cycle 2 time: 273
Cycle 0 time: 21
RW cycle time: 1267
Cycle 1 time: 920
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1187
clock 2603265 ms | mcu 0 | user time 913 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 51989 | nb_rw_cycle_counter 17329 | nb_inter_pic_trame_counter 51988
Cycle 1 time: 919
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1179
Cycle 1 time: 653
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 922
Cycle 1 time: 1136
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1405
Cycle 1 time: 1134
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1396
Cycle 1 time: 798
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 728
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 997
Cycle 1 time: 823
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1088
Cycle 1 time: 948
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1213
Cycle 1 time: 920
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 853
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1114
Cycle 1 time: 803
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1069
Cycle 1 time: 1008
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1270
Cycle 1 time: 968
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1223
Cycle 1 time: 856
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1114
Cycle 1 time: 946
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1212
Cycle 1 time: 904
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1171
Cycle 1 time: 860
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1119
Cycle 1 time: 858
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1117
clock 2605348 ms | mcu 0 | user time 898 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 52043 | nb_rw_cycle_counter 17347 | nb_inter_pic_trame_counter 52042
Cycle 1 time: 904
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1161
Cycle 1 time: 806
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1070
Cycle 1 time: 594
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 850
Cycle 1 time: 603
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 865
Cycle 1 time: 730
Cycle 2 time: 262
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 890
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1145
Cycle 1 time: 873
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1136
Cycle 1 time: 1089
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1353
Cycle 1 time: 685
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 939
Cycle 1 time: 914
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 681
Cycle 2 time: 253
Cycle 0 time: 21
RW cycle time: 955
Cycle 1 time: 896
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1156
Cycle 1 time: 790
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1061
Cycle 1 time: 917
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1182
Cycle 1 time: 773
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1035
Cycle 1 time: 850
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1118
Cycle 1 time: 714
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 983
Cycle 1 time: 1017
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1275
Cycle 1 time: 980
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1240
clock 2607421 ms | mcu 0 | user time 910 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 52100 | nb_rw_cycle_counter 17366 | nb_inter_pic_trame_counter 52099
Cycle 1 time: 916
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 1027
Cycle 2 time: 340
Cycle 0 time: 19
RW cycle time: 1386
Cycle 1 time: 1003
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1263
Cycle 1 time: 839
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1097
Cycle 1 time: 760
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1020
Cycle 1 time: 1032
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1297
Cycle 1 time: 616
Cycle 2 time: 251
Cycle 0 time: 22
RW cycle time: 889
Cycle 1 time: 956
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1218
Cycle 1 time: 967
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1229
Cycle 1 time: 777
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1043
Cycle 1 time: 716
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 977
Cycle 1 time: 967
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1229
Cycle 1 time: 966
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1230
Cycle 1 time: 1020
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1275
Cycle 1 time: 878
Cycle 2 time: 254
Cycle 0 time: 20
RW cycle time: 1152
Cycle 1 time: 1001
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1264
Cycle 1 time: 1049
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1309
Cycle 1 time: 799
clock 2609439 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 52152 | nb_rw_cycle_counter 17383 | nb_inter_pic_trame_counter 52151
Cycle 2 time: 249
Cycle 0 time: 13
RW cycle time: 1061
Cycle 1 time: 892
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1155
Cycle 1 time: 794
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 528
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 790
Cycle 1 time: 799
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 758
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1011
Cycle 1 time: 1007
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1273
Cycle 1 time: 897
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1151
Cycle 1 time: 831
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1092
Cycle 1 time: 971
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1231
Cycle 1 time: 973
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1234
Cycle 1 time: 857
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 786
Cycle 2 time: 257
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 798
Cycle 2 time: 266
Cycle 0 time: 16
RW cycle time: 1080
Cycle 1 time: 832
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1094
Cycle 1 time: 893
Cycle 2 time: 259
Cycle 0 time: 15
RW cycle time: 1167
Cycle 1 time: 798
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1060
Cycle 1 time: 866
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 699
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 958
clock 2611497 ms | mcu 0 | user time 860 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 52208 | nb_rw_cycle_counter 17402 | nb_inter_pic_trame_counter 52207
Cycle 1 time: 866
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 854
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 916
Cycle 2 time: 262
Cycle 0 time: 18
RW cycle time: 1196
Cycle 1 time: 823
Cycle 2 time: 256
Cycle 0 time: 17
RW cycle time: 1096
Cycle 1 time: 957
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1221
Cycle 1 time: 872
Cycle 2 time: 266
Cycle 0 time: 16
RW cycle time: 1154
Cycle 1 time: 793
Cycle 2 time: 257
Cycle 0 time: 15
RW cycle time: 1065
Cycle 1 time: 890
Cycle 2 time: 297
Cycle 0 time: 18
RW cycle time: 1205
Cycle 1 time: 813
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 638
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 890
Cycle 1 time: 968
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 912
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1169
Cycle 1 time: 860
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1116
Cycle 1 time: 945
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1206
Cycle 1 time: 605
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 856
Cycle 1 time: 873
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1125
Cycle 1 time: 922
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1182
Cycle 1 time: 904
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1159
clock 2613502 ms | mcu 0 | user time 758 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 52262 | nb_rw_cycle_counter 17420 | nb_inter_pic_trame_counter 52261
Cycle 1 time: 764
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1018
Cycle 1 time: 954
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1203
Cycle 1 time: 778
Cycle 2 time: 236
Cycle 0 time: 23
RW cycle time: 1037
Cycle 1 time: 957
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1210
Cycle 1 time: 945
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1205
Cycle 1 time: 910
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 866
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 841
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1095
Cycle 1 time: 937
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1191
Cycle 1 time: 954
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1212
Cycle 1 time: 891
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 873
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1132
Cycle 1 time: 788
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1044
Cycle 1 time: 601
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 861
Cycle 1 time: 772
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1030
Cycle 1 time: 817
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1074
Cycle 1 time: 909
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1172
Cycle 1 time: 732
Cycle 2 time: 257
Cycle 0 time: 22
RW cycle time: 1011
clock 2615524 ms | mcu 0 | user time 1050 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 52316 | nb_rw_cycle_counter 17438 | nb_inter_pic_trame_counter 52315
Cycle 1 time: 1056
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1318
Cycle 1 time: 843
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1109
Cycle 1 time: 626
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 885
Cycle 1 time: 981
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1244
Cycle 1 time: 701
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 838
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1101
Cycle 1 time: 840
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1098
Cycle 1 time: 999
Cycle 2 time: 287
Cycle 0 time: 16
RW cycle time: 1302
Cycle 1 time: 825
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1073
Cycle 1 time: 968
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1223
Cycle 1 time: 993
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1256
Cycle 1 time: 719
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 980
Cycle 1 time: 655
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 919
Cycle 1 time: 737
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 994
Cycle 1 time: 768
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1028
Cycle 1 time: 622
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 882
Cycle 1 time: 803
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1060
Cycle 1 time: 1032
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1285
Cycle 1 time: 871
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1128
clock 2617574 ms | mcu 0 | user time 710 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 52373 | nb_rw_cycle_counter 17457 | nb_inter_pic_trame_counter 52372
Cycle 1 time: 716
Cycle 2 time: 225
Cycle 0 time: 19
RW cycle time: 960
Cycle 1 time: 618
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 880
Cycle 1 time: 837
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1099
Cycle 1 time: 713
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 963
Cycle 1 time: 776
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1037
Cycle 1 time: 768
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1024
Cycle 1 time: 598
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 853
Cycle 1 time: 880
Cycle 2 time: 266
Cycle 0 time: 17
RW cycle time: 1163
Cycle 1 time: 834
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1099
Cycle 1 time: 958
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1213
Cycle 1 time: 907
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1156
Cycle 1 time: 783
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 839
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1086
Cycle 1 time: 972
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1229
Cycle 1 time: 877
Cycle 2 time: 291
Cycle 0 time: 20
RW cycle time: 1188
Cycle 1 time: 772
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1021
Cycle 1 time: 810
Cycle 2 time: 304
Cycle 0 time: 17
RW cycle time: 1131
Cycle 1 time: 787
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 681
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 946
clock 2619596 ms | mcu 0 | user time 790 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 52430 | nb_rw_cycle_counter 17476 | nb_inter_pic_trame_counter 52429
Cycle 1 time: 797
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1052
Cycle 1 time: 737
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 985
Cycle 1 time: 711
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 961
Cycle 1 time: 963
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1218
Cycle 1 time: 969
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1220
Cycle 1 time: 753
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 689
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 939
Cycle 1 time: 923
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 710
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 953
Cycle 1 time: 671
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 924
Cycle 1 time: 988
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1242
Cycle 1 time: 757
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1016
Cycle 1 time: 810
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1068
Cycle 1 time: 859
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 972
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1227
Cycle 1 time: 752
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1006
Cycle 1 time: 866
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 867
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 905
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1160
clock 2621636 ms | mcu 0 | user time 692 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 52487 | nb_rw_cycle_counter 17495 | nb_inter_pic_trame_counter 52486
Cycle 1 time: 698
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 952
Cycle 1 time: 628
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 886
Cycle 1 time: 904
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 813
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1070
Cycle 1 time: 940
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1199
Cycle 1 time: 595
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 855
Cycle 1 time: 760
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1016
Cycle 1 time: 708
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 959
Cycle 1 time: 775
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1030
Cycle 1 time: 893
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1152
Cycle 1 time: 712
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 970
Cycle 1 time: 1041
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1298
Cycle 1 time: 808
Cycle 2 time: 255
Cycle 0 time: 17
RW cycle time: 1080
Cycle 1 time: 903
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1153
Cycle 1 time: 694
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 952
Cycle 1 time: 915
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 839
Cycle 2 time: 255
Cycle 0 time: 18
RW cycle time: 1112
Cycle 1 time: 692
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 950
Cycle 1 time: 617
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 875
Cycle 1 time: 804
clock 2623654 ms | mcu 0 | user time 237 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 52545 | nb_rw_cycle_counter 17514 | nb_inter_pic_trame_counter 52544
Cycle 2 time: 244
Cycle 0 time: 13
RW cycle time: 1061
Cycle 1 time: 621
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 880
Cycle 1 time: 782
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 884
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1140
Cycle 1 time: 692
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 948
Cycle 1 time: 718
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 988
Cycle 1 time: 814
Cycle 2 time: 264
Cycle 0 time: 18
RW cycle time: 1096
Cycle 1 time: 906
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 777
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1028
Cycle 1 time: 697
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 962
Cycle 1 time: 600
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 856
Cycle 1 time: 654
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 910
Cycle 1 time: 739
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 994
Cycle 1 time: 733
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 992
Cycle 1 time: 966
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1226
Cycle 1 time: 895
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1150
Cycle 1 time: 1021
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1278
Cycle 1 time: 1010
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1272
Cycle 1 time: 867
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 590
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 845
clock 2625729 ms | mcu 0 | user time 844 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 52604 | nb_rw_cycle_counter 17534 | nb_inter_pic_trame_counter 52603
Cycle 1 time: 850
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1103
Cycle 1 time: 855
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 927
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1188
Cycle 1 time: 912
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1170
Cycle 1 time: 874
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1140
Cycle 1 time: 898
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1154
Cycle 1 time: 935
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1199
Cycle 1 time: 720
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 985
Cycle 1 time: 740
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1004
Cycle 1 time: 747
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1013
Cycle 1 time: 716
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 977
Cycle 1 time: 1040
Cycle 2 time: 254
Cycle 0 time: 19
RW cycle time: 1313
Cycle 1 time: 955
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 1220
Cycle 1 time: 1025
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1293
Cycle 1 time: 801
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 1062
Cycle 1 time: 973
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1234
Cycle 1 time: 954
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1212
Cycle 1 time: 601
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 867
Cycle 1 time: 553
clock 2627750 ms | mcu 0 | user time 247 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 52659 | nb_rw_cycle_counter 17552 | nb_inter_pic_trame_counter 52658
Cycle 2 time: 254
Cycle 0 time: 13
RW cycle time: 820
Cycle 1 time: 840
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1105
Cycle 1 time: 852
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1119
Cycle 1 time: 746
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1012
Cycle 1 time: 970
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1237
Cycle 1 time: 959
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1218
Cycle 1 time: 859
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 804
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1063
Cycle 1 time: 401
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 660
Cycle 1 time: 976
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1238
Cycle 1 time: 903
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1161
Cycle 1 time: 782
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 994
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1254
Cycle 1 time: 887
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1154
Cycle 1 time: 639
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 910
Cycle 1 time: 809
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1070
Cycle 1 time: 969
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1226
Cycle 1 time: 965
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1216
Cycle 1 time: 752
Cycle 2 time: 278
Cycle 0 time: 23
RW cycle time: 1053
clock 2629819 ms | mcu 0 | user time 817 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 52715 | nb_rw_cycle_counter 17571 | nb_inter_pic_trame_counter 52714
Cycle 1 time: 823
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1078
Cycle 1 time: 923
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 884
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1137
Cycle 1 time: 878
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1137
Cycle 1 time: 742
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 996
Cycle 1 time: 1006
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1264
Cycle 1 time: 893
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1158
Cycle 1 time: 809
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1072
Cycle 1 time: 840
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1097
Cycle 1 time: 858
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1123
Cycle 1 time: 1020
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1270
Cycle 1 time: 854
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 648
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 904
Cycle 1 time: 944
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1206
Cycle 1 time: 628
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 887
Cycle 1 time: 726
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 989
Cycle 1 time: 977
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1232
Cycle 1 time: 958
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1215
clock 2631841 ms | mcu 0 | user time 987 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 52769 | nb_rw_cycle_counter 17589 | nb_inter_pic_trame_counter 52768
Cycle 1 time: 993
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1246
Cycle 1 time: 842
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1100
Cycle 1 time: 909
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 849
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 962
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1220
Cycle 1 time: 804
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 798
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1052
Cycle 1 time: 959
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1222
Cycle 1 time: 919
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1175
Cycle 1 time: 1011
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1264
Cycle 1 time: 1033
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 1275
Cycle 1 time: 932
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1184
Cycle 1 time: 916
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 922
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 946
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1201
Cycle 1 time: 744
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 996
Cycle 1 time: 909
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 802
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1064
clock 2633931 ms | mcu 0 | user time 1040 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 52823 | nb_rw_cycle_counter 17607 | nb_inter_pic_trame_counter 52822
Cycle 1 time: 1047
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1316
Cycle 1 time: 719
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 977
Cycle 1 time: 1004
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1261
Cycle 1 time: 903
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1160
Cycle 1 time: 916
Cycle 2 time: 288
Cycle 0 time: 17
RW cycle time: 1221
Cycle 1 time: 634
Cycle 2 time: 263
Cycle 0 time: 16
RW cycle time: 913
Cycle 1 time: 838
Cycle 2 time: 258
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 850
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 898
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1155
Cycle 1 time: 974
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 926
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1190
Cycle 1 time: 989
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1256
Cycle 1 time: 836
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1093
Cycle 1 time: 866
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 811
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1062
Cycle 1 time: 1032
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1284
Cycle 1 time: 950
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1203
Cycle 1 time: 913
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1170
clock 2636006 ms | mcu 0 | user time 969 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 52877 | nb_rw_cycle_counter 17625 | nb_inter_pic_trame_counter 52876
Cycle 1 time: 975
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1224
Cycle 1 time: 981
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1240
Cycle 1 time: 1007
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1266
Cycle 1 time: 959
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1210
Cycle 1 time: 921
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 914
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 852
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 922
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1187
Cycle 1 time: 830
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1095
Cycle 1 time: 907
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1177
Cycle 1 time: 619
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 878
Cycle 1 time: 646
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 908
Cycle 1 time: 757
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1021
Cycle 1 time: 975
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1238
Cycle 1 time: 844
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 605
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 861
Cycle 1 time: 859
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 1030
Cycle 2 time: 226
Cycle 0 time: 15
RW cycle time: 1271
clock 2638024 ms | mcu 0 | user time 885 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 52931 | nb_rw_cycle_counter 17643 | nb_inter_pic_trame_counter 52930
Cycle 1 time: 891
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1155
Cycle 1 time: 992
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1258
Cycle 1 time: 881
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1142
Cycle 1 time: 654
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 910
Cycle 1 time: 642
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 895
Cycle 1 time: 838
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1105
Cycle 1 time: 1016
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1271
Cycle 1 time: 861
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1126
Cycle 1 time: 918
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1172
Cycle 1 time: 781
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 1054
Cycle 1 time: 989
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1246
Cycle 1 time: 720
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 983
Cycle 1 time: 667
Cycle 2 time: 281
Cycle 0 time: 18
RW cycle time: 966
Cycle 1 time: 599
Cycle 2 time: 254
Cycle 0 time: 18
RW cycle time: 871
Cycle 1 time: 789
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1043
Cycle 1 time: 868
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 778
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1040
Cycle 1 time: 769
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1028
Cycle 1 time: 818
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1082
clock 2640056 ms | mcu 0 | user time 743 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 52988 | nb_rw_cycle_counter 17662 | nb_inter_pic_trame_counter 52987
Cycle 1 time: 749
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1001
Cycle 1 time: 1083
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1343
Cycle 1 time: 887
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1149
Cycle 1 time: 753
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1008
Cycle 1 time: 917
Cycle 2 time: 259
Cycle 0 time: 18
RW cycle time: 1194
Cycle 1 time: 912
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1172
Cycle 1 time: 710
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 861
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 944
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1205
Cycle 1 time: 873
Cycle 2 time: 256
Cycle 0 time: 23
RW cycle time: 1152
Cycle 1 time: 648
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 902
Cycle 1 time: 884
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1153
Cycle 1 time: 783
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1044
Cycle 1 time: 840
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 852
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1111
Cycle 1 time: 853
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1116
Cycle 1 time: 880
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1142
Cycle 1 time: 637
Cycle 2 time: 269
Cycle 0 time: 18
RW cycle time: 924
Cycle 1 time: 912
clock 2642077 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 53043 | nb_rw_cycle_counter 17680 | nb_inter_pic_trame_counter 53042
Cycle 2 time: 250
Cycle 0 time: 14
RW cycle time: 1176
Cycle 1 time: 768
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1027
Cycle 1 time: 1069
Cycle 2 time: 246
Cycle 0 time: 23
RW cycle time: 1338
Cycle 1 time: 738
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 1009
Cycle 1 time: 796
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1061
Cycle 1 time: 777
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1045
Cycle 1 time: 846
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1100
Cycle 1 time: 753
Cycle 2 time: 255
Cycle 0 time: 18
RW cycle time: 1026
Cycle 1 time: 701
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 962
Cycle 1 time: 1026
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1269
Cycle 1 time: 953
Cycle 2 time: 252
Cycle 0 time: 15
RW cycle time: 1220
Cycle 1 time: 934
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1186
Cycle 1 time: 908
Cycle 2 time: 265
Cycle 0 time: 16
RW cycle time: 1189
Cycle 1 time: 957
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1215
Cycle 1 time: 916
Cycle 2 time: 256
Cycle 0 time: 17
RW cycle time: 1189
Cycle 1 time: 720
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 974
Cycle 1 time: 726
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 984
Cycle 1 time: 696
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 952
Cycle 1 time: 866
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1114
clock 2644123 ms | mcu 0 | user time 576 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 53099 | nb_rw_cycle_counter 17699 | nb_inter_pic_trame_counter 53098
Cycle 1 time: 582
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 843
Cycle 1 time: 906
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1171
Cycle 1 time: 939
Cycle 2 time: 260
Cycle 0 time: 17
RW cycle time: 1216
Cycle 1 time: 780
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 663
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 920
Cycle 1 time: 829
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1089
Cycle 1 time: 796
Cycle 2 time: 262
Cycle 0 time: 17
RW cycle time: 1075
Cycle 1 time: 653
Cycle 2 time: 255
Cycle 0 time: 17
RW cycle time: 925
Cycle 1 time: 846
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1108
Cycle 1 time: 591
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 848
Cycle 1 time: 778
Cycle 2 time: 272
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 938
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1202
Cycle 1 time: 733
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 1004
Cycle 1 time: 836
Cycle 2 time: 261
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 1056
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1316
Cycle 1 time: 1023
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1277
Cycle 1 time: 775
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1032
Cycle 1 time: 630
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 899
Cycle 1 time: 949
Cycle 2 time: 265
Cycle 0 time: 16
RW cycle time: 1230
clock 2646189 ms | mcu 0 | user time 865 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 53156 | nb_rw_cycle_counter 17718 | nb_inter_pic_trame_counter 53155
Cycle 1 time: 872
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1130
Cycle 1 time: 966
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1229
Cycle 1 time: 612
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 874
Cycle 1 time: 803
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 779
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1041
Cycle 1 time: 692
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 949
Cycle 1 time: 893
Cycle 2 time: 260
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 948
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1196
Cycle 1 time: 660
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 917
Cycle 1 time: 786
Cycle 2 time: 293
Cycle 0 time: 16
RW cycle time: 1095
Cycle 1 time: 880
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1148
Cycle 1 time: 663
Cycle 2 time: 264
Cycle 0 time: 16
RW cycle time: 943
Cycle 1 time: 550
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 808
Cycle 1 time: 877
Cycle 2 time: 266
Cycle 0 time: 19
RW cycle time: 1162
Cycle 1 time: 781
Cycle 2 time: 266
Cycle 0 time: 16
RW cycle time: 1063
Cycle 1 time: 923
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1187
Cycle 1 time: 691
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 955
Cycle 1 time: 814
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1074
Cycle 1 time: 853
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1106
clock 2648189 ms | mcu 0 | user time 751 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 53213 | nb_rw_cycle_counter 17737 | nb_inter_pic_trame_counter 53212
Cycle 1 time: 757
Cycle 2 time: 239
Cycle 0 time: 22
RW cycle time: 1018
Cycle 1 time: 854
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 853
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 624
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 892
Cycle 1 time: 1011
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1260
Cycle 1 time: 748
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1013
Cycle 1 time: 679
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 942
Cycle 1 time: 891
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1159
Cycle 1 time: 811
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1081
Cycle 1 time: 842
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1103
Cycle 1 time: 993
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1242
Cycle 1 time: 754
Cycle 2 time: 289
Cycle 0 time: 19
RW cycle time: 1062
Cycle 1 time: 527
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 792
Cycle 1 time: 648
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 905
Cycle 1 time: 714
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 968
Cycle 1 time: 655
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 916
Cycle 1 time: 997
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1252
Cycle 1 time: 721
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 978
Cycle 1 time: 945
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1203
clock 2650200 ms | mcu 0 | user time 843 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 53270 | nb_rw_cycle_counter 17756 | nb_inter_pic_trame_counter 53269
Cycle 1 time: 849
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1108
Cycle 1 time: 567
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 815
Cycle 1 time: 668
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 922
Cycle 1 time: 599
Cycle 2 time: 231
Cycle 0 time: 15
RW cycle time: 845
Cycle 1 time: 986
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1245
Cycle 1 time: 601
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 861
Cycle 1 time: 606
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 871
Cycle 1 time: 757
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1013
Cycle 1 time: 1051
Cycle 2 time: 269
Cycle 0 time: 19
RW cycle time: 1339
Cycle 1 time: 655
Cycle 2 time: 261
Cycle 0 time: 18
RW cycle time: 934
Cycle 1 time: 989
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1258
Cycle 1 time: 685
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 945
Cycle 1 time: 578
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 842
Cycle 1 time: 939
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1192
Cycle 1 time: 713
Cycle 2 time: 226
Cycle 0 time: 19
RW cycle time: 958
Cycle 1 time: 646
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 907
Cycle 1 time: 618
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 885
Cycle 1 time: 794
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1053
Cycle 1 time: 1000
Cycle 2 time: 265
Cycle 0 time: 17
RW cycle time: 1282
Cycle 1 time: 890
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1149
clock 2652257 ms | mcu 0 | user time 992 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 53330 | nb_rw_cycle_counter 17776 | nb_inter_pic_trame_counter 53329
Cycle 1 time: 998
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1259
Cycle 1 time: 938
Cycle 2 time: 261
Cycle 0 time: 15
RW cycle time: 1214
Cycle 1 time: 951
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1207
Cycle 1 time: 913
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 863
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1124
Cycle 1 time: 913
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1174
Cycle 1 time: 816
Cycle 2 time: 260
Cycle 0 time: 16
RW cycle time: 1092
Cycle 1 time: 764
Cycle 2 time: 290
Cycle 0 time: 20
RW cycle time: 1074
Cycle 1 time: 729
Cycle 2 time: 276
Cycle 0 time: 16
RW cycle time: 1021
Cycle 1 time: 920
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1182
Cycle 1 time: 687
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 953
Cycle 1 time: 896
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1151
Cycle 1 time: 1026
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1278
Cycle 1 time: 981
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1240
Cycle 1 time: 915
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 666
Cycle 2 time: 281
Cycle 0 time: 25
RW cycle time: 972
Cycle 1 time: 903
Cycle 2 time: 263
Cycle 0 time: 17
RW cycle time: 1183
Cycle 1 time: 944
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1203
clock 2654306 ms | mcu 0 | user time 805 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 53384 | nb_rw_cycle_counter 17794 | nb_inter_pic_trame_counter 53383
Cycle 1 time: 811
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1065
Cycle 1 time: 800
Cycle 2 time: 304
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 667
Cycle 2 time: 255
Cycle 0 time: 16
RW cycle time: 938
Cycle 1 time: 796
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1052
Cycle 1 time: 886
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 714
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 966
Cycle 1 time: 695
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 964
Cycle 1 time: 828
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1094
Cycle 1 time: 983
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1246
Cycle 1 time: 796
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 718
Cycle 2 time: 269
Cycle 0 time: 19
RW cycle time: 1006
Cycle 1 time: 708
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 963
Cycle 1 time: 812
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1073
Cycle 1 time: 943
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1195
Cycle 1 time: 856
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 1126
Cycle 1 time: 948
Cycle 2 time: 254
Cycle 0 time: 15
RW cycle time: 1217
Cycle 1 time: 913
Cycle 2 time: 287
Cycle 0 time: 17
RW cycle time: 1217
Cycle 1 time: 893
Cycle 2 time: 267
Cycle 0 time: 20
RW cycle time: 1180
Cycle 1 time: 846
Cycle 2 time: 255
Cycle 0 time: 17
RW cycle time: 1118
clock 2656363 ms | mcu 0 | user time 631 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 53441 | nb_rw_cycle_counter 17813 | nb_inter_pic_trame_counter 53440
Cycle 1 time: 637
Cycle 2 time: 281
Cycle 0 time: 17
RW cycle time: 935
Cycle 1 time: 1009
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1269
Cycle 1 time: 916
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1187
Cycle 1 time: 775
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1040
Cycle 1 time: 941
Cycle 2 time: 247
Cycle 0 time: 15
RW cycle time: 1203
Cycle 1 time: 920
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1177
Cycle 1 time: 1019
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1280
Cycle 1 time: 848
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1103
Cycle 1 time: 801
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 862
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 1029
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1283
Cycle 1 time: 753
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1018
Cycle 1 time: 877
Cycle 2 time: 253
Cycle 0 time: 23
RW cycle time: 1153
Cycle 1 time: 735
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1001
Cycle 1 time: 1001
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1260
Cycle 1 time: 912
Cycle 2 time: 263
Cycle 0 time: 18
RW cycle time: 1193
Cycle 1 time: 765
Cycle 2 time: 256
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 956
Cycle 2 time: 295
Cycle 0 time: 18
RW cycle time: 1269
clock 2658445 ms | mcu 0 | user time 866 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 53495 | nb_rw_cycle_counter 17831 | nb_inter_pic_trame_counter 53494
Cycle 1 time: 872
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1133
Cycle 1 time: 870
Cycle 2 time: 276
Cycle 0 time: 16
RW cycle time: 1162
Cycle 1 time: 888
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1157
Cycle 1 time: 951
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1219
Cycle 1 time: 935
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1196
Cycle 1 time: 891
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1154
Cycle 1 time: 898
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1160
Cycle 1 time: 748
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1010
Cycle 1 time: 885
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1147
Cycle 1 time: 1020
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1285
Cycle 1 time: 1016
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1275
Cycle 1 time: 1018
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1277
Cycle 1 time: 984
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1239
Cycle 1 time: 834
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1089
Cycle 1 time: 1006
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1267
Cycle 1 time: 1041
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1299
Cycle 1 time: 761
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1023
Cycle 1 time: 762
clock 2660468 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 53547 | nb_rw_cycle_counter 17848 | nb_inter_pic_trame_counter 53546
Cycle 2 time: 246
Cycle 0 time: 13
RW cycle time: 1021
Cycle 1 time: 922
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 814
Cycle 2 time: 248
Cycle 0 time: 15
RW cycle time: 1077
Cycle 1 time: 917
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 851
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 921
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 912
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 789
Cycle 2 time: 276
Cycle 0 time: 17
RW cycle time: 1082
Cycle 1 time: 947
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1201
Cycle 1 time: 822
Cycle 2 time: 282
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 696
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 966
Cycle 1 time: 853
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 1033
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1300
Cycle 1 time: 791
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1054
Cycle 1 time: 910
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 729
Cycle 2 time: 267
Cycle 0 time: 17
RW cycle time: 1013
Cycle 1 time: 792
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 883
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1140
Cycle 1 time: 829
clock 2662487 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 53601 | nb_rw_cycle_counter 17866 | nb_inter_pic_trame_counter 53600
Cycle 2 time: 249
Cycle 0 time: 14
RW cycle time: 1092
Cycle 1 time: 663
Cycle 2 time: 255
Cycle 0 time: 16
RW cycle time: 934
Cycle 1 time: 852
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1114
Cycle 1 time: 693
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 958
Cycle 1 time: 786
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1049
Cycle 1 time: 946
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1210
Cycle 1 time: 827
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1085
Cycle 1 time: 907
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1174
Cycle 1 time: 802
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1057
Cycle 1 time: 853
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 850
Cycle 2 time: 260
Cycle 0 time: 19
RW cycle time: 1129
Cycle 1 time: 852
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1115
Cycle 1 time: 783
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1043
Cycle 1 time: 949
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1212
Cycle 1 time: 796
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1063
Cycle 1 time: 786
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1043
Cycle 1 time: 802
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 869
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1125
Cycle 1 time: 842
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1104
clock 2664537 ms | mcu 0 | user time 893 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 53657 | nb_rw_cycle_counter 17885 | nb_inter_pic_trame_counter 53656
Cycle 1 time: 899
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1163
Cycle 1 time: 748
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1002
Cycle 1 time: 754
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1013
Cycle 1 time: 767
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1028
Cycle 1 time: 540
Cycle 2 time: 255
Cycle 0 time: 21
RW cycle time: 816
Cycle 1 time: 781
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 860
Cycle 2 time: 295
Cycle 0 time: 19
RW cycle time: 1174
Cycle 1 time: 682
Cycle 2 time: 255
Cycle 0 time: 19
RW cycle time: 956
Cycle 1 time: 802
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1064
Cycle 1 time: 939
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1199
Cycle 1 time: 1055
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1315
Cycle 1 time: 973
Cycle 2 time: 255
Cycle 0 time: 17
RW cycle time: 1245
Cycle 1 time: 968
Cycle 2 time: 274
Cycle 0 time: 17
RW cycle time: 1259
Cycle 1 time: 801
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1061
Cycle 1 time: 816
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1076
Cycle 1 time: 767
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1024
Cycle 1 time: 819
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1084
Cycle 1 time: 882
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1140
Cycle 1 time: 801
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1065
clock 2666611 ms | mcu 0 | user time 908 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 53714 | nb_rw_cycle_counter 17904 | nb_inter_pic_trame_counter 53713
Cycle 1 time: 914
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1171
Cycle 1 time: 784
Cycle 2 time: 255
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 993
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1253
Cycle 1 time: 878
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 1148
Cycle 1 time: 912
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1172
Cycle 1 time: 939
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1198
Cycle 1 time: 930
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1192
Cycle 1 time: 757
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1025
Cycle 1 time: 736
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 995
Cycle 1 time: 670
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 929
Cycle 1 time: 879
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1140
Cycle 1 time: 771
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 676
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 938
Cycle 1 time: 640
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 900
Cycle 1 time: 628
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 879
Cycle 1 time: 653
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 915
Cycle 1 time: 619
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 886
Cycle 1 time: 783
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1033
Cycle 1 time: 590
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 854
Cycle 1 time: 899
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1162
clock 2668694 ms | mcu 0 | user time 855 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 53774 | nb_rw_cycle_counter 17924 | nb_inter_pic_trame_counter 53773
Cycle 1 time: 861
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1114
Cycle 1 time: 967
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1217
Cycle 1 time: 644
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 907
Cycle 1 time: 823
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1078
Cycle 1 time: 888
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1149
Cycle 1 time: 890
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1143
Cycle 1 time: 872
Cycle 2 time: 228
Cycle 0 time: 18
RW cycle time: 1118
Cycle 1 time: 960
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1224
Cycle 1 time: 960
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1212
Cycle 1 time: 860
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 882
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1141
Cycle 1 time: 876
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1134
Cycle 1 time: 865
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1126
Cycle 1 time: 698
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 958
Cycle 1 time: 592
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 843
Cycle 1 time: 810
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1077
Cycle 1 time: 748
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1011
Cycle 1 time: 823
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1078
Cycle 1 time: 882
Cycle 2 time: 258
Cycle 0 time: 18
RW cycle time: 1158
clock 2670771 ms | mcu 0 | user time 816 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 53831 | nb_rw_cycle_counter 17943 | nb_inter_pic_trame_counter 53830
Cycle 1 time: 822
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1081
Cycle 1 time: 908
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1165
Cycle 1 time: 965
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1222
Cycle 1 time: 688
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 948
Cycle 1 time: 863
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 1133
Cycle 1 time: 1004
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1271
Cycle 1 time: 1020
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1285
Cycle 1 time: 827
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1083
Cycle 1 time: 907
Cycle 2 time: 266
Cycle 0 time: 20
RW cycle time: 1193
Cycle 1 time: 771
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1025
Cycle 1 time: 631
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 889
Cycle 1 time: 964
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1222
Cycle 1 time: 1007
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1267
Cycle 1 time: 1012
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1267
Cycle 1 time: 991
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1251
Cycle 1 time: 966
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1229
Cycle 1 time: 885
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1146
Cycle 1 time: 920
clock 2672772 ms | mcu 0 | user time 232 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 53883 | nb_rw_cycle_counter 17960 | nb_inter_pic_trame_counter 53882
Cycle 2 time: 239
Cycle 0 time: 13
RW cycle time: 1172
Cycle 1 time: 972
Cycle 2 time: 259
Cycle 0 time: 22
RW cycle time: 1253
Cycle 1 time: 828
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1083
Cycle 1 time: 731
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 999
Cycle 1 time: 731
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 996
Cycle 1 time: 971
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1234
Cycle 1 time: 729
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 986
Cycle 1 time: 812
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1070
Cycle 1 time: 914
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 783
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1041
Cycle 1 time: 871
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1135
Cycle 1 time: 896
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1147
Cycle 1 time: 757
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1021
Cycle 1 time: 742
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1009
Cycle 1 time: 824
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1088
Cycle 1 time: 841
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1094
Cycle 1 time: 813
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1070
Cycle 1 time: 922
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1182
Cycle 1 time: 825
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1091
clock 2674843 ms | mcu 0 | user time 1017 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 53939 | nb_rw_cycle_counter 17979 | nb_inter_pic_trame_counter 53938
Cycle 1 time: 1023
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1281
Cycle 1 time: 822
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 1090
Cycle 1 time: 828
Cycle 2 time: 295
Cycle 0 time: 23
RW cycle time: 1146
Cycle 1 time: 765
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1028
Cycle 1 time: 849
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 928
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1190
Cycle 1 time: 786
Cycle 2 time: 273
Cycle 0 time: 20
RW cycle time: 1079
Cycle 1 time: 946
Cycle 2 time: 263
Cycle 0 time: 16
RW cycle time: 1225
Cycle 1 time: 739
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 995
Cycle 1 time: 772
Cycle 2 time: 284
Cycle 0 time: 16
RW cycle time: 1072
Cycle 1 time: 903
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1163
Cycle 1 time: 907
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1174
Cycle 1 time: 920
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1187
Cycle 1 time: 890
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1149
Cycle 1 time: 691
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 943
Cycle 1 time: 897
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1151
Cycle 1 time: 604
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 859
Cycle 1 time: 963
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 1228
clock 2676843 ms | mcu 0 | user time 959 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 53993 | nb_rw_cycle_counter 17997 | nb_inter_pic_trame_counter 53992
Cycle 1 time: 965
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1216
Cycle 1 time: 654
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 919
Cycle 1 time: 680
Cycle 2 time: 263
Cycle 0 time: 18
RW cycle time: 961
Cycle 1 time: 742
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1003
Cycle 1 time: 964
Cycle 2 time: 261
Cycle 0 time: 16
RW cycle time: 1241
Cycle 1 time: 723
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 987
Cycle 1 time: 834
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1095
Cycle 1 time: 645
Cycle 2 time: 270
Cycle 0 time: 20
RW cycle time: 935
Cycle 1 time: 775
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1041
Cycle 1 time: 857
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1114
Cycle 1 time: 746
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1005
Cycle 1 time: 739
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 997
Cycle 1 time: 984
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1247
Cycle 1 time: 810
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 612
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 873
Cycle 1 time: 974
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1229
Cycle 1 time: 732
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 990
Cycle 1 time: 796
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1045
Cycle 1 time: 715
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 967
Cycle 1 time: 952
clock 2678862 ms | mcu 0 | user time 246 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 54051 | nb_rw_cycle_counter 18016 | nb_inter_pic_trame_counter 54050
Cycle 2 time: 253
Cycle 0 time: 13
RW cycle time: 1218
Cycle 1 time: 926
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 598
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 862
Cycle 1 time: 758
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1024
Cycle 1 time: 704
Cycle 2 time: 272
Cycle 0 time: 17
RW cycle time: 993
Cycle 1 time: 938
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1198
Cycle 1 time: 971
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 880
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 1141
Cycle 1 time: 943
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1200
Cycle 1 time: 976
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1231
Cycle 1 time: 781
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1039
Cycle 1 time: 881
Cycle 2 time: 342
Cycle 0 time: 15
RW cycle time: 1238
Cycle 1 time: 789
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 1079
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1340
Cycle 1 time: 958
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1229
Cycle 1 time: 842
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1107
Cycle 1 time: 813
Cycle 2 time: 286
Cycle 0 time: 20
RW cycle time: 1119
Cycle 1 time: 527
Cycle 2 time: 260
Cycle 0 time: 21
RW cycle time: 808
Cycle 1 time: 968
clock 2680884 ms | mcu 0 | user time 250 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 54105 | nb_rw_cycle_counter 18034 | nb_inter_pic_trame_counter 54104
Cycle 2 time: 256
Cycle 0 time: 16
RW cycle time: 1240
Cycle 1 time: 804
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1066
Cycle 1 time: 673
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 934
Cycle 1 time: 1066
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1335
Cycle 1 time: 901
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1164
Cycle 1 time: 892
Cycle 2 time: 255
Cycle 0 time: 21
RW cycle time: 1168
Cycle 1 time: 781
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1040
Cycle 1 time: 741
Cycle 2 time: 272
Cycle 0 time: 19
RW cycle time: 1032
Cycle 1 time: 669
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 936
Cycle 1 time: 803
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 1075
Cycle 1 time: 889
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1148
Cycle 1 time: 794
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1061
Cycle 1 time: 881
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1148
Cycle 1 time: 1004
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1257
Cycle 1 time: 923
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1185
Cycle 1 time: 896
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 931
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 874
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1134
Cycle 1 time: 688
Cycle 2 time: 245
clock 2682884 ms | mcu 0 | user time 15 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 54160 | nb_rw_cycle_counter 18053 | nb_inter_pic_trame_counter 54159
Cycle 0 time: 22
RW cycle time: 955
Cycle 1 time: 886
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1151
Cycle 1 time: 872
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1138
Cycle 1 time: 776
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 998
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1254
Cycle 1 time: 903
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1166
Cycle 1 time: 724
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 995
Cycle 1 time: 893
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1148
Cycle 1 time: 654
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 918
Cycle 1 time: 863
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 760
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1019
Cycle 1 time: 764
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1031
Cycle 1 time: 1046
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1312
Cycle 1 time: 848
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 1069
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1333
Cycle 1 time: 753
Cycle 2 time: 263
Cycle 0 time: 17
RW cycle time: 1033
Cycle 1 time: 895
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1151
Cycle 1 time: 962
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1218
Cycle 1 time: 707
clock 2684891 ms | mcu 0 | user time 230 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 54213 | nb_rw_cycle_counter 18070 | nb_inter_pic_trame_counter 54212
Cycle 2 time: 237
Cycle 0 time: 14
RW cycle time: 958
Cycle 1 time: 695
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 624
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 888
Cycle 1 time: 921
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 671
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 935
Cycle 1 time: 919
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 1004
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1260
Cycle 1 time: 806
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1076
Cycle 1 time: 814
Cycle 2 time: 268
Cycle 0 time: 20
RW cycle time: 1102
Cycle 1 time: 931
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1188
Cycle 1 time: 924
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1187
Cycle 1 time: 926
Cycle 2 time: 277
Cycle 0 time: 18
RW cycle time: 1221
Cycle 1 time: 709
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 980
Cycle 1 time: 781
Cycle 2 time: 279
Cycle 0 time: 16
RW cycle time: 1076
Cycle 1 time: 702
Cycle 2 time: 256
Cycle 0 time: 19
RW cycle time: 977
Cycle 1 time: 777
Cycle 2 time: 262
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 910
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1169
Cycle 1 time: 973
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1230
Cycle 1 time: 854
Cycle 2 time: 275
Cycle 0 time: 18
RW cycle time: 1147
clock 2686946 ms | mcu 0 | user time 723 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 54269 | nb_rw_cycle_counter 18089 | nb_inter_pic_trame_counter 54268
Cycle 1 time: 729
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 997
Cycle 1 time: 873
Cycle 2 time: 263
Cycle 0 time: 15
RW cycle time: 1151
Cycle 1 time: 796
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1052
Cycle 1 time: 723
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 980
Cycle 1 time: 952
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1214
Cycle 1 time: 965
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1227
Cycle 1 time: 726
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 985
Cycle 1 time: 1058
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1317
Cycle 1 time: 965
Cycle 2 time: 266
Cycle 0 time: 15
RW cycle time: 1246
Cycle 1 time: 850
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1095
Cycle 1 time: 867
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1127
Cycle 1 time: 966
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1217
Cycle 1 time: 866
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1137
Cycle 1 time: 713
Cycle 2 time: 259
Cycle 0 time: 18
RW cycle time: 990
Cycle 1 time: 918
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 667
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 932
Cycle 1 time: 967
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1224
Cycle 1 time: 763
Cycle 2 time: 329
Cycle 0 time: 23
RW cycle time: 1115
clock 2688957 ms | mcu 0 | user time 657 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 54323 | nb_rw_cycle_counter 18107 | nb_inter_pic_trame_counter 54322
Cycle 1 time: 663
Cycle 2 time: 258
Cycle 0 time: 18
RW cycle time: 939
Cycle 1 time: 906
Cycle 2 time: 271
Cycle 0 time: 17
RW cycle time: 1194
Cycle 1 time: 713
Cycle 2 time: 262
Cycle 0 time: 20
RW cycle time: 995
Cycle 1 time: 875
Cycle 2 time: 269
Cycle 0 time: 18
RW cycle time: 1162
Cycle 1 time: 901
Cycle 2 time: 266
Cycle 0 time: 18
RW cycle time: 1185
Cycle 1 time: 913
Cycle 2 time: 262
Cycle 0 time: 19
RW cycle time: 1194
Cycle 1 time: 943
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1198
Cycle 1 time: 953
Cycle 2 time: 241
Cycle 0 time: 22
RW cycle time: 1216
Cycle 1 time: 828
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1084
Cycle 1 time: 680
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 939
Cycle 1 time: 904
Cycle 2 time: 272
Cycle 0 time: 17
RW cycle time: 1193
Cycle 1 time: 714
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 972
Cycle 1 time: 723
Cycle 2 time: 255
Cycle 0 time: 19
RW cycle time: 997
Cycle 1 time: 1016
Cycle 2 time: 265
Cycle 0 time: 23
RW cycle time: 1304
Cycle 1 time: 873
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1136
Cycle 1 time: 738
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1000
Cycle 1 time: 796
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1060
Cycle 1 time: 823
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1093
Cycle 1 time: 673
clock 2690969 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 54378 | nb_rw_cycle_counter 18125 | nb_inter_pic_trame_counter 54377
Cycle 2 time: 248
Cycle 0 time: 14
RW cycle time: 935
Cycle 1 time: 575
Cycle 2 time: 277
Cycle 0 time: 18
RW cycle time: 870
Cycle 1 time: 821
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1085
Cycle 1 time: 542
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 801
Cycle 1 time: 921
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 960
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1225
Cycle 1 time: 890
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1156
Cycle 1 time: 646
Cycle 2 time: 261
Cycle 0 time: 15
RW cycle time: 922
Cycle 1 time: 981
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1244
Cycle 1 time: 858
Cycle 2 time: 257
Cycle 0 time: 17
RW cycle time: 1132
Cycle 1 time: 887
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 830
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1093
Cycle 1 time: 796
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1061
Cycle 1 time: 643
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 905
Cycle 1 time: 924
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1187
Cycle 1 time: 696
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 965
Cycle 1 time: 818
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1088
Cycle 1 time: 635
Cycle 2 time: 260
Cycle 0 time: 17
RW cycle time: 912
Cycle 1 time: 747
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1007
Cycle 1 time: 825
clock 2692975 ms | mcu 0 | user time 247 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 54435 | nb_rw_cycle_counter 18144 | nb_inter_pic_trame_counter 54434
Cycle 2 time: 254
Cycle 0 time: 15
RW cycle time: 1094
Cycle 1 time: 729
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 992
Cycle 1 time: 738
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1001
Cycle 1 time: 989
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 1259
Cycle 1 time: 770
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1030
Cycle 1 time: 756
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1025
Cycle 1 time: 945
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1209
Cycle 1 time: 734
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1000
Cycle 1 time: 900
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1158
Cycle 1 time: 978
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1235
Cycle 1 time: 918
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 956
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1220
Cycle 1 time: 794
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 884
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1144
Cycle 1 time: 877
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1137
Cycle 1 time: 813
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1066
Cycle 1 time: 826
Cycle 2 time: 239
Cycle 0 time: 22
RW cycle time: 1087
Cycle 1 time: 937
Cycle 2 time: 238
Cycle 0 time: 21
RW cycle time: 1196
Cycle 1 time: 965
clock 2694997 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 54489 | nb_rw_cycle_counter 18162 | nb_inter_pic_trame_counter 54488
Cycle 2 time: 248
Cycle 0 time: 15
RW cycle time: 1228
Cycle 1 time: 822
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1084
Cycle 1 time: 1020
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1281
Cycle 1 time: 675
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 945
Cycle 1 time: 686
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 946
Cycle 1 time: 914
Cycle 2 time: 276
Cycle 0 time: 18
RW cycle time: 1208
Cycle 1 time: 710
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 971
Cycle 1 time: 890
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1149
Cycle 1 time: 809
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 803
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 802
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1062
Cycle 1 time: 796
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1048
Cycle 1 time: 701
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 776
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 818
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1079
Cycle 1 time: 769
Cycle 2 time: 291
Cycle 0 time: 17
RW cycle time: 1077
Cycle 1 time: 902
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 923
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 789
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1039
clock 2697002 ms | mcu 0 | user time 691 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 54545 | nb_rw_cycle_counter 18181 | nb_inter_pic_trame_counter 54544
Cycle 1 time: 697
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 950
Cycle 1 time: 691
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 947
Cycle 1 time: 807
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1063
Cycle 1 time: 775
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1025
Cycle 1 time: 762
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1023
Cycle 1 time: 751
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1009
Cycle 1 time: 782
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1034
Cycle 1 time: 760
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1023
Cycle 1 time: 776
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1031
Cycle 1 time: 749
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1002
Cycle 1 time: 712
Cycle 2 time: 225
Cycle 0 time: 15
RW cycle time: 952
Cycle 1 time: 880
Cycle 2 time: 226
Cycle 0 time: 17
RW cycle time: 1123
Cycle 1 time: 806
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1064
Cycle 1 time: 857
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 861
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1118
Cycle 1 time: 706
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 961
Cycle 1 time: 709
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 965
Cycle 1 time: 657
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 920
Cycle 1 time: 607
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 857
Cycle 1 time: 801
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1060
clock 2699020 ms | mcu 0 | user time 635 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 54605 | nb_rw_cycle_counter 18201 | nb_inter_pic_trame_counter 54604
Cycle 1 time: 641
Cycle 2 time: 233
Cycle 0 time: 19
RW cycle time: 893
Cycle 1 time: 727
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 988
Cycle 1 time: 573
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 838
Cycle 1 time: 737
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 998
Cycle 1 time: 805
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 748
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1007
Cycle 1 time: 801
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1069
Cycle 1 time: 601
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 862
Cycle 1 time: 696
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 951
Cycle 1 time: 686
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 948
Cycle 1 time: 619
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 879
Cycle 1 time: 871
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1125
Cycle 1 time: 677
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 943
Cycle 1 time: 774
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1028
Cycle 1 time: 705
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 910
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 850
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1101
Cycle 1 time: 822
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1077
Cycle 1 time: 896
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1149
Cycle 1 time: 855
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1110
clock 2701042 ms | mcu 0 | user time 707 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 54665 | nb_rw_cycle_counter 18221 | nb_inter_pic_trame_counter 54664
Cycle 1 time: 713
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 959
Cycle 1 time: 744
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 699
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 962
Cycle 1 time: 776
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1026
Cycle 1 time: 849
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 829
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1083
Cycle 1 time: 797
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1065
Cycle 1 time: 724
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 977
Cycle 1 time: 687
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 940
Cycle 1 time: 694
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 948
Cycle 1 time: 708
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 962
Cycle 1 time: 594
Cycle 2 time: 266
Cycle 0 time: 22
RW cycle time: 882
Cycle 1 time: 775
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1035
Cycle 1 time: 697
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 961
Cycle 1 time: 806
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1071
Cycle 1 time: 589
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 843
Cycle 1 time: 965
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1219
Cycle 1 time: 702
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 959
Cycle 1 time: 862
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 691
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 953
clock 2703048 ms | mcu 0 | user time 704 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 54725 | nb_rw_cycle_counter 18241 | nb_inter_pic_trame_counter 54724
Cycle 1 time: 710
Cycle 2 time: 223
Cycle 0 time: 16
RW cycle time: 949
Cycle 1 time: 748
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1004
Cycle 1 time: 653
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 911
Cycle 1 time: 729
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 988
Cycle 1 time: 851
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1110
Cycle 1 time: 680
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 941
Cycle 1 time: 998
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1260
Cycle 1 time: 924
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 697
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 950
Cycle 1 time: 738
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 692
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 949
Cycle 1 time: 590
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 852
Cycle 1 time: 714
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 973
Cycle 1 time: 704
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 966
Cycle 1 time: 824
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 838
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1094
Cycle 1 time: 777
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 643
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 904
Cycle 1 time: 796
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 882
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1137
clock 2705104 ms | mcu 0 | user time 920 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 54785 | nb_rw_cycle_counter 18261 | nb_inter_pic_trame_counter 54784
Cycle 1 time: 926
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 675
Cycle 2 time: 284
Cycle 0 time: 19
RW cycle time: 978
Cycle 1 time: 650
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 913
Cycle 1 time: 672
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 925
Cycle 1 time: 914
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 803
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1062
Cycle 1 time: 851
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1119
Cycle 1 time: 837
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1096
Cycle 1 time: 949
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1207
Cycle 1 time: 875
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1141
Cycle 1 time: 938
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1198
Cycle 1 time: 858
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1114
Cycle 1 time: 744
Cycle 2 time: 288
Cycle 0 time: 17
RW cycle time: 1049
Cycle 1 time: 577
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 833
Cycle 1 time: 932
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1201
Cycle 1 time: 707
Cycle 2 time: 258
Cycle 0 time: 17
RW cycle time: 982
Cycle 1 time: 979
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1229
Cycle 1 time: 433
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 690
Cycle 1 time: 814
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1074
Cycle 1 time: 742
clock 2707126 ms | mcu 0 | user time 234 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 54843 | nb_rw_cycle_counter 18280 | nb_inter_pic_trame_counter 54842
Cycle 2 time: 242
Cycle 0 time: 14
RW cycle time: 998
Cycle 1 time: 749
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1006
Cycle 1 time: 785
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1052
Cycle 1 time: 784
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1051
Cycle 1 time: 760
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1017
Cycle 1 time: 666
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 932
Cycle 1 time: 789
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1055
Cycle 1 time: 520
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 778
Cycle 1 time: 682
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 939
Cycle 1 time: 608
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 871
Cycle 1 time: 812
Cycle 2 time: 295
Cycle 0 time: 17
RW cycle time: 1124
Cycle 1 time: 547
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 810
Cycle 1 time: 652
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 908
Cycle 1 time: 668
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 931
Cycle 1 time: 657
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 919
Cycle 1 time: 825
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1078
Cycle 1 time: 745
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 995
Cycle 1 time: 831
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1093
Cycle 1 time: 882
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1135
Cycle 1 time: 887
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1140
Cycle 1 time: 795
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1049
clock 2709180 ms | mcu 0 | user time 632 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 54905 | nb_rw_cycle_counter 18301 | nb_inter_pic_trame_counter 54904
Cycle 1 time: 638
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 889
Cycle 1 time: 654
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 915
Cycle 1 time: 775
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1036
Cycle 1 time: 739
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 991
Cycle 1 time: 642
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 898
Cycle 1 time: 583
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 839
Cycle 1 time: 812
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1072
Cycle 1 time: 646
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 899
Cycle 1 time: 607
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 871
Cycle 1 time: 661
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 919
Cycle 1 time: 524
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 781
Cycle 1 time: 700
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 959
Cycle 1 time: 725
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 976
Cycle 1 time: 869
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1132
Cycle 1 time: 681
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 937
Cycle 1 time: 975
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1231
Cycle 1 time: 856
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 646
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 902
Cycle 1 time: 758
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1021
Cycle 1 time: 802
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1063
Cycle 1 time: 686
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 943
clock 2711230 ms | mcu 0 | user time 735 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 54968 | nb_rw_cycle_counter 18322 | nb_inter_pic_trame_counter 54967
Cycle 1 time: 741
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 770
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1032
Cycle 1 time: 836
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1098
Cycle 1 time: 765
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1026
Cycle 1 time: 709
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 968
Cycle 1 time: 754
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1014
Cycle 1 time: 851
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1117
Cycle 1 time: 651
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 906
Cycle 1 time: 667
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 922
Cycle 1 time: 558
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 816
Cycle 1 time: 761
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1020
Cycle 1 time: 841
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1102
Cycle 1 time: 929
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1189
Cycle 1 time: 927
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 697
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 775
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1026
Cycle 1 time: 870
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1128
Cycle 1 time: 808
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 543
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 799
Cycle 1 time: 829
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1077
clock 2713280 ms | mcu 0 | user time 815 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 55028 | nb_rw_cycle_counter 18342 | nb_inter_pic_trame_counter 55027
Cycle 1 time: 821
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1074
Cycle 1 time: 740
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 996
Cycle 1 time: 660
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 919
Cycle 1 time: 770
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1029
Cycle 1 time: 714
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 971
Cycle 1 time: 925
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 829
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1086
Cycle 1 time: 841
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1101
Cycle 1 time: 818
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1073
Cycle 1 time: 722
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 982
Cycle 1 time: 910
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1165
Cycle 1 time: 755
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1016
Cycle 1 time: 672
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 928
Cycle 1 time: 737
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 990
Cycle 1 time: 765
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1020
Cycle 1 time: 848
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1103
Cycle 1 time: 808
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 659
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 910
Cycle 1 time: 792
Cycle 2 time: 244
Cycle 0 time: 23
RW cycle time: 1059
Cycle 1 time: 601
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 863
clock 2715324 ms | mcu 0 | user time 733 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 55088 | nb_rw_cycle_counter 18362 | nb_inter_pic_trame_counter 55087
Cycle 1 time: 739
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 999
Cycle 1 time: 732
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 988
Cycle 1 time: 720
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 986
Cycle 1 time: 817
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1077
Cycle 1 time: 748
Cycle 2 time: 316
Cycle 0 time: 16
RW cycle time: 1080
Cycle 1 time: 970
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1229
Cycle 1 time: 925
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1177
Cycle 1 time: 655
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 914
Cycle 1 time: 724
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 987
Cycle 1 time: 911
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1174
Cycle 1 time: 844
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1103
Cycle 1 time: 815
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 816
Cycle 2 time: 255
Cycle 0 time: 16
RW cycle time: 1087
Cycle 1 time: 940
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1202
Cycle 1 time: 908
Cycle 2 time: 258
Cycle 0 time: 16
RW cycle time: 1182
Cycle 1 time: 872
Cycle 2 time: 256
Cycle 0 time: 17
RW cycle time: 1145
Cycle 1 time: 812
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1067
Cycle 1 time: 1002
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1261
Cycle 1 time: 669
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 927
clock 2717413 ms | mcu 0 | user time 971 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 55145 | nb_rw_cycle_counter 18381 | nb_inter_pic_trame_counter 55144
Cycle 1 time: 977
Cycle 2 time: 235
Cycle 0 time: 23
RW cycle time: 1235
Cycle 1 time: 691
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 954
Cycle 1 time: 726
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 986
Cycle 1 time: 796
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 838
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1085
Cycle 1 time: 715
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 863
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 689
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 948
Cycle 1 time: 866
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 859
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 788
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1040
Cycle 1 time: 811
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1067
Cycle 1 time: 697
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 950
Cycle 1 time: 708
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 963
Cycle 1 time: 638
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 897
Cycle 1 time: 561
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 815
Cycle 1 time: 629
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 879
Cycle 1 time: 907
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 757
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1014
Cycle 1 time: 658
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 910
clock 2719428 ms | mcu 0 | user time 858 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 55205 | nb_rw_cycle_counter 18401 | nb_inter_pic_trame_counter 55204
Cycle 1 time: 864
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 1113
Cycle 1 time: 779
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1035
Cycle 1 time: 852
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1106
Cycle 1 time: 808
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 855
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 754
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1014
Cycle 1 time: 752
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 866
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1113
Cycle 1 time: 919
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 866
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 629
Cycle 2 time: 262
Cycle 0 time: 17
RW cycle time: 908
Cycle 1 time: 842
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1102
Cycle 1 time: 719
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 975
Cycle 1 time: 918
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1173
Cycle 1 time: 760
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1015
Cycle 1 time: 892
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1153
Cycle 1 time: 910
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1162
Cycle 1 time: 758
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1013
Cycle 1 time: 911
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1170
clock 2721495 ms | mcu 0 | user time 1000 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 55262 | nb_rw_cycle_counter 18420 | nb_inter_pic_trame_counter 55261
Cycle 1 time: 1006
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1261
Cycle 1 time: 738
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 997
Cycle 1 time: 816
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1074
Cycle 1 time: 901
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1166
Cycle 1 time: 921
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 737
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 773
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1030
Cycle 1 time: 1001
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1260
Cycle 1 time: 721
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 975
Cycle 1 time: 824
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1085
Cycle 1 time: 813
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1074
Cycle 1 time: 908
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 580
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 834
Cycle 1 time: 745
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1008
Cycle 1 time: 964
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1217
Cycle 1 time: 872
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1125
Cycle 1 time: 678
Cycle 2 time: 299
Cycle 0 time: 16
RW cycle time: 993
Cycle 1 time: 672
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 935
Cycle 1 time: 681
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 935
clock 2723496 ms | mcu 0 | user time 694 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 55319 | nb_rw_cycle_counter 18439 | nb_inter_pic_trame_counter 55318
Cycle 1 time: 700
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 640
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 895
Cycle 1 time: 593
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 849
Cycle 1 time: 840
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1093
Cycle 1 time: 650
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 909
Cycle 1 time: 766
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1023
Cycle 1 time: 916
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 912
Cycle 2 time: 279
Cycle 0 time: 19
RW cycle time: 1210
Cycle 1 time: 645
Cycle 2 time: 281
Cycle 0 time: 22
RW cycle time: 948
Cycle 1 time: 641
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 901
Cycle 1 time: 783
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 641
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 900
Cycle 1 time: 630
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 885
Cycle 1 time: 656
Cycle 2 time: 256
Cycle 0 time: 19
RW cycle time: 931
Cycle 1 time: 700
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 955
Cycle 1 time: 750
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1012
Cycle 1 time: 688
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 952
Cycle 1 time: 750
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1005
Cycle 1 time: 711
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 963
Cycle 1 time: 584
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 839
Cycle 1 time: 810
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1070
clock 2725547 ms | mcu 0 | user time 700 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 55382 | nb_rw_cycle_counter 18460 | nb_inter_pic_trame_counter 55381
Cycle 1 time: 706
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 964
Cycle 1 time: 749
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1013
Cycle 1 time: 680
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 939
Cycle 1 time: 585
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 846
Cycle 1 time: 713
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 970
Cycle 1 time: 693
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 951
Cycle 1 time: 747
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1007
Cycle 1 time: 720
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 982
Cycle 1 time: 878
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1138
Cycle 1 time: 783
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1033
Cycle 1 time: 697
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 950
Cycle 1 time: 872
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1129
Cycle 1 time: 799
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1059
Cycle 1 time: 707
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 697
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 741
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 995
Cycle 1 time: 640
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 903
Cycle 1 time: 678
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 935
Cycle 1 time: 764
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1017
Cycle 1 time: 858
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1123
Cycle 1 time: 677
clock 2727555 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 55443 | nb_rw_cycle_counter 18480 | nb_inter_pic_trame_counter 55442
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 937
Cycle 1 time: 527
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 791
Cycle 1 time: 706
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 972
Cycle 1 time: 834
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1092
Cycle 1 time: 864
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 911
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 833
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1094
Cycle 1 time: 870
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1130
Cycle 1 time: 756
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 960
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1222
Cycle 1 time: 726
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 977
Cycle 1 time: 914
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1169
Cycle 1 time: 763
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1017
Cycle 1 time: 675
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 933
Cycle 1 time: 962
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1214
Cycle 1 time: 810
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1074
Cycle 1 time: 902
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1156
Cycle 1 time: 923
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 820
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1080
clock 2729579 ms | mcu 0 | user time 820 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 55499 | nb_rw_cycle_counter 18499 | nb_inter_pic_trame_counter 55498
Cycle 1 time: 826
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1080
Cycle 1 time: 657
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 906
Cycle 1 time: 702
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 958
Cycle 1 time: 884
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1141
Cycle 1 time: 844
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1102
Cycle 1 time: 913
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1163
Cycle 1 time: 621
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 881
Cycle 1 time: 535
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 795
Cycle 1 time: 601
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 852
Cycle 1 time: 832
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1085
Cycle 1 time: 964
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1222
Cycle 1 time: 698
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 959
Cycle 1 time: 827
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1083
Cycle 1 time: 703
Cycle 2 time: 230
Cycle 0 time: 18
RW cycle time: 951
Cycle 1 time: 921
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 807
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1063
Cycle 1 time: 839
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1095
Cycle 1 time: 589
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 852
Cycle 1 time: 736
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 999
Cycle 1 time: 647
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 906
clock 2731601 ms | mcu 0 | user time 772 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 55559 | nb_rw_cycle_counter 18519 | nb_inter_pic_trame_counter 55558
Cycle 1 time: 778
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1032
Cycle 1 time: 637
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 898
Cycle 1 time: 571
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 835
Cycle 1 time: 647
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 898
Cycle 1 time: 771
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1032
Cycle 1 time: 703
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 963
Cycle 2 time: 290
Cycle 0 time: 17
RW cycle time: 1270
Cycle 1 time: 744
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1002
Cycle 1 time: 621
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 877
Cycle 1 time: 876
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1142
Cycle 1 time: 887
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1149
Cycle 1 time: 627
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 882
Cycle 1 time: 798
Cycle 2 time: 236
Cycle 0 time: 21
RW cycle time: 1055
Cycle 1 time: 765
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1014
Cycle 1 time: 859
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 979
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1234
Cycle 1 time: 969
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1231
Cycle 1 time: 703
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 958
Cycle 1 time: 624
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 886
Cycle 1 time: 752
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1014
clock 2733635 ms | mcu 0 | user time 628 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 55619 | nb_rw_cycle_counter 18539 | nb_inter_pic_trame_counter 55618
Cycle 1 time: 634
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 884
Cycle 1 time: 807
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 923
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 1192
Cycle 1 time: 1096
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1357
Cycle 1 time: 752
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1006
Cycle 1 time: 745
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 778
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1030
Cycle 1 time: 813
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1067
Cycle 1 time: 744
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 998
Cycle 1 time: 768
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1025
Cycle 1 time: 615
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 874
Cycle 1 time: 684
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 938
Cycle 1 time: 815
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1071
Cycle 1 time: 803
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 788
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1041
Cycle 1 time: 762
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1018
Cycle 1 time: 785
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 743
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1001
Cycle 1 time: 740
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 998
Cycle 1 time: 797
clock 2735645 ms | mcu 0 | user time 272 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 55677 | nb_rw_cycle_counter 18558 | nb_inter_pic_trame_counter 55676
Cycle 2 time: 279
Cycle 0 time: 14
RW cycle time: 1090
Cycle 1 time: 774
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1035
Cycle 1 time: 736
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1002
Cycle 1 time: 797
Cycle 2 time: 254
Cycle 0 time: 18
RW cycle time: 1069
Cycle 1 time: 878
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1139
Cycle 1 time: 735
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 986
Cycle 1 time: 933
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1190
Cycle 1 time: 803
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 726
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 989
Cycle 1 time: 713
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 969
Cycle 1 time: 579
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 838
Cycle 1 time: 697
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 951
Cycle 1 time: 577
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 831
Cycle 1 time: 716
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 965
Cycle 1 time: 612
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 869
Cycle 1 time: 888
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1146
Cycle 1 time: 913
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1170
Cycle 1 time: 769
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1031
Cycle 1 time: 582
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 845
Cycle 1 time: 614
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 873
Cycle 1 time: 829
clock 2737649 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 55737 | nb_rw_cycle_counter 18578 | nb_inter_pic_trame_counter 55736
Cycle 2 time: 243
Cycle 0 time: 14
RW cycle time: 1086
Cycle 1 time: 733
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 988
Cycle 1 time: 728
Cycle 2 time: 263
Cycle 0 time: 18
RW cycle time: 1009
Cycle 1 time: 787
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1040
Cycle 1 time: 696
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 961
Cycle 1 time: 912
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1166
Cycle 1 time: 776
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 934
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1194
Cycle 1 time: 673
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 933
Cycle 1 time: 760
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1023
Cycle 1 time: 766
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 642
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 900
Cycle 1 time: 880
Cycle 2 time: 238
Cycle 0 time: 22
RW cycle time: 1140
Cycle 1 time: 1008
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1268
Cycle 1 time: 700
Cycle 2 time: 276
Cycle 0 time: 17
RW cycle time: 993
Cycle 1 time: 826
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1085
Cycle 1 time: 906
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 950
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1211
Cycle 1 time: 700
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 662
clock 2739653 ms | mcu 0 | user time 247 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 55794 | nb_rw_cycle_counter 18597 | nb_inter_pic_trame_counter 55793
Cycle 2 time: 254
Cycle 0 time: 14
RW cycle time: 930
Cycle 1 time: 751
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1011
Cycle 1 time: 1089
Cycle 2 time: 259
Cycle 0 time: 23
RW cycle time: 1371
Cycle 1 time: 1027
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1281
Cycle 1 time: 806
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1063
Cycle 1 time: 908
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 677
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 934
Cycle 1 time: 734
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 992
Cycle 1 time: 927
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1186
Cycle 1 time: 810
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 1080
Cycle 1 time: 720
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 983
Cycle 1 time: 984
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1253
Cycle 1 time: 725
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 985
Cycle 1 time: 982
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1238
Cycle 1 time: 793
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1051
Cycle 1 time: 816
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1081
Cycle 1 time: 771
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1032
Cycle 1 time: 973
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 1241
Cycle 1 time: 912
clock 2741666 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 55848 | nb_rw_cycle_counter 18615 | nb_inter_pic_trame_counter 55847
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 1172
Cycle 1 time: 806
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1065
Cycle 1 time: 812
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1079
Cycle 1 time: 716
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 977
Cycle 1 time: 830
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1096
Cycle 1 time: 817
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1074
Cycle 1 time: 863
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 860
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 789
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1057
Cycle 1 time: 1025
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1280
Cycle 1 time: 860
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 880
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1136
Cycle 1 time: 798
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1053
Cycle 1 time: 847
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1102
Cycle 1 time: 1007
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1263
Cycle 1 time: 732
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 987
Cycle 1 time: 915
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1173
Cycle 1 time: 872
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1135
Cycle 1 time: 814
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1070
clock 2743733 ms | mcu 0 | user time 743 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 55904 | nb_rw_cycle_counter 18634 | nb_inter_pic_trame_counter 55903
Cycle 1 time: 749
Cycle 2 time: 295
Cycle 0 time: 20
RW cycle time: 1064
Cycle 1 time: 591
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 851
Cycle 1 time: 784
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1037
Cycle 1 time: 917
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 920
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 949
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1207
Cycle 1 time: 955
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1209
Cycle 1 time: 821
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1080
Cycle 1 time: 851
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 675
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 932
Cycle 1 time: 999
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1253
Cycle 1 time: 1010
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1264
Cycle 1 time: 915
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1168
Cycle 1 time: 1027
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1283
Cycle 1 time: 918
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 1065
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1320
Cycle 1 time: 710
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 970
Cycle 1 time: 994
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1250
clock 2745790 ms | mcu 0 | user time 795 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 55958 | nb_rw_cycle_counter 18652 | nb_inter_pic_trame_counter 55957
Cycle 1 time: 801
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 792
Cycle 2 time: 277
Cycle 0 time: 20
RW cycle time: 1089
Cycle 1 time: 760
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1019
Cycle 1 time: 983
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1244
Cycle 1 time: 953
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1210
Cycle 1 time: 883
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1139
Cycle 1 time: 824
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1082
Cycle 1 time: 708
Cycle 2 time: 227
Cycle 0 time: 15
RW cycle time: 950
Cycle 1 time: 841
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1095
Cycle 1 time: 678
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 939
Cycle 1 time: 649
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 913
Cycle 1 time: 815
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1072
Cycle 1 time: 1054
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1311
Cycle 1 time: 862
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 794
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 790
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1046
Cycle 1 time: 637
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 895
Cycle 1 time: 877
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1136
Cycle 1 time: 992
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1252
clock 2747840 ms | mcu 0 | user time 688 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 56015 | nb_rw_cycle_counter 18671 | nb_inter_pic_trame_counter 56014
Cycle 1 time: 694
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 946
Cycle 1 time: 895
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1147
Cycle 1 time: 815
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1071
Cycle 1 time: 702
Cycle 2 time: 259
Cycle 0 time: 17
RW cycle time: 978
Cycle 1 time: 733
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 996
Cycle 1 time: 814
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1073
Cycle 1 time: 756
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 751
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1006
Cycle 1 time: 841
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1093
Cycle 1 time: 839
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1095
Cycle 1 time: 701
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 952
Cycle 1 time: 753
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1013
Cycle 1 time: 901
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 748
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1006
Cycle 1 time: 853
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 800
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1051
Cycle 1 time: 753
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1008
Cycle 1 time: 981
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1244
Cycle 1 time: 816
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1065
clock 2749860 ms | mcu 0 | user time 852 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 56072 | nb_rw_cycle_counter 18690 | nb_inter_pic_trame_counter 56071
Cycle 1 time: 858
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 635
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 891
Cycle 1 time: 686
Cycle 2 time: 250
Cycle 0 time: 15
RW cycle time: 951
Cycle 1 time: 879
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1140
Cycle 1 time: 779
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1035
Cycle 1 time: 656
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 914
Cycle 1 time: 886
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1146
Cycle 1 time: 596
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 861
Cycle 1 time: 654
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 904
Cycle 1 time: 865
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 591
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 850
Cycle 1 time: 895
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1148
Cycle 1 time: 671
Cycle 2 time: 303
Cycle 0 time: 16
RW cycle time: 990
Cycle 1 time: 640
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 897
Cycle 1 time: 873
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 1019
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1281
Cycle 1 time: 683
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 943
Cycle 1 time: 977
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1238
Cycle 1 time: 741
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 995
Cycle 1 time: 1029
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1281
clock 2751941 ms | mcu 0 | user time 862 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 56132 | nb_rw_cycle_counter 18710 | nb_inter_pic_trame_counter 56131
Cycle 1 time: 868
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1123
Cycle 1 time: 780
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 716
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 964
Cycle 1 time: 821
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1081
Cycle 1 time: 868
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 959
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1210
Cycle 1 time: 971
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1228
Cycle 1 time: 811
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1071
Cycle 1 time: 706
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 965
Cycle 1 time: 909
Cycle 2 time: 308
Cycle 0 time: 18
RW cycle time: 1235
Cycle 1 time: 674
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 932
Cycle 1 time: 621
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 885
Cycle 1 time: 909
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1162
Cycle 1 time: 736
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1003
Cycle 1 time: 842
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1098
Cycle 1 time: 823
Cycle 2 time: 238
Cycle 0 time: 21
RW cycle time: 1082
Cycle 1 time: 943
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1203
Cycle 1 time: 844
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1099
Cycle 1 time: 600
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 858
clock 2753984 ms | mcu 0 | user time 934 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 56189 | nb_rw_cycle_counter 18729 | nb_inter_pic_trame_counter 56188
Cycle 1 time: 940
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1194
Cycle 1 time: 1024
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1277
Cycle 1 time: 973
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1237
Cycle 1 time: 741
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 996
Cycle 1 time: 888
Cycle 2 time: 260
Cycle 0 time: 18
RW cycle time: 1166
Cycle 1 time: 802
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1054
Cycle 1 time: 883
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1136
Cycle 1 time: 820
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1072
Cycle 1 time: 1032
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1282
Cycle 1 time: 925
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 792
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1046
Cycle 1 time: 810
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1065
Cycle 1 time: 846
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1101
Cycle 1 time: 854
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1106
Cycle 1 time: 913
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 968
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1235
Cycle 1 time: 909
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 860
Cycle 2 time: 269
Cycle 0 time: 18
RW cycle time: 1147
clock 2756019 ms | mcu 0 | user time 657 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 56243 | nb_rw_cycle_counter 18747 | nb_inter_pic_trame_counter 56242
Cycle 1 time: 663
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 916
Cycle 1 time: 811
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1072
Cycle 1 time: 826
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1092
Cycle 1 time: 815
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 1076
Cycle 1 time: 877
Cycle 2 time: 299
Cycle 0 time: 17
RW cycle time: 1193
Cycle 1 time: 786
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1042
Cycle 1 time: 732
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 994
Cycle 1 time: 921
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 968
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1226
Cycle 1 time: 631
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 888
Cycle 1 time: 855
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 852
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 848
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 797
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1052
Cycle 1 time: 814
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1067
Cycle 1 time: 921
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 818
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1081
Cycle 1 time: 859
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1121
Cycle 1 time: 735
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 988
clock 2758089 ms | mcu 0 | user time 860 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 56300 | nb_rw_cycle_counter 18766 | nb_inter_pic_trame_counter 56299
Cycle 1 time: 866
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 746
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1003
Cycle 1 time: 812
Cycle 2 time: 299
Cycle 0 time: 16
RW cycle time: 1127
Cycle 1 time: 665
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 921
Cycle 1 time: 925
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1188
Cycle 1 time: 850
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1107
Cycle 1 time: 741
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1001
Cycle 1 time: 684
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 938
Cycle 1 time: 752
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1008
Cycle 1 time: 814
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1080
Cycle 1 time: 835
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1091
Cycle 1 time: 874
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1123
Cycle 1 time: 776
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1029
Cycle 1 time: 947
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1199
Cycle 1 time: 769
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1032
Cycle 1 time: 846
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 852
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 675
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 930
Cycle 1 time: 705
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 958
clock 2760096 ms | mcu 0 | user time 862 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 56357 | nb_rw_cycle_counter 18785 | nb_inter_pic_trame_counter 56356
Cycle 1 time: 868
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1121
Cycle 1 time: 844
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1097
Cycle 1 time: 920
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 953
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1211
Cycle 1 time: 638
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 897
Cycle 1 time: 581
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 839
Cycle 1 time: 848
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 923
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 584
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 840
Cycle 1 time: 422
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 677
Cycle 1 time: 892
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1148
Cycle 1 time: 801
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1060
Cycle 1 time: 821
Cycle 2 time: 296
Cycle 0 time: 17
RW cycle time: 1134
Cycle 1 time: 644
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 905
Cycle 1 time: 721
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 990
Cycle 1 time: 697
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 951
Cycle 1 time: 498
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 752
Cycle 1 time: 936
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1195
Cycle 1 time: 927
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1183
Cycle 1 time: 829
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1088
clock 2762141 ms | mcu 0 | user time 761 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 56417 | nb_rw_cycle_counter 18805 | nb_inter_pic_trame_counter 56416
Cycle 1 time: 767
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1024
Cycle 1 time: 636
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 892
Cycle 1 time: 548
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 800
Cycle 1 time: 743
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1004
Cycle 1 time: 911
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1172
Cycle 1 time: 862
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 775
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1035
Cycle 1 time: 883
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1142
Cycle 1 time: 1016
Cycle 2 time: 269
Cycle 0 time: 17
RW cycle time: 1302
Cycle 1 time: 1043
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1300
Cycle 1 time: 1082
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1338
Cycle 1 time: 880
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1138
Cycle 1 time: 762
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1020
Cycle 1 time: 781
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1039
Cycle 1 time: 988
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1246
Cycle 1 time: 745
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1004
Cycle 1 time: 849
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 582
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 831
Cycle 1 time: 895
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1151
clock 2764199 ms | mcu 0 | user time 694 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 56474 | nb_rw_cycle_counter 18824 | nb_inter_pic_trame_counter 56473
Cycle 1 time: 700
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 951
Cycle 1 time: 722
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 977
Cycle 1 time: 948
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1211
Cycle 1 time: 875
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1135
Cycle 1 time: 939
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1196
Cycle 1 time: 880
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1130
Cycle 1 time: 914
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1169
Cycle 1 time: 746
Cycle 2 time: 297
Cycle 0 time: 15
RW cycle time: 1058
Cycle 1 time: 974
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1224
Cycle 1 time: 785
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 1050
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1304
Cycle 1 time: 842
Cycle 2 time: 299
Cycle 0 time: 16
RW cycle time: 1157
Cycle 1 time: 831
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1089
Cycle 1 time: 815
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1075
Cycle 1 time: 966
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1225
Cycle 1 time: 803
Cycle 2 time: 300
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 795
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1049
Cycle 1 time: 632
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 886
clock 2766220 ms | mcu 0 | user time 907 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 56528 | nb_rw_cycle_counter 18842 | nb_inter_pic_trame_counter 56527
Cycle 1 time: 913
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1162
Cycle 1 time: 896
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1157
Cycle 1 time: 840
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1105
Cycle 1 time: 773
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1029
Cycle 1 time: 794
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1053
Cycle 1 time: 810
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1065
Cycle 1 time: 717
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 984
Cycle 1 time: 715
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 975
Cycle 1 time: 665
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 922
Cycle 1 time: 944
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1199
Cycle 1 time: 809
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1069
Cycle 1 time: 981
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1235
Cycle 1 time: 881
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1140
Cycle 1 time: 763
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1018
Cycle 1 time: 910
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1167
Cycle 1 time: 794
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1052
Cycle 1 time: 630
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 889
Cycle 1 time: 579
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 837
Cycle 1 time: 778
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 651
clock 2768227 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 56586 | nb_rw_cycle_counter 18861 | nb_inter_pic_trame_counter 56585
Cycle 2 time: 248
Cycle 0 time: 14
RW cycle time: 913
Cycle 1 time: 729
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 983
Cycle 1 time: 718
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 980
Cycle 1 time: 834
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1100
Cycle 1 time: 822
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1081
Cycle 1 time: 773
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1026
Cycle 1 time: 855
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1117
Cycle 1 time: 671
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 933
Cycle 1 time: 877
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1133
Cycle 1 time: 702
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 961
Cycle 1 time: 811
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1065
Cycle 1 time: 537
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 798
Cycle 1 time: 717
Cycle 2 time: 341
Cycle 0 time: 16
RW cycle time: 1074
Cycle 1 time: 925
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 534
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 792
Cycle 1 time: 800
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1067
Cycle 1 time: 797
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1054
Cycle 1 time: 733
Cycle 2 time: 303
Cycle 0 time: 16
RW cycle time: 1052
Cycle 1 time: 805
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 776
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1033
clock 2770273 ms | mcu 0 | user time 955 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 56645 | nb_rw_cycle_counter 18881 | nb_inter_pic_trame_counter 56644
Cycle 1 time: 961
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1209
Cycle 1 time: 567
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 822
Cycle 1 time: 593
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 852
Cycle 1 time: 634
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 903
Cycle 1 time: 700
Cycle 2 time: 257
Cycle 0 time: 19
RW cycle time: 976
Cycle 1 time: 830
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1094
Cycle 1 time: 670
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 928
Cycle 1 time: 702
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 962
Cycle 1 time: 723
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 978
Cycle 1 time: 860
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1112
Cycle 1 time: 814
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1071
Cycle 1 time: 817
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 893
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1159
Cycle 1 time: 887
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1146
Cycle 1 time: 795
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1048
Cycle 1 time: 907
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1163
Cycle 1 time: 806
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 877
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1139
Cycle 1 time: 828
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1084
Cycle 1 time: 918
Cycle 2 time: 237
clock 2772273 ms | mcu 0 | user time 15 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 56704 | nb_rw_cycle_counter 18901 | nb_inter_pic_trame_counter 56703
Cycle 0 time: 22
RW cycle time: 1177
Cycle 1 time: 678
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 935
Cycle 1 time: 766
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1022
Cycle 1 time: 783
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1042
Cycle 1 time: 677
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 930
Cycle 1 time: 634
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 887
Cycle 1 time: 750
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1011
Cycle 1 time: 796
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1049
Cycle 1 time: 859
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 747
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1011
Cycle 1 time: 947
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1204
Cycle 1 time: 753
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1013
Cycle 1 time: 593
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 851
Cycle 1 time: 666
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 927
Cycle 1 time: 592
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 854
Cycle 1 time: 736
Cycle 2 time: 297
Cycle 0 time: 17
RW cycle time: 1050
Cycle 1 time: 728
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 987
Cycle 1 time: 829
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1088
Cycle 1 time: 712
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 978
Cycle 1 time: 649
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 908
Cycle 1 time: 616
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 881
clock 2774324 ms | mcu 0 | user time 748 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 56765 | nb_rw_cycle_counter 18921 | nb_inter_pic_trame_counter 56764
Cycle 1 time: 754
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1014
Cycle 1 time: 884
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1147
Cycle 1 time: 834
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1098
Cycle 1 time: 944
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1201
Cycle 1 time: 1021
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1276
Cycle 1 time: 802
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 969
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1225
Cycle 1 time: 646
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 900
Cycle 1 time: 676
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 936
Cycle 1 time: 738
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 995
Cycle 1 time: 767
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1027
Cycle 1 time: 714
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 980
Cycle 1 time: 698
Cycle 2 time: 275
Cycle 0 time: 20
RW cycle time: 993
Cycle 1 time: 575
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 837
Cycle 1 time: 732
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 993
Cycle 1 time: 859
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 794
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1053
Cycle 1 time: 850
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 1018
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1273
clock 2776363 ms | mcu 0 | user time 900 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 56822 | nb_rw_cycle_counter 18940 | nb_inter_pic_trame_counter 56821
Cycle 1 time: 906
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1165
Cycle 1 time: 819
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1082
Cycle 1 time: 942
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1210
Cycle 1 time: 782
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1044
Cycle 1 time: 970
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1222
Cycle 1 time: 574
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 835
Cycle 1 time: 633
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 888
Cycle 1 time: 740
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 996
Cycle 1 time: 629
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 884
Cycle 1 time: 740
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1000
Cycle 1 time: 692
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 951
Cycle 1 time: 788
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1045
Cycle 1 time: 698
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 960
Cycle 1 time: 840
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 753
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1015
Cycle 1 time: 888
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1146
Cycle 1 time: 807
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1065
Cycle 1 time: 871
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1125
Cycle 1 time: 722
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 976
Cycle 1 time: 856
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1114
clock 2778433 ms | mcu 0 | user time 776 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 56882 | nb_rw_cycle_counter 18960 | nb_inter_pic_trame_counter 56881
Cycle 1 time: 782
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1036
Cycle 1 time: 802
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1057
Cycle 1 time: 767
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1023
Cycle 1 time: 824
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1082
Cycle 1 time: 982
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1238
Cycle 1 time: 926
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 913
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 738
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 994
Cycle 1 time: 908
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1162
Cycle 1 time: 830
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1088
Cycle 1 time: 967
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1228
Cycle 1 time: 922
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1179
Cycle 1 time: 812
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 905
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 854
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 817
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 683
Cycle 2 time: 256
Cycle 0 time: 21
RW cycle time: 960
Cycle 1 time: 720
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 978
Cycle 1 time: 538
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 798
clock 2780471 ms | mcu 0 | user time 580 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 56939 | nb_rw_cycle_counter 18979 | nb_inter_pic_trame_counter 56938
Cycle 1 time: 587
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 845
Cycle 1 time: 586
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 851
Cycle 1 time: 755
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1014
Cycle 1 time: 656
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 908
Cycle 1 time: 822
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1083
Cycle 1 time: 738
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 992
Cycle 1 time: 818
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1073
Cycle 1 time: 850
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 862
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1116
Cycle 1 time: 861
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1123
Cycle 1 time: 839
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 711
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 963
Cycle 1 time: 757
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1013
Cycle 1 time: 754
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1013
Cycle 1 time: 870
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1121
Cycle 1 time: 777
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1029
Cycle 1 time: 648
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 901
Cycle 1 time: 811
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 858
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 880
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1137
clock 2782535 ms | mcu 0 | user time 653 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 56999 | nb_rw_cycle_counter 18999 | nb_inter_pic_trame_counter 56998
Cycle 1 time: 659
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 911
Cycle 1 time: 805
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1060
Cycle 1 time: 875
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1139
Cycle 1 time: 820
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1081
Cycle 1 time: 710
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 964
Cycle 1 time: 812
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1067
Cycle 1 time: 694
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 955
Cycle 1 time: 871
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1125
Cycle 1 time: 916
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1170
Cycle 1 time: 629
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 885
Cycle 1 time: 736
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 998
Cycle 1 time: 859
Cycle 2 time: 278
Cycle 0 time: 19
RW cycle time: 1156
Cycle 1 time: 642
Cycle 2 time: 295
Cycle 0 time: 16
RW cycle time: 953
Cycle 1 time: 923
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 959
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1218
Cycle 1 time: 791
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1045
Cycle 1 time: 799
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1051
Cycle 1 time: 815
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1072
Cycle 1 time: 771
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1027
clock 2784571 ms | mcu 0 | user time 949 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 57056 | nb_rw_cycle_counter 19018 | nb_inter_pic_trame_counter 57055
Cycle 1 time: 955
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1208
Cycle 1 time: 774
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1031
Cycle 1 time: 742
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 998
Cycle 1 time: 743
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1001
Cycle 1 time: 1014
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1265
Cycle 1 time: 648
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 910
Cycle 1 time: 673
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 926
Cycle 1 time: 637
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 891
Cycle 1 time: 1051
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1309
Cycle 1 time: 823
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1081
Cycle 1 time: 800
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1057
Cycle 1 time: 682
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 936
Cycle 1 time: 545
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 804
Cycle 1 time: 789
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1048
Cycle 1 time: 972
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1225
Cycle 1 time: 924
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 731
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 925
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 991
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1244
Cycle 1 time: 574
clock 2786586 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 57114 | nb_rw_cycle_counter 19037 | nb_inter_pic_trame_counter 57113
Cycle 2 time: 249
Cycle 0 time: 14
RW cycle time: 837
Cycle 1 time: 823
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1079
Cycle 1 time: 985
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1238
Cycle 1 time: 937
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1191
Cycle 1 time: 863
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1123
Cycle 1 time: 1022
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1289
Cycle 1 time: 844
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1103
Cycle 1 time: 836
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1104
Cycle 1 time: 703
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 952
Cycle 1 time: 830
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1091
Cycle 1 time: 793
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1055
Cycle 1 time: 858
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 964
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1217
Cycle 1 time: 811
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 914
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 997
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1254
Cycle 1 time: 696
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 952
Cycle 1 time: 823
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1082
Cycle 1 time: 765
clock 2788597 ms | mcu 0 | user time 234 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 57168 | nb_rw_cycle_counter 19055 | nb_inter_pic_trame_counter 57167
Cycle 2 time: 241
Cycle 0 time: 14
RW cycle time: 1020
Cycle 1 time: 919
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1177
Cycle 1 time: 786
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1046
Cycle 1 time: 869
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1131
Cycle 1 time: 766
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1017
Cycle 1 time: 728
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 983
Cycle 1 time: 800
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1054
Cycle 1 time: 877
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1127
Cycle 1 time: 859
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1113
Cycle 1 time: 697
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 960
Cycle 1 time: 686
Cycle 2 time: 254
Cycle 0 time: 17
RW cycle time: 957
Cycle 1 time: 729
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 991
Cycle 1 time: 922
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1177
Cycle 1 time: 869
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 575
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 825
Cycle 1 time: 895
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1147
Cycle 1 time: 811
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1071
Cycle 1 time: 667
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 926
Cycle 1 time: 758
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 872
Cycle 2 time: 226
Cycle 0 time: 17
RW cycle time: 1115
clock 2790672 ms | mcu 0 | user time 788 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 57227 | nb_rw_cycle_counter 19075 | nb_inter_pic_trame_counter 57226
Cycle 1 time: 795
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1044
Cycle 1 time: 1060
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1319
Cycle 1 time: 902
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1157
Cycle 1 time: 630
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 889
Cycle 1 time: 805
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 803
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 790
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1052
Cycle 1 time: 855
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 730
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 992
Cycle 1 time: 406
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 665
Cycle 1 time: 951
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1211
Cycle 1 time: 910
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1173
Cycle 1 time: 795
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1056
Cycle 1 time: 723
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 972
Cycle 1 time: 810
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 739
Cycle 2 time: 250
Cycle 0 time: 15
RW cycle time: 1004
Cycle 1 time: 645
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 909
Cycle 1 time: 685
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 947
Cycle 1 time: 901
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1155
Cycle 1 time: 850
clock 2792686 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 57285 | nb_rw_cycle_counter 19094 | nb_inter_pic_trame_counter 57284
Cycle 2 time: 249
Cycle 0 time: 14
RW cycle time: 1113
Cycle 1 time: 856
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 855
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1111
Cycle 1 time: 867
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 838
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1093
Cycle 1 time: 864
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 707
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 952
Cycle 1 time: 1052
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1305
Cycle 1 time: 895
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1150
Cycle 1 time: 636
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 895
Cycle 1 time: 869
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1126
Cycle 1 time: 986
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1249
Cycle 1 time: 804
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1065
Cycle 1 time: 621
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 882
Cycle 1 time: 840
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1096
Cycle 1 time: 820
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 803
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1057
Cycle 1 time: 1032
Cycle 2 time: 224
Cycle 0 time: 16
RW cycle time: 1272
Cycle 1 time: 762
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1019
clock 2794730 ms | mcu 0 | user time 720 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 57341 | nb_rw_cycle_counter 19113 | nb_inter_pic_trame_counter 57340
Cycle 1 time: 727
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 979
Cycle 1 time: 792
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1044
Cycle 1 time: 641
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 903
Cycle 1 time: 662
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 915
Cycle 1 time: 815
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1073
Cycle 1 time: 704
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 957
Cycle 1 time: 694
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 952
Cycle 1 time: 902
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1159
Cycle 1 time: 756
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1018
Cycle 1 time: 674
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 940
Cycle 1 time: 796
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1052
Cycle 1 time: 749
Cycle 2 time: 249
Cycle 0 time: 23
RW cycle time: 1021
Cycle 1 time: 829
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1089
Cycle 1 time: 938
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1190
Cycle 1 time: 990
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1252
Cycle 1 time: 896
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1153
Cycle 1 time: 754
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1010
Cycle 1 time: 976
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1237
Cycle 1 time: 966
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1216
clock 2796753 ms | mcu 0 | user time 790 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 57398 | nb_rw_cycle_counter 19132 | nb_inter_pic_trame_counter 57397
Cycle 1 time: 797
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 758
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1010
Cycle 1 time: 791
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1050
Cycle 1 time: 834
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1089
Cycle 1 time: 710
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 963
Cycle 1 time: 841
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1098
Cycle 1 time: 805
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1063
Cycle 1 time: 738
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1000
Cycle 1 time: 681
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 939
Cycle 1 time: 1029
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1284
Cycle 1 time: 808
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1073
Cycle 1 time: 843
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1103
Cycle 1 time: 860
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 932
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1191
Cycle 1 time: 817
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1067
Cycle 1 time: 827
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1086
Cycle 1 time: 994
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1249
Cycle 1 time: 684
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 943
Cycle 1 time: 864
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1117
clock 2798815 ms | mcu 0 | user time 924 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 57455 | nb_rw_cycle_counter 19151 | nb_inter_pic_trame_counter 57454
Cycle 1 time: 930
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1183
Cycle 1 time: 671
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 928
Cycle 1 time: 867
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 781
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 648
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 902
Cycle 1 time: 692
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 955
Cycle 1 time: 850
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1102
Cycle 1 time: 847
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1102
Cycle 1 time: 794
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1044
Cycle 1 time: 604
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 863
Cycle 1 time: 732
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 985
Cycle 1 time: 740
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 601
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 854
Cycle 1 time: 844
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1097
Cycle 1 time: 878
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1138
Cycle 1 time: 905
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1160
Cycle 1 time: 768
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1026
Cycle 1 time: 813
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 814
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1073
Cycle 1 time: 886
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1144
clock 2800878 ms | mcu 0 | user time 781 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 57515 | nb_rw_cycle_counter 19171 | nb_inter_pic_trame_counter 57514
Cycle 1 time: 787
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1040
Cycle 1 time: 700
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 963
Cycle 1 time: 791
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1046
Cycle 1 time: 909
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 735
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 991
Cycle 1 time: 934
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1190
Cycle 1 time: 968
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1221
Cycle 1 time: 751
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1005
Cycle 1 time: 785
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1054
Cycle 1 time: 864
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 942
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1207
Cycle 1 time: 799
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1064
Cycle 1 time: 739
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 994
Cycle 1 time: 804
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1061
Cycle 1 time: 572
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 842
Cycle 1 time: 704
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 967
Cycle 1 time: 743
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1002
Cycle 1 time: 693
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 947
Cycle 1 time: 870
Cycle 2 time: 255
Cycle 0 time: 16
RW cycle time: 1141
clock 2802884 ms | mcu 0 | user time 834 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 57572 | nb_rw_cycle_counter 19190 | nb_inter_pic_trame_counter 57571
Cycle 1 time: 841
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1090
Cycle 1 time: 859
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 621
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 887
Cycle 1 time: 636
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 892
Cycle 1 time: 695
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 951
Cycle 1 time: 751
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1018
Cycle 1 time: 937
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1196
Cycle 1 time: 634
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 893
Cycle 1 time: 796
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 687
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 938
Cycle 1 time: 697
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 959
Cycle 1 time: 599
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 863
Cycle 1 time: 715
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 980
Cycle 1 time: 662
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 919
Cycle 1 time: 582
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 842
Cycle 1 time: 776
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1036
Cycle 1 time: 565
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 824
Cycle 1 time: 846
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1113
Cycle 1 time: 850
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 717
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 982
Cycle 1 time: 815
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1070
clock 2804955 ms | mcu 0 | user time 823 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 57635 | nb_rw_cycle_counter 19211 | nb_inter_pic_trame_counter 57634
Cycle 1 time: 829
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1086
Cycle 1 time: 869
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1128
Cycle 1 time: 696
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 947
Cycle 1 time: 816
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1083
Cycle 1 time: 653
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 904
Cycle 1 time: 909
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1159
Cycle 1 time: 865
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 806
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 678
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 945
Cycle 1 time: 798
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 851
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1115
Cycle 1 time: 843
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 901
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1162
Cycle 1 time: 977
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1234
Cycle 1 time: 804
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 762
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1018
Cycle 1 time: 634
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 889
Cycle 1 time: 765
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1027
Cycle 1 time: 777
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1034
clock 2806958 ms | mcu 0 | user time 721 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 57692 | nb_rw_cycle_counter 19230 | nb_inter_pic_trame_counter 57691
Cycle 1 time: 727
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 985
Cycle 1 time: 759
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1014
Cycle 1 time: 929
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 735
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 993
Cycle 1 time: 809
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1063
Cycle 1 time: 788
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 754
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1012
Cycle 1 time: 871
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1131
Cycle 1 time: 782
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1046
Cycle 1 time: 625
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 882
Cycle 1 time: 752
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1018
Cycle 1 time: 850
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1105
Cycle 1 time: 907
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1164
Cycle 1 time: 746
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1002
Cycle 1 time: 631
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 895
Cycle 1 time: 783
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1044
Cycle 1 time: 636
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 900
Cycle 1 time: 739
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 999
Cycle 1 time: 785
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1040
Cycle 1 time: 958
clock 2808958 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 57750 | nb_rw_cycle_counter 19249 | nb_inter_pic_trame_counter 57749
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 1218
Cycle 1 time: 993
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1246
Cycle 1 time: 839
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1101
Cycle 1 time: 845
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1111
Cycle 1 time: 675
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 945
Cycle 1 time: 730
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 988
Cycle 1 time: 805
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1064
Cycle 1 time: 889
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1147
Cycle 1 time: 998
Cycle 2 time: 283
Cycle 0 time: 17
RW cycle time: 1298
Cycle 1 time: 625
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 884
Cycle 1 time: 711
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 955
Cycle 1 time: 781
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1032
Cycle 1 time: 856
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1107
Cycle 1 time: 946
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1203
Cycle 1 time: 827
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1078
Cycle 1 time: 759
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1008
Cycle 1 time: 886
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1148
Cycle 1 time: 601
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 866
Cycle 1 time: 871
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1121
clock 2810973 ms | mcu 0 | user time 828 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 57806 | nb_rw_cycle_counter 19268 | nb_inter_pic_trame_counter 57805
Cycle 1 time: 834
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1083
Cycle 1 time: 806
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1068
Cycle 1 time: 678
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 929
Cycle 1 time: 920
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 791
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1053
Cycle 1 time: 737
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 993
Cycle 1 time: 813
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 723
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 982
Cycle 1 time: 1003
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1259
Cycle 1 time: 764
Cycle 2 time: 256
Cycle 0 time: 16
RW cycle time: 1036
Cycle 1 time: 821
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1080
Cycle 1 time: 681
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 935
Cycle 1 time: 819
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1072
Cycle 1 time: 780
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1040
Cycle 1 time: 854
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1110
Cycle 1 time: 941
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1196
Cycle 1 time: 648
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 901
Cycle 1 time: 687
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 944
Cycle 1 time: 589
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 847
Cycle 1 time: 582
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 851
clock 2813048 ms | mcu 0 | user time 949 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 57866 | nb_rw_cycle_counter 19288 | nb_inter_pic_trame_counter 57865
Cycle 1 time: 955
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1209
Cycle 1 time: 803
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1063
Cycle 1 time: 874
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1138
Cycle 1 time: 604
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 862
Cycle 1 time: 710
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 968
Cycle 1 time: 656
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 912
Cycle 1 time: 679
Cycle 2 time: 267
Cycle 0 time: 18
RW cycle time: 964
Cycle 1 time: 646
Cycle 2 time: 294
Cycle 0 time: 17
RW cycle time: 957
Cycle 1 time: 602
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 856
Cycle 1 time: 940
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1193
Cycle 1 time: 999
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1254
Cycle 1 time: 942
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1202
Cycle 1 time: 911
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 763
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1018
Cycle 1 time: 834
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1089
Cycle 1 time: 815
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1069
Cycle 1 time: 963
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1229
Cycle 1 time: 967
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1220
Cycle 1 time: 1048
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1304
clock 2815114 ms | mcu 0 | user time 930 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 57923 | nb_rw_cycle_counter 19307 | nb_inter_pic_trame_counter 57922
Cycle 1 time: 936
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1186
Cycle 1 time: 966
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1225
Cycle 1 time: 911
Cycle 2 time: 254
Cycle 0 time: 15
RW cycle time: 1180
Cycle 1 time: 903
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1153
Cycle 1 time: 1002
Cycle 2 time: 260
Cycle 0 time: 17
RW cycle time: 1279
Cycle 1 time: 779
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 624
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 882
Cycle 1 time: 759
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1014
Cycle 1 time: 922
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1182
Cycle 1 time: 999
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1255
Cycle 1 time: 824
Cycle 2 time: 333
Cycle 0 time: 17
RW cycle time: 1174
Cycle 1 time: 792
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1043
Cycle 1 time: 970
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1220
Cycle 1 time: 757
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1008
Cycle 1 time: 680
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 929
Cycle 1 time: 763
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1018
Cycle 1 time: 712
Cycle 2 time: 224
Cycle 0 time: 15
RW cycle time: 951
Cycle 1 time: 780
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1028
Cycle 1 time: 874
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1124
clock 2817202 ms | mcu 0 | user time 930 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 57980 | nb_rw_cycle_counter 19326 | nb_inter_pic_trame_counter 57979
Cycle 1 time: 936
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1183
Cycle 1 time: 868
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 966
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1222
Cycle 1 time: 735
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 994
Cycle 1 time: 678
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 932
Cycle 1 time: 708
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 966
Cycle 1 time: 559
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 816
Cycle 1 time: 977
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1238
Cycle 1 time: 663
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 926
Cycle 1 time: 624
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 893
Cycle 1 time: 700
Cycle 2 time: 235
Cycle 0 time: 25
RW cycle time: 960
Cycle 1 time: 614
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 871
Cycle 1 time: 679
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 932
Cycle 1 time: 871
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1134
Cycle 1 time: 674
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 935
Cycle 1 time: 808
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1068
Cycle 1 time: 611
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 864
Cycle 1 time: 881
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1140
Cycle 1 time: 796
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 804
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1061
clock 2819224 ms | mcu 0 | user time 850 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 58040 | nb_rw_cycle_counter 19346 | nb_inter_pic_trame_counter 58039
Cycle 1 time: 856
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1113
Cycle 1 time: 907
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1164
Cycle 1 time: 880
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1137
Cycle 1 time: 600
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 867
Cycle 1 time: 806
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1075
Cycle 1 time: 901
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1153
Cycle 1 time: 600
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 853
Cycle 1 time: 883
Cycle 2 time: 277
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 908
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1167
Cycle 1 time: 1017
Cycle 2 time: 259
Cycle 0 time: 16
RW cycle time: 1292
Cycle 1 time: 848
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1103
Cycle 1 time: 805
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1064
Cycle 1 time: 801
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1066
Cycle 1 time: 852
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 867
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1128
Cycle 1 time: 656
Cycle 2 time: 269
Cycle 0 time: 17
RW cycle time: 942
Cycle 1 time: 849
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1114
Cycle 1 time: 859
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1103
Cycle 1 time: 1041
clock 2821230 ms | mcu 0 | user time 237 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 58095 | nb_rw_cycle_counter 19364 | nb_inter_pic_trame_counter 58094
Cycle 2 time: 244
Cycle 0 time: 14
RW cycle time: 1299
Cycle 1 time: 679
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 942
Cycle 1 time: 742
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1004
Cycle 1 time: 742
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1005
Cycle 1 time: 880
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1143
Cycle 1 time: 934
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1190
Cycle 1 time: 736
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 754
Cycle 2 time: 310
Cycle 0 time: 20
RW cycle time: 1084
Cycle 1 time: 605
Cycle 2 time: 279
Cycle 0 time: 20
RW cycle time: 904
Cycle 1 time: 673
Cycle 2 time: 237
Cycle 0 time: 21
RW cycle time: 931
Cycle 1 time: 823
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1082
Cycle 1 time: 860
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 664
Cycle 2 time: 278
Cycle 0 time: 21
RW cycle time: 963
Cycle 1 time: 601
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 868
Cycle 1 time: 1024
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1289
Cycle 1 time: 775
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1033
Cycle 1 time: 654
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 921
Cycle 1 time: 580
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 845
Cycle 1 time: 648
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 912
Cycle 1 time: 747
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1011
clock 2823238 ms | mcu 0 | user time 816 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 58154 | nb_rw_cycle_counter 19384 | nb_inter_pic_trame_counter 58153
Cycle 1 time: 822
Cycle 2 time: 265
Cycle 0 time: 18
RW cycle time: 1105
Cycle 1 time: 861
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 1122
Cycle 1 time: 993
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1255
Cycle 1 time: 917
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 917
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1177
Cycle 1 time: 1014
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1270
Cycle 1 time: 762
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1022
Cycle 1 time: 783
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1048
Cycle 1 time: 871
Cycle 2 time: 281
Cycle 0 time: 20
RW cycle time: 1172
Cycle 1 time: 919
Cycle 2 time: 258
Cycle 0 time: 19
RW cycle time: 1196
Cycle 1 time: 683
Cycle 2 time: 280
Cycle 0 time: 18
RW cycle time: 981
Cycle 1 time: 857
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1116
Cycle 1 time: 847
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 979
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 741
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1000
Cycle 1 time: 778
Cycle 2 time: 258
Cycle 0 time: 18
RW cycle time: 1054
Cycle 1 time: 641
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 899
Cycle 1 time: 790
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 1058
clock 2825240 ms | mcu 0 | user time 835 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 58208 | nb_rw_cycle_counter 19402 | nb_inter_pic_trame_counter 58207
Cycle 1 time: 841
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1100
Cycle 1 time: 811
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 795
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 826
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1092
Cycle 1 time: 844
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1107
Cycle 1 time: 909
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 742
Cycle 2 time: 268
Cycle 0 time: 23
RW cycle time: 1033
Cycle 1 time: 870
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 1138
Cycle 1 time: 804
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1062
Cycle 1 time: 627
Cycle 2 time: 244
Cycle 0 time: 23
RW cycle time: 894
Cycle 1 time: 781
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1044
Cycle 1 time: 801
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1060
Cycle 1 time: 745
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1007
Cycle 1 time: 794
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 968
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1232
Cycle 1 time: 847
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1118
Cycle 1 time: 733
Cycle 2 time: 265
Cycle 0 time: 17
RW cycle time: 1015
Cycle 1 time: 687
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 952
Cycle 1 time: 907
Cycle 2 time: 279
Cycle 0 time: 17
RW cycle time: 1203
clock 2827269 ms | mcu 0 | user time 722 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 58265 | nb_rw_cycle_counter 19421 | nb_inter_pic_trame_counter 58264
Cycle 1 time: 728
Cycle 2 time: 268
Cycle 0 time: 18
RW cycle time: 1014
Cycle 1 time: 857
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 680
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 941
Cycle 1 time: 746
Cycle 2 time: 279
Cycle 0 time: 18
RW cycle time: 1043
Cycle 1 time: 759
Cycle 2 time: 258
Cycle 0 time: 19
RW cycle time: 1036
Cycle 1 time: 839
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1094
Cycle 1 time: 907
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1167
Cycle 1 time: 892
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1150
Cycle 1 time: 810
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1071
Cycle 1 time: 791
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 900
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1162
Cycle 1 time: 657
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 912
Cycle 1 time: 703
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 959
Cycle 1 time: 717
Cycle 2 time: 294
Cycle 0 time: 18
RW cycle time: 1029
Cycle 1 time: 658
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 920
Cycle 1 time: 835
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1100
Cycle 1 time: 878
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1137
Cycle 1 time: 970
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1230
Cycle 1 time: 919
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1173
clock 2829319 ms | mcu 0 | user time 929 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 58322 | nb_rw_cycle_counter 19440 | nb_inter_pic_trame_counter 58321
Cycle 1 time: 935
Cycle 2 time: 254
Cycle 0 time: 22
RW cycle time: 1211
Cycle 1 time: 693
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 949
Cycle 1 time: 793
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1056
Cycle 1 time: 785
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1049
Cycle 1 time: 870
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1135
Cycle 1 time: 970
Cycle 2 time: 254
Cycle 0 time: 19
RW cycle time: 1243
Cycle 1 time: 789
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1058
Cycle 1 time: 853
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1116
Cycle 1 time: 868
Cycle 2 time: 255
Cycle 0 time: 18
RW cycle time: 1141
Cycle 1 time: 906
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1164
Cycle 1 time: 662
Cycle 2 time: 247
Cycle 0 time: 25
RW cycle time: 934
Cycle 1 time: 683
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 945
Cycle 1 time: 684
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 946
Cycle 1 time: 829
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1097
Cycle 1 time: 1002
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1256
Cycle 1 time: 854
Cycle 2 time: 246
Cycle 0 time: 25
RW cycle time: 1125
Cycle 1 time: 536
Cycle 2 time: 257
Cycle 0 time: 17
RW cycle time: 810
Cycle 1 time: 794
Cycle 2 time: 260
Cycle 0 time: 16
RW cycle time: 1070
Cycle 1 time: 950
Cycle 2 time: 281
Cycle 0 time: 18
RW cycle time: 1249
clock 2831368 ms | mcu 0 | user time 859 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 58379 | nb_rw_cycle_counter 19459 | nb_inter_pic_trame_counter 58378
Cycle 1 time: 865
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1125
Cycle 1 time: 890
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1153
Cycle 1 time: 745
Cycle 2 time: 296
Cycle 0 time: 17
RW cycle time: 1058
Cycle 1 time: 1006
Cycle 2 time: 286
Cycle 0 time: 23
RW cycle time: 1315
Cycle 1 time: 760
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 869
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 700
Cycle 2 time: 255
Cycle 0 time: 19
RW cycle time: 974
Cycle 1 time: 606
Cycle 2 time: 255
Cycle 0 time: 17
RW cycle time: 878
Cycle 1 time: 706
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 967
Cycle 1 time: 589
Cycle 2 time: 267
Cycle 0 time: 19
RW cycle time: 875
Cycle 1 time: 663
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 931
Cycle 1 time: 784
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1042
Cycle 1 time: 685
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 947
Cycle 1 time: 909
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 850
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 842
Cycle 2 time: 255
Cycle 0 time: 21
RW cycle time: 1118
Cycle 1 time: 672
Cycle 2 time: 258
Cycle 0 time: 18
RW cycle time: 948
Cycle 1 time: 750
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1016
Cycle 1 time: 866
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 896
clock 2833384 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 58437 | nb_rw_cycle_counter 19478 | nb_inter_pic_trame_counter 58436
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 1156
Cycle 1 time: 811
Cycle 2 time: 278
Cycle 0 time: 25
RW cycle time: 1114
Cycle 1 time: 751
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1007
Cycle 1 time: 795
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 789
Cycle 2 time: 277
Cycle 0 time: 16
RW cycle time: 1082
Cycle 1 time: 660
Cycle 2 time: 259
Cycle 0 time: 20
RW cycle time: 939
Cycle 1 time: 719
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 975
Cycle 1 time: 851
Cycle 2 time: 275
Cycle 0 time: 15
RW cycle time: 1141
Cycle 1 time: 948
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1215
Cycle 1 time: 780
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1043
Cycle 1 time: 740
Cycle 2 time: 261
Cycle 0 time: 16
RW cycle time: 1017
Cycle 1 time: 934
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1200
Cycle 1 time: 959
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1220
Cycle 1 time: 900
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1163
Cycle 1 time: 747
Cycle 2 time: 246
Cycle 0 time: 24
RW cycle time: 1017
Cycle 1 time: 887
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1144
Cycle 1 time: 631
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 892
Cycle 1 time: 525
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 780
Cycle 1 time: 907
Cycle 2 time: 295
Cycle 0 time: 21
RW cycle time: 1223
clock 2835384 ms | mcu 0 | user time 744 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 58493 | nb_rw_cycle_counter 19497 | nb_inter_pic_trame_counter 58492
Cycle 1 time: 751
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 997
Cycle 1 time: 859
Cycle 2 time: 277
Cycle 0 time: 18
RW cycle time: 1154
Cycle 1 time: 663
Cycle 2 time: 272
Cycle 0 time: 19
RW cycle time: 954
Cycle 1 time: 526
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 786
Cycle 1 time: 901
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1166
Cycle 1 time: 972
Cycle 2 time: 285
Cycle 0 time: 17
RW cycle time: 1274
Cycle 1 time: 948
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1209
Cycle 1 time: 651
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 911
Cycle 1 time: 789
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1045
Cycle 1 time: 749
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1009
Cycle 1 time: 694
Cycle 2 time: 262
Cycle 0 time: 19
RW cycle time: 975
Cycle 1 time: 654
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 917
Cycle 1 time: 855
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 906
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 886
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1144
Cycle 1 time: 926
Cycle 2 time: 265
Cycle 0 time: 18
RW cycle time: 1209
Cycle 1 time: 981
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1237
Cycle 1 time: 938
Cycle 2 time: 246
Cycle 0 time: 23
RW cycle time: 1207
Cycle 1 time: 959
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1226
clock 2837471 ms | mcu 0 | user time 931 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 58550 | nb_rw_cycle_counter 19516 | nb_inter_pic_trame_counter 58549
Cycle 1 time: 937
Cycle 2 time: 288
Cycle 0 time: 19
RW cycle time: 1244
Cycle 1 time: 602
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 869
Cycle 1 time: 828
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1093
Cycle 1 time: 904
Cycle 2 time: 277
Cycle 0 time: 21
RW cycle time: 1202
Cycle 1 time: 635
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 895
Cycle 1 time: 857
Cycle 2 time: 262
Cycle 0 time: 17
RW cycle time: 1136
Cycle 1 time: 892
Cycle 2 time: 266
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 785
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 834
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1087
Cycle 1 time: 869
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 829
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1098
Cycle 1 time: 822
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1086
Cycle 1 time: 751
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1016
Cycle 1 time: 986
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1255
Cycle 1 time: 794
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 847
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1099
Cycle 1 time: 1044
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1299
Cycle 1 time: 915
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1184
clock 2839472 ms | mcu 0 | user time 990 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 58604 | nb_rw_cycle_counter 19534 | nb_inter_pic_trame_counter 58603
Cycle 1 time: 996
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1265
Cycle 1 time: 561
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 816
Cycle 1 time: 601
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 863
Cycle 1 time: 859
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 623
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 885
Cycle 1 time: 811
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1065
Cycle 1 time: 936
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1199
Cycle 1 time: 1003
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1268
Cycle 1 time: 863
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 1013
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1274
Cycle 1 time: 930
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1194
Cycle 1 time: 925
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1188
Cycle 1 time: 974
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 967
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1223
Cycle 1 time: 975
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 655
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 920
Cycle 1 time: 832
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1094
Cycle 1 time: 653
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 914
Cycle 1 time: 875
Cycle 2 time: 240
clock 2841472 ms | mcu 0 | user time 16 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 58660 | nb_rw_cycle_counter 19553 | nb_inter_pic_trame_counter 58659
Cycle 0 time: 23
RW cycle time: 1138
Cycle 1 time: 983
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1244
Cycle 1 time: 803
Cycle 2 time: 276
Cycle 0 time: 19
RW cycle time: 1098
Cycle 1 time: 868
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1128
Cycle 1 time: 971
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 932
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1195
Cycle 1 time: 813
Cycle 2 time: 244
Cycle 0 time: 23
RW cycle time: 1080
Cycle 1 time: 998
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1262
Cycle 1 time: 747
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1018
Cycle 1 time: 702
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 964
Cycle 1 time: 932
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1187
Cycle 1 time: 864
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 732
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 988
Cycle 1 time: 853
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1117
Cycle 1 time: 687
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 948
Cycle 1 time: 668
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 933
Cycle 1 time: 596
Cycle 2 time: 271
Cycle 0 time: 18
RW cycle time: 885
Cycle 1 time: 930
Cycle 2 time: 267
Cycle 0 time: 17
RW cycle time: 1214
Cycle 1 time: 782
Cycle 2 time: 264
Cycle 0 time: 16
RW cycle time: 1062
clock 2843529 ms | mcu 0 | user time 884 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 58715 | nb_rw_cycle_counter 19571 | nb_inter_pic_trame_counter 58714
Cycle 1 time: 890
Cycle 2 time: 239
Cycle 0 time: 23
RW cycle time: 1152
Cycle 1 time: 903
Cycle 2 time: 257
Cycle 0 time: 19
RW cycle time: 1179
Cycle 1 time: 980
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1233
Cycle 1 time: 974
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1230
Cycle 1 time: 1025
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1277
Cycle 1 time: 966
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1230
Cycle 1 time: 708
Cycle 2 time: 340
Cycle 0 time: 18
RW cycle time: 1066
Cycle 1 time: 809
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1068
Cycle 1 time: 1041
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1295
Cycle 1 time: 986
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1241
Cycle 1 time: 910
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 1181
Cycle 1 time: 611
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 876
Cycle 1 time: 887
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1147
Cycle 1 time: 749
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1007
Cycle 1 time: 867
Cycle 2 time: 338
Cycle 0 time: 16
RW cycle time: 1221
Cycle 1 time: 871
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1126
Cycle 1 time: 701
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 961
Cycle 1 time: 789
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1049
clock 2845555 ms | mcu 0 | user time 603 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 58769 | nb_rw_cycle_counter 19589 | nb_inter_pic_trame_counter 58768
Cycle 1 time: 609
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 858
Cycle 1 time: 1017
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1283
Cycle 1 time: 733
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 987
Cycle 1 time: 871
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1131
Cycle 1 time: 798
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1056
Cycle 1 time: 729
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 986
Cycle 1 time: 696
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 955
Cycle 1 time: 836
Cycle 2 time: 250
Cycle 0 time: 23
RW cycle time: 1109
Cycle 1 time: 955
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1214
Cycle 1 time: 818
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1079
Cycle 1 time: 775
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1031
Cycle 1 time: 824
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1086
Cycle 1 time: 725
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 996
Cycle 1 time: 655
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 920
Cycle 1 time: 740
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1000
Cycle 1 time: 835
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1101
Cycle 1 time: 754
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1015
Cycle 1 time: 590
Cycle 2 time: 264
Cycle 0 time: 18
RW cycle time: 872
Cycle 1 time: 589
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 861
Cycle 1 time: 774
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1040
clock 2847636 ms | mcu 0 | user time 833 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 58829 | nb_rw_cycle_counter 19609 | nb_inter_pic_trame_counter 58828
Cycle 1 time: 839
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1099
Cycle 1 time: 664
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 924
Cycle 1 time: 735
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 996
Cycle 1 time: 688
Cycle 2 time: 254
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 646
Cycle 2 time: 238
Cycle 0 time: 23
RW cycle time: 907
Cycle 1 time: 813
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1075
Cycle 1 time: 903
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1173
Cycle 1 time: 893
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1155
Cycle 1 time: 768
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1035
Cycle 1 time: 854
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 914
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1171
Cycle 1 time: 696
Cycle 2 time: 309
Cycle 0 time: 24
RW cycle time: 1029
Cycle 1 time: 850
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 857
Cycle 2 time: 263
Cycle 0 time: 19
RW cycle time: 1139
Cycle 1 time: 707
Cycle 2 time: 256
Cycle 0 time: 17
RW cycle time: 980
Cycle 1 time: 679
Cycle 2 time: 258
Cycle 0 time: 18
RW cycle time: 955
Cycle 1 time: 860
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1123
Cycle 1 time: 998
Cycle 2 time: 256
Cycle 0 time: 18
RW cycle time: 1272
Cycle 1 time: 828
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1087
clock 2849665 ms | mcu 0 | user time 838 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 58886 | nb_rw_cycle_counter 19628 | nb_inter_pic_trame_counter 58885
Cycle 1 time: 844
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1094
Cycle 1 time: 856
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1124
Cycle 1 time: 619
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 875
Cycle 1 time: 917
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 744
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1003
Cycle 1 time: 970
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 746
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 1016
Cycle 1 time: 774
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1028
Cycle 1 time: 632
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 891
Cycle 1 time: 742
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1004
Cycle 1 time: 797
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1058
Cycle 1 time: 789
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1048
Cycle 1 time: 793
Cycle 2 time: 259
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 840
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1094
Cycle 1 time: 893
Cycle 2 time: 252
Cycle 0 time: 22
RW cycle time: 1167
Cycle 1 time: 856
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 688
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 943
Cycle 1 time: 609
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 857
Cycle 1 time: 952
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1211
Cycle 1 time: 659
clock 2851672 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 58944 | nb_rw_cycle_counter 19647 | nb_inter_pic_trame_counter 58943
Cycle 2 time: 249
Cycle 0 time: 14
RW cycle time: 922
Cycle 1 time: 914
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1173
Cycle 1 time: 1010
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1271
Cycle 1 time: 872
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1139
Cycle 1 time: 879
Cycle 2 time: 257
Cycle 0 time: 17
RW cycle time: 1153
Cycle 1 time: 576
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 832
Cycle 1 time: 848
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1106
Cycle 1 time: 576
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 839
Cycle 1 time: 800
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 791
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 729
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 991
Cycle 1 time: 572
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 842
Cycle 1 time: 849
Cycle 2 time: 253
Cycle 0 time: 24
RW cycle time: 1126
Cycle 1 time: 665
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 930
Cycle 1 time: 845
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1104
Cycle 1 time: 917
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 718
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 987
Cycle 1 time: 922
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 939
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1198
clock 2853699 ms | mcu 0 | user time 1081 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 59000 | nb_rw_cycle_counter 19666 | nb_inter_pic_trame_counter 58999
Cycle 1 time: 1087
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1339
Cycle 1 time: 930
Cycle 2 time: 266
Cycle 0 time: 16
RW cycle time: 1212
Cycle 1 time: 1004
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1264
Cycle 1 time: 824
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1082
Cycle 1 time: 867
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 843
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 586
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 840
Cycle 1 time: 635
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 891
Cycle 1 time: 857
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1120
Cycle 1 time: 834
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1097
Cycle 1 time: 842
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1095
Cycle 1 time: 926
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1186
Cycle 1 time: 841
Cycle 2 time: 258
Cycle 0 time: 20
RW cycle time: 1119
Cycle 1 time: 604
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 875
Cycle 1 time: 626
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 889
Cycle 1 time: 744
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1002
Cycle 1 time: 726
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 990
Cycle 1 time: 965
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1223
Cycle 1 time: 753
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1011
clock 2855705 ms | mcu 0 | user time 690 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 59057 | nb_rw_cycle_counter 19685 | nb_inter_pic_trame_counter 59056
Cycle 1 time: 696
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 945
Cycle 1 time: 616
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 869
Cycle 1 time: 708
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 953
Cycle 1 time: 863
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 622
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 883
Cycle 1 time: 682
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 940
Cycle 1 time: 847
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1106
Cycle 1 time: 876
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 1147
Cycle 1 time: 609
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 876
Cycle 1 time: 721
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 985
Cycle 1 time: 959
Cycle 2 time: 245
Cycle 0 time: 23
RW cycle time: 1227
Cycle 1 time: 792
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1062
Cycle 1 time: 742
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1007
Cycle 1 time: 849
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 714
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 972
Cycle 1 time: 887
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1155
Cycle 1 time: 809
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1068
Cycle 1 time: 858
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1122
Cycle 1 time: 971
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1227
clock 2857713 ms | mcu 0 | user time 997 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 59114 | nb_rw_cycle_counter 19704 | nb_inter_pic_trame_counter 59113
Cycle 1 time: 1004
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1260
Cycle 1 time: 886
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1139
Cycle 1 time: 674
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 929
Cycle 1 time: 761
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1024
Cycle 1 time: 618
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 881
Cycle 1 time: 837
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1097
Cycle 1 time: 818
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1078
Cycle 1 time: 822
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1077
Cycle 1 time: 690
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 955
Cycle 1 time: 746
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1005
Cycle 1 time: 632
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 896
Cycle 1 time: 677
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 933
Cycle 1 time: 853
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 752
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1010
Cycle 1 time: 960
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1217
Cycle 1 time: 804
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1061
Cycle 1 time: 756
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1017
Cycle 1 time: 768
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1023
Cycle 1 time: 969
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1225
Cycle 1 time: 912
clock 2859722 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 59172 | nb_rw_cycle_counter 19723 | nb_inter_pic_trame_counter 59171
Cycle 2 time: 245
Cycle 0 time: 14
RW cycle time: 1171
Cycle 1 time: 967
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1227
Cycle 1 time: 920
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 767
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1033
Cycle 1 time: 892
Cycle 2 time: 274
Cycle 0 time: 18
RW cycle time: 1184
Cycle 1 time: 691
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 950
Cycle 1 time: 700
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 963
Cycle 1 time: 646
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 906
Cycle 1 time: 581
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 838
Cycle 1 time: 930
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1190
Cycle 1 time: 650
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 916
Cycle 1 time: 800
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 1073
Cycle 1 time: 633
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 900
Cycle 1 time: 594
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 856
Cycle 1 time: 744
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1002
Cycle 1 time: 638
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 896
Cycle 1 time: 740
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 995
Cycle 1 time: 817
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1072
Cycle 1 time: 782
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1046
Cycle 1 time: 958
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1224
clock 2861747 ms | mcu 0 | user time 777 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 59231 | nb_rw_cycle_counter 19743 | nb_inter_pic_trame_counter 59230
Cycle 1 time: 783
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1038
Cycle 1 time: 698
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 959
Cycle 1 time: 628
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 890
Cycle 1 time: 627
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 890
Cycle 1 time: 671
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 928
Cycle 1 time: 737
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 998
Cycle 1 time: 598
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 860
Cycle 1 time: 624
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 885
Cycle 1 time: 771
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1034
Cycle 1 time: 639
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 894
Cycle 1 time: 865
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 740
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 995
Cycle 1 time: 810
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1064
Cycle 1 time: 860
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1121
Cycle 1 time: 840
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 850
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 738
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 999
Cycle 1 time: 632
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 887
Cycle 1 time: 709
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 962
Cycle 1 time: 731
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 986
Cycle 1 time: 728
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 985
clock 2863822 ms | mcu 0 | user time 821 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 59294 | nb_rw_cycle_counter 19764 | nb_inter_pic_trame_counter 59293
Cycle 1 time: 827
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1083
Cycle 1 time: 896
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1163
Cycle 1 time: 572
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 825
Cycle 1 time: 828
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1092
Cycle 1 time: 762
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1016
Cycle 1 time: 683
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 943
Cycle 1 time: 907
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1169
Cycle 1 time: 640
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 898
Cycle 1 time: 726
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 982
Cycle 1 time: 639
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 900
Cycle 1 time: 907
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 598
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 857
Cycle 1 time: 789
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1048
Cycle 1 time: 673
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 928
Cycle 1 time: 723
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 984
Cycle 1 time: 683
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 950
Cycle 1 time: 709
Cycle 2 time: 265
Cycle 0 time: 16
RW cycle time: 990
Cycle 1 time: 665
Cycle 2 time: 255
Cycle 0 time: 19
RW cycle time: 939
Cycle 1 time: 612
Cycle 2 time: 277
Cycle 0 time: 16
RW cycle time: 905
Cycle 1 time: 929
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1199
clock 2865823 ms | mcu 0 | user time 792 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 59354 | nb_rw_cycle_counter 19784 | nb_inter_pic_trame_counter 59353
Cycle 1 time: 798
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1057
Cycle 1 time: 900
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1166
Cycle 1 time: 777
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1044
Cycle 1 time: 588
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 844
Cycle 1 time: 941
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1198
Cycle 1 time: 775
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1032
Cycle 1 time: 901
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1166
Cycle 1 time: 817
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1076
Cycle 1 time: 854
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 856
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1119
Cycle 1 time: 781
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1037
Cycle 1 time: 887
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1139
Cycle 1 time: 788
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 697
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 954
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1212
Cycle 1 time: 689
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 939
Cycle 1 time: 578
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 831
Cycle 1 time: 971
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1226
Cycle 1 time: 635
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 890
Cycle 1 time: 620
clock 2867839 ms | mcu 0 | user time 245 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 59412 | nb_rw_cycle_counter 19803 | nb_inter_pic_trame_counter 59411
Cycle 2 time: 252
Cycle 0 time: 14
RW cycle time: 886
Cycle 1 time: 820
Cycle 2 time: 254
Cycle 0 time: 17
RW cycle time: 1091
Cycle 1 time: 707
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 962
Cycle 1 time: 1000
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1258
Cycle 1 time: 756
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1017
Cycle 1 time: 753
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1019
Cycle 1 time: 756
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1019
Cycle 1 time: 871
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1128
Cycle 1 time: 955
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1208
Cycle 1 time: 935
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1195
Cycle 1 time: 674
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 942
Cycle 1 time: 789
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1050
Cycle 1 time: 858
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 854
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 754
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1015
Cycle 1 time: 747
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1003
Cycle 1 time: 836
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1101
Cycle 1 time: 640
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 899
Cycle 1 time: 581
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 835
Cycle 1 time: 709
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 959
clock 2869920 ms | mcu 0 | user time 869 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 59471 | nb_rw_cycle_counter 19823 | nb_inter_pic_trame_counter 59470
Cycle 1 time: 875
Cycle 2 time: 227
Cycle 0 time: 15
RW cycle time: 1117
Cycle 1 time: 1002
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1260
Cycle 1 time: 824
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1079
Cycle 1 time: 767
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1032
Cycle 1 time: 929
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1190
Cycle 1 time: 911
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1173
Cycle 1 time: 928
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1186
Cycle 1 time: 788
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1046
Cycle 1 time: 818
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1075
Cycle 1 time: 772
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 676
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 929
Cycle 1 time: 774
Cycle 2 time: 259
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 757
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 1024
Cycle 1 time: 936
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1192
Cycle 1 time: 687
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 936
Cycle 1 time: 812
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1067
Cycle 1 time: 648
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 907
Cycle 1 time: 644
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 900
Cycle 1 time: 697
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 958
clock 2871932 ms | mcu 0 | user time 832 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 59528 | nb_rw_cycle_counter 19842 | nb_inter_pic_trame_counter 59527
Cycle 1 time: 839
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1097
Cycle 1 time: 848
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1112
Cycle 1 time: 832
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1092
Cycle 1 time: 961
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1217
Cycle 1 time: 700
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 964
Cycle 1 time: 792
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1045
Cycle 1 time: 972
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1235
Cycle 1 time: 905
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 974
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1230
Cycle 1 time: 796
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1058
Cycle 1 time: 762
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1025
Cycle 1 time: 768
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1025
Cycle 1 time: 943
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1200
Cycle 1 time: 930
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1191
Cycle 1 time: 784
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 863
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 892
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1153
Cycle 1 time: 805
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1065
Cycle 1 time: 781
clock 2873955 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 59583 | nb_rw_cycle_counter 19860 | nb_inter_pic_trame_counter 59582
Cycle 2 time: 247
Cycle 0 time: 14
RW cycle time: 1042
Cycle 1 time: 851
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 879
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1138
Cycle 1 time: 839
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1097
Cycle 1 time: 790
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1050
Cycle 1 time: 800
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1062
Cycle 1 time: 857
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1109
Cycle 1 time: 789
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 900
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1162
Cycle 1 time: 783
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 936
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1200
Cycle 1 time: 698
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 961
Cycle 1 time: 607
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 869
Cycle 1 time: 675
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 937
Cycle 1 time: 798
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 848
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 761
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1017
Cycle 1 time: 751
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1016
Cycle 1 time: 773
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1034
Cycle 1 time: 823
clock 2875964 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 59640 | nb_rw_cycle_counter 19879 | nb_inter_pic_trame_counter 59639
Cycle 2 time: 250
Cycle 0 time: 14
RW cycle time: 1087
Cycle 1 time: 792
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 653
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 912
Cycle 1 time: 766
Cycle 2 time: 279
Cycle 0 time: 17
RW cycle time: 1062
Cycle 1 time: 715
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 976
Cycle 1 time: 742
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1003
Cycle 1 time: 820
Cycle 2 time: 264
Cycle 0 time: 15
RW cycle time: 1099
Cycle 1 time: 730
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 1001
Cycle 1 time: 832
Cycle 2 time: 286
Cycle 0 time: 22
RW cycle time: 1140
Cycle 1 time: 556
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 809
Cycle 1 time: 657
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 921
Cycle 1 time: 812
Cycle 2 time: 252
Cycle 0 time: 21
RW cycle time: 1085
Cycle 1 time: 975
Cycle 2 time: 238
Cycle 0 time: 21
RW cycle time: 1234
Cycle 1 time: 698
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 961
Cycle 1 time: 659
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 916
Cycle 1 time: 655
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 920
Cycle 1 time: 616
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 886
Cycle 1 time: 635
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 896
Cycle 1 time: 721
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 987
Cycle 1 time: 751
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1010
Cycle 1 time: 818
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1083
clock 2878010 ms | mcu 0 | user time 490 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 59702 | nb_rw_cycle_counter 19900 | nb_inter_pic_trame_counter 59701
Cycle 1 time: 496
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 761
Cycle 1 time: 733
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 997
Cycle 1 time: 890
Cycle 2 time: 264
Cycle 0 time: 22
RW cycle time: 1176
Cycle 1 time: 598
Cycle 2 time: 262
Cycle 0 time: 20
RW cycle time: 880
Cycle 1 time: 677
Cycle 2 time: 276
Cycle 0 time: 20
RW cycle time: 973
Cycle 1 time: 641
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 909
Cycle 1 time: 972
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1227
Cycle 1 time: 629
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 894
Cycle 1 time: 675
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 936
Cycle 1 time: 1023
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1280
Cycle 1 time: 842
Cycle 2 time: 261
Cycle 0 time: 18
RW cycle time: 1121
Cycle 1 time: 998
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1263
Cycle 1 time: 841
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1094
Cycle 1 time: 857
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 1119
Cycle 1 time: 633
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 899
Cycle 1 time: 966
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1226
Cycle 1 time: 913
Cycle 2 time: 268
Cycle 0 time: 18
RW cycle time: 1199
Cycle 1 time: 870
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1132
Cycle 1 time: 905
Cycle 2 time: 254
Cycle 0 time: 18
RW cycle time: 1177
clock 2880063 ms | mcu 0 | user time 760 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 59759 | nb_rw_cycle_counter 19919 | nb_inter_pic_trame_counter 59758
Cycle 1 time: 766
Cycle 2 time: 261
Cycle 0 time: 17
RW cycle time: 1044
Cycle 1 time: 1019
Cycle 2 time: 326
Cycle 0 time: 26
RW cycle time: 1371
Cycle 1 time: 933
Cycle 2 time: 234
Cycle 0 time: 21
RW cycle time: 1188
Cycle 1 time: 923
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 1190
Cycle 1 time: 730
Cycle 2 time: 256
Cycle 0 time: 23
RW cycle time: 1009
Cycle 1 time: 971
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1234
Cycle 1 time: 853
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1114
Cycle 1 time: 1017
Cycle 2 time: 263
Cycle 0 time: 22
RW cycle time: 1302
Cycle 1 time: 834
Cycle 2 time: 271
Cycle 0 time: 20
RW cycle time: 1125
Cycle 1 time: 825
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1094
Cycle 1 time: 854
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1119
Cycle 1 time: 663
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 931
Cycle 1 time: 676
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 941
Cycle 1 time: 788
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1050
Cycle 1 time: 844
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1108
Cycle 1 time: 652
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 908
Cycle 1 time: 738
Cycle 2 time: 306
Cycle 0 time: 24
RW cycle time: 1068
Cycle 1 time: 605
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 868
Cycle 1 time: 781
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 1051
clock 2882121 ms | mcu 0 | user time 623 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 59816 | nb_rw_cycle_counter 19938 | nb_inter_pic_trame_counter 59815
Cycle 1 time: 629
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 879
Cycle 1 time: 811
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1073
Cycle 1 time: 739
Cycle 2 time: 284
Cycle 0 time: 26
RW cycle time: 1049
Cycle 1 time: 718
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 988
Cycle 1 time: 924
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1187
Cycle 1 time: 721
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 979
Cycle 1 time: 596
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 862
Cycle 1 time: 605
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 870
Cycle 1 time: 614
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 883
Cycle 1 time: 678
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 941
Cycle 1 time: 677
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 941
Cycle 1 time: 740
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 997
Cycle 1 time: 752
Cycle 2 time: 256
Cycle 0 time: 20
RW cycle time: 1028
Cycle 1 time: 718
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 977
Cycle 1 time: 1020
Cycle 2 time: 245
Cycle 0 time: 23
RW cycle time: 1288
Cycle 1 time: 861
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1124
Cycle 1 time: 646
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 909
Cycle 1 time: 862
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1122
Cycle 1 time: 981
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1242
Cycle 1 time: 693
Cycle 2 time: 255
Cycle 0 time: 20
RW cycle time: 968
clock 2884181 ms | mcu 0 | user time 911 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 59876 | nb_rw_cycle_counter 19958 | nb_inter_pic_trame_counter 59875
Cycle 1 time: 917
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1174
Cycle 1 time: 862
Cycle 2 time: 231
Cycle 0 time: 24
RW cycle time: 1117
Cycle 1 time: 738
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 997
Cycle 1 time: 802
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 738
Cycle 2 time: 253
Cycle 0 time: 27
RW cycle time: 1018
Cycle 1 time: 733
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 997
Cycle 1 time: 684
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 941
Cycle 1 time: 847
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1113
Cycle 1 time: 964
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1225
Cycle 1 time: 580
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 846
Cycle 1 time: 951
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1208
Cycle 1 time: 927
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1190
Cycle 1 time: 648
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 915
Cycle 1 time: 472
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 723
Cycle 1 time: 841
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1099
Cycle 1 time: 733
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1000
Cycle 1 time: 684
Cycle 2 time: 302
Cycle 0 time: 16
RW cycle time: 1002
Cycle 1 time: 922
Cycle 2 time: 250
Cycle 0 time: 15
RW cycle time: 1187
Cycle 1 time: 953
Cycle 2 time: 272
Cycle 0 time: 16
RW cycle time: 1241
clock 2886187 ms | mcu 0 | user time 926 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 59933 | nb_rw_cycle_counter 19977 | nb_inter_pic_trame_counter 59932
Cycle 1 time: 933
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1190
Cycle 1 time: 849
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1114
Cycle 1 time: 793
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 795
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1047
Cycle 1 time: 750
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1010
Cycle 1 time: 801
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 917
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 891
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1149
Cycle 1 time: 531
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 790
Cycle 1 time: 963
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1214
Cycle 1 time: 862
Cycle 2 time: 257
Cycle 0 time: 18
RW cycle time: 1137
Cycle 1 time: 642
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 900
Cycle 1 time: 917
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 906
Cycle 2 time: 260
Cycle 0 time: 16
RW cycle time: 1182
Cycle 1 time: 616
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 878
Cycle 1 time: 595
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 858
Cycle 1 time: 657
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 917
Cycle 1 time: 701
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 970
Cycle 1 time: 937
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1198
clock 2888187 ms | mcu 0 | user time 912 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 59990 | nb_rw_cycle_counter 19996 | nb_inter_pic_trame_counter 59989
Cycle 1 time: 918
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 917
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1168
Cycle 1 time: 848
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1098
Cycle 1 time: 812
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1071
Cycle 1 time: 846
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 768
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1019
Cycle 1 time: 907
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1160
Cycle 1 time: 814
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1076
Cycle 1 time: 872
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1138
Cycle 1 time: 966
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1225
Cycle 1 time: 972
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1225
Cycle 1 time: 1020
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1281
Cycle 1 time: 988
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1249
Cycle 1 time: 757
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1006
Cycle 1 time: 1040
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 1308
Cycle 1 time: 1015
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1269
Cycle 1 time: 920
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1169
Cycle 1 time: 1006
clock 2890196 ms | mcu 0 | user time 257 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 60042 | nb_rw_cycle_counter 20013 | nb_inter_pic_trame_counter 60041
Cycle 2 time: 264
Cycle 0 time: 14
RW cycle time: 1284
Cycle 1 time: 693
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 941
Cycle 1 time: 833
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1089
Cycle 1 time: 797
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 935
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1192
Cycle 1 time: 974
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 1242
Cycle 1 time: 898
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1153
Cycle 1 time: 966
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 797
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1052
Cycle 1 time: 828
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1087
Cycle 1 time: 790
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1042
Cycle 1 time: 874
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1126
Cycle 1 time: 1018
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1270
Cycle 1 time: 762
Cycle 2 time: 255
Cycle 0 time: 16
RW cycle time: 1033
Cycle 1 time: 716
Cycle 2 time: 259
Cycle 0 time: 15
RW cycle time: 990
Cycle 1 time: 959
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1213
Cycle 1 time: 895
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1151
Cycle 1 time: 829
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1089
Cycle 1 time: 822
clock 2892199 ms | mcu 0 | user time 237 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 60096 | nb_rw_cycle_counter 20031 | nb_inter_pic_trame_counter 60095
Cycle 2 time: 244
Cycle 0 time: 14
RW cycle time: 1080
Cycle 1 time: 857
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 683
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 940
Cycle 1 time: 809
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 810
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 786
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 1106
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1364
Cycle 1 time: 907
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1162
Cycle 1 time: 879
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1137
Cycle 1 time: 922
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1178
Cycle 1 time: 741
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 996
Cycle 1 time: 935
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1197
Cycle 1 time: 972
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1229
Cycle 1 time: 900
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1155
Cycle 1 time: 1018
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1270
Cycle 1 time: 714
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 964
Cycle 1 time: 823
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1072
Cycle 1 time: 983
Cycle 2 time: 263
Cycle 0 time: 15
RW cycle time: 1261
clock 2894204 ms | mcu 0 | user time 831 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 60149 | nb_rw_cycle_counter 20049 | nb_inter_pic_trame_counter 60148
Cycle 1 time: 838
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1087
Cycle 1 time: 971
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 967
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1222
Cycle 1 time: 827
Cycle 2 time: 278
Cycle 0 time: 15
RW cycle time: 1120
Cycle 1 time: 802
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1053
Cycle 1 time: 996
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1254
Cycle 1 time: 758
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1016
Cycle 1 time: 901
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 923
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 906
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1162
Cycle 1 time: 894
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1156
Cycle 1 time: 818
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1071
Cycle 1 time: 841
Cycle 2 time: 247
Cycle 0 time: 15
RW cycle time: 1103
Cycle 1 time: 975
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1242
Cycle 1 time: 902
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1161
Cycle 1 time: 1037
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1296
Cycle 1 time: 878
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1130
Cycle 1 time: 808
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1064
clock 2896270 ms | mcu 0 | user time 788 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 60203 | nb_rw_cycle_counter 20067 | nb_inter_pic_trame_counter 60202
Cycle 1 time: 794
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1043
Cycle 1 time: 797
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1050
Cycle 1 time: 978
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1230
Cycle 1 time: 966
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1224
Cycle 1 time: 970
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1228
Cycle 1 time: 943
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1201
Cycle 1 time: 763
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1020
Cycle 1 time: 762
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 889
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1150
Cycle 1 time: 978
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1243
Cycle 1 time: 614
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 870
Cycle 1 time: 972
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1228
Cycle 1 time: 627
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 887
Cycle 1 time: 1058
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1313
Cycle 1 time: 759
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1016
Cycle 1 time: 584
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 839
Cycle 1 time: 903
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1157
Cycle 1 time: 827
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1088
Cycle 1 time: 800
clock 2898276 ms | mcu 0 | user time 246 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 60258 | nb_rw_cycle_counter 20085 | nb_inter_pic_trame_counter 60257
Cycle 2 time: 253
Cycle 0 time: 14
RW cycle time: 1067
Cycle 1 time: 745
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1005
Cycle 1 time: 815
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1073
Cycle 1 time: 698
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 957
Cycle 1 time: 594
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 856
Cycle 1 time: 927
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 830
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1087
Cycle 1 time: 814
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1071
Cycle 1 time: 691
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 952
Cycle 1 time: 898
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 952
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1215
Cycle 1 time: 709
Cycle 2 time: 261
Cycle 0 time: 18
RW cycle time: 988
Cycle 1 time: 899
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1160
Cycle 1 time: 735
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 988
Cycle 1 time: 952
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1217
Cycle 1 time: 932
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1189
Cycle 1 time: 886
Cycle 2 time: 256
Cycle 0 time: 19
RW cycle time: 1161
Cycle 1 time: 766
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 803
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1066
clock 2900280 ms | mcu 0 | user time 670 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 60314 | nb_rw_cycle_counter 20104 | nb_inter_pic_trame_counter 60313
Cycle 1 time: 676
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 933
Cycle 1 time: 913
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 852
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 689
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 950
Cycle 1 time: 922
Cycle 2 time: 249
Cycle 0 time: 15
RW cycle time: 1186
Cycle 1 time: 827
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1090
Cycle 1 time: 801
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1065
Cycle 1 time: 817
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1085
Cycle 1 time: 764
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1026
Cycle 1 time: 809
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1071
Cycle 1 time: 940
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1200
Cycle 1 time: 1028
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1285
Cycle 1 time: 889
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1156
Cycle 1 time: 751
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1016
Cycle 1 time: 729
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 987
Cycle 1 time: 943
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1204
Cycle 1 time: 918
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1172
Cycle 1 time: 748
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1008
Cycle 1 time: 815
clock 2902289 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 60369 | nb_rw_cycle_counter 20122 | nb_inter_pic_trame_counter 60368
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 1075
Cycle 1 time: 893
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1153
Cycle 1 time: 735
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1000
Cycle 1 time: 1019
Cycle 2 time: 343
Cycle 0 time: 19
RW cycle time: 1381
Cycle 1 time: 929
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1193
Cycle 1 time: 795
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 696
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 955
Cycle 1 time: 814
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1080
Cycle 1 time: 695
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 957
Cycle 1 time: 633
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 896
Cycle 1 time: 678
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 942
Cycle 1 time: 455
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 721
Cycle 1 time: 903
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1162
Cycle 1 time: 851
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 862
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1128
Cycle 1 time: 720
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 981
Cycle 1 time: 893
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 827
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1081
Cycle 1 time: 830
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1089
Cycle 1 time: 605
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 862
clock 2904375 ms | mcu 0 | user time 939 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 60428 | nb_rw_cycle_counter 20142 | nb_inter_pic_trame_counter 60427
Cycle 1 time: 945
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1203
Cycle 1 time: 851
Cycle 2 time: 258
Cycle 0 time: 17
RW cycle time: 1126
Cycle 1 time: 611
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 876
Cycle 1 time: 971
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 730
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 991
Cycle 1 time: 856
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1122
Cycle 1 time: 794
Cycle 2 time: 257
Cycle 0 time: 19
RW cycle time: 1070
Cycle 1 time: 668
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 932
Cycle 1 time: 782
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1045
Cycle 1 time: 847
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1109
Cycle 1 time: 621
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 878
Cycle 1 time: 1054
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1317
Cycle 1 time: 942
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1201
Cycle 1 time: 847
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 964
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1217
Cycle 1 time: 802
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 968
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1229
Cycle 1 time: 789
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1046
Cycle 1 time: 818
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1079
clock 2906446 ms | mcu 0 | user time 815 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 60485 | nb_rw_cycle_counter 20161 | nb_inter_pic_trame_counter 60484
Cycle 1 time: 822
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1078
Cycle 1 time: 838
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1100
Cycle 1 time: 767
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 764
Cycle 2 time: 254
Cycle 0 time: 18
RW cycle time: 1036
Cycle 1 time: 672
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 928
Cycle 1 time: 804
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 766
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1022
Cycle 1 time: 702
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 953
Cycle 1 time: 997
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1251
Cycle 1 time: 638
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 896
Cycle 1 time: 570
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 833
Cycle 1 time: 964
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1219
Cycle 1 time: 799
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1061
Cycle 1 time: 872
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1134
Cycle 1 time: 712
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 827
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1082
Cycle 1 time: 853
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 1024
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1277
Cycle 1 time: 650
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 904
Cycle 1 time: 857
clock 2908468 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 60543 | nb_rw_cycle_counter 20180 | nb_inter_pic_trame_counter 60542
Cycle 2 time: 249
Cycle 0 time: 14
RW cycle time: 1120
Cycle 1 time: 649
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 905
Cycle 1 time: 940
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1197
Cycle 1 time: 775
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1045
Cycle 1 time: 731
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 993
Cycle 1 time: 707
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 952
Cycle 1 time: 729
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 986
Cycle 1 time: 877
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1137
Cycle 1 time: 890
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1155
Cycle 1 time: 847
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1103
Cycle 1 time: 857
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 846
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1103
Cycle 1 time: 530
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 787
Cycle 1 time: 849
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 685
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 943
Cycle 1 time: 965
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1217
Cycle 1 time: 971
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 889
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 819
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1070
clock 2910475 ms | mcu 0 | user time 852 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 60599 | nb_rw_cycle_counter 20199 | nb_inter_pic_trame_counter 60598
Cycle 1 time: 859
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 853
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 879
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1133
Cycle 1 time: 837
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1095
Cycle 1 time: 855
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 948
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1204
Cycle 1 time: 821
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1079
Cycle 1 time: 944
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1203
Cycle 1 time: 941
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1192
Cycle 1 time: 1007
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1263
Cycle 1 time: 694
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 959
Cycle 1 time: 657
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 909
Cycle 1 time: 816
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1077
Cycle 1 time: 730
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 993
Cycle 1 time: 636
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 900
Cycle 1 time: 850
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 956
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1219
Cycle 1 time: 820
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1079
Cycle 1 time: 900
clock 2912479 ms | mcu 0 | user time 245 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 60654 | nb_rw_cycle_counter 20217 | nb_inter_pic_trame_counter 60653
Cycle 2 time: 252
Cycle 0 time: 14
RW cycle time: 1166
Cycle 1 time: 769
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1033
Cycle 1 time: 711
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 968
Cycle 1 time: 628
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 885
Cycle 1 time: 880
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1140
Cycle 1 time: 966
Cycle 2 time: 326
Cycle 0 time: 20
RW cycle time: 1312
Cycle 1 time: 750
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1004
Cycle 1 time: 699
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 966
Cycle 1 time: 799
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1053
Cycle 1 time: 926
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 772
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1031
Cycle 1 time: 749
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1008
Cycle 1 time: 568
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 835
Cycle 1 time: 683
Cycle 2 time: 265
Cycle 0 time: 17
RW cycle time: 965
Cycle 1 time: 774
Cycle 2 time: 331
Cycle 0 time: 18
RW cycle time: 1123
Cycle 1 time: 704
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 961
Cycle 1 time: 912
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1164
Cycle 1 time: 779
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1036
Cycle 1 time: 784
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 940
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1200
clock 2914539 ms | mcu 0 | user time 672 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 60713 | nb_rw_cycle_counter 20237 | nb_inter_pic_trame_counter 60712
Cycle 1 time: 678
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 941
Cycle 1 time: 906
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1167
Cycle 1 time: 807
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 914
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 836
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1091
Cycle 1 time: 813
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1070
Cycle 1 time: 794
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 671
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 932
Cycle 1 time: 812
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1065
Cycle 1 time: 778
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1039
Cycle 1 time: 938
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1196
Cycle 1 time: 955
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1213
Cycle 1 time: 873
Cycle 2 time: 271
Cycle 0 time: 17
RW cycle time: 1161
Cycle 1 time: 708
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 965
Cycle 1 time: 575
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 840
Cycle 1 time: 672
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 930
Cycle 1 time: 622
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 878
Cycle 1 time: 862
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 776
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1032
clock 2916557 ms | mcu 0 | user time 921 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 60770 | nb_rw_cycle_counter 20256 | nb_inter_pic_trame_counter 60769
Cycle 1 time: 927
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 923
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 732
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 990
Cycle 1 time: 750
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1008
Cycle 1 time: 627
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 892
Cycle 1 time: 644
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 906
Cycle 1 time: 507
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 770
Cycle 1 time: 704
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 964
Cycle 1 time: 901
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1150
Cycle 1 time: 694
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 957
Cycle 1 time: 693
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 954
Cycle 1 time: 646
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 910
Cycle 1 time: 613
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 879
Cycle 1 time: 680
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 934
Cycle 1 time: 650
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 899
Cycle 1 time: 919
Cycle 2 time: 263
Cycle 0 time: 18
RW cycle time: 1200
Cycle 1 time: 713
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 970
Cycle 1 time: 716
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 983
Cycle 1 time: 707
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 965
Cycle 1 time: 862
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1120
Cycle 1 time: 883
clock 2918557 ms | mcu 0 | user time 235 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 60831 | nb_rw_cycle_counter 20276 | nb_inter_pic_trame_counter 60830
Cycle 2 time: 242
Cycle 0 time: 14
RW cycle time: 1139
Cycle 1 time: 725
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 974
Cycle 1 time: 610
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 872
Cycle 1 time: 683
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 938
Cycle 1 time: 986
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1238
Cycle 1 time: 825
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1080
Cycle 1 time: 848
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1096
Cycle 1 time: 757
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1025
Cycle 1 time: 821
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1073
Cycle 1 time: 772
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1029
Cycle 1 time: 875
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1127
Cycle 1 time: 698
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 955
Cycle 1 time: 853
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1108
Cycle 1 time: 858
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 842
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 751
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1013
Cycle 1 time: 866
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1120
Cycle 1 time: 706
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 780
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 1033
clock 2920572 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 60888 | nb_rw_cycle_counter 20295 | nb_inter_pic_trame_counter 60887
Cycle 2 time: 247
Cycle 0 time: 14
RW cycle time: 1294
Cycle 1 time: 941
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1202
Cycle 1 time: 911
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1170
Cycle 1 time: 785
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 759
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 682
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 940
Cycle 1 time: 888
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1137
Cycle 1 time: 887
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1142
Cycle 1 time: 799
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 855
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1106
Cycle 1 time: 678
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 944
Cycle 1 time: 783
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1040
Cycle 1 time: 754
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1014
Cycle 1 time: 742
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1002
Cycle 1 time: 839
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1098
Cycle 1 time: 811
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1067
Cycle 1 time: 808
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1071
Cycle 1 time: 649
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 908
Cycle 1 time: 771
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1031
Cycle 1 time: 934
clock 2922591 ms | mcu 0 | user time 245 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 60945 | nb_rw_cycle_counter 20314 | nb_inter_pic_trame_counter 60944
Cycle 2 time: 252
Cycle 0 time: 14
RW cycle time: 1200
Cycle 1 time: 922
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 981
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1237
Cycle 1 time: 843
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1095
Cycle 1 time: 820
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1077
Cycle 1 time: 787
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 464
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 719
Cycle 1 time: 873
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1126
Cycle 1 time: 794
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1052
Cycle 1 time: 908
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1158
Cycle 1 time: 865
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1123
Cycle 1 time: 753
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1006
Cycle 1 time: 841
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 661
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 920
Cycle 1 time: 904
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 806
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1063
Cycle 1 time: 862
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1116
Cycle 1 time: 690
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 946
Cycle 1 time: 799
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1059
clock 2924611 ms | mcu 0 | user time 1002 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 61001 | nb_rw_cycle_counter 20333 | nb_inter_pic_trame_counter 61000
Cycle 1 time: 1009
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1261
Cycle 1 time: 796
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1054
Cycle 1 time: 878
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1134
Cycle 1 time: 920
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 711
Cycle 2 time: 225
Cycle 0 time: 16
RW cycle time: 952
Cycle 1 time: 775
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1034
Cycle 1 time: 824
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1081
Cycle 1 time: 806
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 802
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 698
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 956
Cycle 1 time: 748
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1007
Cycle 1 time: 621
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 876
Cycle 1 time: 752
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1008
Cycle 1 time: 866
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 704
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 959
Cycle 1 time: 743
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1005
Cycle 1 time: 818
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 698
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 975
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1233
Cycle 1 time: 798
clock 2926615 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 61059 | nb_rw_cycle_counter 20352 | nb_inter_pic_trame_counter 61058
Cycle 2 time: 248
Cycle 0 time: 14
RW cycle time: 1060
Cycle 1 time: 858
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 919
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 778
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1044
Cycle 1 time: 810
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1071
Cycle 1 time: 679
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 934
Cycle 1 time: 805
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1069
Cycle 1 time: 724
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 979
Cycle 1 time: 796
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1060
Cycle 1 time: 592
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 852
Cycle 1 time: 790
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 899
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1161
Cycle 1 time: 873
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1134
Cycle 1 time: 703
Cycle 2 time: 229
Cycle 0 time: 19
RW cycle time: 951
Cycle 1 time: 646
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 904
Cycle 1 time: 622
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 884
Cycle 1 time: 699
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 963
Cycle 1 time: 713
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 975
Cycle 1 time: 747
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1006
Cycle 1 time: 678
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 943
clock 2928623 ms | mcu 0 | user time 791 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 61118 | nb_rw_cycle_counter 20372 | nb_inter_pic_trame_counter 61117
Cycle 1 time: 797
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1047
Cycle 1 time: 619
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 882
Cycle 1 time: 661
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 921
Cycle 1 time: 840
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1099
Cycle 1 time: 672
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 933
Cycle 1 time: 831
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1086
Cycle 1 time: 1131
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1390
Cycle 1 time: 834
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1091
Cycle 1 time: 900
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1160
Cycle 1 time: 861
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 962
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1219
Cycle 1 time: 981
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1240
Cycle 1 time: 664
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 922
Cycle 1 time: 750
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1006
Cycle 1 time: 995
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1255
Cycle 1 time: 929
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1183
Cycle 1 time: 661
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 919
Cycle 1 time: 935
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1192
Cycle 1 time: 876
Cycle 2 time: 241
clock 2930624 ms | mcu 0 | user time 16 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 61174 | nb_rw_cycle_counter 20391 | nb_inter_pic_trame_counter 61173
Cycle 0 time: 22
RW cycle time: 1139
Cycle 1 time: 845
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1102
Cycle 1 time: 618
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 874
Cycle 1 time: 791
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 750
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1017
Cycle 1 time: 760
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1022
Cycle 1 time: 594
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 854
Cycle 1 time: 675
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 934
Cycle 1 time: 940
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1198
Cycle 1 time: 874
Cycle 2 time: 344
Cycle 0 time: 17
RW cycle time: 1235
Cycle 1 time: 739
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 995
Cycle 1 time: 889
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1154
Cycle 1 time: 636
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 902
Cycle 1 time: 744
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1006
Cycle 1 time: 672
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 927
Cycle 1 time: 672
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 934
Cycle 1 time: 612
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 874
Cycle 1 time: 932
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1187
Cycle 1 time: 798
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 666
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 936
clock 2932641 ms | mcu 0 | user time 913 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 61232 | nb_rw_cycle_counter 20410 | nb_inter_pic_trame_counter 61231
Cycle 1 time: 919
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1175
Cycle 1 time: 843
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1106
Cycle 1 time: 671
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 927
Cycle 1 time: 803
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 913
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1174
Cycle 1 time: 855
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 627
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 881
Cycle 1 time: 807
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1061
Cycle 1 time: 655
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 904
Cycle 1 time: 683
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 942
Cycle 1 time: 596
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 848
Cycle 1 time: 832
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1096
Cycle 1 time: 819
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 879
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1131
Cycle 1 time: 866
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 794
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 861
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 743
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1001
Cycle 1 time: 703
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 961
Cycle 1 time: 752
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1009
clock 2934690 ms | mcu 0 | user time 637 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 61292 | nb_rw_cycle_counter 20430 | nb_inter_pic_trame_counter 61291
Cycle 1 time: 643
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 903
Cycle 1 time: 733
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 992
Cycle 1 time: 751
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 790
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1050
Cycle 1 time: 791
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 811
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1073
Cycle 1 time: 885
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1141
Cycle 1 time: 871
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 613
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 868
Cycle 1 time: 1009
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1274
Cycle 1 time: 997
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1263
Cycle 1 time: 845
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1111
Cycle 1 time: 788
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1040
Cycle 1 time: 867
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1128
Cycle 1 time: 847
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1101
Cycle 1 time: 673
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 927
Cycle 1 time: 728
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 993
Cycle 1 time: 918
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 707
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 968
clock 2936728 ms | mcu 0 | user time 834 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 61349 | nb_rw_cycle_counter 20449 | nb_inter_pic_trame_counter 61348
Cycle 1 time: 841
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1089
Cycle 1 time: 813
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1070
Cycle 1 time: 759
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1015
Cycle 1 time: 798
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 883
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1142
Cycle 1 time: 972
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1222
Cycle 1 time: 987
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1242
Cycle 1 time: 967
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1229
Cycle 1 time: 721
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 979
Cycle 1 time: 884
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1136
Cycle 1 time: 825
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1084
Cycle 1 time: 887
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1147
Cycle 1 time: 819
Cycle 2 time: 252
Cycle 0 time: 21
RW cycle time: 1092
Cycle 1 time: 581
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 843
Cycle 1 time: 691
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 951
Cycle 1 time: 804
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1064
Cycle 1 time: 571
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 834
Cycle 1 time: 840
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1099
Cycle 1 time: 785
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1045
clock 2938760 ms | mcu 0 | user time 816 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 61406 | nb_rw_cycle_counter 20468 | nb_inter_pic_trame_counter 61405
Cycle 1 time: 823
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1071
Cycle 1 time: 826
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1086
Cycle 1 time: 849
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 955
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1213
Cycle 1 time: 977
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1238
Cycle 1 time: 839
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1104
Cycle 1 time: 895
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1156
Cycle 1 time: 899
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1159
Cycle 1 time: 813
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1075
Cycle 1 time: 743
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 999
Cycle 1 time: 972
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1230
Cycle 1 time: 731
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 987
Cycle 1 time: 685
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 939
Cycle 1 time: 762
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1018
Cycle 1 time: 894
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1151
Cycle 1 time: 771
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1024
Cycle 1 time: 856
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1123
Cycle 1 time: 679
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 936
Cycle 1 time: 737
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1001
clock 2940825 ms | mcu 0 | user time 848 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 61463 | nb_rw_cycle_counter 20487 | nb_inter_pic_trame_counter 61462
Cycle 1 time: 854
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 666
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 922
Cycle 1 time: 682
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 941
Cycle 1 time: 791
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1060
Cycle 1 time: 703
Cycle 2 time: 279
Cycle 0 time: 17
RW cycle time: 999
Cycle 1 time: 930
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1189
Cycle 1 time: 834
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1096
Cycle 1 time: 921
Cycle 2 time: 267
Cycle 0 time: 16
RW cycle time: 1204
Cycle 1 time: 808
Cycle 2 time: 294
Cycle 0 time: 21
RW cycle time: 1123
Cycle 1 time: 914
Cycle 2 time: 252
Cycle 0 time: 15
RW cycle time: 1181
Cycle 1 time: 902
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1154
Cycle 1 time: 878
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1137
Cycle 1 time: 887
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1147
Cycle 1 time: 1000
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1259
Cycle 1 time: 933
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 907
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1157
Cycle 1 time: 917
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1169
Cycle 1 time: 986
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1238
clock 2942842 ms | mcu 0 | user time 752 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 61517 | nb_rw_cycle_counter 20505 | nb_inter_pic_trame_counter 61516
Cycle 1 time: 757
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1010
Cycle 1 time: 821
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1078
Cycle 1 time: 647
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 912
Cycle 1 time: 907
Cycle 2 time: 274
Cycle 0 time: 16
RW cycle time: 1197
Cycle 1 time: 775
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1032
Cycle 1 time: 831
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1084
Cycle 1 time: 1150
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1412
Cycle 1 time: 795
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1048
Cycle 1 time: 1021
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1278
Cycle 1 time: 759
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 900
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1157
Cycle 1 time: 664
Cycle 2 time: 259
Cycle 0 time: 16
RW cycle time: 939
Cycle 1 time: 893
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1148
Cycle 1 time: 687
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 953
Cycle 1 time: 623
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 890
Cycle 1 time: 695
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 962
Cycle 1 time: 770
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1034
Cycle 1 time: 774
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1031
Cycle 1 time: 870
Cycle 2 time: 227
Cycle 0 time: 18
RW cycle time: 1115
clock 2944867 ms | mcu 0 | user time 700 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 61574 | nb_rw_cycle_counter 20524 | nb_inter_pic_trame_counter 61573
Cycle 1 time: 706
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 961
Cycle 1 time: 723
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 987
Cycle 1 time: 762
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1029
Cycle 1 time: 730
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 988
Cycle 1 time: 791
Cycle 2 time: 264
Cycle 0 time: 16
RW cycle time: 1071
Cycle 1 time: 861
Cycle 2 time: 286
Cycle 0 time: 18
RW cycle time: 1165
Cycle 1 time: 894
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1151
Cycle 1 time: 872
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1121
Cycle 1 time: 997
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1263
Cycle 1 time: 878
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1137
Cycle 1 time: 999
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1257
Cycle 1 time: 967
Cycle 2 time: 270
Cycle 0 time: 19
RW cycle time: 1256
Cycle 1 time: 954
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1214
Cycle 1 time: 734
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 1004
Cycle 1 time: 729
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 993
Cycle 1 time: 844
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1103
Cycle 1 time: 995
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1264
Cycle 1 time: 841
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1099
clock 2946884 ms | mcu 0 | user time 807 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 61628 | nb_rw_cycle_counter 20542 | nb_inter_pic_trame_counter 61627
Cycle 1 time: 813
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1071
Cycle 1 time: 858
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1114
Cycle 1 time: 672
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 933
Cycle 1 time: 1027
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1296
Cycle 1 time: 939
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1193
Cycle 1 time: 942
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1204
Cycle 1 time: 766
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1025
Cycle 1 time: 667
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 929
Cycle 1 time: 649
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 904
Cycle 1 time: 708
Cycle 2 time: 341
Cycle 0 time: 19
RW cycle time: 1068
Cycle 1 time: 814
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1074
Cycle 1 time: 655
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 913
Cycle 1 time: 781
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1035
Cycle 1 time: 986
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1252
Cycle 1 time: 736
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 992
Cycle 1 time: 806
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1065
Cycle 1 time: 575
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 829
Cycle 1 time: 1080
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1337
Cycle 1 time: 854
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1104
clock 2948907 ms | mcu 0 | user time 701 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 61685 | nb_rw_cycle_counter 20561 | nb_inter_pic_trame_counter 61684
Cycle 1 time: 707
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 959
Cycle 1 time: 921
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1178
Cycle 1 time: 775
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 921
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 884
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1137
Cycle 1 time: 818
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1077
Cycle 1 time: 967
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1222
Cycle 1 time: 689
Cycle 2 time: 279
Cycle 0 time: 20
RW cycle time: 988
Cycle 1 time: 869
Cycle 2 time: 254
Cycle 0 time: 20
RW cycle time: 1143
Cycle 1 time: 658
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 917
Cycle 1 time: 648
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 906
Cycle 1 time: 664
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 925
Cycle 1 time: 1035
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1295
Cycle 1 time: 744
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 996
Cycle 1 time: 872
Cycle 2 time: 225
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 801
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 932
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1189
Cycle 1 time: 869
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1116
Cycle 1 time: 819
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1077
clock 2950972 ms | mcu 0 | user time 850 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 61742 | nb_rw_cycle_counter 20580 | nb_inter_pic_trame_counter 61741
Cycle 1 time: 856
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 921
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1174
Cycle 1 time: 857
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1111
Cycle 1 time: 794
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 920
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 845
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1102
Cycle 1 time: 891
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1146
Cycle 1 time: 708
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 960
Cycle 1 time: 818
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1075
Cycle 1 time: 656
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 913
Cycle 1 time: 689
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 937
Cycle 1 time: 859
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 604
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 862
Cycle 1 time: 873
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1123
Cycle 1 time: 818
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 1087
Cycle 1 time: 568
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 825
Cycle 1 time: 829
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1089
Cycle 1 time: 635
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 885
Cycle 1 time: 610
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 870
Cycle 1 time: 783
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1038
clock 2953031 ms | mcu 0 | user time 802 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 61802 | nb_rw_cycle_counter 20600 | nb_inter_pic_trame_counter 61801
Cycle 1 time: 808
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 798
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 669
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 925
Cycle 1 time: 777
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1036
Cycle 1 time: 769
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1025
Cycle 1 time: 632
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 891
Cycle 1 time: 548
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 795
Cycle 1 time: 809
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1063
Cycle 1 time: 791
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1046
Cycle 1 time: 931
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1196
Cycle 1 time: 656
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 916
Cycle 1 time: 749
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1010
Cycle 1 time: 744
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1000
Cycle 1 time: 864
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 655
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 905
Cycle 1 time: 613
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 873
Cycle 1 time: 671
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 926
Cycle 1 time: 804
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 836
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1094
Cycle 1 time: 745
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 661
clock 2955039 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 61863 | nb_rw_cycle_counter 20620 | nb_inter_pic_trame_counter 61862
Cycle 2 time: 248
Cycle 0 time: 14
RW cycle time: 923
Cycle 1 time: 848
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1108
Cycle 1 time: 701
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 956
Cycle 1 time: 862
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 822
Cycle 2 time: 254
Cycle 0 time: 17
RW cycle time: 1093
Cycle 1 time: 684
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 953
Cycle 1 time: 935
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1196
Cycle 1 time: 761
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1028
Cycle 1 time: 812
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1072
Cycle 1 time: 770
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1031
Cycle 1 time: 956
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1219
Cycle 1 time: 876
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1123
Cycle 1 time: 679
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 940
Cycle 1 time: 536
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 799
Cycle 1 time: 652
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 912
Cycle 1 time: 706
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 785
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 705
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 765
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1018
Cycle 1 time: 1059
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1310
clock 2957103 ms | mcu 0 | user time 788 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 61922 | nb_rw_cycle_counter 20640 | nb_inter_pic_trame_counter 61921
Cycle 1 time: 794
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 691
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 945
Cycle 1 time: 679
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 933
Cycle 1 time: 817
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 813
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1068
Cycle 1 time: 734
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 991
Cycle 1 time: 758
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1008
Cycle 1 time: 737
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 990
Cycle 1 time: 757
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1011
Cycle 1 time: 983
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1243
Cycle 1 time: 1048
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1302
Cycle 1 time: 756
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1020
Cycle 1 time: 870
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1130
Cycle 1 time: 816
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1073
Cycle 1 time: 799
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1051
Cycle 1 time: 818
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1073
Cycle 1 time: 867
Cycle 2 time: 226
Cycle 0 time: 15
RW cycle time: 1108
Cycle 1 time: 917
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1178
Cycle 1 time: 903
Cycle 2 time: 260
Cycle 0 time: 22
RW cycle time: 1185
clock 2959150 ms | mcu 0 | user time 848 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 61979 | nb_rw_cycle_counter 20659 | nb_inter_pic_trame_counter 61978
Cycle 1 time: 854
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 810
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1063
Cycle 1 time: 1000
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1256
Cycle 1 time: 903
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1165
Cycle 1 time: 893
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1151
Cycle 1 time: 516
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 778
Cycle 1 time: 909
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 764
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1020
Cycle 1 time: 618
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 875
Cycle 1 time: 1009
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1265
Cycle 1 time: 697
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 957
Cycle 1 time: 1049
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1305
Cycle 1 time: 910
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 658
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 915
Cycle 1 time: 825
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1083
Cycle 1 time: 826
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1084
Cycle 1 time: 893
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1154
Cycle 1 time: 592
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 850
Cycle 1 time: 938
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1189
clock 2961214 ms | mcu 0 | user time 931 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 62036 | nb_rw_cycle_counter 20678 | nb_inter_pic_trame_counter 62035
Cycle 1 time: 937
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1185
Cycle 1 time: 767
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1021
Cycle 1 time: 909
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1162
Cycle 1 time: 676
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 931
Cycle 1 time: 937
Cycle 2 time: 265
Cycle 0 time: 16
RW cycle time: 1218
Cycle 1 time: 851
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 596
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 854
Cycle 1 time: 616
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 884
Cycle 1 time: 749
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 906
Cycle 2 time: 271
Cycle 0 time: 16
RW cycle time: 1193
Cycle 1 time: 929
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 931
Cycle 2 time: 265
Cycle 0 time: 16
RW cycle time: 1212
Cycle 1 time: 861
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1113
Cycle 1 time: 1051
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1303
Cycle 1 time: 847
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1101
Cycle 1 time: 955
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1210
Cycle 1 time: 1020
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1276
Cycle 1 time: 968
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1224
clock 2963244 ms | mcu 0 | user time 1037 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 62090 | nb_rw_cycle_counter 20696 | nb_inter_pic_trame_counter 62089
Cycle 1 time: 1043
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1293
Cycle 1 time: 830
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1088
Cycle 1 time: 826
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1081
Cycle 1 time: 888
Cycle 2 time: 291
Cycle 0 time: 16
RW cycle time: 1195
Cycle 1 time: 944
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1207
Cycle 1 time: 833
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1097
Cycle 1 time: 905
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1169
Cycle 1 time: 920
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 880
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1146
Cycle 1 time: 814
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 781
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 794
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1056
Cycle 1 time: 969
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1226
Cycle 1 time: 625
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 887
Cycle 1 time: 851
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 690
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 952
Cycle 1 time: 791
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1050
Cycle 1 time: 689
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 949
Cycle 1 time: 799
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1057
clock 2965315 ms | mcu 0 | user time 912 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 62147 | nb_rw_cycle_counter 20715 | nb_inter_pic_trame_counter 62146
Cycle 1 time: 919
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 827
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1077
Cycle 1 time: 900
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1162
Cycle 1 time: 839
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1098
Cycle 1 time: 891
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1149
Cycle 1 time: 1032
Cycle 2 time: 230
Cycle 0 time: 15
RW cycle time: 1277
Cycle 1 time: 914
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 992
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1242
Cycle 1 time: 970
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1229
Cycle 1 time: 445
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 706
Cycle 1 time: 892
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 896
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1147
Cycle 1 time: 829
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1090
Cycle 1 time: 909
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1157
Cycle 1 time: 806
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1066
Cycle 1 time: 786
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1046
Cycle 1 time: 859
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1120
Cycle 1 time: 749
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1006
Cycle 1 time: 776
clock 2967331 ms | mcu 0 | user time 234 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 62202 | nb_rw_cycle_counter 20733 | nb_inter_pic_trame_counter 62201
Cycle 2 time: 241
Cycle 0 time: 14
RW cycle time: 1031
Cycle 1 time: 707
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 563
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 819
Cycle 1 time: 818
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 729
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 980
Cycle 1 time: 881
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1130
Cycle 1 time: 1021
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1283
Cycle 1 time: 906
Cycle 2 time: 303
Cycle 0 time: 17
RW cycle time: 1226
Cycle 1 time: 758
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 951
Cycle 2 time: 277
Cycle 0 time: 15
RW cycle time: 1243
Cycle 1 time: 679
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 937
Cycle 1 time: 831
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1087
Cycle 1 time: 853
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 853
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 1029
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 1298
Cycle 1 time: 976
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1237
Cycle 1 time: 876
Cycle 2 time: 263
Cycle 0 time: 16
RW cycle time: 1155
Cycle 1 time: 719
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 978
Cycle 1 time: 920
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1177
clock 2969404 ms | mcu 0 | user time 905 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 62258 | nb_rw_cycle_counter 20752 | nb_inter_pic_trame_counter 62257
Cycle 1 time: 911
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 967
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1221
Cycle 1 time: 981
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 990
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1237
Cycle 1 time: 757
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1010
Cycle 1 time: 916
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1171
Cycle 1 time: 798
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1050
Cycle 1 time: 877
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1135
Cycle 1 time: 926
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 592
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 847
Cycle 1 time: 836
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1090
Cycle 1 time: 844
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1102
Cycle 1 time: 840
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1098
Cycle 1 time: 635
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 888
Cycle 1 time: 812
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1071
Cycle 1 time: 642
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 898
Cycle 1 time: 938
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1202
Cycle 1 time: 654
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 920
Cycle 1 time: 940
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1192
clock 2971486 ms | mcu 0 | user time 1009 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 62315 | nb_rw_cycle_counter 20771 | nb_inter_pic_trame_counter 62314
Cycle 1 time: 1016
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1275
Cycle 1 time: 1042
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1304
Cycle 1 time: 846
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 602
Cycle 2 time: 237
Cycle 0 time: 28
RW cycle time: 867
Cycle 1 time: 699
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 943
Cycle 1 time: 731
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 993
Cycle 1 time: 930
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1195
Cycle 1 time: 675
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 935
Cycle 1 time: 675
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 928
Cycle 1 time: 813
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1065
Cycle 1 time: 906
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1163
Cycle 1 time: 800
Cycle 2 time: 273
Cycle 0 time: 18
RW cycle time: 1091
Cycle 1 time: 806
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1065
Cycle 1 time: 762
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1017
Cycle 1 time: 944
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1203
Cycle 1 time: 661
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 921
Cycle 1 time: 711
Cycle 2 time: 262
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 899
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1156
Cycle 1 time: 652
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 905
clock 2973488 ms | mcu 0 | user time 905 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 62372 | nb_rw_cycle_counter 20790 | nb_inter_pic_trame_counter 62371
Cycle 1 time: 911
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1162
Cycle 1 time: 952
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1218
Cycle 1 time: 1081
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1338
Cycle 1 time: 931
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1185
Cycle 1 time: 565
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 825
Cycle 1 time: 956
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1217
Cycle 1 time: 888
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1144
Cycle 1 time: 917
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 945
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1200
Cycle 1 time: 880
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1138
Cycle 1 time: 683
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 941
Cycle 1 time: 550
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 801
Cycle 1 time: 583
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 849
Cycle 1 time: 757
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 782
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1040
Cycle 1 time: 698
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 683
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 945
Cycle 1 time: 680
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 935
Cycle 1 time: 910
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1164
clock 2975502 ms | mcu 0 | user time 796 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 62429 | nb_rw_cycle_counter 20809 | nb_inter_pic_trame_counter 62428
Cycle 1 time: 803
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1057
Cycle 1 time: 804
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1062
Cycle 1 time: 636
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 906
Cycle 1 time: 902
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1165
Cycle 1 time: 860
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 746
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1003
Cycle 1 time: 619
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 878
Cycle 1 time: 844
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 866
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1122
Cycle 1 time: 641
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 898
Cycle 1 time: 778
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1043
Cycle 1 time: 854
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 837
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1093
Cycle 1 time: 974
Cycle 2 time: 252
Cycle 0 time: 15
RW cycle time: 1241
Cycle 1 time: 897
Cycle 2 time: 297
Cycle 0 time: 16
RW cycle time: 1210
Cycle 1 time: 860
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 946
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1197
Cycle 1 time: 645
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 900
Cycle 1 time: 890
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1154
clock 2977544 ms | mcu 0 | user time 835 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 62486 | nb_rw_cycle_counter 20828 | nb_inter_pic_trame_counter 62485
Cycle 1 time: 842
Cycle 2 time: 259
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 678
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 937
Cycle 1 time: 972
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1227
Cycle 1 time: 928
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1182
Cycle 1 time: 852
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1114
Cycle 1 time: 689
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 948
Cycle 1 time: 963
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1222
Cycle 1 time: 1012
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1266
Cycle 1 time: 821
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1079
Cycle 1 time: 864
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1125
Cycle 1 time: 862
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 924
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 970
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1225
Cycle 1 time: 821
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1080
Cycle 1 time: 777
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1030
Cycle 1 time: 927
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1184
Cycle 1 time: 998
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1252
Cycle 1 time: 732
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 989
clock 2979569 ms | mcu 0 | user time 820 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 62540 | nb_rw_cycle_counter 20846 | nb_inter_pic_trame_counter 62539
Cycle 1 time: 826
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1081
Cycle 1 time: 799
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1067
Cycle 1 time: 782
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1041
Cycle 1 time: 580
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 840
Cycle 1 time: 843
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 923
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1181
Cycle 1 time: 739
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 964
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1224
Cycle 1 time: 681
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 937
Cycle 1 time: 804
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1070
Cycle 1 time: 713
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 970
Cycle 1 time: 652
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 913
Cycle 1 time: 797
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 841
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1096
Cycle 1 time: 919
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1171
Cycle 1 time: 917
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 835
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1097
Cycle 1 time: 820
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1077
Cycle 1 time: 769
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1026
clock 2981602 ms | mcu 0 | user time 1019 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 62597 | nb_rw_cycle_counter 20865 | nb_inter_pic_trame_counter 62596
Cycle 1 time: 1025
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1281
Cycle 1 time: 805
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1062
Cycle 1 time: 734
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 859
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 628
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 889
Cycle 1 time: 747
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1001
Cycle 1 time: 778
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1038
Cycle 1 time: 772
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1027
Cycle 1 time: 722
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 981
Cycle 1 time: 873
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1134
Cycle 1 time: 812
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1065
Cycle 1 time: 843
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1102
Cycle 1 time: 882
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1141
Cycle 1 time: 919
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1176
Cycle 1 time: 913
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 840
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1092
Cycle 1 time: 812
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1077
Cycle 1 time: 669
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 924
Cycle 1 time: 693
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 952
clock 2983602 ms | mcu 0 | user time 795 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 62654 | nb_rw_cycle_counter 20884 | nb_inter_pic_trame_counter 62653
Cycle 1 time: 801
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1060
Cycle 1 time: 751
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1016
Cycle 1 time: 846
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 716
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 959
Cycle 1 time: 831
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1096
Cycle 1 time: 840
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1095
Cycle 1 time: 561
Cycle 2 time: 264
Cycle 0 time: 18
RW cycle time: 843
Cycle 1 time: 718
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 974
Cycle 1 time: 820
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1077
Cycle 1 time: 914
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1172
Cycle 1 time: 823
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1075
Cycle 1 time: 984
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1247
Cycle 1 time: 965
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1223
Cycle 1 time: 755
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1013
Cycle 1 time: 968
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1226
Cycle 1 time: 849
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1110
Cycle 1 time: 784
Cycle 2 time: 265
Cycle 0 time: 16
RW cycle time: 1065
Cycle 1 time: 763
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1021
Cycle 1 time: 578
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 841
clock 2985608 ms | mcu 0 | user time 637 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 62711 | nb_rw_cycle_counter 20903 | nb_inter_pic_trame_counter 62710
Cycle 1 time: 643
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 894
Cycle 1 time: 804
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 672
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 928
Cycle 1 time: 643
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 896
Cycle 1 time: 801
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 697
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 962
Cycle 1 time: 733
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 988
Cycle 1 time: 625
Cycle 2 time: 308
Cycle 0 time: 18
RW cycle time: 951
Cycle 1 time: 565
Cycle 2 time: 284
Cycle 0 time: 17
RW cycle time: 866
Cycle 1 time: 687
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 946
Cycle 1 time: 802
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1061
Cycle 1 time: 740
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 1077
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1328
Cycle 1 time: 766
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1027
Cycle 1 time: 549
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 800
Cycle 1 time: 875
Cycle 2 time: 227
Cycle 0 time: 19
RW cycle time: 1121
Cycle 1 time: 795
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1054
Cycle 1 time: 932
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1184
Cycle 1 time: 844
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1100
Cycle 1 time: 885
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1146
clock 2987649 ms | mcu 0 | user time 681 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 62771 | nb_rw_cycle_counter 20923 | nb_inter_pic_trame_counter 62770
Cycle 1 time: 687
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 943
Cycle 1 time: 643
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 912
Cycle 1 time: 590
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 853
Cycle 1 time: 615
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 869
Cycle 1 time: 691
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 951
Cycle 1 time: 686
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 936
Cycle 1 time: 574
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 829
Cycle 1 time: 849
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 904
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1161
Cycle 1 time: 595
Cycle 2 time: 256
Cycle 0 time: 18
RW cycle time: 869
Cycle 1 time: 819
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1077
Cycle 1 time: 807
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1061
Cycle 1 time: 535
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 791
Cycle 1 time: 688
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 944
Cycle 1 time: 686
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 942
Cycle 1 time: 745
Cycle 2 time: 254
Cycle 0 time: 17
RW cycle time: 1016
Cycle 1 time: 672
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 932
Cycle 1 time: 898
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1160
Cycle 1 time: 720
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 975
Cycle 1 time: 719
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 976
Cycle 1 time: 730
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 983
clock 2989691 ms | mcu 0 | user time 814 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 62834 | nb_rw_cycle_counter 20944 | nb_inter_pic_trame_counter 62833
Cycle 1 time: 821
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 581
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 848
Cycle 1 time: 722
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 980
Cycle 1 time: 917
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 842
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1098
Cycle 1 time: 816
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1078
Cycle 1 time: 760
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1017
Cycle 1 time: 846
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1100
Cycle 1 time: 829
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1084
Cycle 1 time: 779
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1034
Cycle 1 time: 830
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1089
Cycle 1 time: 781
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1044
Cycle 1 time: 959
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1220
Cycle 1 time: 583
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 851
Cycle 1 time: 807
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1076
Cycle 1 time: 925
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1187
Cycle 1 time: 800
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1057
Cycle 1 time: 864
Cycle 2 time: 238
Cycle 0 time: 21
RW cycle time: 1123
Cycle 1 time: 680
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 942
clock 2991691 ms | mcu 0 | user time 742 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 62891 | nb_rw_cycle_counter 20963 | nb_inter_pic_trame_counter 62890
Cycle 1 time: 748
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1006
Cycle 1 time: 896
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1155
Cycle 1 time: 737
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1000
Cycle 1 time: 865
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 1114
Cycle 1 time: 896
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 1167
Cycle 1 time: 677
Cycle 2 time: 238
Cycle 0 time: 22
RW cycle time: 937
Cycle 1 time: 770
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1031
Cycle 1 time: 617
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 882
Cycle 1 time: 839
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1098
Cycle 1 time: 759
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1018
Cycle 1 time: 602
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 862
Cycle 1 time: 871
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1132
Cycle 1 time: 770
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1033
Cycle 1 time: 681
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 935
Cycle 1 time: 823
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1080
Cycle 1 time: 827
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1088
Cycle 1 time: 775
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1034
Cycle 1 time: 696
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 953
Cycle 1 time: 765
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1026
Cycle 1 time: 963
clock 2993693 ms | mcu 0 | user time 247 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 62949 | nb_rw_cycle_counter 20982 | nb_inter_pic_trame_counter 62948
Cycle 2 time: 254
Cycle 0 time: 14
RW cycle time: 1231
Cycle 1 time: 838
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1097
Cycle 1 time: 856
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 811
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1074
Cycle 1 time: 656
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 916
Cycle 1 time: 700
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 960
Cycle 1 time: 675
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 942
Cycle 1 time: 670
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 932
Cycle 1 time: 648
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 903
Cycle 1 time: 906
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1165
Cycle 1 time: 835
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1102
Cycle 1 time: 640
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 903
Cycle 1 time: 853
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 1121
Cycle 1 time: 731
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 988
Cycle 1 time: 862
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 616
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 878
Cycle 1 time: 858
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1121
Cycle 1 time: 837
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1099
Cycle 1 time: 694
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 955
Cycle 1 time: 587
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 852
clock 2995702 ms | mcu 0 | user time 820 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 63008 | nb_rw_cycle_counter 21002 | nb_inter_pic_trame_counter 63007
Cycle 1 time: 826
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 743
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1008
Cycle 1 time: 689
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 945
Cycle 1 time: 832
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1091
Cycle 1 time: 639
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 896
Cycle 1 time: 795
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1052
Cycle 1 time: 981
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1242
Cycle 1 time: 794
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1051
Cycle 1 time: 617
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 872
Cycle 1 time: 851
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 646
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 909
Cycle 1 time: 953
Cycle 2 time: 320
Cycle 0 time: 18
RW cycle time: 1291
Cycle 1 time: 891
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1155
Cycle 1 time: 583
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 844
Cycle 1 time: 777
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1031
Cycle 1 time: 772
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1033
Cycle 1 time: 935
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1193
Cycle 1 time: 775
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1032
Cycle 1 time: 737
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 996
Cycle 1 time: 739
Cycle 2 time: 243
clock 2997702 ms | mcu 0 | user time 18 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 63067 | nb_rw_cycle_counter 21022 | nb_inter_pic_trame_counter 63066
Cycle 0 time: 25
RW cycle time: 1007
Cycle 1 time: 905
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1166
Cycle 1 time: 784
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1047
Cycle 1 time: 900
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1157
Cycle 1 time: 855
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 1125
Cycle 1 time: 681
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 940
Cycle 1 time: 867
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1123
Cycle 1 time: 816
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1075
Cycle 1 time: 641
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 896
Cycle 1 time: 835
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1092
Cycle 1 time: 645
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 911
Cycle 1 time: 825
Cycle 2 time: 259
Cycle 0 time: 17
RW cycle time: 1101
Cycle 1 time: 756
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1023
Cycle 1 time: 986
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1255
Cycle 1 time: 699
Cycle 2 time: 243
Cycle 0 time: 23
RW cycle time: 965
Cycle 1 time: 696
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 956
Cycle 1 time: 644
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 909
Cycle 1 time: 641
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 893
Cycle 1 time: 650
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 907
Cycle 1 time: 931
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1193
clock 2999761 ms | mcu 0 | user time 849 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 63125 | nb_rw_cycle_counter 21041 | nb_inter_pic_trame_counter 63124
Cycle 1 time: 855
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1108
Cycle 1 time: 762
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1019
Cycle 1 time: 732
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 988
Cycle 1 time: 822
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1082
Cycle 1 time: 963
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1213
Cycle 1 time: 761
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1019
Cycle 1 time: 671
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 930
Cycle 1 time: 689
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 947
Cycle 1 time: 690
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 951
Cycle 1 time: 793
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1047
Cycle 1 time: 747
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 791
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1050
Cycle 1 time: 755
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 675
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 932
Cycle 1 time: 803
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1066
Cycle 1 time: 740
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1003
Cycle 1 time: 799
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1067
Cycle 1 time: 710
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 964
Cycle 1 time: 919
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1177
Cycle 1 time: 820
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1083
clock 3001811 ms | mcu 0 | user time 678 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 63185 | nb_rw_cycle_counter 21061 | nb_inter_pic_trame_counter 63184
Cycle 1 time: 684
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 938
Cycle 1 time: 733
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 985
Cycle 1 time: 803
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 1101
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1362
Cycle 1 time: 838
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1095
Cycle 1 time: 834
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1087
Cycle 1 time: 724
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 982
Cycle 1 time: 700
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 594
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 847
Cycle 1 time: 887
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1140
Cycle 1 time: 789
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1048
Cycle 1 time: 718
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 978
Cycle 1 time: 911
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1175
Cycle 1 time: 683
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 940
Cycle 1 time: 847
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1107
Cycle 1 time: 735
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1000
Cycle 1 time: 792
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 695
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 950
Cycle 1 time: 693
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 946
Cycle 1 time: 690
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 949
clock 3003867 ms | mcu 0 | user time 647 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 63245 | nb_rw_cycle_counter 21081 | nb_inter_pic_trame_counter 63244
Cycle 1 time: 653
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 906
Cycle 1 time: 774
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1029
Cycle 1 time: 746
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1000
Cycle 1 time: 855
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 740
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1000
Cycle 1 time: 630
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 887
Cycle 1 time: 917
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 629
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 887
Cycle 1 time: 1014
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1270
Cycle 1 time: 779
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1044
Cycle 1 time: 763
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1023
Cycle 1 time: 851
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 857
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 567
Cycle 2 time: 257
Cycle 0 time: 19
RW cycle time: 843
Cycle 1 time: 947
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1203
Cycle 1 time: 705
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 660
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 921
Cycle 1 time: 638
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 901
Cycle 1 time: 877
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1138
Cycle 1 time: 595
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 863
clock 3005933 ms | mcu 0 | user time 910 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 63305 | nb_rw_cycle_counter 21101 | nb_inter_pic_trame_counter 63304
Cycle 1 time: 916
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1161
Cycle 1 time: 619
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 866
Cycle 1 time: 697
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 953
Cycle 1 time: 634
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 885
Cycle 1 time: 719
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 983
Cycle 1 time: 588
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 847
Cycle 1 time: 806
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 874
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1126
Cycle 1 time: 923
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1184
Cycle 1 time: 719
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 975
Cycle 1 time: 852
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1109
Cycle 1 time: 619
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 880
Cycle 1 time: 710
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 967
Cycle 1 time: 788
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1052
Cycle 1 time: 793
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1050
Cycle 1 time: 924
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 770
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1026
Cycle 1 time: 694
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 942
Cycle 1 time: 744
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1002
Cycle 1 time: 650
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 915
Cycle 1 time: 738
clock 3007955 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 63366 | nb_rw_cycle_counter 21121 | nb_inter_pic_trame_counter 63365
Cycle 2 time: 248
Cycle 0 time: 15
RW cycle time: 1001
Cycle 1 time: 702
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 947
Cycle 1 time: 996
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1256
Cycle 1 time: 588
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 848
Cycle 1 time: 547
Cycle 2 time: 229
Cycle 0 time: 19
RW cycle time: 795
Cycle 1 time: 746
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 997
Cycle 1 time: 732
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 985
Cycle 1 time: 766
Cycle 2 time: 366
Cycle 0 time: 17
RW cycle time: 1149
Cycle 1 time: 777
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1041
Cycle 1 time: 742
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1004
Cycle 1 time: 736
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1004
Cycle 1 time: 549
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 806
Cycle 1 time: 804
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 688
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 943
Cycle 1 time: 532
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 794
Cycle 1 time: 618
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 879
Cycle 1 time: 840
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1093
Cycle 1 time: 649
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 904
Cycle 1 time: 601
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 859
Cycle 1 time: 717
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 983
Cycle 1 time: 649
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 918
Cycle 1 time: 625
clock 3009970 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 63429 | nb_rw_cycle_counter 21142 | nb_inter_pic_trame_counter 63428
Cycle 2 time: 247
Cycle 0 time: 14
RW cycle time: 886
Cycle 1 time: 701
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 959
Cycle 1 time: 934
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1198
Cycle 1 time: 603
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 855
Cycle 1 time: 764
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1025
Cycle 1 time: 889
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1147
Cycle 1 time: 658
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 917
Cycle 1 time: 648
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 907
Cycle 1 time: 609
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 871
Cycle 1 time: 832
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1088
Cycle 1 time: 655
Cycle 2 time: 278
Cycle 0 time: 16
RW cycle time: 949
Cycle 1 time: 515
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 779
Cycle 1 time: 862
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 781
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1046
Cycle 1 time: 486
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 748
Cycle 1 time: 787
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1043
Cycle 1 time: 790
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1040
Cycle 1 time: 808
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1063
Cycle 1 time: 843
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1096
Cycle 1 time: 773
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1029
Cycle 1 time: 840
Cycle 2 time: 240
clock 3011970 ms | mcu 0 | user time 15 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 63490 | nb_rw_cycle_counter 21163 | nb_inter_pic_trame_counter 63489
Cycle 0 time: 21
RW cycle time: 1101
Cycle 1 time: 831
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1086
Cycle 1 time: 651
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 909
Cycle 1 time: 596
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 850
Cycle 1 time: 780
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 743
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1000
Cycle 1 time: 574
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 829
Cycle 1 time: 1023
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1281
Cycle 1 time: 782
Cycle 2 time: 256
Cycle 0 time: 16
RW cycle time: 1054
Cycle 1 time: 771
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1031
Cycle 1 time: 1029
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1283
Cycle 1 time: 985
Cycle 2 time: 259
Cycle 0 time: 16
RW cycle time: 1260
Cycle 1 time: 892
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1142
Cycle 1 time: 862
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1115
Cycle 1 time: 866
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1123
Cycle 1 time: 763
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1029
Cycle 1 time: 765
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1019
Cycle 1 time: 772
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1032
Cycle 1 time: 765
Cycle 2 time: 262
Cycle 0 time: 16
RW cycle time: 1043
Cycle 1 time: 673
clock 3013974 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 63546 | nb_rw_cycle_counter 21181 | nb_inter_pic_trame_counter 63545
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 933
Cycle 1 time: 690
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 943
Cycle 1 time: 675
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 931
Cycle 1 time: 803
Cycle 2 time: 254
Cycle 0 time: 18
RW cycle time: 1075
Cycle 1 time: 635
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 895
Cycle 1 time: 850
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1107
Cycle 1 time: 657
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 915
Cycle 1 time: 848
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1112
Cycle 1 time: 642
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 902
Cycle 1 time: 897
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1160
Cycle 1 time: 772
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1040
Cycle 1 time: 788
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1042
Cycle 1 time: 822
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1086
Cycle 1 time: 901
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1158
Cycle 1 time: 932
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1195
Cycle 1 time: 785
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1044
Cycle 1 time: 563
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 821
Cycle 1 time: 863
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 797
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 644
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 904
clock 3016010 ms | mcu 0 | user time 847 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 63605 | nb_rw_cycle_counter 21201 | nb_inter_pic_trame_counter 63604
Cycle 1 time: 853
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1111
Cycle 1 time: 718
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 974
Cycle 1 time: 598
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 863
Cycle 1 time: 727
Cycle 2 time: 252
Cycle 0 time: 23
RW cycle time: 1002
Cycle 1 time: 753
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1013
Cycle 1 time: 828
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1091
Cycle 1 time: 987
Cycle 2 time: 237
Cycle 0 time: 25
RW cycle time: 1249
Cycle 1 time: 547
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 810
Cycle 1 time: 560
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 828
Cycle 1 time: 967
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1234
Cycle 1 time: 844
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 795
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1057
Cycle 1 time: 610
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 868
Cycle 1 time: 822
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1086
Cycle 1 time: 830
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1089
Cycle 1 time: 779
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1035
Cycle 1 time: 767
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1029
Cycle 1 time: 595
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 866
Cycle 1 time: 692
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 945
Cycle 1 time: 654
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 919
clock 3018020 ms | mcu 0 | user time 775 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 63665 | nb_rw_cycle_counter 21221 | nb_inter_pic_trame_counter 63664
Cycle 1 time: 781
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1034
Cycle 1 time: 771
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1025
Cycle 1 time: 911
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1166
Cycle 1 time: 861
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 834
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1086
Cycle 1 time: 801
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 1016
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1269
Cycle 1 time: 1080
Cycle 2 time: 283
Cycle 0 time: 16
RW cycle time: 1379
Cycle 1 time: 748
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1012
Cycle 1 time: 815
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1073
Cycle 1 time: 599
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 859
Cycle 1 time: 713
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 792
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 1022
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1287
Cycle 1 time: 809
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1065
Cycle 1 time: 663
Cycle 2 time: 260
Cycle 0 time: 17
RW cycle time: 940
Cycle 1 time: 794
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 808
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1064
Cycle 1 time: 848
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1106
clock 3020077 ms | mcu 0 | user time 749 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 63722 | nb_rw_cycle_counter 21240 | nb_inter_pic_trame_counter 63721
Cycle 1 time: 755
Cycle 2 time: 261
Cycle 0 time: 18
RW cycle time: 1034
Cycle 1 time: 622
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 882
Cycle 1 time: 581
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 842
Cycle 1 time: 581
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 849
Cycle 1 time: 879
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1142
Cycle 1 time: 311
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 572
Cycle 1 time: 940
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1196
Cycle 1 time: 631
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 889
Cycle 1 time: 712
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 961
Cycle 1 time: 860
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 782
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1044
Cycle 1 time: 763
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1018
Cycle 1 time: 641
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 903
Cycle 1 time: 648
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 903
Cycle 1 time: 680
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 947
Cycle 1 time: 684
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 943
Cycle 1 time: 605
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 857
Cycle 1 time: 862
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1121
Cycle 1 time: 706
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 969
Cycle 1 time: 607
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 868
Cycle 1 time: 798
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 628
clock 3022101 ms | mcu 0 | user time 249 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 63786 | nb_rw_cycle_counter 21261 | nb_inter_pic_trame_counter 63785
Cycle 2 time: 256
Cycle 0 time: 14
RW cycle time: 898
Cycle 1 time: 633
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 891
Cycle 1 time: 676
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 935
Cycle 1 time: 598
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 854
Cycle 1 time: 658
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 921
Cycle 1 time: 640
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 902
Cycle 1 time: 959
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1216
Cycle 1 time: 534
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 791
Cycle 1 time: 772
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1033
Cycle 1 time: 760
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1012
Cycle 1 time: 735
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 988
Cycle 1 time: 749
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1012
Cycle 1 time: 745
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1003
Cycle 1 time: 714
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 974
Cycle 1 time: 933
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1197
Cycle 1 time: 675
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 932
Cycle 1 time: 703
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 849
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 731
Cycle 2 time: 259
Cycle 0 time: 15
RW cycle time: 1005
Cycle 1 time: 817
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1075
Cycle 1 time: 836
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1093
clock 3024175 ms | mcu 0 | user time 818 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 63848 | nb_rw_cycle_counter 21282 | nb_inter_pic_trame_counter 63847
Cycle 1 time: 824
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1076
Cycle 1 time: 981
Cycle 2 time: 247
Cycle 0 time: 15
RW cycle time: 1243
Cycle 1 time: 789
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1045
Cycle 1 time: 1046
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1298
Cycle 1 time: 836
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1091
Cycle 1 time: 1002
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1258
Cycle 1 time: 653
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 907
Cycle 1 time: 759
Cycle 2 time: 254
Cycle 0 time: 19
RW cycle time: 1032
Cycle 1 time: 570
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 828
Cycle 1 time: 560
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 817
Cycle 1 time: 892
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1149
Cycle 1 time: 832
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1091
Cycle 1 time: 933
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1186
Cycle 1 time: 851
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 864
Cycle 2 time: 227
Cycle 0 time: 20
RW cycle time: 1111
Cycle 1 time: 815
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 971
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1229
Cycle 1 time: 959
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1215
Cycle 1 time: 993
clock 3026193 ms | mcu 0 | user time 237 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 63903 | nb_rw_cycle_counter 21300 | nb_inter_pic_trame_counter 63902
Cycle 2 time: 244
Cycle 0 time: 14
RW cycle time: 1251
Cycle 1 time: 906
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1163
Cycle 1 time: 927
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1181
Cycle 1 time: 802
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 518
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 770
Cycle 1 time: 1031
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1282
Cycle 1 time: 583
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 836
Cycle 1 time: 639
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 893
Cycle 1 time: 679
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 946
Cycle 1 time: 678
Cycle 2 time: 272
Cycle 0 time: 17
RW cycle time: 967
Cycle 1 time: 574
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 837
Cycle 1 time: 584
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 843
Cycle 1 time: 696
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 406
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 662
Cycle 1 time: 1005
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1263
Cycle 1 time: 752
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1008
Cycle 1 time: 793
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1050
Cycle 1 time: 827
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1081
Cycle 1 time: 889
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 638
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 894
Cycle 1 time: 783
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1045
clock 3028264 ms | mcu 0 | user time 809 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 63965 | nb_rw_cycle_counter 21321 | nb_inter_pic_trame_counter 63964
Cycle 1 time: 815
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 782
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 762
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1021
Cycle 1 time: 850
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1108
Cycle 1 time: 734
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 997
Cycle 1 time: 864
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 927
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1186
Cycle 1 time: 867
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 734
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 995
Cycle 1 time: 695
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 957
Cycle 1 time: 544
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 803
Cycle 1 time: 704
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 954
Cycle 1 time: 759
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1031
Cycle 1 time: 470
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 728
Cycle 1 time: 648
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 908
Cycle 1 time: 659
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 927
Cycle 1 time: 753
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1013
Cycle 1 time: 662
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 930
Cycle 1 time: 637
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 903
Cycle 1 time: 711
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 960
Cycle 1 time: 660
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 922
clock 3030321 ms | mcu 0 | user time 709 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 64028 | nb_rw_cycle_counter 21342 | nb_inter_pic_trame_counter 64027
Cycle 1 time: 715
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 982
Cycle 1 time: 650
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 916
Cycle 1 time: 636
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 896
Cycle 1 time: 774
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1040
Cycle 1 time: 697
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 961
Cycle 1 time: 743
Cycle 2 time: 259
Cycle 0 time: 20
RW cycle time: 1022
Cycle 1 time: 713
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 975
Cycle 1 time: 636
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 898
Cycle 1 time: 619
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 885
Cycle 1 time: 677
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 936
Cycle 1 time: 637
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 900
Cycle 1 time: 836
Cycle 2 time: 256
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 569
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 835
Cycle 1 time: 698
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 958
Cycle 1 time: 864
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1120
Cycle 1 time: 761
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1024
Cycle 1 time: 628
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 883
Cycle 1 time: 920
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 801
Cycle 2 time: 258
Cycle 0 time: 21
RW cycle time: 1080
Cycle 1 time: 603
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 869
Cycle 1 time: 595
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 857
clock 3032341 ms | mcu 0 | user time 591 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 64091 | nb_rw_cycle_counter 21363 | nb_inter_pic_trame_counter 64090
Cycle 1 time: 597
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 852
Cycle 1 time: 421
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 687
Cycle 1 time: 858
Cycle 2 time: 230
Cycle 0 time: 19
RW cycle time: 1107
Cycle 1 time: 749
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1010
Cycle 1 time: 728
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 509
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 769
Cycle 1 time: 740
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1003
Cycle 1 time: 677
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 944
Cycle 1 time: 729
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 994
Cycle 1 time: 683
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 953
Cycle 1 time: 674
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 931
Cycle 1 time: 689
Cycle 2 time: 243
Cycle 0 time: 23
RW cycle time: 955
Cycle 1 time: 620
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 892
Cycle 1 time: 580
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 839
Cycle 1 time: 713
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 979
Cycle 1 time: 636
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 901
Cycle 1 time: 577
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 841
Cycle 1 time: 806
Cycle 2 time: 279
Cycle 0 time: 20
RW cycle time: 1105
Cycle 1 time: 672
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 922
Cycle 1 time: 753
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1022
Cycle 1 time: 715
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 973
Cycle 1 time: 776
clock 3034351 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 64155 | nb_rw_cycle_counter 21384 | nb_inter_pic_trame_counter 64154
Cycle 2 time: 249
Cycle 0 time: 14
RW cycle time: 1039
Cycle 1 time: 842
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1101
Cycle 1 time: 886
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1151
Cycle 1 time: 647
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 918
Cycle 1 time: 688
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 949
Cycle 1 time: 775
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1041
Cycle 1 time: 717
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 974
Cycle 1 time: 825
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1092
Cycle 1 time: 806
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1073
Cycle 1 time: 828
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1090
Cycle 1 time: 739
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 833
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1093
Cycle 1 time: 743
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1006
Cycle 1 time: 905
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1170
Cycle 1 time: 782
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 973
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1225
Cycle 1 time: 875
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 816
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1070
Cycle 1 time: 622
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 880
Cycle 1 time: 737
Cycle 2 time: 245
clock 3036351 ms | mcu 0 | user time 14 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 64213 | nb_rw_cycle_counter 21404 | nb_inter_pic_trame_counter 64212
Cycle 0 time: 21
RW cycle time: 1003
Cycle 1 time: 844
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1093
Cycle 1 time: 994
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1254
Cycle 1 time: 691
Cycle 2 time: 243
Cycle 0 time: 23
RW cycle time: 957
Cycle 1 time: 691
Cycle 2 time: 235
Cycle 0 time: 24
RW cycle time: 950
Cycle 1 time: 748
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1005
Cycle 1 time: 660
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 926
Cycle 1 time: 595
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 858
Cycle 1 time: 818
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1072
Cycle 1 time: 758
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1016
Cycle 1 time: 870
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1132
Cycle 1 time: 691
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 949
Cycle 1 time: 814
Cycle 2 time: 248
Cycle 0 time: 15
RW cycle time: 1077
Cycle 1 time: 776
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1035
Cycle 1 time: 604
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 857
Cycle 1 time: 747
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1008
Cycle 1 time: 784
Cycle 2 time: 277
Cycle 0 time: 16
RW cycle time: 1077
Cycle 1 time: 633
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 896
Cycle 1 time: 657
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 919
Cycle 1 time: 932
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1192
clock 3038356 ms | mcu 0 | user time 771 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 64271 | nb_rw_cycle_counter 21423 | nb_inter_pic_trame_counter 64270
Cycle 1 time: 777
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1031
Cycle 1 time: 840
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1106
Cycle 1 time: 765
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1020
Cycle 1 time: 912
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 861
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 848
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 1033
Cycle 2 time: 231
Cycle 0 time: 15
RW cycle time: 1279
Cycle 1 time: 823
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1078
Cycle 1 time: 937
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1192
Cycle 1 time: 719
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 979
Cycle 1 time: 650
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 903
Cycle 1 time: 924
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1188
Cycle 1 time: 709
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 965
Cycle 1 time: 934
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1194
Cycle 1 time: 804
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 838
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 799
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1064
Cycle 1 time: 864
Cycle 2 time: 260
Cycle 0 time: 15
RW cycle time: 1139
Cycle 1 time: 958
clock 3040368 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 64326 | nb_rw_cycle_counter 21441 | nb_inter_pic_trame_counter 64325
Cycle 2 time: 245
Cycle 0 time: 14
RW cycle time: 1217
Cycle 1 time: 699
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 955
Cycle 1 time: 728
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 979
Cycle 1 time: 741
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1001
Cycle 1 time: 983
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1235
Cycle 1 time: 795
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1054
Cycle 1 time: 756
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1020
Cycle 1 time: 710
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 966
Cycle 1 time: 763
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1034
Cycle 1 time: 568
Cycle 2 time: 263
Cycle 0 time: 18
RW cycle time: 849
Cycle 1 time: 573
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 834
Cycle 1 time: 752
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1008
Cycle 1 time: 709
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 956
Cycle 1 time: 614
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 873
Cycle 1 time: 832
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1093
Cycle 1 time: 950
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1211
Cycle 1 time: 644
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 908
Cycle 1 time: 735
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 997
Cycle 1 time: 872
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1133
Cycle 1 time: 807
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1057
clock 3042369 ms | mcu 0 | user time 828 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 64385 | nb_rw_cycle_counter 21461 | nb_inter_pic_trame_counter 64384
Cycle 1 time: 834
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1084
Cycle 1 time: 795
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1060
Cycle 1 time: 742
Cycle 2 time: 232
Cycle 0 time: 19
RW cycle time: 993
Cycle 1 time: 849
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 857
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 789
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 876
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1129
Cycle 1 time: 766
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1022
Cycle 1 time: 848
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 671
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 935
Cycle 1 time: 1029
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1288
Cycle 1 time: 739
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1000
Cycle 1 time: 892
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1148
Cycle 1 time: 976
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 861
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1121
Cycle 1 time: 839
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1093
Cycle 1 time: 764
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1024
Cycle 1 time: 853
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1123
Cycle 1 time: 642
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 903
clock 3044424 ms | mcu 0 | user time 859 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 64442 | nb_rw_cycle_counter 21480 | nb_inter_pic_trame_counter 64441
Cycle 1 time: 866
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1127
Cycle 1 time: 1026
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1289
Cycle 1 time: 850
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 777
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1042
Cycle 1 time: 703
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 943
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 1213
Cycle 1 time: 796
Cycle 2 time: 275
Cycle 0 time: 18
RW cycle time: 1089
Cycle 1 time: 764
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1024
Cycle 1 time: 796
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1066
Cycle 1 time: 622
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 883
Cycle 1 time: 705
Cycle 2 time: 236
Cycle 0 time: 21
RW cycle time: 962
Cycle 1 time: 999
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1255
Cycle 1 time: 512
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 770
Cycle 1 time: 849
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 750
Cycle 2 time: 244
Cycle 0 time: 25
RW cycle time: 1019
Cycle 1 time: 687
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 959
Cycle 1 time: 700
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 961
Cycle 1 time: 627
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 895
Cycle 1 time: 1023
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1284
Cycle 1 time: 814
clock 3046446 ms | mcu 0 | user time 245 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 64500 | nb_rw_cycle_counter 21499 | nb_inter_pic_trame_counter 64499
Cycle 2 time: 252
Cycle 0 time: 15
RW cycle time: 1081
Cycle 1 time: 884
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1144
Cycle 1 time: 754
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1005
Cycle 1 time: 802
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1063
Cycle 1 time: 941
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1204
Cycle 1 time: 848
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1100
Cycle 1 time: 752
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1012
Cycle 1 time: 789
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1048
Cycle 1 time: 801
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1058
Cycle 1 time: 965
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1229
Cycle 1 time: 743
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1002
Cycle 1 time: 730
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 984
Cycle 1 time: 931
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 836
Cycle 2 time: 276
Cycle 0 time: 24
RW cycle time: 1136
Cycle 1 time: 720
Cycle 2 time: 276
Cycle 0 time: 21
RW cycle time: 1017
Cycle 1 time: 526
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 793
Cycle 1 time: 669
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 933
Cycle 1 time: 908
Cycle 2 time: 278
Cycle 0 time: 17
RW cycle time: 1203
Cycle 1 time: 607
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 871
Cycle 1 time: 790
clock 3048451 ms | mcu 0 | user time 249 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 64557 | nb_rw_cycle_counter 21518 | nb_inter_pic_trame_counter 64556
Cycle 2 time: 255
Cycle 0 time: 14
RW cycle time: 1059
Cycle 1 time: 799
Cycle 2 time: 255
Cycle 0 time: 16
RW cycle time: 1070
Cycle 1 time: 712
Cycle 2 time: 260
Cycle 0 time: 16
RW cycle time: 988
Cycle 1 time: 595
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 853
Cycle 1 time: 812
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1075
Cycle 1 time: 874
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1135
Cycle 1 time: 888
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1142
Cycle 1 time: 710
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 936
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1191
Cycle 1 time: 912
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1174
Cycle 1 time: 802
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1063
Cycle 1 time: 965
Cycle 2 time: 238
Cycle 0 time: 22
RW cycle time: 1225
Cycle 1 time: 750
Cycle 2 time: 248
Cycle 0 time: 15
RW cycle time: 1013
Cycle 1 time: 935
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1189
Cycle 1 time: 863
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 759
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1026
Cycle 1 time: 594
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 856
Cycle 1 time: 570
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 830
Cycle 1 time: 807
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1067
Cycle 1 time: 510
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 765
clock 3050503 ms | mcu 0 | user time 756 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 64616 | nb_rw_cycle_counter 21538 | nb_inter_pic_trame_counter 64615
Cycle 1 time: 763
Cycle 2 time: 228
Cycle 0 time: 15
RW cycle time: 1006
Cycle 1 time: 870
Cycle 2 time: 229
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 899
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1168
Cycle 1 time: 811
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 932
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 864
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 607
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 862
Cycle 1 time: 770
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1029
Cycle 1 time: 918
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1177
Cycle 1 time: 798
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1060
Cycle 1 time: 681
Cycle 2 time: 254
Cycle 0 time: 18
RW cycle time: 953
Cycle 1 time: 787
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1052
Cycle 1 time: 832
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1099
Cycle 1 time: 983
Cycle 2 time: 277
Cycle 0 time: 19
RW cycle time: 1279
Cycle 1 time: 692
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 951
Cycle 1 time: 749
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1011
Cycle 1 time: 854
Cycle 2 time: 304
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 810
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1075
Cycle 1 time: 737
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1005
clock 3052524 ms | mcu 0 | user time 585 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 64673 | nb_rw_cycle_counter 21557 | nb_inter_pic_trame_counter 64672
Cycle 1 time: 591
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 853
Cycle 1 time: 617
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 888
Cycle 1 time: 676
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 941
Cycle 1 time: 685
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 942
Cycle 1 time: 745
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1005
Cycle 1 time: 743
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 995
Cycle 1 time: 761
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1017
Cycle 1 time: 830
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1093
Cycle 1 time: 584
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 847
Cycle 1 time: 667
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 923
Cycle 1 time: 640
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 892
Cycle 1 time: 595
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 849
Cycle 1 time: 759
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1010
Cycle 1 time: 895
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1149
Cycle 1 time: 586
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 842
Cycle 1 time: 788
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1057
Cycle 1 time: 1023
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1278
Cycle 1 time: 883
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1138
Cycle 1 time: 828
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1088
Cycle 1 time: 971
Cycle 2 time: 253
Cycle 0 time: 15
RW cycle time: 1239
clock 3054557 ms | mcu 0 | user time 873 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 64733 | nb_rw_cycle_counter 21577 | nb_inter_pic_trame_counter 64732
Cycle 1 time: 880
Cycle 2 time: 268
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 725
Cycle 2 time: 283
Cycle 0 time: 16
RW cycle time: 1024
Cycle 1 time: 799
Cycle 2 time: 269
Cycle 0 time: 17
RW cycle time: 1085
Cycle 1 time: 881
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1132
Cycle 1 time: 807
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1058
Cycle 1 time: 855
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 918
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 733
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1003
Cycle 1 time: 517
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 777
Cycle 1 time: 783
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1033
Cycle 1 time: 1106
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 1374
Cycle 1 time: 731
Cycle 2 time: 261
Cycle 0 time: 16
RW cycle time: 1008
Cycle 1 time: 689
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 940
Cycle 1 time: 683
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 938
Cycle 1 time: 883
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1140
Cycle 1 time: 853
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 696
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 956
Cycle 1 time: 629
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 886
Cycle 1 time: 756
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1010
Cycle 1 time: 769
clock 3056563 ms | mcu 0 | user time 233 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 64791 | nb_rw_cycle_counter 21596 | nb_inter_pic_trame_counter 64790
Cycle 2 time: 240
Cycle 0 time: 14
RW cycle time: 1023
Cycle 1 time: 859
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 918
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 958
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1217
Cycle 1 time: 919
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 870
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 678
Cycle 2 time: 256
Cycle 0 time: 19
RW cycle time: 953
Cycle 1 time: 777
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1041
Cycle 1 time: 975
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 1243
Cycle 1 time: 877
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1141
Cycle 1 time: 753
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1014
Cycle 1 time: 839
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1101
Cycle 1 time: 908
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 850
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 811
Cycle 2 time: 254
Cycle 0 time: 19
RW cycle time: 1084
Cycle 1 time: 832
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 1098
Cycle 1 time: 908
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 803
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1058
clock 3058564 ms | mcu 0 | user time 1010 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 64844 | nb_rw_cycle_counter 21614 | nb_inter_pic_trame_counter 64843
Cycle 1 time: 1016
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1272
Cycle 1 time: 942
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1207
Cycle 1 time: 1063
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1325
Cycle 1 time: 770
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1026
Cycle 1 time: 777
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1033
Cycle 1 time: 943
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1210
Cycle 1 time: 697
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 958
Cycle 1 time: 933
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1193
Cycle 1 time: 887
Cycle 2 time: 258
Cycle 0 time: 16
RW cycle time: 1161
Cycle 1 time: 719
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 980
Cycle 1 time: 850
Cycle 2 time: 238
Cycle 0 time: 21
RW cycle time: 1109
Cycle 1 time: 862
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1123
Cycle 1 time: 682
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 946
Cycle 1 time: 894
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1157
Cycle 1 time: 910
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1166
Cycle 1 time: 699
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 963
Cycle 1 time: 810
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1081
Cycle 1 time: 764
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1021
Cycle 1 time: 800
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1056
clock 3060626 ms | mcu 0 | user time 636 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 64901 | nb_rw_cycle_counter 21633 | nb_inter_pic_trame_counter 64900
Cycle 1 time: 642
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 897
Cycle 1 time: 773
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 664
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 921
Cycle 1 time: 1007
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 1276
Cycle 1 time: 630
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 894
Cycle 1 time: 817
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1077
Cycle 1 time: 719
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 985
Cycle 1 time: 825
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1084
Cycle 1 time: 883
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1142
Cycle 1 time: 815
Cycle 2 time: 266
Cycle 0 time: 18
RW cycle time: 1099
Cycle 1 time: 707
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 966
Cycle 1 time: 963
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1221
Cycle 1 time: 862
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 646
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 910
Cycle 1 time: 952
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 1220
Cycle 1 time: 693
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 942
Cycle 1 time: 930
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1186
Cycle 1 time: 611
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 868
Cycle 1 time: 964
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1220
clock 3062650 ms | mcu 0 | user time 822 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 64958 | nb_rw_cycle_counter 21652 | nb_inter_pic_trame_counter 64957
Cycle 1 time: 828
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1080
Cycle 1 time: 988
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1249
Cycle 1 time: 789
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1048
Cycle 1 time: 792
Cycle 2 time: 288
Cycle 0 time: 15
RW cycle time: 1095
Cycle 1 time: 764
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1018
Cycle 1 time: 795
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1050
Cycle 1 time: 983
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1240
Cycle 1 time: 873
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1127
Cycle 1 time: 654
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 917
Cycle 1 time: 925
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1183
Cycle 1 time: 795
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 532
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 793
Cycle 1 time: 869
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1127
Cycle 1 time: 823
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1078
Cycle 1 time: 694
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 953
Cycle 1 time: 686
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 945
Cycle 1 time: 754
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1016
Cycle 1 time: 948
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1218
Cycle 1 time: 856
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1111
clock 3064685 ms | mcu 0 | user time 863 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 65015 | nb_rw_cycle_counter 21671 | nb_inter_pic_trame_counter 65014
Cycle 1 time: 869
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 857
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 802
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1062
Cycle 1 time: 892
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1151
Cycle 1 time: 645
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 909
Cycle 1 time: 687
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 949
Cycle 1 time: 901
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1159
Cycle 1 time: 954
Cycle 2 time: 274
Cycle 0 time: 18
RW cycle time: 1246
Cycle 1 time: 963
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1229
Cycle 1 time: 942
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1197
Cycle 1 time: 948
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1215
Cycle 1 time: 681
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 948
Cycle 1 time: 861
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 904
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1167
Cycle 1 time: 842
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1114
Cycle 1 time: 912
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1172
Cycle 1 time: 763
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1024
Cycle 1 time: 922
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1184
clock 3066696 ms | mcu 0 | user time 899 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 65069 | nb_rw_cycle_counter 21689 | nb_inter_pic_trame_counter 65068
Cycle 1 time: 906
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1152
Cycle 1 time: 805
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1069
Cycle 1 time: 605
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 863
Cycle 1 time: 762
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1030
Cycle 1 time: 854
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1121
Cycle 1 time: 905
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1166
Cycle 1 time: 997
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1258
Cycle 1 time: 829
Cycle 2 time: 253
Cycle 0 time: 23
RW cycle time: 1105
Cycle 1 time: 817
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1076
Cycle 1 time: 705
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 960
Cycle 1 time: 932
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1194
Cycle 1 time: 686
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 949
Cycle 1 time: 621
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 888
Cycle 1 time: 844
Cycle 2 time: 342
Cycle 0 time: 24
RW cycle time: 1210
Cycle 1 time: 628
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 892
Cycle 1 time: 969
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 1235
Cycle 1 time: 671
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 936
Cycle 1 time: 632
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 895
Cycle 1 time: 620
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 887
Cycle 1 time: 782
clock 3068699 ms | mcu 0 | user time 253 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 65127 | nb_rw_cycle_counter 21708 | nb_inter_pic_trame_counter 65126
Cycle 2 time: 259
Cycle 0 time: 15
RW cycle time: 1056
Cycle 1 time: 948
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1205
Cycle 1 time: 955
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1212
Cycle 1 time: 822
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1091
Cycle 1 time: 861
Cycle 2 time: 235
Cycle 0 time: 22
RW cycle time: 1118
Cycle 1 time: 865
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1122
Cycle 1 time: 714
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 975
Cycle 1 time: 657
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 926
Cycle 1 time: 675
Cycle 2 time: 269
Cycle 0 time: 20
RW cycle time: 964
Cycle 1 time: 736
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 1006
Cycle 1 time: 962
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1229
Cycle 1 time: 888
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1154
Cycle 1 time: 987
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1253
Cycle 1 time: 1092
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 1364
Cycle 1 time: 951
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1206
Cycle 1 time: 911
Cycle 2 time: 280
Cycle 0 time: 19
RW cycle time: 1210
Cycle 1 time: 764
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 1034
Cycle 1 time: 662
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 918
Cycle 1 time: 610
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 873
clock 3070778 ms | mcu 0 | user time 918 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 65183 | nb_rw_cycle_counter 21727 | nb_inter_pic_trame_counter 65182
Cycle 1 time: 924
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1186
Cycle 1 time: 785
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1052
Cycle 1 time: 963
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1228
Cycle 1 time: 989
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1259
Cycle 1 time: 976
Cycle 2 time: 252
Cycle 0 time: 23
RW cycle time: 1251
Cycle 1 time: 705
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 976
Cycle 1 time: 643
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 905
Cycle 1 time: 889
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 1073
Cycle 2 time: 257
Cycle 0 time: 22
RW cycle time: 1352
Cycle 1 time: 675
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 947
Cycle 1 time: 580
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 846
Cycle 1 time: 829
Cycle 2 time: 258
Cycle 0 time: 18
RW cycle time: 1105
Cycle 1 time: 950
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1217
Cycle 1 time: 888
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1156
Cycle 1 time: 626
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 893
Cycle 1 time: 865
Cycle 2 time: 254
Cycle 0 time: 18
RW cycle time: 1137
Cycle 1 time: 879
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1144
Cycle 1 time: 937
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1198
Cycle 1 time: 673
clock 3072779 ms | mcu 0 | user time 249 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 65238 | nb_rw_cycle_counter 21745 | nb_inter_pic_trame_counter 65237
Cycle 2 time: 256
Cycle 0 time: 14
RW cycle time: 943
Cycle 1 time: 632
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 901
Cycle 1 time: 696
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 963
Cycle 1 time: 668
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 939
Cycle 1 time: 562
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 825
Cycle 1 time: 857
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 725
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 984
Cycle 1 time: 657
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 919
Cycle 1 time: 909
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 903
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1170
Cycle 1 time: 647
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 909
Cycle 1 time: 719
Cycle 2 time: 288
Cycle 0 time: 16
RW cycle time: 1023
Cycle 1 time: 724
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 994
Cycle 1 time: 695
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 939
Cycle 1 time: 649
Cycle 2 time: 251
Cycle 0 time: 21
RW cycle time: 921
Cycle 1 time: 564
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 825
Cycle 1 time: 855
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1118
Cycle 1 time: 607
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 875
Cycle 1 time: 824
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1087
Cycle 1 time: 869
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1134
Cycle 1 time: 831
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1086
clock 3074839 ms | mcu 0 | user time 690 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 65300 | nb_rw_cycle_counter 21766 | nb_inter_pic_trame_counter 65299
Cycle 1 time: 696
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 952
Cycle 1 time: 647
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 906
Cycle 1 time: 635
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 897
Cycle 1 time: 615
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 880
Cycle 1 time: 677
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 937
Cycle 1 time: 798
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1063
Cycle 1 time: 1022
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 1268
Cycle 1 time: 749
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1012
Cycle 1 time: 769
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1031
Cycle 1 time: 710
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 969
Cycle 1 time: 788
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1048
Cycle 1 time: 897
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1161
Cycle 1 time: 721
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 975
Cycle 1 time: 818
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1083
Cycle 1 time: 966
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1224
Cycle 1 time: 846
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1098
Cycle 1 time: 992
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1250
Cycle 1 time: 845
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1099
Cycle 1 time: 635
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 889
Cycle 1 time: 925
clock 3076860 ms | mcu 0 | user time 235 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 65358 | nb_rw_cycle_counter 21785 | nb_inter_pic_trame_counter 65357
Cycle 2 time: 242
Cycle 0 time: 14
RW cycle time: 1181
Cycle 1 time: 824
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1085
Cycle 1 time: 762
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1023
Cycle 1 time: 885
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1144
Cycle 1 time: 687
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 948
Cycle 1 time: 777
Cycle 2 time: 268
Cycle 0 time: 17
RW cycle time: 1062
Cycle 1 time: 907
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1165
Cycle 1 time: 915
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1171
Cycle 1 time: 899
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1166
Cycle 1 time: 683
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 948
Cycle 1 time: 687
Cycle 2 time: 244
Cycle 0 time: 23
RW cycle time: 954
Cycle 1 time: 746
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1010
Cycle 1 time: 830
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1091
Cycle 1 time: 855
Cycle 2 time: 263
Cycle 0 time: 20
RW cycle time: 1138
Cycle 1 time: 836
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1099
Cycle 1 time: 930
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1186
Cycle 1 time: 727
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 988
Cycle 1 time: 599
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 858
Cycle 1 time: 872
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1127
Cycle 1 time: 687
clock 3078871 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 65415 | nb_rw_cycle_counter 21804 | nb_inter_pic_trame_counter 65414
Cycle 2 time: 245
Cycle 0 time: 14
RW cycle time: 946
Cycle 1 time: 697
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 959
Cycle 1 time: 728
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 995
Cycle 1 time: 782
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1044
Cycle 1 time: 618
Cycle 2 time: 247
Cycle 0 time: 23
RW cycle time: 888
Cycle 1 time: 730
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 990
Cycle 1 time: 580
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 847
Cycle 1 time: 668
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 933
Cycle 1 time: 684
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 941
Cycle 1 time: 741
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1000
Cycle 1 time: 803
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1068
Cycle 1 time: 830
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1092
Cycle 1 time: 788
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1050
Cycle 1 time: 697
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 956
Cycle 1 time: 822
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1087
Cycle 1 time: 889
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1151
Cycle 1 time: 1063
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1322
Cycle 1 time: 885
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1148
Cycle 1 time: 975
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1236
Cycle 1 time: 854
Cycle 2 time: 257
Cycle 0 time: 17
RW cycle time: 1128
clock 3080911 ms | mcu 0 | user time 549 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 65474 | nb_rw_cycle_counter 21824 | nb_inter_pic_trame_counter 65473
Cycle 1 time: 556
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 818
Cycle 1 time: 712
Cycle 2 time: 256
Cycle 0 time: 16
RW cycle time: 984
Cycle 1 time: 649
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 916
Cycle 1 time: 735
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 996
Cycle 1 time: 679
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 939
Cycle 1 time: 742
Cycle 2 time: 255
Cycle 0 time: 17
RW cycle time: 1014
Cycle 1 time: 960
Cycle 2 time: 264
Cycle 0 time: 17
RW cycle time: 1241
Cycle 1 time: 757
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1026
Cycle 1 time: 738
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 997
Cycle 1 time: 915
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1177
Cycle 1 time: 685
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 945
Cycle 1 time: 681
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 951
Cycle 1 time: 641
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 900
Cycle 1 time: 708
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 963
Cycle 1 time: 739
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 999
Cycle 1 time: 723
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 984
Cycle 1 time: 637
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 889
Cycle 1 time: 922
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1185
Cycle 1 time: 767
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1029
Cycle 1 time: 638
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 895
clock 3082924 ms | mcu 0 | user time 826 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 65534 | nb_rw_cycle_counter 21844 | nb_inter_pic_trame_counter 65533
Cycle 1 time: 832
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1087
Cycle 1 time: 863
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1122
Cycle 1 time: 855
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 645
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 910
Cycle 1 time: 803
Cycle 2 time: 250
Cycle 0 time: 15
RW cycle time: 1068
Cycle 1 time: 815
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1067
Cycle 1 time: 798
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1058
Cycle 1 time: 1001
Cycle 2 time: 258
Cycle 0 time: 16
RW cycle time: 1275
Cycle 1 time: 776
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1038
Cycle 1 time: 571
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 833
Cycle 1 time: 736
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1000
Cycle 1 time: 863
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 787
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1051
Cycle 1 time: 1050
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1308
Cycle 1 time: 929
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1186
Cycle 1 time: 717
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 968
Cycle 1 time: 745
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1005
Cycle 1 time: 706
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 962
Cycle 1 time: 752
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1011
clock 3084958 ms | mcu 0 | user time 979 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 65591 | nb_rw_cycle_counter 21863 | nb_inter_pic_trame_counter 65590
Cycle 1 time: 985
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1240
Cycle 1 time: 956
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1211
Cycle 1 time: 741
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 992
Cycle 1 time: 749
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1004
Cycle 1 time: 910
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 964
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1228
Cycle 1 time: 838
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1100
Cycle 1 time: 825
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1084
Cycle 1 time: 712
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 964
Cycle 1 time: 650
Cycle 2 time: 251
Cycle 0 time: 15
RW cycle time: 916
Cycle 1 time: 883
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1147
Cycle 1 time: 938
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1197
Cycle 1 time: 737
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 987
Cycle 1 time: 642
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 898
Cycle 1 time: 416
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 672
Cycle 1 time: 848
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 954
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1207
Cycle 1 time: 697
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 953
Cycle 1 time: 640
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 899
Cycle 1 time: 739
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 996
clock 3087031 ms | mcu 0 | user time 739 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 65651 | nb_rw_cycle_counter 21883 | nb_inter_pic_trame_counter 65650
Cycle 1 time: 746
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 998
Cycle 1 time: 560
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 822
Cycle 1 time: 967
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1223
Cycle 1 time: 922
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 773
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1031
Cycle 1 time: 663
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 917
Cycle 1 time: 712
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 965
Cycle 1 time: 661
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 921
Cycle 1 time: 894
Cycle 2 time: 256
Cycle 0 time: 17
RW cycle time: 1167
Cycle 1 time: 863
Cycle 2 time: 263
Cycle 0 time: 16
RW cycle time: 1142
Cycle 1 time: 1019
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1274
Cycle 1 time: 867
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1123
Cycle 1 time: 778
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1030
Cycle 1 time: 802
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1058
Cycle 1 time: 852
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1113
Cycle 1 time: 809
Cycle 2 time: 264
Cycle 0 time: 17
RW cycle time: 1090
Cycle 1 time: 838
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1100
Cycle 1 time: 796
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1063
Cycle 1 time: 697
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 965
clock 3089062 ms | mcu 0 | user time 866 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 65708 | nb_rw_cycle_counter 21902 | nb_inter_pic_trame_counter 65707
Cycle 1 time: 872
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1133
Cycle 1 time: 697
Cycle 2 time: 228
Cycle 0 time: 22
RW cycle time: 947
Cycle 1 time: 775
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1028
Cycle 1 time: 672
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 932
Cycle 1 time: 702
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 961
Cycle 1 time: 874
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1132
Cycle 1 time: 586
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 851
Cycle 1 time: 910
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1179
Cycle 1 time: 630
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 888
Cycle 1 time: 705
Cycle 2 time: 233
Cycle 0 time: 20
RW cycle time: 958
Cycle 1 time: 713
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 971
Cycle 1 time: 624
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 886
Cycle 1 time: 740
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 998
Cycle 1 time: 745
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1006
Cycle 1 time: 665
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 932
Cycle 1 time: 819
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 1092
Cycle 1 time: 645
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 903
Cycle 1 time: 769
Cycle 2 time: 251
Cycle 0 time: 21
RW cycle time: 1041
Cycle 1 time: 671
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 933
Cycle 1 time: 622
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 880
Cycle 1 time: 643
Cycle 2 time: 256
Cycle 0 time: 19
RW cycle time: 918
clock 3091093 ms | mcu 0 | user time 598 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 65771 | nb_rw_cycle_counter 21923 | nb_inter_pic_trame_counter 65770
Cycle 1 time: 605
Cycle 2 time: 235
Cycle 0 time: 20
RW cycle time: 860
Cycle 1 time: 759
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1016
Cycle 1 time: 566
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 831
Cycle 1 time: 740
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1002
Cycle 1 time: 676
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 939
Cycle 1 time: 836
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1098
Cycle 1 time: 688
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 951
Cycle 1 time: 787
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 1059
Cycle 1 time: 796
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1059
Cycle 1 time: 909
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1174
Cycle 1 time: 900
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1159
Cycle 1 time: 827
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1089
Cycle 1 time: 636
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 897
Cycle 1 time: 707
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 975
Cycle 1 time: 670
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 931
Cycle 1 time: 638
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 900
Cycle 1 time: 610
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 870
Cycle 1 time: 858
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1123
Cycle 1 time: 677
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 935
Cycle 1 time: 782
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1039
clock 3093093 ms | mcu 0 | user time 695 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 65831 | nb_rw_cycle_counter 21943 | nb_inter_pic_trame_counter 65830
Cycle 1 time: 702
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 959
Cycle 1 time: 859
Cycle 2 time: 247
Cycle 0 time: 15
RW cycle time: 1121
Cycle 1 time: 679
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 935
Cycle 1 time: 871
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1124
Cycle 1 time: 807
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1065
Cycle 1 time: 540
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 801
Cycle 1 time: 766
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 1032
Cycle 1 time: 889
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1153
Cycle 1 time: 779
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1036
Cycle 1 time: 692
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 952
Cycle 1 time: 735
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 995
Cycle 1 time: 746
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1008
Cycle 1 time: 569
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 837
Cycle 1 time: 799
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 837
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1093
Cycle 1 time: 817
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1075
Cycle 1 time: 552
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 800
Cycle 1 time: 649
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 905
Cycle 1 time: 744
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1003
Cycle 1 time: 742
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1004
Cycle 1 time: 635
clock 3095106 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 65892 | nb_rw_cycle_counter 21963 | nb_inter_pic_trame_counter 65891
Cycle 2 time: 242
Cycle 0 time: 14
RW cycle time: 891
Cycle 1 time: 680
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 937
Cycle 1 time: 602
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 861
Cycle 1 time: 772
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1033
Cycle 1 time: 694
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 959
Cycle 1 time: 885
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1145
Cycle 1 time: 534
Cycle 2 time: 237
Cycle 0 time: 21
RW cycle time: 792
Cycle 1 time: 596
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 855
Cycle 1 time: 531
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 793
Cycle 1 time: 702
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 956
Cycle 1 time: 678
Cycle 2 time: 254
Cycle 0 time: 20
RW cycle time: 952
Cycle 1 time: 803
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1066
Cycle 1 time: 652
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 915
Cycle 1 time: 642
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 906
Cycle 1 time: 725
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 988
Cycle 1 time: 699
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 960
Cycle 1 time: 965
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1222
Cycle 1 time: 741
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1004
Cycle 1 time: 606
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 874
Cycle 1 time: 858
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1120
Cycle 1 time: 796
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1056
clock 3097116 ms | mcu 0 | user time 682 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 65954 | nb_rw_cycle_counter 21984 | nb_inter_pic_trame_counter 65953
Cycle 1 time: 688
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 943
Cycle 1 time: 860
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1122
Cycle 1 time: 727
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 989
Cycle 1 time: 963
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1225
Cycle 1 time: 620
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 884
Cycle 1 time: 685
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 942
Cycle 1 time: 629
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 889
Cycle 1 time: 705
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 953
Cycle 1 time: 628
Cycle 2 time: 254
Cycle 0 time: 18
RW cycle time: 900
Cycle 1 time: 665
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 927
Cycle 1 time: 914
Cycle 2 time: 248
Cycle 0 time: 15
RW cycle time: 1177
Cycle 1 time: 919
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 965
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1227
Cycle 1 time: 940
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1200
Cycle 1 time: 1034
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1294
Cycle 1 time: 859
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 721
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 977
Cycle 1 time: 984
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1255
Cycle 1 time: 821
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1082
clock 3099164 ms | mcu 0 | user time 899 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 66011 | nb_rw_cycle_counter 22003 | nb_inter_pic_trame_counter 66010
Cycle 1 time: 905
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1158
Cycle 1 time: 858
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 963
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1225
Cycle 1 time: 918
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 978
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1233
Cycle 1 time: 878
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 1139
Cycle 1 time: 914
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 971
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 916
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 903
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1163
Cycle 1 time: 951
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1209
Cycle 1 time: 972
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1230
Cycle 1 time: 595
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 852
Cycle 1 time: 803
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 616
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 878
Cycle 1 time: 628
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 891
Cycle 1 time: 887
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 1154
Cycle 1 time: 767
Cycle 2 time: 253
Cycle 0 time: 21
RW cycle time: 1041
Cycle 1 time: 763
clock 3101186 ms | mcu 0 | user time 245 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 66066 | nb_rw_cycle_counter 22021 | nb_inter_pic_trame_counter 66065
Cycle 2 time: 252
Cycle 0 time: 14
RW cycle time: 1029
Cycle 1 time: 817
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 983
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1237
Cycle 1 time: 752
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1017
Cycle 1 time: 897
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1153
Cycle 1 time: 797
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1063
Cycle 1 time: 733
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 996
Cycle 1 time: 642
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 897
Cycle 1 time: 737
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 997
Cycle 1 time: 733
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 997
Cycle 1 time: 771
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1041
Cycle 1 time: 753
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1017
Cycle 1 time: 684
Cycle 2 time: 254
Cycle 0 time: 18
RW cycle time: 956
Cycle 1 time: 674
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 935
Cycle 1 time: 957
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1227
Cycle 1 time: 725
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 981
Cycle 1 time: 915
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 614
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 873
Cycle 1 time: 776
Cycle 2 time: 319
Cycle 0 time: 19
RW cycle time: 1114
Cycle 1 time: 708
Cycle 2 time: 248
Cycle 0 time: 24
RW cycle time: 980
clock 3103242 ms | mcu 0 | user time 819 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 66125 | nb_rw_cycle_counter 22041 | nb_inter_pic_trame_counter 66124
Cycle 1 time: 825
Cycle 2 time: 268
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 755
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1016
Cycle 1 time: 706
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 958
Cycle 1 time: 630
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 884
Cycle 1 time: 764
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1034
Cycle 1 time: 615
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 872
Cycle 1 time: 601
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 866
Cycle 1 time: 765
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1029
Cycle 1 time: 694
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 954
Cycle 1 time: 659
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 923
Cycle 1 time: 740
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 994
Cycle 1 time: 693
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 953
Cycle 1 time: 790
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1047
Cycle 1 time: 680
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 935
Cycle 1 time: 644
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 911
Cycle 1 time: 668
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 934
Cycle 1 time: 795
Cycle 2 time: 259
Cycle 0 time: 16
RW cycle time: 1070
Cycle 1 time: 846
Cycle 2 time: 238
Cycle 0 time: 21
RW cycle time: 1105
Cycle 1 time: 666
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 926
Cycle 1 time: 706
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 968
Cycle 1 time: 728
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 990
clock 3105275 ms | mcu 0 | user time 675 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 66188 | nb_rw_cycle_counter 22062 | nb_inter_pic_trame_counter 66187
Cycle 1 time: 681
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 944
Cycle 1 time: 684
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 956
Cycle 1 time: 694
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 960
Cycle 1 time: 691
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 954
Cycle 1 time: 737
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1003
Cycle 1 time: 796
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1052
Cycle 1 time: 920
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1188
Cycle 1 time: 1028
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1292
Cycle 1 time: 778
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1039
Cycle 1 time: 863
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 746
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1010
Cycle 1 time: 569
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 831
Cycle 1 time: 690
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 956
Cycle 1 time: 714
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 972
Cycle 1 time: 817
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1073
Cycle 1 time: 629
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 893
Cycle 1 time: 911
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1171
Cycle 1 time: 797
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1056
Cycle 1 time: 861
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 948
clock 3107285 ms | mcu 0 | user time 252 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 66246 | nb_rw_cycle_counter 22081 | nb_inter_pic_trame_counter 66245
Cycle 2 time: 259
Cycle 0 time: 14
RW cycle time: 1221
Cycle 1 time: 831
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1090
Cycle 1 time: 801
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1064
Cycle 1 time: 845
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1104
Cycle 1 time: 749
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1008
Cycle 1 time: 860
Cycle 2 time: 254
Cycle 0 time: 17
RW cycle time: 1131
Cycle 1 time: 729
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 989
Cycle 1 time: 782
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 985
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1245
Cycle 1 time: 919
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 840
Cycle 2 time: 254
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 879
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1141
Cycle 1 time: 909
Cycle 2 time: 261
Cycle 0 time: 16
RW cycle time: 1186
Cycle 1 time: 612
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 869
Cycle 1 time: 737
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 986
Cycle 1 time: 862
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1124
Cycle 1 time: 902
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1163
Cycle 1 time: 1021
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1280
Cycle 1 time: 698
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 959
clock 3109352 ms | mcu 0 | user time 989 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 66302 | nb_rw_cycle_counter 22100 | nb_inter_pic_trame_counter 66301
Cycle 1 time: 995
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1246
Cycle 1 time: 829
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1089
Cycle 1 time: 747
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1001
Cycle 1 time: 778
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1030
Cycle 1 time: 802
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 915
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1167
Cycle 1 time: 890
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1152
Cycle 1 time: 1114
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1363
Cycle 1 time: 896
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1151
Cycle 1 time: 819
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1079
Cycle 1 time: 943
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1200
Cycle 1 time: 854
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 814
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1073
Cycle 1 time: 776
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 855
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 1094
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1354
Cycle 1 time: 872
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1132
Cycle 1 time: 764
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1024
clock 3111382 ms | mcu 0 | user time 898 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 66356 | nb_rw_cycle_counter 22118 | nb_inter_pic_trame_counter 66355
Cycle 1 time: 904
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1160
Cycle 1 time: 795
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 863
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1124
Cycle 1 time: 892
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1157
Cycle 1 time: 849
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 874
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 787
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1050
Cycle 1 time: 868
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1126
Cycle 1 time: 656
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 913
Cycle 1 time: 727
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 982
Cycle 1 time: 819
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1083
Cycle 1 time: 558
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 818
Cycle 1 time: 669
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 933
Cycle 1 time: 700
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 959
Cycle 1 time: 765
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1028
Cycle 1 time: 687
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 952
Cycle 1 time: 884
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1144
Cycle 1 time: 586
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 856
Cycle 1 time: 610
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 874
Cycle 1 time: 676
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 940
clock 3113405 ms | mcu 0 | user time 753 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 66416 | nb_rw_cycle_counter 22138 | nb_inter_pic_trame_counter 66415
Cycle 1 time: 759
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1023
Cycle 1 time: 901
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1166
Cycle 1 time: 611
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 864
Cycle 1 time: 755
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1014
Cycle 1 time: 671
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 930
Cycle 1 time: 929
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1186
Cycle 1 time: 964
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1219
Cycle 1 time: 610
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 866
Cycle 1 time: 761
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1019
Cycle 1 time: 924
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1184
Cycle 1 time: 510
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 763
Cycle 1 time: 743
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1004
Cycle 1 time: 823
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1084
Cycle 1 time: 818
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1082
Cycle 1 time: 633
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 891
Cycle 1 time: 745
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1005
Cycle 1 time: 557
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 813
Cycle 1 time: 755
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1022
Cycle 1 time: 845
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1114
Cycle 1 time: 790
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1057
clock 3115421 ms | mcu 0 | user time 611 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 66476 | nb_rw_cycle_counter 22158 | nb_inter_pic_trame_counter 66475
Cycle 1 time: 618
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 869
Cycle 1 time: 692
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 956
Cycle 1 time: 677
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 934
Cycle 1 time: 860
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 680
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 943
Cycle 1 time: 896
Cycle 2 time: 263
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 813
Cycle 2 time: 261
Cycle 0 time: 18
RW cycle time: 1092
Cycle 1 time: 760
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1028
Cycle 1 time: 653
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 915
Cycle 1 time: 722
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 982
Cycle 1 time: 602
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 864
Cycle 1 time: 864
Cycle 2 time: 271
Cycle 0 time: 16
RW cycle time: 1151
Cycle 1 time: 806
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1068
Cycle 1 time: 662
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 925
Cycle 1 time: 636
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 898
Cycle 1 time: 740
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1001
Cycle 1 time: 633
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 898
Cycle 1 time: 799
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1063
Cycle 1 time: 610
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 871
Cycle 1 time: 581
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 840
Cycle 1 time: 734
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1002
clock 3117470 ms | mcu 0 | user time 507 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 66539 | nb_rw_cycle_counter 22179 | nb_inter_pic_trame_counter 66538
Cycle 1 time: 513
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 763
Cycle 1 time: 857
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1124
Cycle 1 time: 726
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 990
Cycle 1 time: 682
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 942
Cycle 1 time: 805
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1073
Cycle 1 time: 616
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 878
Cycle 1 time: 664
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 929
Cycle 1 time: 860
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 658
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 919
Cycle 1 time: 712
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 970
Cycle 1 time: 669
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 928
Cycle 1 time: 698
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 961
Cycle 1 time: 699
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 955
Cycle 1 time: 702
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 725
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 982
Cycle 1 time: 642
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 914
Cycle 1 time: 673
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 930
Cycle 1 time: 791
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1054
Cycle 1 time: 688
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 943
Cycle 1 time: 947
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1207
Cycle 1 time: 755
clock 3119472 ms | mcu 0 | user time 247 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 66600 | nb_rw_cycle_counter 22199 | nb_inter_pic_trame_counter 66599
Cycle 2 time: 254
Cycle 0 time: 14
RW cycle time: 1023
Cycle 1 time: 749
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1014
Cycle 1 time: 837
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1101
Cycle 1 time: 894
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1156
Cycle 1 time: 650
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 917
Cycle 1 time: 758
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 715
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 980
Cycle 1 time: 698
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 961
Cycle 1 time: 689
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 948
Cycle 1 time: 687
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 947
Cycle 1 time: 833
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1096
Cycle 1 time: 640
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 895
Cycle 1 time: 982
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1247
Cycle 1 time: 637
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 894
Cycle 1 time: 708
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 958
Cycle 1 time: 589
Cycle 2 time: 256
Cycle 0 time: 20
RW cycle time: 865
Cycle 1 time: 696
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 700
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 964
Cycle 1 time: 705
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 968
Cycle 1 time: 626
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 891
Cycle 1 time: 671
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 935
clock 3121526 ms | mcu 0 | user time 809 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 66662 | nb_rw_cycle_counter 22220 | nb_inter_pic_trame_counter 66661
Cycle 1 time: 815
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1079
Cycle 1 time: 854
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 657
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 912
Cycle 1 time: 949
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1209
Cycle 1 time: 691
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 656
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 917
Cycle 1 time: 706
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 961
Cycle 1 time: 844
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 820
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1077
Cycle 1 time: 732
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 986
Cycle 1 time: 980
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1243
Cycle 1 time: 647
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 908
Cycle 1 time: 639
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 899
Cycle 1 time: 709
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 954
Cycle 1 time: 667
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 920
Cycle 1 time: 922
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1181
Cycle 1 time: 774
Cycle 2 time: 248
Cycle 0 time: 23
RW cycle time: 1045
Cycle 1 time: 776
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1035
Cycle 1 time: 663
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 929
Cycle 1 time: 469
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 734
clock 3123527 ms | mcu 0 | user time 652 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 66722 | nb_rw_cycle_counter 22240 | nb_inter_pic_trame_counter 66721
Cycle 1 time: 658
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 912
Cycle 1 time: 736
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 993
Cycle 1 time: 873
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1131
Cycle 1 time: 939
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1198
Cycle 1 time: 957
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1211
Cycle 1 time: 825
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1085
Cycle 1 time: 766
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1021
Cycle 1 time: 578
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 840
Cycle 1 time: 599
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 864
Cycle 1 time: 643
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 906
Cycle 1 time: 639
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 907
Cycle 1 time: 796
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1055
Cycle 1 time: 670
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 932
Cycle 1 time: 829
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1086
Cycle 1 time: 825
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 1086
Cycle 1 time: 824
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1085
Cycle 1 time: 821
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1078
Cycle 1 time: 739
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 999
Cycle 1 time: 742
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1010
Cycle 1 time: 679
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 936
clock 3125559 ms | mcu 0 | user time 637 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 66782 | nb_rw_cycle_counter 22260 | nb_inter_pic_trame_counter 66781
Cycle 1 time: 644
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 901
Cycle 1 time: 702
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 963
Cycle 1 time: 642
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 900
Cycle 1 time: 687
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 943
Cycle 1 time: 775
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1035
Cycle 1 time: 795
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1058
Cycle 1 time: 684
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 954
Cycle 1 time: 764
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1022
Cycle 1 time: 647
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 912
Cycle 1 time: 725
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 988
Cycle 1 time: 770
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1037
Cycle 1 time: 711
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 973
Cycle 1 time: 709
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 952
Cycle 1 time: 810
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1066
Cycle 1 time: 827
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1087
Cycle 1 time: 770
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 707
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 964
Cycle 1 time: 771
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1034
Cycle 1 time: 856
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1106
Cycle 1 time: 1104
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1366
clock 3127628 ms | mcu 0 | user time 1032 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 66842 | nb_rw_cycle_counter 22280 | nb_inter_pic_trame_counter 66841
Cycle 1 time: 1038
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1290
Cycle 1 time: 738
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 994
Cycle 1 time: 843
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1101
Cycle 1 time: 630
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 888
Cycle 1 time: 808
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1071
Cycle 1 time: 699
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 967
Cycle 1 time: 992
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1253
Cycle 1 time: 816
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 926
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1185
Cycle 1 time: 1015
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1275
Cycle 1 time: 739
Cycle 2 time: 304
Cycle 0 time: 18
RW cycle time: 1061
Cycle 1 time: 662
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 923
Cycle 1 time: 761
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1025
Cycle 1 time: 676
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 931
Cycle 1 time: 867
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1121
Cycle 1 time: 742
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1007
Cycle 1 time: 742
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1010
Cycle 1 time: 802
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1064
Cycle 1 time: 550
Cycle 2 time: 228
Cycle 0 time: 15
RW cycle time: 793
Cycle 1 time: 917
clock 3129644 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 66900 | nb_rw_cycle_counter 22299 | nb_inter_pic_trame_counter 66899
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 1177
Cycle 1 time: 813
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1070
Cycle 1 time: 824
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1083
Cycle 1 time: 705
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 955
Cycle 1 time: 889
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1142
Cycle 1 time: 1044
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1303
Cycle 1 time: 553
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 817
Cycle 1 time: 626
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 886
Cycle 1 time: 740
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 999
Cycle 1 time: 649
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 919
Cycle 1 time: 877
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1133
Cycle 1 time: 672
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 924
Cycle 1 time: 645
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 909
Cycle 1 time: 614
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 871
Cycle 1 time: 673
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 929
Cycle 1 time: 690
Cycle 2 time: 256
Cycle 0 time: 17
RW cycle time: 963
Cycle 1 time: 893
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1155
Cycle 1 time: 807
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 779
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1042
Cycle 1 time: 731
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 985
Cycle 1 time: 693
clock 3131656 ms | mcu 0 | user time 254 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 66960 | nb_rw_cycle_counter 22319 | nb_inter_pic_trame_counter 66959
Cycle 2 time: 261
Cycle 0 time: 14
RW cycle time: 968
Cycle 1 time: 715
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 973
Cycle 1 time: 584
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 850
Cycle 1 time: 797
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1063
Cycle 1 time: 728
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 987
Cycle 1 time: 623
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 881
Cycle 1 time: 874
Cycle 2 time: 230
Cycle 0 time: 18
RW cycle time: 1122
Cycle 1 time: 699
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 671
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 933
Cycle 1 time: 686
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 950
Cycle 1 time: 686
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 955
Cycle 1 time: 724
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 985
Cycle 1 time: 731
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 992
Cycle 1 time: 849
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 753
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1012
Cycle 1 time: 732
Cycle 2 time: 249
Cycle 0 time: 15
RW cycle time: 996
Cycle 1 time: 975
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1234
Cycle 1 time: 884
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1143
Cycle 1 time: 700
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 962
Cycle 1 time: 694
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 952
Cycle 1 time: 662
Cycle 2 time: 243
clock 3133656 ms | mcu 0 | user time 15 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 67021 | nb_rw_cycle_counter 22340 | nb_inter_pic_trame_counter 67020
Cycle 0 time: 22
RW cycle time: 927
Cycle 1 time: 880
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1133
Cycle 1 time: 531
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 792
Cycle 1 time: 696
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 958
Cycle 1 time: 735
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 998
Cycle 1 time: 574
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 834
Cycle 1 time: 664
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 925
Cycle 1 time: 659
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 918
Cycle 1 time: 695
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 950
Cycle 1 time: 624
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 882
Cycle 1 time: 711
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 963
Cycle 1 time: 827
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1087
Cycle 1 time: 808
Cycle 2 time: 267
Cycle 0 time: 16
RW cycle time: 1091
Cycle 1 time: 716
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 972
Cycle 1 time: 803
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 916
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1172
Cycle 1 time: 659
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 921
Cycle 1 time: 816
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1084
Cycle 1 time: 677
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 938
Cycle 1 time: 862
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 561
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 822
clock 3135675 ms | mcu 0 | user time 570 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 67082 | nb_rw_cycle_counter 22360 | nb_inter_pic_trame_counter 67081
Cycle 1 time: 576
Cycle 2 time: 232
Cycle 0 time: 20
RW cycle time: 828
Cycle 1 time: 860
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1122
Cycle 1 time: 613
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 880
Cycle 1 time: 585
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 846
Cycle 1 time: 884
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1143
Cycle 1 time: 1060
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1322
Cycle 1 time: 696
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 959
Cycle 1 time: 749
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1006
Cycle 1 time: 667
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 930
Cycle 1 time: 641
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 910
Cycle 1 time: 848
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 563
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 818
Cycle 1 time: 697
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 963
Cycle 1 time: 783
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1043
Cycle 1 time: 745
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1009
Cycle 1 time: 689
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 943
Cycle 1 time: 646
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 910
Cycle 1 time: 644
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 909
Cycle 1 time: 693
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 961
Cycle 1 time: 699
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 961
Cycle 1 time: 633
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 891
clock 3137723 ms | mcu 0 | user time 587 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 67145 | nb_rw_cycle_counter 22381 | nb_inter_pic_trame_counter 67144
Cycle 1 time: 593
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 853
Cycle 1 time: 758
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1021
Cycle 1 time: 669
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 924
Cycle 1 time: 688
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 944
Cycle 1 time: 755
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1012
Cycle 1 time: 744
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1009
Cycle 1 time: 748
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1008
Cycle 1 time: 835
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1088
Cycle 1 time: 650
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 912
Cycle 1 time: 908
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1171
Cycle 1 time: 675
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 944
Cycle 1 time: 733
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 992
Cycle 1 time: 762
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1017
Cycle 1 time: 711
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 971
Cycle 1 time: 702
Cycle 2 time: 233
Cycle 0 time: 19
RW cycle time: 954
Cycle 1 time: 710
Cycle 2 time: 227
Cycle 0 time: 20
RW cycle time: 957
Cycle 1 time: 736
Cycle 2 time: 251
Cycle 0 time: 22
RW cycle time: 1009
Cycle 1 time: 799
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1069
Cycle 1 time: 805
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1074
Cycle 1 time: 568
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 827
Cycle 1 time: 746
clock 3139739 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 67206 | nb_rw_cycle_counter 22401 | nb_inter_pic_trame_counter 67205
Cycle 2 time: 249
Cycle 0 time: 14
RW cycle time: 1009
Cycle 1 time: 774
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1025
Cycle 1 time: 701
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 961
Cycle 1 time: 806
Cycle 2 time: 353
Cycle 0 time: 22
RW cycle time: 1181
Cycle 1 time: 707
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 966
Cycle 1 time: 681
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 943
Cycle 1 time: 769
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1035
Cycle 1 time: 669
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 922
Cycle 1 time: 628
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 887
Cycle 1 time: 815
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1068
Cycle 1 time: 898
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1160
Cycle 1 time: 741
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1000
Cycle 1 time: 800
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1059
Cycle 1 time: 578
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 835
Cycle 1 time: 866
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1122
Cycle 1 time: 749
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1010
Cycle 1 time: 699
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 957
Cycle 1 time: 668
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 932
Cycle 1 time: 748
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1002
Cycle 1 time: 680
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 946
Cycle 1 time: 891
clock 3141755 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 67266 | nb_rw_cycle_counter 22421 | nb_inter_pic_trame_counter 67265
Cycle 2 time: 250
Cycle 0 time: 14
RW cycle time: 1155
Cycle 1 time: 559
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 818
Cycle 1 time: 650
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 917
Cycle 1 time: 664
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 925
Cycle 1 time: 632
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 897
Cycle 1 time: 674
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 936
Cycle 1 time: 590
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 850
Cycle 1 time: 756
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1007
Cycle 1 time: 661
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 920
Cycle 1 time: 723
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 980
Cycle 1 time: 644
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 897
Cycle 1 time: 536
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 786
Cycle 1 time: 927
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 812
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1075
Cycle 1 time: 754
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1017
Cycle 1 time: 648
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 912
Cycle 1 time: 692
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 958
Cycle 1 time: 748
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 999
Cycle 1 time: 827
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1082
Cycle 1 time: 765
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1022
Cycle 1 time: 765
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 589
clock 3143760 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 67329 | nb_rw_cycle_counter 22442 | nb_inter_pic_trame_counter 67328
Cycle 2 time: 248
Cycle 0 time: 14
RW cycle time: 851
Cycle 1 time: 658
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 920
Cycle 1 time: 724
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 979
Cycle 1 time: 801
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1058
Cycle 1 time: 610
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 870
Cycle 1 time: 711
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 970
Cycle 1 time: 629
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 886
Cycle 1 time: 614
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 869
Cycle 1 time: 846
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1095
Cycle 1 time: 720
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 978
Cycle 1 time: 730
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 996
Cycle 1 time: 739
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 996
Cycle 1 time: 788
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1044
Cycle 1 time: 910
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1168
Cycle 1 time: 723
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 973
Cycle 1 time: 834
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 856
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 796
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1054
Cycle 1 time: 763
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1023
Cycle 1 time: 739
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1005
clock 3145768 ms | mcu 0 | user time 963 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 67388 | nb_rw_cycle_counter 22462 | nb_inter_pic_trame_counter 67387
Cycle 1 time: 969
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1221
Cycle 1 time: 982
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1240
Cycle 1 time: 743
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 1012
Cycle 1 time: 730
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 990
Cycle 1 time: 700
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 935
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1182
Cycle 1 time: 660
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 921
Cycle 1 time: 683
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 940
Cycle 1 time: 641
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 896
Cycle 1 time: 672
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 938
Cycle 1 time: 798
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1054
Cycle 1 time: 781
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 962
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1218
Cycle 1 time: 864
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 643
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 899
Cycle 1 time: 635
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 894
Cycle 1 time: 738
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 997
Cycle 1 time: 741
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1000
Cycle 1 time: 896
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1156
Cycle 1 time: 966
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1227
clock 3147837 ms | mcu 0 | user time 761 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 67448 | nb_rw_cycle_counter 22482 | nb_inter_pic_trame_counter 67447
Cycle 1 time: 767
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1022
Cycle 1 time: 646
Cycle 2 time: 253
Cycle 0 time: 24
RW cycle time: 923
Cycle 1 time: 831
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1097
Cycle 1 time: 706
Cycle 2 time: 225
Cycle 0 time: 17
RW cycle time: 948
Cycle 1 time: 712
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 962
Cycle 1 time: 691
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 956
Cycle 1 time: 962
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 609
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 865
Cycle 1 time: 768
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1032
Cycle 1 time: 758
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1014
Cycle 1 time: 654
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 908
Cycle 1 time: 856
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 694
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 948
Cycle 1 time: 829
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1089
Cycle 1 time: 720
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 980
Cycle 1 time: 865
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1122
Cycle 1 time: 713
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 965
Cycle 1 time: 862
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 790
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 959
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1215
clock 3149874 ms | mcu 0 | user time 572 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 67508 | nb_rw_cycle_counter 22502 | nb_inter_pic_trame_counter 67507
Cycle 1 time: 579
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 832
Cycle 1 time: 955
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1215
Cycle 1 time: 925
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 695
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 950
Cycle 1 time: 743
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1003
Cycle 1 time: 731
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 986
Cycle 1 time: 685
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 937
Cycle 1 time: 872
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1126
Cycle 1 time: 678
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 937
Cycle 1 time: 755
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1019
Cycle 1 time: 796
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 606
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 867
Cycle 1 time: 810
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1067
Cycle 1 time: 740
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1003
Cycle 1 time: 901
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 488
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 745
Cycle 1 time: 777
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 912
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 690
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 946
Cycle 1 time: 935
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1191
clock 3151931 ms | mcu 0 | user time 728 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 67568 | nb_rw_cycle_counter 22522 | nb_inter_pic_trame_counter 67567
Cycle 1 time: 734
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 984
Cycle 1 time: 746
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1012
Cycle 1 time: 941
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1194
Cycle 1 time: 613
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 867
Cycle 1 time: 890
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1142
Cycle 1 time: 853
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 921
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1177
Cycle 1 time: 773
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1033
Cycle 1 time: 638
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 897
Cycle 1 time: 743
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 999
Cycle 1 time: 740
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 996
Cycle 1 time: 686
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 942
Cycle 1 time: 853
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 924
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 1185
Cycle 1 time: 745
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 998
Cycle 1 time: 970
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1225
Cycle 1 time: 849
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 920
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 915
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1169
clock 3153985 ms | mcu 0 | user time 932 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 67625 | nb_rw_cycle_counter 22541 | nb_inter_pic_trame_counter 67624
Cycle 1 time: 938
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1191
Cycle 1 time: 755
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1006
Cycle 1 time: 693
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 952
Cycle 1 time: 902
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1157
Cycle 1 time: 857
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 986
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1242
Cycle 1 time: 825
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1077
Cycle 1 time: 829
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1095
Cycle 1 time: 768
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1023
Cycle 1 time: 893
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1146
Cycle 1 time: 941
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1198
Cycle 1 time: 676
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 933
Cycle 1 time: 863
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 797
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1053
Cycle 1 time: 904
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1166
Cycle 1 time: 761
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1017
Cycle 1 time: 961
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1221
Cycle 1 time: 681
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 949
Cycle 1 time: 880
Cycle 2 time: 257
Cycle 0 time: 18
RW cycle time: 1155
clock 3156023 ms | mcu 0 | user time 501 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 67682 | nb_rw_cycle_counter 22560 | nb_inter_pic_trame_counter 67681
Cycle 1 time: 507
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 760
Cycle 1 time: 678
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 941
Cycle 1 time: 595
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 859
Cycle 1 time: 835
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1096
Cycle 1 time: 848
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1113
Cycle 1 time: 851
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1107
Cycle 1 time: 690
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 949
Cycle 1 time: 724
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 985
Cycle 1 time: 763
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1022
Cycle 1 time: 701
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 963
Cycle 1 time: 699
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 954
Cycle 1 time: 588
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 848
Cycle 1 time: 806
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 663
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 922
Cycle 1 time: 699
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 953
Cycle 1 time: 676
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 935
Cycle 1 time: 820
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1076
Cycle 1 time: 815
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1075
Cycle 1 time: 590
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 850
Cycle 1 time: 710
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 955
Cycle 1 time: 678
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 934
clock 3158086 ms | mcu 0 | user time 759 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 67745 | nb_rw_cycle_counter 22581 | nb_inter_pic_trame_counter 67744
Cycle 1 time: 766
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1022
Cycle 1 time: 786
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1046
Cycle 1 time: 684
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 945
Cycle 1 time: 806
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 851
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 774
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1037
Cycle 1 time: 789
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1047
Cycle 1 time: 778
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 841
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1101
Cycle 1 time: 687
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 946
Cycle 1 time: 837
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1096
Cycle 1 time: 935
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1197
Cycle 1 time: 684
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 943
Cycle 1 time: 713
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 976
Cycle 1 time: 872
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1131
Cycle 1 time: 663
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 929
Cycle 1 time: 638
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 895
Cycle 1 time: 720
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 978
Cycle 1 time: 657
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 912
Cycle 1 time: 842
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1100
clock 3160149 ms | mcu 0 | user time 874 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 67805 | nb_rw_cycle_counter 22601 | nb_inter_pic_trame_counter 67804
Cycle 1 time: 881
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1141
Cycle 1 time: 549
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 817
Cycle 1 time: 614
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 877
Cycle 1 time: 921
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1178
Cycle 1 time: 757
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1021
Cycle 1 time: 826
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1083
Cycle 1 time: 713
Cycle 2 time: 254
Cycle 0 time: 17
RW cycle time: 984
Cycle 1 time: 883
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1143
Cycle 1 time: 949
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1204
Cycle 1 time: 784
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1045
Cycle 1 time: 576
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 833
Cycle 1 time: 861
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 844
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1103
Cycle 1 time: 629
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 892
Cycle 1 time: 570
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 827
Cycle 1 time: 711
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 965
Cycle 1 time: 766
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1031
Cycle 1 time: 747
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1010
Cycle 1 time: 714
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 967
Cycle 1 time: 649
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 909
Cycle 1 time: 717
clock 3162172 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 67866 | nb_rw_cycle_counter 22621 | nb_inter_pic_trame_counter 67865
Cycle 2 time: 245
Cycle 0 time: 14
RW cycle time: 976
Cycle 1 time: 825
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1084
Cycle 1 time: 841
Cycle 2 time: 254
Cycle 0 time: 20
RW cycle time: 1115
Cycle 1 time: 644
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 901
Cycle 1 time: 588
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 845
Cycle 1 time: 874
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1129
Cycle 1 time: 855
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 977
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1239
Cycle 1 time: 775
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1033
Cycle 1 time: 871
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1120
Cycle 1 time: 809
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1059
Cycle 1 time: 924
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 676
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 939
Cycle 1 time: 789
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 992
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1247
Cycle 1 time: 706
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 958
Cycle 1 time: 911
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 989
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1242
Cycle 1 time: 969
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1230
clock 3164207 ms | mcu 0 | user time 690 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 67922 | nb_rw_cycle_counter 22640 | nb_inter_pic_trame_counter 67921
Cycle 1 time: 696
Cycle 2 time: 261
Cycle 0 time: 16
RW cycle time: 973
Cycle 1 time: 768
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1031
Cycle 1 time: 716
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 974
Cycle 1 time: 584
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 848
Cycle 1 time: 696
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 963
Cycle 1 time: 622
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 884
Cycle 1 time: 678
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 938
Cycle 1 time: 738
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 753
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 842
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 684
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 944
Cycle 1 time: 765
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1029
Cycle 1 time: 538
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 799
Cycle 1 time: 906
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1162
Cycle 1 time: 925
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 792
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1054
Cycle 1 time: 930
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1181
Cycle 1 time: 855
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 884
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1144
Cycle 1 time: 881
Cycle 2 time: 274
Cycle 0 time: 17
RW cycle time: 1172
clock 3166250 ms | mcu 0 | user time 630 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 67982 | nb_rw_cycle_counter 22660 | nb_inter_pic_trame_counter 67981
Cycle 1 time: 636
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 890
Cycle 1 time: 695
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 953
Cycle 1 time: 588
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 846
Cycle 1 time: 811
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1070
Cycle 1 time: 1000
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1259
Cycle 1 time: 742
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1002
Cycle 1 time: 788
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1043
Cycle 1 time: 921
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 841
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1111
Cycle 1 time: 914
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1169
Cycle 1 time: 980
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1242
Cycle 1 time: 765
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1030
Cycle 1 time: 937
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1198
Cycle 1 time: 922
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 924
Cycle 2 time: 254
Cycle 0 time: 15
RW cycle time: 1193
Cycle 1 time: 977
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1230
Cycle 1 time: 895
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 923
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1174
clock 3168273 ms | mcu 0 | user time 926 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 68036 | nb_rw_cycle_counter 22678 | nb_inter_pic_trame_counter 68035
Cycle 1 time: 932
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 1182
Cycle 1 time: 804
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1052
Cycle 1 time: 925
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1184
Cycle 1 time: 915
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1166
Cycle 1 time: 1040
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1296
Cycle 1 time: 948
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1209
Cycle 1 time: 787
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1040
Cycle 1 time: 906
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 920
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 983
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1238
Cycle 1 time: 946
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1201
Cycle 1 time: 892
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1146
Cycle 1 time: 772
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1033
Cycle 1 time: 958
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1211
Cycle 1 time: 851
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1102
Cycle 1 time: 910
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1176
Cycle 1 time: 691
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 947
Cycle 1 time: 917
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1184
clock 3170354 ms | mcu 0 | user time 1018 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 68090 | nb_rw_cycle_counter 22696 | nb_inter_pic_trame_counter 68089
Cycle 1 time: 1025
Cycle 2 time: 227
Cycle 0 time: 17
RW cycle time: 1269
Cycle 1 time: 785
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 906
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1160
Cycle 1 time: 556
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 811
Cycle 1 time: 715
Cycle 2 time: 260
Cycle 0 time: 18
RW cycle time: 993
Cycle 1 time: 756
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1012
Cycle 1 time: 649
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 901
Cycle 1 time: 870
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 695
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 961
Cycle 1 time: 642
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 900
Cycle 1 time: 779
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1041
Cycle 1 time: 748
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1012
Cycle 1 time: 577
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 837
Cycle 1 time: 601
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 853
Cycle 1 time: 647
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 900
Cycle 1 time: 600
Cycle 2 time: 268
Cycle 0 time: 19
RW cycle time: 887
Cycle 1 time: 770
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1025
Cycle 1 time: 613
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 868
Cycle 1 time: 642
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 898
Cycle 1 time: 961
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1223
Cycle 1 time: 750
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1003
clock 3172391 ms | mcu 0 | user time 685 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 68153 | nb_rw_cycle_counter 22717 | nb_inter_pic_trame_counter 68152
Cycle 1 time: 691
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 944
Cycle 1 time: 903
Cycle 2 time: 295
Cycle 0 time: 19
RW cycle time: 1217
Cycle 1 time: 686
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 948
Cycle 1 time: 845
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 915
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 1184
Cycle 1 time: 743
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1000
Cycle 1 time: 880
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1135
Cycle 1 time: 812
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1072
Cycle 1 time: 836
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1102
Cycle 1 time: 639
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 898
Cycle 1 time: 823
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1078
Cycle 1 time: 816
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1076
Cycle 1 time: 908
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1170
Cycle 1 time: 848
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 755
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1011
Cycle 1 time: 683
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 948
Cycle 1 time: 726
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 979
Cycle 1 time: 740
Cycle 2 time: 254
Cycle 0 time: 18
RW cycle time: 1012
Cycle 1 time: 625
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 883
Cycle 1 time: 738
clock 3174407 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 68211 | nb_rw_cycle_counter 22736 | nb_inter_pic_trame_counter 68210
Cycle 2 time: 243
Cycle 0 time: 14
RW cycle time: 995
Cycle 1 time: 690
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 947
Cycle 1 time: 743
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 999
Cycle 1 time: 690
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 949
Cycle 1 time: 688
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 946
Cycle 1 time: 663
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 921
Cycle 1 time: 581
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 841
Cycle 1 time: 581
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 836
Cycle 1 time: 711
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 963
Cycle 1 time: 932
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1183
Cycle 1 time: 887
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1146
Cycle 1 time: 1017
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1278
Cycle 1 time: 678
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 935
Cycle 1 time: 742
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1003
Cycle 1 time: 754
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1010
Cycle 1 time: 675
Cycle 2 time: 254
Cycle 0 time: 17
RW cycle time: 946
Cycle 1 time: 627
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 894
Cycle 1 time: 886
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1150
Cycle 1 time: 759
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1020
Cycle 1 time: 887
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1143
Cycle 1 time: 758
clock 3176421 ms | mcu 0 | user time 247 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 68271 | nb_rw_cycle_counter 22756 | nb_inter_pic_trame_counter 68270
Cycle 2 time: 254
Cycle 0 time: 14
RW cycle time: 1026
Cycle 1 time: 724
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 991
Cycle 1 time: 873
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1127
Cycle 1 time: 854
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 835
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 679
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 934
Cycle 1 time: 726
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 984
Cycle 1 time: 714
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 973
Cycle 1 time: 783
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1042
Cycle 1 time: 722
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 983
Cycle 1 time: 661
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 922
Cycle 1 time: 825
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1087
Cycle 1 time: 749
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1009
Cycle 1 time: 732
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 996
Cycle 1 time: 802
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1066
Cycle 1 time: 700
Cycle 2 time: 255
Cycle 0 time: 23
RW cycle time: 978
Cycle 1 time: 585
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 847
Cycle 1 time: 735
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 995
Cycle 1 time: 818
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1085
Cycle 1 time: 897
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1159
clock 3178457 ms | mcu 0 | user time 944 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 68330 | nb_rw_cycle_counter 22776 | nb_inter_pic_trame_counter 68329
Cycle 1 time: 950
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1210
Cycle 1 time: 904
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 793
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1055
Cycle 1 time: 790
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1054
Cycle 1 time: 524
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 787
Cycle 1 time: 690
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 816
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1081
Cycle 1 time: 916
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1179
Cycle 1 time: 679
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 943
Cycle 1 time: 626
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 886
Cycle 1 time: 907
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1166
Cycle 1 time: 692
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 951
Cycle 1 time: 841
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 915
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1173
Cycle 1 time: 801
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1064
Cycle 1 time: 791
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1053
Cycle 1 time: 793
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 855
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 798
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1060
Cycle 1 time: 762
clock 3180467 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 68388 | nb_rw_cycle_counter 22795 | nb_inter_pic_trame_counter 68387
Cycle 2 time: 244
Cycle 0 time: 14
RW cycle time: 1020
Cycle 1 time: 812
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1068
Cycle 1 time: 744
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1002
Cycle 1 time: 741
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 995
Cycle 1 time: 708
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 950
Cycle 1 time: 944
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1199
Cycle 1 time: 756
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1019
Cycle 1 time: 803
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1070
Cycle 1 time: 804
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1074
Cycle 1 time: 894
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1151
Cycle 1 time: 730
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 991
Cycle 1 time: 800
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1055
Cycle 1 time: 804
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1064
Cycle 1 time: 751
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1015
Cycle 1 time: 613
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 867
Cycle 1 time: 927
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1188
Cycle 1 time: 771
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1030
Cycle 1 time: 746
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1008
Cycle 1 time: 632
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 892
Cycle 1 time: 681
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 939
clock 3182502 ms | mcu 0 | user time 756 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 68447 | nb_rw_cycle_counter 22815 | nb_inter_pic_trame_counter 68446
Cycle 1 time: 762
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1022
Cycle 1 time: 768
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1028
Cycle 1 time: 821
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1078
Cycle 1 time: 710
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 965
Cycle 1 time: 827
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1089
Cycle 1 time: 805
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 711
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 966
Cycle 1 time: 728
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 989
Cycle 1 time: 788
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1053
Cycle 1 time: 736
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 993
Cycle 1 time: 807
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1073
Cycle 1 time: 901
Cycle 2 time: 258
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 878
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1138
Cycle 1 time: 845
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 848
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 687
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 945
Cycle 1 time: 740
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1004
Cycle 1 time: 1010
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1271
Cycle 1 time: 694
Cycle 2 time: 247
Cycle 0 time: 25
RW cycle time: 966
clock 3184526 ms | mcu 0 | user time 970 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 68504 | nb_rw_cycle_counter 22834 | nb_inter_pic_trame_counter 68503
Cycle 1 time: 977
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1237
Cycle 1 time: 772
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1035
Cycle 1 time: 855
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1118
Cycle 1 time: 709
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 971
Cycle 1 time: 624
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 886
Cycle 1 time: 748
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1013
Cycle 1 time: 515
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 778
Cycle 1 time: 647
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 911
Cycle 1 time: 666
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 928
Cycle 1 time: 739
Cycle 2 time: 277
Cycle 0 time: 18
RW cycle time: 1034
Cycle 1 time: 583
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 842
Cycle 1 time: 735
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 996
Cycle 1 time: 844
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1115
Cycle 1 time: 742
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 995
Cycle 1 time: 747
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1010
Cycle 1 time: 679
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 940
Cycle 1 time: 910
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1178
Cycle 1 time: 838
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1092
Cycle 1 time: 687
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 945
Cycle 1 time: 645
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 902
Cycle 1 time: 681
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 943
clock 3186595 ms | mcu 0 | user time 791 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 68567 | nb_rw_cycle_counter 22855 | nb_inter_pic_trame_counter 68566
Cycle 1 time: 798
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1055
Cycle 1 time: 683
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 949
Cycle 1 time: 667
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 931
Cycle 1 time: 801
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1062
Cycle 1 time: 688
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 945
Cycle 1 time: 623
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 883
Cycle 1 time: 735
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 994
Cycle 1 time: 646
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 900
Cycle 1 time: 908
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1166
Cycle 1 time: 1081
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1340
Cycle 1 time: 964
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1217
Cycle 1 time: 994
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1249
Cycle 1 time: 705
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 969
Cycle 1 time: 704
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 966
Cycle 1 time: 600
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 856
Cycle 1 time: 595
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 855
Cycle 1 time: 605
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 866
Cycle 1 time: 604
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 864
Cycle 1 time: 839
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1099
Cycle 1 time: 898
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1162
clock 3188630 ms | mcu 0 | user time 805 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 68627 | nb_rw_cycle_counter 22875 | nb_inter_pic_trame_counter 68626
Cycle 1 time: 811
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 923
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1185
Cycle 1 time: 572
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 829
Cycle 1 time: 597
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 860
Cycle 1 time: 623
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 886
Cycle 1 time: 874
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1137
Cycle 1 time: 789
Cycle 2 time: 259
Cycle 0 time: 19
RW cycle time: 1067
Cycle 1 time: 826
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1079
Cycle 1 time: 892
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1156
Cycle 1 time: 771
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1035
Cycle 1 time: 660
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 917
Cycle 1 time: 599
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 857
Cycle 1 time: 866
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 840
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 585
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 843
Cycle 1 time: 578
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 843
Cycle 1 time: 645
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 909
Cycle 1 time: 860
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 557
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 814
Cycle 1 time: 604
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 860
Cycle 1 time: 912
clock 3190632 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 68688 | nb_rw_cycle_counter 22895 | nb_inter_pic_trame_counter 68687
Cycle 2 time: 248
Cycle 0 time: 15
RW cycle time: 1175
Cycle 1 time: 948
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1215
Cycle 1 time: 734
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 778
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 753
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1009
Cycle 1 time: 799
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1064
Cycle 1 time: 915
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1175
Cycle 1 time: 889
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1147
Cycle 1 time: 791
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1049
Cycle 1 time: 1039
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1296
Cycle 1 time: 805
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 861
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1124
Cycle 1 time: 1016
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1283
Cycle 1 time: 987
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1242
Cycle 1 time: 854
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 690
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 942
Cycle 1 time: 986
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1242
Cycle 1 time: 912
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1165
clock 3192658 ms | mcu 0 | user time 1086 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 68741 | nb_rw_cycle_counter 22913 | nb_inter_pic_trame_counter 68740
Cycle 1 time: 1092
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1351
Cycle 1 time: 871
Cycle 2 time: 259
Cycle 0 time: 16
RW cycle time: 1146
Cycle 1 time: 848
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1100
Cycle 1 time: 740
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 851
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1111
Cycle 1 time: 862
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1123
Cycle 1 time: 923
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1182
Cycle 1 time: 808
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 685
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 947
Cycle 1 time: 772
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1033
Cycle 1 time: 748
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1004
Cycle 1 time: 748
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1001
Cycle 1 time: 805
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1063
Cycle 1 time: 763
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1013
Cycle 1 time: 677
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 930
Cycle 1 time: 800
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 890
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1142
Cycle 1 time: 749
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 829
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1089
clock 3194688 ms | mcu 0 | user time 1037 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 68798 | nb_rw_cycle_counter 22932 | nb_inter_pic_trame_counter 68797
Cycle 1 time: 1043
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 1285
Cycle 1 time: 1052
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1308
Cycle 1 time: 664
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 928
Cycle 1 time: 703
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 946
Cycle 1 time: 859
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1118
Cycle 1 time: 734
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 995
Cycle 1 time: 919
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1183
Cycle 1 time: 939
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1195
Cycle 1 time: 920
Cycle 2 time: 263
Cycle 0 time: 17
RW cycle time: 1200
Cycle 1 time: 837
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1087
Cycle 1 time: 969
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1226
Cycle 1 time: 763
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1021
Cycle 1 time: 726
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 980
Cycle 1 time: 926
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 1194
Cycle 1 time: 728
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 985
Cycle 1 time: 743
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 994
Cycle 1 time: 981
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1235
Cycle 1 time: 938
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1197
clock 3196696 ms | mcu 0 | user time 1035 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 68852 | nb_rw_cycle_counter 22950 | nb_inter_pic_trame_counter 68851
Cycle 1 time: 1041
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1284
Cycle 1 time: 908
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1161
Cycle 1 time: 1052
Cycle 2 time: 315
Cycle 0 time: 16
RW cycle time: 1383
Cycle 1 time: 770
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1028
Cycle 1 time: 888
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1154
Cycle 1 time: 1025
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1278
Cycle 1 time: 907
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1161
Cycle 1 time: 884
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1137
Cycle 1 time: 907
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1175
Cycle 1 time: 825
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1085
Cycle 1 time: 653
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 908
Cycle 1 time: 822
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1080
Cycle 1 time: 599
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 864
Cycle 1 time: 648
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 906
Cycle 1 time: 656
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 914
Cycle 1 time: 742
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 1040
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1298
Cycle 1 time: 973
Cycle 2 time: 266
Cycle 0 time: 16
RW cycle time: 1255
Cycle 1 time: 850
clock 3198710 ms | mcu 0 | user time 260 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 68907 | nb_rw_cycle_counter 22968 | nb_inter_pic_trame_counter 68906
Cycle 2 time: 267
Cycle 0 time: 14
RW cycle time: 1131
Cycle 1 time: 884
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 1152
Cycle 1 time: 965
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 1076
Cycle 2 time: 250
Cycle 0 time: 15
RW cycle time: 1341
Cycle 1 time: 941
Cycle 2 time: 265
Cycle 0 time: 17
RW cycle time: 1223
Cycle 1 time: 801
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1062
Cycle 1 time: 977
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1236
Cycle 1 time: 974
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 945
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1211
Cycle 1 time: 865
Cycle 2 time: 289
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 968
Cycle 2 time: 261
Cycle 0 time: 16
RW cycle time: 1245
Cycle 1 time: 602
Cycle 2 time: 257
Cycle 0 time: 17
RW cycle time: 876
Cycle 1 time: 881
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1141
Cycle 1 time: 813
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 809
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1071
Cycle 1 time: 785
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 864
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 976
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1234
clock 3200772 ms | mcu 0 | user time 931 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 68960 | nb_rw_cycle_counter 22986 | nb_inter_pic_trame_counter 68959
Cycle 1 time: 937
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1194
Cycle 1 time: 914
Cycle 2 time: 260
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 1005
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1262
Cycle 1 time: 1033
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1289
Cycle 1 time: 881
Cycle 2 time: 269
Cycle 0 time: 16
RW cycle time: 1166
Cycle 1 time: 1009
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1271
Cycle 1 time: 968
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1221
Cycle 1 time: 1041
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1296
Cycle 1 time: 987
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 958
Cycle 2 time: 267
Cycle 0 time: 16
RW cycle time: 1241
Cycle 1 time: 899
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 1069
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1335
Cycle 1 time: 901
Cycle 2 time: 273
Cycle 0 time: 17
RW cycle time: 1191
Cycle 1 time: 917
Cycle 2 time: 259
Cycle 0 time: 16
RW cycle time: 1192
Cycle 1 time: 784
Cycle 2 time: 264
Cycle 0 time: 16
RW cycle time: 1064
Cycle 1 time: 882
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1144
Cycle 1 time: 916
Cycle 2 time: 262
Cycle 0 time: 16
RW cycle time: 1194
clock 3202817 ms | mcu 0 | user time 711 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 69011 | nb_rw_cycle_counter 23003 | nb_inter_pic_trame_counter 69010
Cycle 1 time: 717
Cycle 2 time: 265
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 895
Cycle 2 time: 274
Cycle 0 time: 17
RW cycle time: 1186
Cycle 1 time: 980
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1243
Cycle 1 time: 950
Cycle 2 time: 248
Cycle 0 time: 15
RW cycle time: 1213
Cycle 1 time: 1026
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1270
Cycle 1 time: 984
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1242
Cycle 1 time: 942
Cycle 2 time: 277
Cycle 0 time: 16
RW cycle time: 1235
Cycle 1 time: 878
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1138
Cycle 1 time: 966
Cycle 2 time: 270
Cycle 0 time: 15
RW cycle time: 1251
Cycle 1 time: 995
Cycle 2 time: 255
Cycle 0 time: 17
RW cycle time: 1267
Cycle 1 time: 723
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 992
Cycle 1 time: 1046
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1300
Cycle 1 time: 922
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 928
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1191
Cycle 1 time: 961
Cycle 2 time: 259
Cycle 0 time: 15
RW cycle time: 1235
Cycle 1 time: 961
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 940
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1196
clock 3204879 ms | mcu 0 | user time 972 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 69062 | nb_rw_cycle_counter 23020 | nb_inter_pic_trame_counter 69061
Cycle 1 time: 978
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1225
Cycle 1 time: 945
Cycle 2 time: 248
Cycle 0 time: 15
RW cycle time: 1208
Cycle 1 time: 1046
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1299
Cycle 1 time: 853
Cycle 2 time: 258
Cycle 0 time: 16
RW cycle time: 1127
Cycle 1 time: 955
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1211
Cycle 1 time: 946
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1206
Cycle 1 time: 792
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1050
Cycle 1 time: 920
Cycle 2 time: 249
Cycle 0 time: 15
RW cycle time: 1184
Cycle 1 time: 1017
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1272
Cycle 1 time: 927
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1181
Cycle 1 time: 842
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 937
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1194
Cycle 1 time: 987
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 852
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 930
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1186
Cycle 1 time: 945
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1198
Cycle 1 time: 978
Cycle 2 time: 247
Cycle 0 time: 15
RW cycle time: 1240
clock 3206889 ms | mcu 0 | user time 827 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 69113 | nb_rw_cycle_counter 23037 | nb_inter_pic_trame_counter 69112
Cycle 1 time: 833
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1083
Cycle 1 time: 996
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1251
Cycle 1 time: 956
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1208
Cycle 1 time: 997
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 1266
Cycle 1 time: 810
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1067
Cycle 1 time: 806
Cycle 2 time: 277
Cycle 0 time: 20
RW cycle time: 1103
Cycle 1 time: 691
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 950
Cycle 1 time: 888
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 1149
Cycle 1 time: 1044
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1301
Cycle 1 time: 743
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1001
Cycle 1 time: 937
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1194
Cycle 1 time: 934
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1191
Cycle 1 time: 847
Cycle 2 time: 268
Cycle 0 time: 18
RW cycle time: 1133
Cycle 1 time: 896
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1152
Cycle 1 time: 957
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1215
Cycle 1 time: 823
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1078
Cycle 1 time: 644
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 901
Cycle 1 time: 750
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1003
clock 3208900 ms | mcu 0 | user time 697 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 69167 | nb_rw_cycle_counter 23055 | nb_inter_pic_trame_counter 69166
Cycle 1 time: 703
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 957
Cycle 1 time: 990
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1251
Cycle 1 time: 851
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1108
Cycle 1 time: 891
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1147
Cycle 1 time: 815
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1073
Cycle 1 time: 887
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 800
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 963
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1226
Cycle 1 time: 927
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1180
Cycle 1 time: 1006
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1269
Cycle 1 time: 905
Cycle 2 time: 289
Cycle 0 time: 17
RW cycle time: 1211
Cycle 1 time: 908
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1166
Cycle 1 time: 795
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 968
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1233
Cycle 1 time: 726
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 986
Cycle 1 time: 800
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1064
Cycle 1 time: 950
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1203
Cycle 1 time: 794
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1052
clock 3210941 ms | mcu 0 | user time 733 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 69221 | nb_rw_cycle_counter 23073 | nb_inter_pic_trame_counter 69220
Cycle 1 time: 740
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 998
Cycle 1 time: 756
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1019
Cycle 1 time: 626
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 880
Cycle 1 time: 553
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 805
Cycle 1 time: 674
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 935
Cycle 1 time: 676
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 938
Cycle 1 time: 819
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1075
Cycle 1 time: 802
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1063
Cycle 1 time: 808
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1064
Cycle 1 time: 666
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 926
Cycle 1 time: 784
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1044
Cycle 1 time: 764
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1019
Cycle 1 time: 795
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1060
Cycle 1 time: 671
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 930
Cycle 1 time: 589
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 847
Cycle 1 time: 781
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1037
Cycle 1 time: 845
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1106
Cycle 1 time: 863
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 881
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1141
Cycle 1 time: 638
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 889
Cycle 1 time: 736
clock 3212954 ms | mcu 0 | user time 233 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 69282 | nb_rw_cycle_counter 23093 | nb_inter_pic_trame_counter 69281
Cycle 2 time: 240
Cycle 0 time: 14
RW cycle time: 990
Cycle 1 time: 568
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 826
Cycle 1 time: 870
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 688
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 944
Cycle 1 time: 654
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 919
Cycle 1 time: 831
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1088
Cycle 1 time: 606
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 869
Cycle 1 time: 693
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 955
Cycle 1 time: 734
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 991
Cycle 1 time: 740
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1007
Cycle 1 time: 614
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 873
Cycle 1 time: 908
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1158
Cycle 1 time: 832
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1092
Cycle 1 time: 854
Cycle 2 time: 255
Cycle 0 time: 17
RW cycle time: 1126
Cycle 1 time: 957
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 1227
Cycle 1 time: 767
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1021
Cycle 1 time: 965
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1221
Cycle 1 time: 635
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 895
Cycle 1 time: 909
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1157
Cycle 1 time: 907
Cycle 2 time: 333
Cycle 0 time: 19
RW cycle time: 1259
clock 3215000 ms | mcu 0 | user time 705 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 69341 | nb_rw_cycle_counter 23113 | nb_inter_pic_trame_counter 69340
Cycle 1 time: 711
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 966
Cycle 1 time: 845
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1107
Cycle 1 time: 680
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 940
Cycle 1 time: 947
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1206
Cycle 1 time: 876
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1128
Cycle 1 time: 761
Cycle 2 time: 257
Cycle 0 time: 16
RW cycle time: 1034
Cycle 1 time: 797
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1054
Cycle 1 time: 804
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1057
Cycle 1 time: 654
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 913
Cycle 1 time: 936
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1196
Cycle 1 time: 705
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 963
Cycle 1 time: 862
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 789
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1046
Cycle 1 time: 644
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 900
Cycle 1 time: 963
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1215
Cycle 1 time: 816
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1078
Cycle 1 time: 908
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 617
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 885
Cycle 1 time: 512
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 769
Cycle 1 time: 690
Cycle 2 time: 246
clock 3217000 ms | mcu 0 | user time 20 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 69400 | nb_rw_cycle_counter 23133 | nb_inter_pic_trame_counter 69399
Cycle 0 time: 26
RW cycle time: 962
Cycle 1 time: 620
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 879
Cycle 1 time: 768
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 867
Cycle 2 time: 229
Cycle 0 time: 18
RW cycle time: 1114
Cycle 1 time: 879
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1141
Cycle 1 time: 888
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1147
Cycle 1 time: 697
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 959
Cycle 1 time: 855
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 880
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1140
Cycle 1 time: 735
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 998
Cycle 1 time: 754
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1010
Cycle 1 time: 821
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1078
Cycle 1 time: 815
Cycle 2 time: 245
Cycle 0 time: 23
RW cycle time: 1083
Cycle 1 time: 750
Cycle 2 time: 263
Cycle 0 time: 16
RW cycle time: 1029
Cycle 1 time: 634
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 898
Cycle 1 time: 756
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1013
Cycle 1 time: 720
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 980
Cycle 1 time: 895
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1150
Cycle 1 time: 971
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1233
Cycle 1 time: 848
clock 3219008 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 69456 | nb_rw_cycle_counter 23151 | nb_inter_pic_trame_counter 69455
Cycle 2 time: 247
Cycle 0 time: 15
RW cycle time: 1110
Cycle 1 time: 791
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1055
Cycle 1 time: 682
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 936
Cycle 1 time: 897
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1153
Cycle 1 time: 754
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1022
Cycle 1 time: 874
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1135
Cycle 1 time: 628
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 882
Cycle 1 time: 611
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 873
Cycle 1 time: 568
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 827
Cycle 1 time: 795
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 743
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1000
Cycle 1 time: 885
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1136
Cycle 1 time: 845
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1102
Cycle 1 time: 676
Cycle 2 time: 255
Cycle 0 time: 20
RW cycle time: 951
Cycle 1 time: 662
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 920
Cycle 1 time: 741
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 997
Cycle 1 time: 808
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1067
Cycle 1 time: 792
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1051
Cycle 1 time: 680
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 938
Cycle 1 time: 749
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 723
clock 3221017 ms | mcu 0 | user time 237 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 69516 | nb_rw_cycle_counter 23171 | nb_inter_pic_trame_counter 69515
Cycle 2 time: 244
Cycle 0 time: 14
RW cycle time: 981
Cycle 1 time: 1097
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1353
Cycle 1 time: 921
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1185
Cycle 1 time: 819
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1080
Cycle 1 time: 916
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1173
Cycle 1 time: 990
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1250
Cycle 1 time: 829
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1088
Cycle 1 time: 614
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 874
Cycle 1 time: 872
Cycle 2 time: 230
Cycle 0 time: 20
RW cycle time: 1122
Cycle 1 time: 812
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1070
Cycle 1 time: 838
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1098
Cycle 1 time: 931
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1190
Cycle 1 time: 903
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1160
Cycle 1 time: 679
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 945
Cycle 1 time: 947
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1203
Cycle 1 time: 915
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 970
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1223
Cycle 1 time: 858
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1113
clock 3223037 ms | mcu 0 | user time 873 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 69569 | nb_rw_cycle_counter 23189 | nb_inter_pic_trame_counter 69568
Cycle 1 time: 879
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1130
Cycle 1 time: 1005
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1264
Cycle 1 time: 941
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1197
Cycle 1 time: 863
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 966
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1228
Cycle 1 time: 900
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1159
Cycle 1 time: 979
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1243
Cycle 1 time: 812
Cycle 2 time: 338
Cycle 0 time: 24
RW cycle time: 1174
Cycle 1 time: 982
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1245
Cycle 1 time: 705
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 851
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 832
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1097
Cycle 1 time: 855
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 630
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 899
Cycle 1 time: 975
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1235
Cycle 1 time: 593
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 856
Cycle 1 time: 846
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1105
Cycle 1 time: 850
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1119
clock 3225057 ms | mcu 0 | user time 814 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 69623 | nb_rw_cycle_counter 23207 | nb_inter_pic_trame_counter 69622
Cycle 1 time: 820
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1074
Cycle 1 time: 721
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 981
Cycle 1 time: 1033
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1289
Cycle 1 time: 970
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1228
Cycle 1 time: 1030
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1298
Cycle 1 time: 824
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1092
Cycle 1 time: 746
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1003
Cycle 1 time: 613
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 879
Cycle 1 time: 864
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1122
Cycle 1 time: 822
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1088
Cycle 1 time: 591
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 852
Cycle 1 time: 855
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 731
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 998
Cycle 1 time: 945
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1207
Cycle 1 time: 802
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1069
Cycle 1 time: 784
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 786
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1040
Cycle 1 time: 757
Cycle 2 time: 264
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 823
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1080
clock 3227115 ms | mcu 0 | user time 906 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 69680 | nb_rw_cycle_counter 23226 | nb_inter_pic_trame_counter 69679
Cycle 1 time: 912
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 653
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 917
Cycle 1 time: 872
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1123
Cycle 1 time: 615
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 874
Cycle 1 time: 856
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1120
Cycle 1 time: 841
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1100
Cycle 1 time: 791
Cycle 2 time: 258
Cycle 0 time: 21
RW cycle time: 1070
Cycle 1 time: 810
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1077
Cycle 1 time: 696
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 957
Cycle 1 time: 706
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 948
Cycle 1 time: 631
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 892
Cycle 1 time: 876
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1137
Cycle 1 time: 883
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1134
Cycle 1 time: 830
Cycle 2 time: 256
Cycle 0 time: 15
RW cycle time: 1101
Cycle 1 time: 703
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 974
Cycle 1 time: 588
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 857
Cycle 1 time: 640
Cycle 2 time: 254
Cycle 0 time: 18
RW cycle time: 912
Cycle 1 time: 796
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1056
Cycle 1 time: 938
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1202
Cycle 1 time: 916
Cycle 2 time: 241
Cycle 0 time: 23
RW cycle time: 1180
clock 3229189 ms | mcu 0 | user time 843 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 69740 | nb_rw_cycle_counter 23246 | nb_inter_pic_trame_counter 69739
Cycle 1 time: 850
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1105
Cycle 1 time: 796
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1057
Cycle 1 time: 735
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 992
Cycle 1 time: 745
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1002
Cycle 1 time: 692
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 955
Cycle 1 time: 912
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1173
Cycle 1 time: 853
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 1123
Cycle 1 time: 655
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 917
Cycle 1 time: 738
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1000
Cycle 1 time: 811
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1079
Cycle 1 time: 954
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1217
Cycle 1 time: 970
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1229
Cycle 1 time: 954
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1219
Cycle 1 time: 889
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1151
Cycle 1 time: 860
Cycle 2 time: 234
Cycle 0 time: 20
RW cycle time: 1114
Cycle 1 time: 833
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1085
Cycle 1 time: 991
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1251
Cycle 1 time: 652
Cycle 2 time: 278
Cycle 0 time: 18
RW cycle time: 948
Cycle 1 time: 747
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1003
clock 3231225 ms | mcu 0 | user time 589 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 69797 | nb_rw_cycle_counter 23265 | nb_inter_pic_trame_counter 69796
Cycle 1 time: 595
Cycle 2 time: 257
Cycle 0 time: 15
RW cycle time: 867
Cycle 1 time: 797
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1059
Cycle 1 time: 818
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1081
Cycle 1 time: 760
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1015
Cycle 1 time: 823
Cycle 2 time: 251
Cycle 0 time: 23
RW cycle time: 1097
Cycle 1 time: 852
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1114
Cycle 1 time: 875
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1139
Cycle 1 time: 799
Cycle 2 time: 254
Cycle 0 time: 21
RW cycle time: 1074
Cycle 1 time: 780
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1051
Cycle 1 time: 733
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1000
Cycle 1 time: 824
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1092
Cycle 1 time: 799
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1054
Cycle 1 time: 811
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1080
Cycle 1 time: 844
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 674
Cycle 2 time: 255
Cycle 0 time: 21
RW cycle time: 950
Cycle 1 time: 661
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 923
Cycle 1 time: 753
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1013
Cycle 1 time: 826
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1086
Cycle 1 time: 697
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 964
Cycle 1 time: 777
clock 3233245 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 69855 | nb_rw_cycle_counter 23284 | nb_inter_pic_trame_counter 69854
Cycle 2 time: 247
Cycle 0 time: 14
RW cycle time: 1038
Cycle 1 time: 696
Cycle 2 time: 254
Cycle 0 time: 19
RW cycle time: 969
Cycle 1 time: 621
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 890
Cycle 1 time: 780
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1052
Cycle 1 time: 765
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1024
Cycle 1 time: 834
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1087
Cycle 1 time: 574
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 839
Cycle 1 time: 774
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1036
Cycle 1 time: 742
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 1007
Cycle 1 time: 661
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 920
Cycle 1 time: 661
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 917
Cycle 1 time: 711
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 973
Cycle 1 time: 880
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1141
Cycle 1 time: 562
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 814
Cycle 1 time: 860
Cycle 2 time: 281
Cycle 0 time: 17
RW cycle time: 1158
Cycle 1 time: 888
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1138
Cycle 1 time: 680
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 931
Cycle 1 time: 699
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 962
Cycle 1 time: 720
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 984
Cycle 1 time: 581
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 848
Cycle 1 time: 722
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 986
clock 3235294 ms | mcu 0 | user time 793 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 69917 | nb_rw_cycle_counter 23305 | nb_inter_pic_trame_counter 69916
Cycle 1 time: 799
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1054
Cycle 1 time: 973
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1239
Cycle 1 time: 842
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1102
Cycle 1 time: 680
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 940
Cycle 1 time: 891
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1144
Cycle 1 time: 674
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 932
Cycle 1 time: 860
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 719
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 988
Cycle 1 time: 690
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 951
Cycle 1 time: 706
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 972
Cycle 1 time: 645
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 904
Cycle 1 time: 905
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1160
Cycle 1 time: 767
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1026
Cycle 1 time: 699
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 961
Cycle 1 time: 728
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 986
Cycle 1 time: 886
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1156
Cycle 1 time: 820
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1072
Cycle 1 time: 716
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 967
Cycle 1 time: 663
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 919
Cycle 1 time: 717
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 974
clock 3237371 ms | mcu 0 | user time 1007 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 69977 | nb_rw_cycle_counter 23325 | nb_inter_pic_trame_counter 69976
Cycle 1 time: 1013
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1264
Cycle 1 time: 976
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 739
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1002
Cycle 1 time: 681
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 940
Cycle 1 time: 782
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 637
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 893
Cycle 1 time: 815
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1083
Cycle 1 time: 797
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1062
Cycle 1 time: 767
Cycle 2 time: 284
Cycle 0 time: 18
RW cycle time: 1069
Cycle 1 time: 890
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1162
Cycle 1 time: 815
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1071
Cycle 1 time: 823
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1085
Cycle 1 time: 866
Cycle 2 time: 248
Cycle 0 time: 15
RW cycle time: 1129
Cycle 1 time: 633
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 889
Cycle 1 time: 851
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 864
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1123
Cycle 1 time: 1104
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1364
Cycle 1 time: 813
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1081
Cycle 1 time: 750
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1010
clock 3239415 ms | mcu 0 | user time 837 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 70034 | nb_rw_cycle_counter 23344 | nb_inter_pic_trame_counter 70033
Cycle 1 time: 843
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1106
Cycle 1 time: 759
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1017
Cycle 1 time: 903
Cycle 2 time: 266
Cycle 0 time: 16
RW cycle time: 1185
Cycle 1 time: 794
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1056
Cycle 1 time: 952
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1213
Cycle 1 time: 762
Cycle 2 time: 284
Cycle 0 time: 18
RW cycle time: 1064
Cycle 1 time: 767
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1029
Cycle 1 time: 848
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1114
Cycle 1 time: 673
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 932
Cycle 1 time: 751
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1016
Cycle 1 time: 1014
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1280
Cycle 1 time: 822
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1085
Cycle 1 time: 526
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 793
Cycle 1 time: 783
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1047
Cycle 1 time: 925
Cycle 2 time: 254
Cycle 0 time: 19
RW cycle time: 1198
Cycle 1 time: 897
Cycle 2 time: 270
Cycle 0 time: 16
RW cycle time: 1183
Cycle 1 time: 900
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1160
Cycle 1 time: 924
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1187
Cycle 1 time: 856
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1121
clock 3241494 ms | mcu 0 | user time 844 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 70091 | nb_rw_cycle_counter 23363 | nb_inter_pic_trame_counter 70090
Cycle 1 time: 850
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1111
Cycle 1 time: 1003
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1273
Cycle 1 time: 735
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 993
Cycle 1 time: 682
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 941
Cycle 1 time: 827
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1089
Cycle 1 time: 666
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 932
Cycle 1 time: 618
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 882
Cycle 1 time: 982
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1248
Cycle 1 time: 1054
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1314
Cycle 1 time: 828
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1084
Cycle 1 time: 744
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1008
Cycle 1 time: 686
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 944
Cycle 1 time: 1014
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 1282
Cycle 1 time: 858
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 848
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 566
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 823
Cycle 1 time: 873
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1133
Cycle 1 time: 865
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 695
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 961
clock 3243518 ms | mcu 0 | user time 729 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 70148 | nb_rw_cycle_counter 23382 | nb_inter_pic_trame_counter 70147
Cycle 1 time: 735
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 994
Cycle 1 time: 727
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 993
Cycle 1 time: 1029
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1292
Cycle 1 time: 983
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 656
Cycle 2 time: 249
Cycle 0 time: 24
RW cycle time: 929
Cycle 1 time: 559
Cycle 2 time: 249
Cycle 0 time: 25
RW cycle time: 833
Cycle 1 time: 1017
Cycle 2 time: 361
Cycle 0 time: 20
RW cycle time: 1398
Cycle 1 time: 1023
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1285
Cycle 1 time: 954
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1220
Cycle 1 time: 794
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 714
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 982
Cycle 1 time: 887
Cycle 2 time: 258
Cycle 0 time: 17
RW cycle time: 1162
Cycle 1 time: 594
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 863
Cycle 1 time: 756
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1017
Cycle 1 time: 812
Cycle 2 time: 255
Cycle 0 time: 16
RW cycle time: 1083
Cycle 1 time: 780
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1042
Cycle 1 time: 802
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1052
Cycle 1 time: 617
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 876
Cycle 1 time: 934
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1197
clock 3245571 ms | mcu 0 | user time 731 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 70205 | nb_rw_cycle_counter 23401 | nb_inter_pic_trame_counter 70204
Cycle 1 time: 738
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 996
Cycle 1 time: 639
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 902
Cycle 1 time: 631
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 887
Cycle 1 time: 700
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 961
Cycle 1 time: 715
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 981
Cycle 1 time: 788
Cycle 2 time: 238
Cycle 0 time: 22
RW cycle time: 1048
Cycle 1 time: 579
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 845
Cycle 1 time: 711
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 963
Cycle 1 time: 644
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 904
Cycle 1 time: 768
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1028
Cycle 1 time: 780
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1041
Cycle 1 time: 636
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 904
Cycle 1 time: 772
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1030
Cycle 1 time: 743
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1004
Cycle 1 time: 641
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 903
Cycle 1 time: 616
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 876
Cycle 1 time: 683
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 949
Cycle 1 time: 790
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1042
Cycle 1 time: 739
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 996
Cycle 1 time: 653
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 916
Cycle 1 time: 724
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 976
clock 3247577 ms | mcu 0 | user time 642 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 70268 | nb_rw_cycle_counter 23422 | nb_inter_pic_trame_counter 70267
Cycle 1 time: 648
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 899
Cycle 1 time: 906
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1166
Cycle 1 time: 682
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 949
Cycle 1 time: 734
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 992
Cycle 1 time: 863
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 852
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1109
Cycle 1 time: 911
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 799
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1057
Cycle 1 time: 970
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1226
Cycle 1 time: 813
Cycle 2 time: 238
Cycle 0 time: 22
RW cycle time: 1073
Cycle 1 time: 867
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 870
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1121
Cycle 1 time: 928
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 753
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1012
Cycle 1 time: 571
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 830
Cycle 1 time: 743
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 998
Cycle 1 time: 843
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1100
Cycle 1 time: 919
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 862
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1120
clock 3249650 ms | mcu 0 | user time 962 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 70325 | nb_rw_cycle_counter 23441 | nb_inter_pic_trame_counter 70324
Cycle 1 time: 968
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1216
Cycle 1 time: 706
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 959
Cycle 1 time: 742
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1008
Cycle 1 time: 799
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1053
Cycle 1 time: 684
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 944
Cycle 1 time: 830
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1082
Cycle 1 time: 919
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 838
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1094
Cycle 1 time: 807
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1067
Cycle 1 time: 739
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 996
Cycle 1 time: 985
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1244
Cycle 1 time: 850
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 731
Cycle 2 time: 257
Cycle 0 time: 19
RW cycle time: 1007
Cycle 1 time: 582
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 839
Cycle 1 time: 650
Cycle 2 time: 269
Cycle 0 time: 16
RW cycle time: 935
Cycle 1 time: 719
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 978
Cycle 1 time: 740
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 996
Cycle 1 time: 752
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1023
Cycle 1 time: 838
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1094
Cycle 1 time: 860
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 1126
clock 3251705 ms | mcu 0 | user time 564 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 70385 | nb_rw_cycle_counter 23461 | nb_inter_pic_trame_counter 70384
Cycle 1 time: 570
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 823
Cycle 1 time: 722
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 984
Cycle 1 time: 804
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 724
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 984
Cycle 1 time: 704
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 956
Cycle 1 time: 801
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1062
Cycle 1 time: 678
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 935
Cycle 1 time: 809
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1072
Cycle 1 time: 760
Cycle 2 time: 257
Cycle 0 time: 19
RW cycle time: 1036
Cycle 1 time: 583
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 856
Cycle 1 time: 883
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1145
Cycle 1 time: 716
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 975
Cycle 1 time: 952
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1207
Cycle 1 time: 653
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 910
Cycle 1 time: 781
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1043
Cycle 1 time: 696
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 964
Cycle 1 time: 573
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 838
Cycle 1 time: 810
Cycle 2 time: 248
Cycle 0 time: 25
RW cycle time: 1083
Cycle 1 time: 725
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 978
Cycle 1 time: 652
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 908
Cycle 1 time: 562
clock 3253711 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 70446 | nb_rw_cycle_counter 23481 | nb_inter_pic_trame_counter 70445
Cycle 2 time: 249
Cycle 0 time: 14
RW cycle time: 825
Cycle 1 time: 626
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 889
Cycle 1 time: 746
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1013
Cycle 1 time: 934
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1191
Cycle 1 time: 635
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 895
Cycle 1 time: 692
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 954
Cycle 1 time: 682
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 941
Cycle 1 time: 411
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 678
Cycle 1 time: 754
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1018
Cycle 1 time: 921
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1186
Cycle 1 time: 1037
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1298
Cycle 1 time: 1073
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1329
Cycle 1 time: 824
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1081
Cycle 1 time: 813
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1077
Cycle 1 time: 767
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1032
Cycle 1 time: 709
Cycle 2 time: 275
Cycle 0 time: 18
RW cycle time: 1002
Cycle 1 time: 762
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1031
Cycle 1 time: 654
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 922
Cycle 1 time: 1035
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1292
Cycle 1 time: 656
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 913
clock 3255765 ms | mcu 0 | user time 777 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 70505 | nb_rw_cycle_counter 23501 | nb_inter_pic_trame_counter 70504
Cycle 1 time: 783
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1044
Cycle 1 time: 790
Cycle 2 time: 241
Cycle 0 time: 23
RW cycle time: 1054
Cycle 1 time: 854
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1114
Cycle 1 time: 786
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1046
Cycle 1 time: 850
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1119
Cycle 1 time: 754
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1019
Cycle 1 time: 705
Cycle 2 time: 281
Cycle 0 time: 18
RW cycle time: 1004
Cycle 1 time: 614
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 872
Cycle 1 time: 780
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1035
Cycle 1 time: 699
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 962
Cycle 1 time: 739
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1001
Cycle 1 time: 567
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 824
Cycle 1 time: 738
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1005
Cycle 1 time: 851
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 973
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1232
Cycle 1 time: 927
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1189
Cycle 1 time: 785
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1048
Cycle 1 time: 590
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 846
Cycle 1 time: 905
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 1176
Cycle 1 time: 697
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 955
clock 3257841 ms | mcu 0 | user time 876 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 70565 | nb_rw_cycle_counter 23521 | nb_inter_pic_trame_counter 70564
Cycle 1 time: 882
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1137
Cycle 1 time: 777
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1037
Cycle 1 time: 580
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 848
Cycle 1 time: 726
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 992
Cycle 1 time: 913
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 592
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 863
Cycle 1 time: 649
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 910
Cycle 1 time: 869
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 818
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1086
Cycle 1 time: 702
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 965
Cycle 1 time: 711
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 970
Cycle 1 time: 708
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 953
Cycle 1 time: 591
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 851
Cycle 1 time: 792
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1054
Cycle 1 time: 682
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 944
Cycle 1 time: 741
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 998
Cycle 1 time: 680
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 939
Cycle 1 time: 638
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 901
Cycle 1 time: 781
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1036
Cycle 1 time: 632
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 890
Cycle 1 time: 694
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 950
clock 3259888 ms | mcu 0 | user time 734 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 70628 | nb_rw_cycle_counter 23542 | nb_inter_pic_trame_counter 70627
Cycle 1 time: 740
Cycle 2 time: 232
Cycle 0 time: 20
RW cycle time: 992
Cycle 1 time: 738
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1004
Cycle 1 time: 748
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1014
Cycle 1 time: 723
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 980
Cycle 1 time: 852
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1113
Cycle 1 time: 862
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 715
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 976
Cycle 1 time: 648
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 916
Cycle 1 time: 571
Cycle 2 time: 255
Cycle 0 time: 22
RW cycle time: 848
Cycle 1 time: 731
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 998
Cycle 1 time: 612
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 873
Cycle 1 time: 576
Cycle 2 time: 303
Cycle 0 time: 22
RW cycle time: 901
Cycle 1 time: 548
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 801
Cycle 1 time: 721
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 984
Cycle 1 time: 609
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 869
Cycle 1 time: 647
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 905
Cycle 1 time: 928
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 724
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 977
Cycle 1 time: 725
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 990
Cycle 1 time: 639
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 900
Cycle 1 time: 631
Cycle 2 time: 259
Cycle 0 time: 19
RW cycle time: 909
clock 3261917 ms | mcu 0 | user time 777 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 70691 | nb_rw_cycle_counter 23563 | nb_inter_pic_trame_counter 70690
Cycle 1 time: 783
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1050
Cycle 1 time: 779
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1040
Cycle 1 time: 978
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1241
Cycle 1 time: 883
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1139
Cycle 1 time: 855
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 738
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1003
Cycle 1 time: 735
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 999
Cycle 1 time: 734
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 993
Cycle 1 time: 855
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 760
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1023
Cycle 1 time: 616
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 878
Cycle 1 time: 735
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 998
Cycle 1 time: 648
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 915
Cycle 1 time: 770
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1034
Cycle 1 time: 839
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1099
Cycle 1 time: 733
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1001
Cycle 1 time: 739
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 995
Cycle 1 time: 627
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 886
Cycle 1 time: 592
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 852
Cycle 1 time: 645
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 910
clock 3263925 ms | mcu 0 | user time 587 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 70751 | nb_rw_cycle_counter 23583 | nb_inter_pic_trame_counter 70750
Cycle 1 time: 593
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 850
Cycle 1 time: 652
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 909
Cycle 1 time: 744
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1004
Cycle 1 time: 858
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1111
Cycle 1 time: 912
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 936
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1192
Cycle 1 time: 674
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 923
Cycle 1 time: 601
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 863
Cycle 1 time: 592
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 854
Cycle 1 time: 605
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 864
Cycle 1 time: 697
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 963
Cycle 1 time: 569
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 826
Cycle 1 time: 684
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 938
Cycle 1 time: 689
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 945
Cycle 1 time: 789
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1045
Cycle 1 time: 804
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 1065
Cycle 1 time: 615
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 869
Cycle 1 time: 753
Cycle 2 time: 237
Cycle 0 time: 22
RW cycle time: 1012
Cycle 1 time: 686
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 949
Cycle 1 time: 627
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 889
Cycle 1 time: 599
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 860
clock 3265946 ms | mcu 0 | user time 685 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 70814 | nb_rw_cycle_counter 23604 | nb_inter_pic_trame_counter 70813
Cycle 1 time: 691
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 946
Cycle 1 time: 692
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 953
Cycle 1 time: 704
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 962
Cycle 1 time: 754
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1011
Cycle 1 time: 635
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 904
Cycle 1 time: 690
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 949
Cycle 1 time: 630
Cycle 2 time: 271
Cycle 0 time: 18
RW cycle time: 919
Cycle 1 time: 691
Cycle 2 time: 254
Cycle 0 time: 17
RW cycle time: 962
Cycle 1 time: 561
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 817
Cycle 1 time: 752
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1019
Cycle 1 time: 667
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 920
Cycle 1 time: 856
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 735
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1003
Cycle 1 time: 745
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1005
Cycle 1 time: 657
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 921
Cycle 1 time: 741
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1002
Cycle 1 time: 579
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 832
Cycle 1 time: 755
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1015
Cycle 1 time: 680
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 934
Cycle 1 time: 652
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 909
Cycle 1 time: 685
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 945
Cycle 1 time: 573
clock 3267962 ms | mcu 0 | user time 237 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 70878 | nb_rw_cycle_counter 23625 | nb_inter_pic_trame_counter 70877
Cycle 2 time: 244
Cycle 0 time: 14
RW cycle time: 831
Cycle 1 time: 688
Cycle 2 time: 236
Cycle 0 time: 23
RW cycle time: 947
Cycle 1 time: 674
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 927
Cycle 1 time: 664
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 918
Cycle 1 time: 704
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 685
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 938
Cycle 1 time: 896
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1154
Cycle 1 time: 978
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1232
Cycle 1 time: 813
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1072
Cycle 1 time: 922
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 689
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 940
Cycle 1 time: 811
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1073
Cycle 1 time: 734
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 997
Cycle 1 time: 682
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 940
Cycle 1 time: 695
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 944
Cycle 1 time: 662
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 923
Cycle 1 time: 593
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 850
Cycle 1 time: 763
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 630
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 895
Cycle 1 time: 609
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 862
Cycle 1 time: 728
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 980
clock 3270027 ms | mcu 0 | user time 890 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 70940 | nb_rw_cycle_counter 23646 | nb_inter_pic_trame_counter 70939
Cycle 1 time: 896
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1150
Cycle 1 time: 637
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 899
Cycle 1 time: 681
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 936
Cycle 1 time: 721
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 977
Cycle 1 time: 748
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1000
Cycle 1 time: 887
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1145
Cycle 1 time: 755
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1018
Cycle 1 time: 691
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 944
Cycle 1 time: 609
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 869
Cycle 1 time: 729
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 993
Cycle 1 time: 787
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1048
Cycle 1 time: 753
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1009
Cycle 1 time: 791
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1047
Cycle 1 time: 696
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 952
Cycle 1 time: 781
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1048
Cycle 1 time: 629
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 889
Cycle 1 time: 692
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 947
Cycle 1 time: 624
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 883
Cycle 1 time: 784
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1053
Cycle 1 time: 736
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 702
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 959
clock 3272076 ms | mcu 0 | user time 621 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 71003 | nb_rw_cycle_counter 23667 | nb_inter_pic_trame_counter 71002
Cycle 1 time: 628
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 882
Cycle 1 time: 853
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 732
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 993
Cycle 1 time: 631
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 894
Cycle 1 time: 731
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 990
Cycle 1 time: 813
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1070
Cycle 1 time: 616
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 875
Cycle 1 time: 582
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 845
Cycle 1 time: 898
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1160
Cycle 1 time: 642
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 901
Cycle 1 time: 781
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 841
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1108
Cycle 1 time: 636
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 898
Cycle 1 time: 789
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1043
Cycle 1 time: 751
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1011
Cycle 1 time: 687
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 946
Cycle 1 time: 698
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 959
Cycle 1 time: 690
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 952
Cycle 1 time: 604
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 863
Cycle 1 time: 865
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1126
Cycle 1 time: 683
Cycle 2 time: 248
clock 3274076 ms | mcu 0 | user time 20 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 71065 | nb_rw_cycle_counter 23688 | nb_inter_pic_trame_counter 71064
Cycle 0 time: 27
RW cycle time: 958
Cycle 1 time: 679
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 938
Cycle 1 time: 755
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1024
Cycle 1 time: 584
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 843
Cycle 1 time: 642
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 897
Cycle 1 time: 799
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 865
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 772
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1031
Cycle 1 time: 598
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 861
Cycle 1 time: 736
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 995
Cycle 1 time: 669
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 933
Cycle 1 time: 814
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 1087
Cycle 1 time: 712
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 977
Cycle 1 time: 678
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 939
Cycle 1 time: 692
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 960
Cycle 1 time: 876
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1140
Cycle 1 time: 697
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 955
Cycle 1 time: 617
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 880
Cycle 1 time: 698
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 958
Cycle 1 time: 734
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 991
Cycle 1 time: 628
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 883
clock 3276098 ms | mcu 0 | user time 743 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 71126 | nb_rw_cycle_counter 23708 | nb_inter_pic_trame_counter 71125
Cycle 1 time: 749
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1003
Cycle 1 time: 754
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1011
Cycle 1 time: 793
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1048
Cycle 1 time: 677
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 937
Cycle 1 time: 726
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 989
Cycle 1 time: 589
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 850
Cycle 1 time: 857
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 662
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 920
Cycle 1 time: 770
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1034
Cycle 1 time: 722
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 983
Cycle 1 time: 803
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1072
Cycle 1 time: 669
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 933
Cycle 1 time: 618
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 870
Cycle 1 time: 694
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 956
Cycle 1 time: 595
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 853
Cycle 1 time: 691
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 950
Cycle 1 time: 769
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1032
Cycle 1 time: 701
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 955
Cycle 1 time: 784
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1040
Cycle 1 time: 752
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1012
Cycle 1 time: 696
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 966
clock 3278160 ms | mcu 0 | user time 825 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 71189 | nb_rw_cycle_counter 23729 | nb_inter_pic_trame_counter 71188
Cycle 1 time: 831
Cycle 2 time: 254
Cycle 0 time: 18
RW cycle time: 1103
Cycle 1 time: 632
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 890
Cycle 1 time: 883
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1141
Cycle 1 time: 851
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1118
Cycle 1 time: 677
Cycle 2 time: 251
Cycle 0 time: 21
RW cycle time: 949
Cycle 1 time: 627
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 882
Cycle 1 time: 763
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 943
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1205
Cycle 1 time: 632
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 889
Cycle 1 time: 671
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 926
Cycle 1 time: 697
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 774
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1037
Cycle 1 time: 626
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 890
Cycle 1 time: 932
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1189
Cycle 1 time: 798
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 737
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 998
Cycle 1 time: 627
Cycle 2 time: 239
Cycle 0 time: 22
RW cycle time: 888
Cycle 1 time: 650
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 919
Cycle 1 time: 921
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1187
Cycle 1 time: 688
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 951
clock 3280193 ms | mcu 0 | user time 970 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 71249 | nb_rw_cycle_counter 23749 | nb_inter_pic_trame_counter 71248
Cycle 1 time: 976
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 1241
Cycle 1 time: 665
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 931
Cycle 1 time: 855
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1119
Cycle 1 time: 679
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 947
Cycle 1 time: 667
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 932
Cycle 1 time: 575
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 831
Cycle 1 time: 795
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1057
Cycle 1 time: 581
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 841
Cycle 1 time: 696
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 963
Cycle 1 time: 761
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1020
Cycle 1 time: 613
Cycle 2 time: 241
Cycle 0 time: 28
RW cycle time: 882
Cycle 1 time: 739
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1001
Cycle 1 time: 616
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 880
Cycle 1 time: 680
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 939
Cycle 1 time: 618
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 882
Cycle 1 time: 670
Cycle 2 time: 249
Cycle 0 time: 23
RW cycle time: 942
Cycle 1 time: 357
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 621
Cycle 1 time: 720
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 977
Cycle 1 time: 655
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 913
Cycle 1 time: 932
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1201
Cycle 1 time: 847
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 631
clock 3282206 ms | mcu 0 | user time 248 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 71313 | nb_rw_cycle_counter 23770 | nb_inter_pic_trame_counter 71312
Cycle 2 time: 255
Cycle 0 time: 14
RW cycle time: 900
Cycle 1 time: 859
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 1108
Cycle 1 time: 804
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 1072
Cycle 1 time: 832
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1086
Cycle 1 time: 870
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 701
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 907
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1159
Cycle 1 time: 756
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1007
Cycle 1 time: 656
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 913
Cycle 1 time: 739
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1004
Cycle 1 time: 760
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1023
Cycle 1 time: 673
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 933
Cycle 1 time: 674
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 931
Cycle 1 time: 719
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 982
Cycle 1 time: 593
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 861
Cycle 1 time: 802
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1056
Cycle 1 time: 815
Cycle 2 time: 267
Cycle 0 time: 20
RW cycle time: 1102
Cycle 1 time: 691
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 961
Cycle 1 time: 908
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1161
Cycle 1 time: 516
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 778
Cycle 1 time: 634
clock 3284216 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 71373 | nb_rw_cycle_counter 23790 | nb_inter_pic_trame_counter 71372
Cycle 2 time: 243
Cycle 0 time: 14
RW cycle time: 891
Cycle 1 time: 845
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1111
Cycle 1 time: 673
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 939
Cycle 1 time: 509
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 772
Cycle 1 time: 866
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1121
Cycle 1 time: 630
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 886
Cycle 1 time: 1028
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1281
Cycle 1 time: 839
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1102
Cycle 1 time: 773
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1031
Cycle 1 time: 882
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1141
Cycle 1 time: 697
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 945
Cycle 1 time: 746
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1003
Cycle 1 time: 693
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 957
Cycle 1 time: 743
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1001
Cycle 1 time: 685
Cycle 2 time: 328
Cycle 0 time: 22
RW cycle time: 1035
Cycle 1 time: 807
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1065
Cycle 1 time: 937
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1200
Cycle 1 time: 645
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 901
Cycle 1 time: 764
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1025
Cycle 1 time: 830
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1089
clock 3286276 ms | mcu 0 | user time 968 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 71432 | nb_rw_cycle_counter 23810 | nb_inter_pic_trame_counter 71431
Cycle 1 time: 974
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1225
Cycle 1 time: 906
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1161
Cycle 1 time: 741
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 996
Cycle 1 time: 761
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1012
Cycle 1 time: 913
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1164
Cycle 1 time: 987
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1243
Cycle 1 time: 765
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 1026
Cycle 1 time: 732
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 1004
Cycle 1 time: 748
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1007
Cycle 1 time: 636
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 898
Cycle 1 time: 723
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 984
Cycle 1 time: 641
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 899
Cycle 1 time: 627
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 882
Cycle 1 time: 855
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 978
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1238
Cycle 1 time: 648
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 907
Cycle 1 time: 731
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 661
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 927
Cycle 1 time: 918
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 608
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 874
clock 3288343 ms | mcu 0 | user time 923 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 71492 | nb_rw_cycle_counter 23830 | nb_inter_pic_trame_counter 71491
Cycle 1 time: 929
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1183
Cycle 1 time: 711
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 971
Cycle 1 time: 707
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 956
Cycle 1 time: 715
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 972
Cycle 1 time: 648
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 918
Cycle 1 time: 705
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 955
Cycle 1 time: 740
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 775
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1033
Cycle 1 time: 723
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 980
Cycle 1 time: 762
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1019
Cycle 1 time: 874
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1137
Cycle 1 time: 777
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 679
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 951
Cycle 1 time: 583
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 840
Cycle 1 time: 667
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 934
Cycle 1 time: 688
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 949
Cycle 1 time: 519
Cycle 2 time: 254
Cycle 0 time: 19
RW cycle time: 792
Cycle 1 time: 865
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1128
Cycle 1 time: 791
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 670
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 928
Cycle 1 time: 969
clock 3290344 ms | mcu 0 | user time 247 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 71553 | nb_rw_cycle_counter 23850 | nb_inter_pic_trame_counter 71552
Cycle 2 time: 254
Cycle 0 time: 15
RW cycle time: 1238
Cycle 1 time: 798
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1060
Cycle 1 time: 629
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 894
Cycle 1 time: 906
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 1017
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1278
Cycle 1 time: 594
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 855
Cycle 1 time: 713
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 974
Cycle 1 time: 708
Cycle 2 time: 230
Cycle 0 time: 18
RW cycle time: 956
Cycle 1 time: 825
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1091
Cycle 1 time: 762
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1022
Cycle 1 time: 695
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 962
Cycle 1 time: 784
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 828
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1086
Cycle 1 time: 786
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1049
Cycle 1 time: 843
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 864
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1115
Cycle 1 time: 923
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1182
Cycle 1 time: 786
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1046
Cycle 1 time: 800
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 638
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 906
clock 3292398 ms | mcu 0 | user time 666 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 71612 | nb_rw_cycle_counter 23870 | nb_inter_pic_trame_counter 71611
Cycle 1 time: 672
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 927
Cycle 1 time: 790
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1059
Cycle 1 time: 839
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1092
Cycle 1 time: 698
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 967
Cycle 1 time: 779
Cycle 2 time: 237
Cycle 0 time: 23
RW cycle time: 1039
Cycle 1 time: 854
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 702
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 965
Cycle 1 time: 775
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1031
Cycle 1 time: 480
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 740
Cycle 1 time: 850
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 685
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 951
Cycle 1 time: 832
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1098
Cycle 1 time: 584
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 848
Cycle 1 time: 787
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1045
Cycle 1 time: 849
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 746
Cycle 2 time: 248
Cycle 0 time: 26
RW cycle time: 1020
Cycle 1 time: 644
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 910
Cycle 1 time: 814
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1075
Cycle 1 time: 734
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 993
Cycle 1 time: 683
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 938
clock 3294403 ms | mcu 0 | user time 693 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 71672 | nb_rw_cycle_counter 23890 | nb_inter_pic_trame_counter 71671
Cycle 1 time: 700
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 951
Cycle 1 time: 1033
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1297
Cycle 1 time: 895
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1149
Cycle 1 time: 760
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1027
Cycle 1 time: 525
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 790
Cycle 1 time: 656
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 921
Cycle 1 time: 660
Cycle 2 time: 238
Cycle 0 time: 22
RW cycle time: 920
Cycle 1 time: 818
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1079
Cycle 1 time: 969
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1230
Cycle 1 time: 818
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1084
Cycle 1 time: 816
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 1086
Cycle 1 time: 580
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 842
Cycle 1 time: 568
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 831
Cycle 1 time: 649
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 918
Cycle 1 time: 748
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1006
Cycle 1 time: 611
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 875
Cycle 1 time: 808
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1074
Cycle 1 time: 1020
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1263
Cycle 1 time: 877
Cycle 2 time: 339
Cycle 0 time: 17
RW cycle time: 1233
Cycle 1 time: 1050
clock 3296421 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 71730 | nb_rw_cycle_counter 23909 | nb_inter_pic_trame_counter 71729
Cycle 2 time: 248
Cycle 0 time: 14
RW cycle time: 1312
Cycle 1 time: 759
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1017
Cycle 1 time: 716
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 977
Cycle 1 time: 755
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1020
Cycle 1 time: 709
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 968
Cycle 1 time: 813
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1067
Cycle 1 time: 1048
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1314
Cycle 1 time: 744
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1005
Cycle 1 time: 754
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1020
Cycle 1 time: 789
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 745
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1008
Cycle 1 time: 718
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 982
Cycle 1 time: 893
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1154
Cycle 1 time: 583
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 837
Cycle 1 time: 724
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 995
Cycle 1 time: 625
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 883
Cycle 1 time: 568
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 829
Cycle 1 time: 662
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 922
Cycle 1 time: 718
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 975
Cycle 1 time: 595
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 849
Cycle 1 time: 822
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1087
clock 3298508 ms | mcu 0 | user time 881 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 71792 | nb_rw_cycle_counter 23930 | nb_inter_pic_trame_counter 71791
Cycle 1 time: 887
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1146
Cycle 1 time: 741
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1005
Cycle 1 time: 634
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 889
Cycle 1 time: 801
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1058
Cycle 1 time: 745
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 778
Cycle 2 time: 236
Cycle 0 time: 21
RW cycle time: 1035
Cycle 1 time: 848
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 535
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 795
Cycle 1 time: 620
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 885
Cycle 1 time: 733
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 999
Cycle 1 time: 634
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 894
Cycle 1 time: 580
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 843
Cycle 1 time: 636
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 895
Cycle 1 time: 566
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 833
Cycle 1 time: 670
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 924
Cycle 1 time: 793
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 719
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 984
Cycle 1 time: 719
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 976
Cycle 1 time: 623
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 882
Cycle 1 time: 695
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 963
Cycle 1 time: 781
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1043
clock 3300525 ms | mcu 0 | user time 844 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 71855 | nb_rw_cycle_counter 23951 | nb_inter_pic_trame_counter 71854
Cycle 1 time: 850
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 849
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1113
Cycle 1 time: 597
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 854
Cycle 1 time: 653
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 918
Cycle 1 time: 640
Cycle 2 time: 267
Cycle 0 time: 18
RW cycle time: 925
Cycle 1 time: 709
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 968
Cycle 1 time: 840
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1096
Cycle 1 time: 634
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 889
Cycle 1 time: 865
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1122
Cycle 1 time: 862
Cycle 2 time: 241
Cycle 0 time: 22
RW cycle time: 1125
Cycle 1 time: 647
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 911
Cycle 1 time: 810
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1071
Cycle 1 time: 625
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 884
Cycle 1 time: 812
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1071
Cycle 1 time: 673
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 927
Cycle 1 time: 795
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1048
Cycle 1 time: 592
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 852
Cycle 1 time: 855
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 752
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1007
Cycle 1 time: 671
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 936
Cycle 1 time: 636
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 895
clock 3302598 ms | mcu 0 | user time 745 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 71918 | nb_rw_cycle_counter 23972 | nb_inter_pic_trame_counter 71917
Cycle 1 time: 751
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1011
Cycle 1 time: 718
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 976
Cycle 1 time: 751
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 621
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 879
Cycle 1 time: 865
Cycle 2 time: 257
Cycle 0 time: 16
RW cycle time: 1138
Cycle 1 time: 773
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1027
Cycle 1 time: 774
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1035
Cycle 1 time: 830
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1085
Cycle 1 time: 901
Cycle 2 time: 277
Cycle 0 time: 17
RW cycle time: 1195
Cycle 1 time: 893
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 1163
Cycle 1 time: 639
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 895
Cycle 1 time: 711
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 963
Cycle 1 time: 991
Cycle 2 time: 283
Cycle 0 time: 18
RW cycle time: 1292
Cycle 1 time: 623
Cycle 2 time: 269
Cycle 0 time: 19
RW cycle time: 911
Cycle 1 time: 695
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 952
Cycle 1 time: 776
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 822
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1082
Cycle 1 time: 804
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1073
Cycle 1 time: 654
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 922
Cycle 1 time: 646
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 910
clock 3304650 ms | mcu 0 | user time 714 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 71978 | nb_rw_cycle_counter 23992 | nb_inter_pic_trame_counter 71977
Cycle 1 time: 720
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 984
Cycle 1 time: 766
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1024
Cycle 1 time: 644
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 912
Cycle 1 time: 581
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 848
Cycle 1 time: 642
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 896
Cycle 1 time: 988
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 749
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1011
Cycle 1 time: 644
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 896
Cycle 1 time: 1008
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1264
Cycle 1 time: 572
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 826
Cycle 1 time: 742
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 606
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 870
Cycle 1 time: 722
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 980
Cycle 1 time: 774
Cycle 2 time: 254
Cycle 0 time: 17
RW cycle time: 1045
Cycle 1 time: 637
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 891
Cycle 1 time: 606
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 863
Cycle 1 time: 977
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1234
Cycle 1 time: 831
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1089
Cycle 1 time: 768
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1020
Cycle 1 time: 707
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 659
clock 3306655 ms | mcu 0 | user time 252 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 72039 | nb_rw_cycle_counter 24012 | nb_inter_pic_trame_counter 72038
Cycle 2 time: 258
Cycle 0 time: 14
RW cycle time: 931
Cycle 1 time: 617
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 869
Cycle 1 time: 870
Cycle 2 time: 232
Cycle 0 time: 19
RW cycle time: 1121
Cycle 1 time: 592
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 857
Cycle 1 time: 661
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 925
Cycle 1 time: 852
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1120
Cycle 1 time: 855
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 875
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1128
Cycle 1 time: 834
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1085
Cycle 1 time: 747
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1001
Cycle 1 time: 832
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1098
Cycle 1 time: 660
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 926
Cycle 1 time: 756
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1011
Cycle 1 time: 698
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 967
Cycle 1 time: 945
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1202
Cycle 1 time: 751
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1015
Cycle 1 time: 897
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1154
Cycle 1 time: 806
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1066
Cycle 1 time: 796
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1051
Cycle 1 time: 913
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1183
clock 3308743 ms | mcu 0 | user time 962 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 72098 | nb_rw_cycle_counter 24032 | nb_inter_pic_trame_counter 72097
Cycle 1 time: 968
Cycle 2 time: 257
Cycle 0 time: 17
RW cycle time: 1242
Cycle 1 time: 805
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1062
Cycle 1 time: 802
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1066
Cycle 1 time: 703
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 962
Cycle 1 time: 575
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 842
Cycle 1 time: 918
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1176
Cycle 1 time: 740
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 996
Cycle 1 time: 597
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 865
Cycle 1 time: 762
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1031
Cycle 1 time: 746
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1008
Cycle 1 time: 789
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1058
Cycle 1 time: 577
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 837
Cycle 1 time: 914
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1183
Cycle 1 time: 665
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 937
Cycle 1 time: 887
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1151
Cycle 1 time: 980
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1238
Cycle 1 time: 619
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 880
Cycle 1 time: 794
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1058
Cycle 1 time: 536
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 795
Cycle 1 time: 640
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 906
Cycle 1 time: 643
clock 3310765 ms | mcu 0 | user time 250 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 72159 | nb_rw_cycle_counter 24052 | nb_inter_pic_trame_counter 72158
Cycle 2 time: 257
Cycle 0 time: 14
RW cycle time: 914
Cycle 1 time: 616
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 870
Cycle 1 time: 694
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 949
Cycle 1 time: 708
Cycle 2 time: 234
Cycle 0 time: 20
RW cycle time: 962
Cycle 1 time: 738
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 995
Cycle 1 time: 867
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1126
Cycle 1 time: 572
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 833
Cycle 1 time: 938
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1202
Cycle 1 time: 688
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 947
Cycle 1 time: 909
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1173
Cycle 1 time: 695
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 953
Cycle 1 time: 732
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 993
Cycle 1 time: 651
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 911
Cycle 1 time: 561
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 824
Cycle 1 time: 725
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 991
Cycle 1 time: 721
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 975
Cycle 1 time: 636
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 888
Cycle 1 time: 976
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1229
Cycle 1 time: 827
Cycle 2 time: 242
Cycle 0 time: 23
RW cycle time: 1092
Cycle 1 time: 617
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 878
Cycle 1 time: 791
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1050
clock 3312813 ms | mcu 0 | user time 613 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 72221 | nb_rw_cycle_counter 24073 | nb_inter_pic_trame_counter 72220
Cycle 1 time: 619
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 881
Cycle 1 time: 685
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 949
Cycle 1 time: 738
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 993
Cycle 1 time: 746
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 1008
Cycle 1 time: 684
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 939
Cycle 1 time: 611
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 870
Cycle 1 time: 580
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 841
Cycle 1 time: 807
Cycle 2 time: 247
Cycle 0 time: 23
RW cycle time: 1077
Cycle 1 time: 832
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 1097
Cycle 1 time: 737
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 805
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1060
Cycle 1 time: 684
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 940
Cycle 1 time: 683
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 940
Cycle 1 time: 633
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 888
Cycle 1 time: 537
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 798
Cycle 1 time: 700
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 960
Cycle 1 time: 867
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1134
Cycle 1 time: 647
Cycle 2 time: 255
Cycle 0 time: 21
RW cycle time: 923
Cycle 1 time: 979
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1244
Cycle 1 time: 790
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1047
Cycle 1 time: 695
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 957
clock 3314884 ms | mcu 0 | user time 783 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 72284 | nb_rw_cycle_counter 24094 | nb_inter_pic_trame_counter 72283
Cycle 1 time: 789
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1048
Cycle 1 time: 841
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1099
Cycle 1 time: 764
Cycle 2 time: 254
Cycle 0 time: 22
RW cycle time: 1040
Cycle 1 time: 768
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1026
Cycle 1 time: 584
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 841
Cycle 1 time: 620
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 882
Cycle 1 time: 922
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1189
Cycle 1 time: 723
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 973
Cycle 1 time: 977
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1241
Cycle 1 time: 727
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 990
Cycle 1 time: 716
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 979
Cycle 1 time: 690
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 956
Cycle 1 time: 689
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 948
Cycle 1 time: 680
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 947
Cycle 1 time: 680
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 945
Cycle 1 time: 698
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 959
Cycle 1 time: 614
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 879
Cycle 1 time: 734
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1001
Cycle 1 time: 967
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1222
Cycle 1 time: 722
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 983
clock 3316885 ms | mcu 0 | user time 645 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 72344 | nb_rw_cycle_counter 24114 | nb_inter_pic_trame_counter 72343
Cycle 1 time: 651
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 907
Cycle 1 time: 757
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1023
Cycle 1 time: 953
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1222
Cycle 1 time: 782
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1045
Cycle 1 time: 730
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 992
Cycle 1 time: 730
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 994
Cycle 1 time: 928
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1184
Cycle 1 time: 706
Cycle 2 time: 232
Cycle 0 time: 19
RW cycle time: 957
Cycle 1 time: 615
Cycle 2 time: 255
Cycle 0 time: 18
RW cycle time: 888
Cycle 1 time: 771
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1035
Cycle 1 time: 630
Cycle 2 time: 253
Cycle 0 time: 23
RW cycle time: 906
Cycle 1 time: 949
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1216
Cycle 1 time: 538
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 788
Cycle 1 time: 705
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 965
Cycle 1 time: 794
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1057
Cycle 1 time: 685
Cycle 2 time: 252
Cycle 0 time: 23
RW cycle time: 960
Cycle 1 time: 747
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1009
Cycle 1 time: 1013
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1270
Cycle 1 time: 587
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 848
Cycle 1 time: 645
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 907
clock 3318924 ms | mcu 0 | user time 863 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 72404 | nb_rw_cycle_counter 24134 | nb_inter_pic_trame_counter 72403
Cycle 1 time: 869
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1123
Cycle 1 time: 942
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1206
Cycle 1 time: 715
Cycle 2 time: 251
Cycle 0 time: 21
RW cycle time: 987
Cycle 1 time: 655
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 923
Cycle 1 time: 892
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1155
Cycle 1 time: 704
Cycle 2 time: 237
Cycle 0 time: 21
RW cycle time: 962
Cycle 1 time: 597
Cycle 2 time: 244
Cycle 0 time: 24
RW cycle time: 865
Cycle 1 time: 646
Cycle 2 time: 254
Cycle 0 time: 22
RW cycle time: 922
Cycle 1 time: 610
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 879
Cycle 1 time: 800
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1070
Cycle 1 time: 774
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1038
Cycle 1 time: 793
Cycle 2 time: 250
Cycle 0 time: 23
RW cycle time: 1066
Cycle 1 time: 927
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1194
Cycle 1 time: 645
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 906
Cycle 1 time: 761
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1020
Cycle 1 time: 752
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1005
Cycle 1 time: 639
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 899
Cycle 1 time: 938
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1200
Cycle 1 time: 633
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 896
Cycle 1 time: 863
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1121
clock 3320953 ms | mcu 0 | user time 715 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 72464 | nb_rw_cycle_counter 24154 | nb_inter_pic_trame_counter 72463
Cycle 1 time: 721
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 985
Cycle 1 time: 683
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 952
Cycle 1 time: 679
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 939
Cycle 1 time: 641
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 906
Cycle 1 time: 743
Cycle 2 time: 254
Cycle 0 time: 20
RW cycle time: 1017
Cycle 1 time: 751
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1018
Cycle 1 time: 857
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 692
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 705
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 976
Cycle 1 time: 632
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 893
Cycle 1 time: 647
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 917
Cycle 1 time: 682
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 953
Cycle 1 time: 668
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 924
Cycle 1 time: 867
Cycle 2 time: 228
Cycle 0 time: 18
RW cycle time: 1113
Cycle 1 time: 694
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 960
Cycle 1 time: 828
Cycle 2 time: 251
Cycle 0 time: 24
RW cycle time: 1103
Cycle 1 time: 672
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 941
Cycle 1 time: 770
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1033
Cycle 1 time: 557
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 822
Cycle 1 time: 696
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 954
Cycle 1 time: 752
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1015
clock 3323028 ms | mcu 0 | user time 963 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 72527 | nb_rw_cycle_counter 24175 | nb_inter_pic_trame_counter 72526
Cycle 1 time: 969
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1226
Cycle 1 time: 819
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1081
Cycle 1 time: 878
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1136
Cycle 1 time: 720
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 978
Cycle 1 time: 632
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 888
Cycle 1 time: 854
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1115
Cycle 1 time: 886
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1150
Cycle 1 time: 788
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1048
Cycle 1 time: 792
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1054
Cycle 1 time: 916
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 958
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1217
Cycle 1 time: 862
Cycle 2 time: 261
Cycle 0 time: 16
RW cycle time: 1139
Cycle 1 time: 693
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 951
Cycle 1 time: 764
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1032
Cycle 1 time: 746
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1012
Cycle 1 time: 681
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 943
Cycle 1 time: 736
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 997
Cycle 1 time: 734
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 992
Cycle 1 time: 732
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 993
Cycle 1 time: 695
clock 3325037 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 72585 | nb_rw_cycle_counter 24194 | nb_inter_pic_trame_counter 72584
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 963
Cycle 1 time: 679
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 937
Cycle 1 time: 614
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 872
Cycle 1 time: 972
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1230
Cycle 1 time: 673
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 935
Cycle 1 time: 794
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1058
Cycle 1 time: 714
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 979
Cycle 1 time: 760
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1023
Cycle 1 time: 642
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 911
Cycle 1 time: 837
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1094
Cycle 1 time: 793
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1059
Cycle 1 time: 812
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1068
Cycle 1 time: 683
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 938
Cycle 1 time: 827
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1091
Cycle 1 time: 825
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1087
Cycle 1 time: 571
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 831
Cycle 1 time: 657
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 923
Cycle 1 time: 864
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 792
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 636
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 906
Cycle 1 time: 726
clock 3327048 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 72645 | nb_rw_cycle_counter 24214 | nb_inter_pic_trame_counter 72644
Cycle 2 time: 249
Cycle 0 time: 15
RW cycle time: 990
Cycle 1 time: 806
Cycle 2 time: 257
Cycle 0 time: 18
RW cycle time: 1081
Cycle 1 time: 701
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 962
Cycle 1 time: 835
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1099
Cycle 1 time: 679
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 947
Cycle 1 time: 848
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 709
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 974
Cycle 1 time: 578
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 839
Cycle 1 time: 645
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 907
Cycle 1 time: 712
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 981
Cycle 1 time: 760
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1020
Cycle 1 time: 711
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 979
Cycle 1 time: 895
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1159
Cycle 1 time: 811
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1072
Cycle 1 time: 685
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 946
Cycle 1 time: 828
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1091
Cycle 1 time: 833
Cycle 2 time: 243
Cycle 0 time: 23
RW cycle time: 1099
Cycle 1 time: 770
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1033
Cycle 1 time: 875
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1134
Cycle 1 time: 643
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 909
clock 3329067 ms | mcu 0 | user time 833 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 72704 | nb_rw_cycle_counter 24234 | nb_inter_pic_trame_counter 72703
Cycle 1 time: 840
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1098
Cycle 1 time: 647
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 915
Cycle 1 time: 584
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 845
Cycle 1 time: 804
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1058
Cycle 1 time: 829
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1089
Cycle 1 time: 768
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1025
Cycle 1 time: 632
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 889
Cycle 1 time: 656
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 928
Cycle 1 time: 722
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 983
Cycle 1 time: 573
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 837
Cycle 1 time: 800
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1064
Cycle 1 time: 810
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 743
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1003
Cycle 1 time: 652
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 917
Cycle 1 time: 685
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 942
Cycle 1 time: 493
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 748
Cycle 1 time: 861
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1125
Cycle 1 time: 767
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1030
Cycle 1 time: 542
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 799
Cycle 1 time: 749
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1011
Cycle 1 time: 799
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1062
clock 3331102 ms | mcu 0 | user time 740 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 72767 | nb_rw_cycle_counter 24255 | nb_inter_pic_trame_counter 72766
Cycle 1 time: 746
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1011
Cycle 1 time: 716
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 973
Cycle 1 time: 754
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1017
Cycle 1 time: 622
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 878
Cycle 1 time: 674
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 934
Cycle 1 time: 756
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1018
Cycle 1 time: 838
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1101
Cycle 1 time: 811
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1078
Cycle 1 time: 730
Cycle 2 time: 251
Cycle 0 time: 21
RW cycle time: 1002
Cycle 1 time: 676
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 944
Cycle 1 time: 1025
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1286
Cycle 1 time: 668
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 927
Cycle 1 time: 758
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1025
Cycle 1 time: 672
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 935
Cycle 1 time: 838
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1103
Cycle 1 time: 546
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 796
Cycle 1 time: 759
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1020
Cycle 1 time: 741
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1002
Cycle 1 time: 637
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 903
Cycle 1 time: 831
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1092
clock 3333111 ms | mcu 0 | user time 788 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 72827 | nb_rw_cycle_counter 24275 | nb_inter_pic_trame_counter 72826
Cycle 1 time: 795
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1049
Cycle 1 time: 803
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1066
Cycle 1 time: 768
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1029
Cycle 1 time: 801
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 610
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 873
Cycle 1 time: 779
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1043
Cycle 1 time: 672
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 939
Cycle 1 time: 675
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 939
Cycle 1 time: 861
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 743
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 574
Cycle 2 time: 255
Cycle 0 time: 17
RW cycle time: 846
Cycle 1 time: 784
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1044
Cycle 1 time: 753
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1017
Cycle 1 time: 741
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 999
Cycle 1 time: 734
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 995
Cycle 1 time: 677
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 937
Cycle 1 time: 1082
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1348
Cycle 1 time: 742
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1004
Cycle 1 time: 577
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 836
Cycle 1 time: 756
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1008
clock 3335113 ms | mcu 0 | user time 668 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 72887 | nb_rw_cycle_counter 24295 | nb_inter_pic_trame_counter 72886
Cycle 1 time: 674
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 932
Cycle 1 time: 899
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1160
Cycle 1 time: 789
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1057
Cycle 1 time: 949
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1213
Cycle 1 time: 667
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 928
Cycle 1 time: 709
Cycle 2 time: 228
Cycle 0 time: 15
RW cycle time: 952
Cycle 1 time: 661
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 923
Cycle 1 time: 854
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 730
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 995
Cycle 1 time: 585
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 844
Cycle 1 time: 722
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 980
Cycle 1 time: 643
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 905
Cycle 1 time: 818
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1082
Cycle 1 time: 931
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1190
Cycle 1 time: 764
Cycle 2 time: 256
Cycle 0 time: 18
RW cycle time: 1038
Cycle 1 time: 785
Cycle 2 time: 273
Cycle 0 time: 19
RW cycle time: 1077
Cycle 1 time: 621
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 880
Cycle 1 time: 691
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 950
Cycle 1 time: 631
Cycle 2 time: 278
Cycle 0 time: 21
RW cycle time: 930
Cycle 1 time: 627
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 893
Cycle 1 time: 606
clock 3337135 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 72948 | nb_rw_cycle_counter 24315 | nb_inter_pic_trame_counter 72947
Cycle 2 time: 245
Cycle 0 time: 14
RW cycle time: 865
Cycle 1 time: 791
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1048
Cycle 1 time: 942
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1201
Cycle 1 time: 626
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 889
Cycle 1 time: 664
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 925
Cycle 1 time: 844
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1099
Cycle 1 time: 736
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1000
Cycle 1 time: 657
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 913
Cycle 1 time: 827
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1090
Cycle 1 time: 868
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1126
Cycle 1 time: 766
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1026
Cycle 1 time: 613
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 873
Cycle 1 time: 708
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 958
Cycle 1 time: 713
Cycle 2 time: 228
Cycle 0 time: 18
RW cycle time: 959
Cycle 1 time: 794
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1055
Cycle 1 time: 657
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 911
Cycle 1 time: 888
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1143
Cycle 1 time: 837
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 897
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1152
Cycle 1 time: 753
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1009
clock 3339184 ms | mcu 0 | user time 992 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 73007 | nb_rw_cycle_counter 24335 | nb_inter_pic_trame_counter 73006
Cycle 1 time: 998
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1254
Cycle 1 time: 794
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 693
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 953
Cycle 1 time: 606
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 872
Cycle 1 time: 803
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1059
Cycle 1 time: 801
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 794
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1049
Cycle 1 time: 578
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 841
Cycle 1 time: 592
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 850
Cycle 1 time: 652
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 914
Cycle 1 time: 640
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 899
Cycle 1 time: 814
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1073
Cycle 1 time: 888
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1142
Cycle 1 time: 724
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 982
Cycle 1 time: 762
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1022
Cycle 1 time: 800
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 913
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1177
Cycle 1 time: 1027
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1287
Cycle 1 time: 612
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 869
Cycle 1 time: 743
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1006
clock 3341196 ms | mcu 0 | user time 684 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 73067 | nb_rw_cycle_counter 24355 | nb_inter_pic_trame_counter 73066
Cycle 1 time: 690
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 944
Cycle 1 time: 724
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 993
Cycle 1 time: 739
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 997
Cycle 1 time: 701
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 963
Cycle 1 time: 668
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 931
Cycle 1 time: 684
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 947
Cycle 1 time: 734
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 994
Cycle 1 time: 740
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1000
Cycle 1 time: 805
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1062
Cycle 1 time: 699
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 961
Cycle 1 time: 712
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 980
Cycle 1 time: 738
Cycle 2 time: 257
Cycle 0 time: 20
RW cycle time: 1015
Cycle 1 time: 615
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 873
Cycle 1 time: 666
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 933
Cycle 1 time: 594
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 856
Cycle 1 time: 647
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 910
Cycle 1 time: 657
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 920
Cycle 1 time: 554
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 812
Cycle 1 time: 697
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 959
Cycle 1 time: 904
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1173
Cycle 1 time: 870
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1132
clock 3343226 ms | mcu 0 | user time 635 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 73130 | nb_rw_cycle_counter 24376 | nb_inter_pic_trame_counter 73129
Cycle 1 time: 641
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 892
Cycle 1 time: 705
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 962
Cycle 1 time: 648
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 914
Cycle 1 time: 704
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 966
Cycle 1 time: 823
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1078
Cycle 1 time: 746
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1003
Cycle 1 time: 792
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1044
Cycle 1 time: 629
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 896
Cycle 1 time: 675
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 935
Cycle 1 time: 694
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 956
Cycle 1 time: 687
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 948
Cycle 1 time: 905
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1175
Cycle 1 time: 847
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1111
Cycle 1 time: 620
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 880
Cycle 1 time: 926
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1192
Cycle 1 time: 697
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 954
Cycle 1 time: 646
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 914
Cycle 1 time: 788
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1057
Cycle 1 time: 561
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 821
Cycle 1 time: 709
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 971
Cycle 1 time: 881
clock 3345242 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 73191 | nb_rw_cycle_counter 24396 | nb_inter_pic_trame_counter 73190
Cycle 2 time: 248
Cycle 0 time: 14
RW cycle time: 1143
Cycle 1 time: 798
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 803
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1064
Cycle 1 time: 750
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1013
Cycle 1 time: 625
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 893
Cycle 1 time: 877
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1136
Cycle 1 time: 603
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 872
Cycle 1 time: 705
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 970
Cycle 1 time: 671
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 936
Cycle 1 time: 682
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 945
Cycle 1 time: 853
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 664
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 925
Cycle 1 time: 754
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1013
Cycle 1 time: 879
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1136
Cycle 1 time: 698
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 960
Cycle 1 time: 685
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 943
Cycle 1 time: 710
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 977
Cycle 1 time: 765
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1023
Cycle 1 time: 931
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1193
Cycle 1 time: 639
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 903
Cycle 1 time: 645
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 903
clock 3347318 ms | mcu 0 | user time 773 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 73253 | nb_rw_cycle_counter 24417 | nb_inter_pic_trame_counter 73252
Cycle 1 time: 780
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1027
Cycle 1 time: 737
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 999
Cycle 1 time: 864
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 837
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1097
Cycle 1 time: 622
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 885
Cycle 1 time: 587
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 847
Cycle 1 time: 739
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1003
Cycle 1 time: 970
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1229
Cycle 1 time: 705
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 622
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 884
Cycle 1 time: 887
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1141
Cycle 1 time: 870
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 701
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 732
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 995
Cycle 1 time: 882
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1134
Cycle 1 time: 753
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1010
Cycle 1 time: 698
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 949
Cycle 1 time: 698
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 963
Cycle 1 time: 748
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1012
Cycle 1 time: 645
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 914
clock 3349322 ms | mcu 0 | user time 582 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 73313 | nb_rw_cycle_counter 24437 | nb_inter_pic_trame_counter 73312
Cycle 1 time: 588
Cycle 2 time: 231
Cycle 0 time: 19
RW cycle time: 838
Cycle 1 time: 632
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 890
Cycle 1 time: 653
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 924
Cycle 1 time: 682
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 948
Cycle 1 time: 721
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 984
Cycle 1 time: 569
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 828
Cycle 1 time: 674
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 926
Cycle 1 time: 597
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 862
Cycle 1 time: 649
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 914
Cycle 1 time: 653
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 912
Cycle 1 time: 679
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 938
Cycle 1 time: 749
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1012
Cycle 1 time: 644
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 902
Cycle 1 time: 871
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1141
Cycle 1 time: 802
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1063
Cycle 1 time: 683
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 937
Cycle 1 time: 753
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1020
Cycle 1 time: 797
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1062
Cycle 1 time: 806
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1065
Cycle 1 time: 774
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1029
Cycle 1 time: 830
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1090
clock 3351378 ms | mcu 0 | user time 855 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 73376 | nb_rw_cycle_counter 24458 | nb_inter_pic_trame_counter 73375
Cycle 1 time: 861
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1114
Cycle 1 time: 958
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1210
Cycle 1 time: 643
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 899
Cycle 1 time: 682
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 946
Cycle 1 time: 743
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1004
Cycle 1 time: 743
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 997
Cycle 1 time: 693
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 950
Cycle 1 time: 778
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1043
Cycle 1 time: 822
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1085
Cycle 1 time: 827
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1090
Cycle 1 time: 856
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1125
Cycle 1 time: 774
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1031
Cycle 1 time: 957
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1216
Cycle 1 time: 761
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1018
Cycle 1 time: 811
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1073
Cycle 1 time: 642
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 906
Cycle 1 time: 718
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 980
Cycle 1 time: 589
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 854
Cycle 1 time: 702
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 956
Cycle 1 time: 757
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1019
clock 3353400 ms | mcu 0 | user time 560 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 73436 | nb_rw_cycle_counter 24478 | nb_inter_pic_trame_counter 73435
Cycle 1 time: 566
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 825
Cycle 1 time: 744
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1002
Cycle 1 time: 615
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 876
Cycle 1 time: 757
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1021
Cycle 1 time: 743
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 1016
Cycle 1 time: 710
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 974
Cycle 1 time: 751
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1013
Cycle 1 time: 784
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 596
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 858
Cycle 1 time: 589
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 853
Cycle 1 time: 672
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 923
Cycle 1 time: 656
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 908
Cycle 1 time: 645
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 900
Cycle 1 time: 950
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1215
Cycle 1 time: 969
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1222
Cycle 1 time: 792
Cycle 2 time: 277
Cycle 0 time: 23
RW cycle time: 1092
Cycle 1 time: 868
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1126
Cycle 1 time: 636
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 894
Cycle 1 time: 611
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 870
Cycle 1 time: 583
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 846
Cycle 1 time: 582
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 841
clock 3355449 ms | mcu 0 | user time 723 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 73499 | nb_rw_cycle_counter 24499 | nb_inter_pic_trame_counter 73498
Cycle 1 time: 729
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 981
Cycle 1 time: 833
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1093
Cycle 1 time: 1003
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1265
Cycle 1 time: 671
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 932
Cycle 1 time: 837
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 871
Cycle 2 time: 252
Cycle 0 time: 21
RW cycle time: 1144
Cycle 1 time: 706
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 977
Cycle 1 time: 649
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 916
Cycle 1 time: 656
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 918
Cycle 1 time: 922
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1190
Cycle 1 time: 782
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 809
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1067
Cycle 1 time: 780
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1041
Cycle 1 time: 700
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 958
Cycle 1 time: 941
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1205
Cycle 1 time: 642
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 901
Cycle 1 time: 617
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 883
Cycle 1 time: 817
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1078
Cycle 1 time: 610
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 869
Cycle 1 time: 686
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 948
clock 3357499 ms | mcu 0 | user time 720 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 73559 | nb_rw_cycle_counter 24519 | nb_inter_pic_trame_counter 73558
Cycle 1 time: 726
Cycle 2 time: 234
Cycle 0 time: 20
RW cycle time: 980
Cycle 1 time: 757
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1016
Cycle 1 time: 724
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 983
Cycle 1 time: 644
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 911
Cycle 1 time: 748
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1017
Cycle 1 time: 890
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1150
Cycle 1 time: 678
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 946
Cycle 1 time: 621
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 888
Cycle 1 time: 675
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 944
Cycle 1 time: 794
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1055
Cycle 1 time: 968
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1229
Cycle 1 time: 675
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 939
Cycle 1 time: 656
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 918
Cycle 1 time: 813
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1074
Cycle 1 time: 622
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 888
Cycle 1 time: 690
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 953
Cycle 1 time: 797
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1056
Cycle 1 time: 647
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 911
Cycle 1 time: 592
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 858
Cycle 1 time: 740
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1003
Cycle 1 time: 577
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 837
clock 3359558 ms | mcu 0 | user time 753 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 73622 | nb_rw_cycle_counter 24540 | nb_inter_pic_trame_counter 73621
Cycle 1 time: 759
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1014
Cycle 1 time: 662
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 920
Cycle 1 time: 908
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 737
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 998
Cycle 1 time: 892
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1159
Cycle 1 time: 904
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1159
Cycle 1 time: 802
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1061
Cycle 1 time: 641
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 906
Cycle 1 time: 693
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 960
Cycle 1 time: 778
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1042
Cycle 1 time: 625
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 890
Cycle 1 time: 653
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 913
Cycle 1 time: 583
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 846
Cycle 1 time: 792
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 745
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1010
Cycle 1 time: 570
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 830
Cycle 1 time: 814
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1077
Cycle 1 time: 614
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 875
Cycle 1 time: 827
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1093
Cycle 1 time: 699
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 959
Cycle 1 time: 568
Cycle 2 time: 247
clock 3361559 ms | mcu 0 | user time 18 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 73684 | nb_rw_cycle_counter 24561 | nb_inter_pic_trame_counter 73683
Cycle 0 time: 25
RW cycle time: 840
Cycle 1 time: 758
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1019
Cycle 1 time: 824
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1091
Cycle 1 time: 689
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 947
Cycle 1 time: 817
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1074
Cycle 1 time: 814
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 927
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1194
Cycle 1 time: 735
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1000
Cycle 1 time: 617
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 877
Cycle 1 time: 793
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1047
Cycle 1 time: 596
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 860
Cycle 1 time: 657
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 922
Cycle 1 time: 756
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1016
Cycle 1 time: 700
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 957
Cycle 1 time: 819
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 634
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 900
Cycle 1 time: 887
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1146
Cycle 1 time: 763
Cycle 2 time: 254
Cycle 0 time: 22
RW cycle time: 1039
Cycle 1 time: 589
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 847
Cycle 1 time: 586
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 847
Cycle 1 time: 712
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 975
clock 3363633 ms | mcu 0 | user time 827 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 73745 | nb_rw_cycle_counter 24581 | nb_inter_pic_trame_counter 73744
Cycle 1 time: 833
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1088
Cycle 1 time: 777
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1040
Cycle 1 time: 658
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 921
Cycle 1 time: 603
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 867
Cycle 1 time: 842
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1112
Cycle 1 time: 597
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 857
Cycle 1 time: 787
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1059
Cycle 1 time: 593
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 855
Cycle 1 time: 592
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 858
Cycle 1 time: 836
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1094
Cycle 1 time: 793
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1061
Cycle 1 time: 634
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 899
Cycle 1 time: 890
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1153
Cycle 1 time: 665
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 929
Cycle 1 time: 749
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1012
Cycle 1 time: 735
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 998
Cycle 1 time: 761
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1031
Cycle 1 time: 780
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1047
Cycle 1 time: 623
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 887
Cycle 1 time: 666
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 933
Cycle 1 time: 916
clock 3365636 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 73806 | nb_rw_cycle_counter 24601 | nb_inter_pic_trame_counter 73805
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 1176
Cycle 1 time: 559
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 817
Cycle 1 time: 842
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 758
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1013
Cycle 1 time: 733
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 994
Cycle 1 time: 802
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1069
Cycle 1 time: 714
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 980
Cycle 1 time: 742
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1009
Cycle 1 time: 740
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1001
Cycle 1 time: 563
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 830
Cycle 1 time: 656
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 913
Cycle 1 time: 590
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 857
Cycle 1 time: 577
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 843
Cycle 1 time: 598
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 862
Cycle 1 time: 761
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1025
Cycle 1 time: 655
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 918
Cycle 1 time: 769
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1031
Cycle 1 time: 609
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 865
Cycle 1 time: 539
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 803
Cycle 1 time: 671
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 938
Cycle 1 time: 720
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 986
Cycle 1 time: 757
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1021
clock 3367705 ms | mcu 0 | user time 783 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 73871 | nb_rw_cycle_counter 24623 | nb_inter_pic_trame_counter 73870
Cycle 1 time: 790
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1045
Cycle 1 time: 756
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1018
Cycle 1 time: 780
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 626
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 889
Cycle 1 time: 804
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1069
Cycle 1 time: 783
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1041
Cycle 1 time: 695
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 962
Cycle 1 time: 557
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 824
Cycle 1 time: 658
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 917
Cycle 1 time: 705
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 756
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 1026
Cycle 1 time: 837
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 618
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 882
Cycle 1 time: 782
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1047
Cycle 1 time: 982
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1236
Cycle 1 time: 813
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1076
Cycle 1 time: 819
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1079
Cycle 1 time: 738
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 996
Cycle 1 time: 624
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 886
Cycle 1 time: 871
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1133
clock 3369735 ms | mcu 0 | user time 861 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 73931 | nb_rw_cycle_counter 24643 | nb_inter_pic_trame_counter 73930
Cycle 1 time: 867
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1121
Cycle 1 time: 577
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 838
Cycle 1 time: 887
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1146
Cycle 1 time: 869
Cycle 2 time: 230
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 641
Cycle 2 time: 246
Cycle 0 time: 23
RW cycle time: 910
Cycle 1 time: 721
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 983
Cycle 1 time: 651
Cycle 2 time: 257
Cycle 0 time: 23
RW cycle time: 931
Cycle 1 time: 520
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 783
Cycle 1 time: 631
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 899
Cycle 1 time: 786
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1047
Cycle 1 time: 666
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 927
Cycle 1 time: 758
Cycle 2 time: 242
Cycle 0 time: 23
RW cycle time: 1023
Cycle 1 time: 720
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 981
Cycle 1 time: 986
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1251
Cycle 1 time: 614
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 879
Cycle 1 time: 808
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1069
Cycle 1 time: 890
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1145
Cycle 1 time: 776
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1043
Cycle 1 time: 654
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 917
Cycle 1 time: 729
Cycle 2 time: 251
Cycle 0 time: 21
RW cycle time: 1001
Cycle 1 time: 644
clock 3371738 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 73992 | nb_rw_cycle_counter 24663 | nb_inter_pic_trame_counter 73991
Cycle 2 time: 250
Cycle 0 time: 14
RW cycle time: 908
Cycle 1 time: 760
Cycle 2 time: 239
Cycle 0 time: 23
RW cycle time: 1022
Cycle 1 time: 791
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1055
Cycle 1 time: 740
Cycle 2 time: 251
Cycle 0 time: 21
RW cycle time: 1012
Cycle 1 time: 711
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 977
Cycle 1 time: 879
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1148
Cycle 1 time: 662
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 927
Cycle 1 time: 654
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 913
Cycle 1 time: 641
Cycle 2 time: 236
Cycle 0 time: 21
RW cycle time: 898
Cycle 1 time: 802
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1066
Cycle 1 time: 632
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 893
Cycle 1 time: 727
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 987
Cycle 1 time: 691
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 805
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1071
Cycle 1 time: 710
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 977
Cycle 1 time: 740
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1001
Cycle 1 time: 795
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 940
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1203
Cycle 1 time: 757
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1024
Cycle 1 time: 841
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1101
clock 3373746 ms | mcu 0 | user time 770 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 74051 | nb_rw_cycle_counter 24683 | nb_inter_pic_trame_counter 74050
Cycle 1 time: 776
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1025
Cycle 1 time: 741
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1006
Cycle 1 time: 743
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1002
Cycle 1 time: 654
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 922
Cycle 1 time: 702
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 956
Cycle 1 time: 691
Cycle 2 time: 245
Cycle 0 time: 23
RW cycle time: 959
Cycle 1 time: 719
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 982
Cycle 1 time: 673
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 941
Cycle 1 time: 734
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1003
Cycle 1 time: 682
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 941
Cycle 1 time: 719
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 979
Cycle 1 time: 756
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1017
Cycle 1 time: 741
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1012
Cycle 1 time: 600
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 864
Cycle 1 time: 743
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1013
Cycle 1 time: 803
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1064
Cycle 1 time: 787
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 699
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 959
Cycle 1 time: 644
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 906
Cycle 1 time: 807
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 943
clock 3375762 ms | mcu 0 | user time 319 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 74112 | nb_rw_cycle_counter 24703 | nb_inter_pic_trame_counter 74111
Cycle 2 time: 325
Cycle 0 time: 16
RW cycle time: 1284
Cycle 1 time: 633
Cycle 2 time: 274
Cycle 0 time: 17
RW cycle time: 924
Cycle 1 time: 798
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 959
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1218
Cycle 1 time: 856
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1118
Cycle 1 time: 918
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1187
Cycle 1 time: 461
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 713
Cycle 1 time: 739
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 989
Cycle 1 time: 855
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1121
Cycle 1 time: 852
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1116
Cycle 1 time: 677
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 943
Cycle 1 time: 743
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1012
Cycle 1 time: 611
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 879
Cycle 1 time: 577
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 835
Cycle 1 time: 703
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 962
Cycle 1 time: 647
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 909
Cycle 1 time: 646
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 907
Cycle 1 time: 661
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 922
Cycle 1 time: 604
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 860
Cycle 1 time: 632
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 890
Cycle 1 time: 802
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1063
clock 3377806 ms | mcu 0 | user time 791 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 74174 | nb_rw_cycle_counter 24724 | nb_inter_pic_trame_counter 74173
Cycle 1 time: 798
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1055
Cycle 1 time: 917
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 1021
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1283
Cycle 1 time: 663
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 927
Cycle 1 time: 723
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 982
Cycle 1 time: 596
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 864
Cycle 1 time: 720
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 986
Cycle 1 time: 755
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1021
Cycle 1 time: 864
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 766
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1027
Cycle 1 time: 649
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 914
Cycle 1 time: 804
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1064
Cycle 1 time: 592
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 849
Cycle 1 time: 648
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 917
Cycle 1 time: 728
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 987
Cycle 1 time: 666
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 925
Cycle 1 time: 576
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 837
Cycle 1 time: 615
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 879
Cycle 1 time: 570
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 826
Cycle 1 time: 694
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 953
Cycle 1 time: 645
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 915
clock 3379834 ms | mcu 0 | user time 566 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 74237 | nb_rw_cycle_counter 24745 | nb_inter_pic_trame_counter 74236
Cycle 1 time: 572
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 829
Cycle 1 time: 660
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 921
Cycle 1 time: 700
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 957
Cycle 1 time: 926
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1189
Cycle 1 time: 654
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 909
Cycle 1 time: 709
Cycle 2 time: 255
Cycle 0 time: 19
RW cycle time: 983
Cycle 1 time: 984
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1237
Cycle 1 time: 788
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1056
Cycle 1 time: 911
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 735
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 989
Cycle 1 time: 983
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1242
Cycle 1 time: 678
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 937
Cycle 1 time: 748
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1011
Cycle 1 time: 677
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 939
Cycle 1 time: 680
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 937
Cycle 1 time: 692
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 962
Cycle 1 time: 727
Cycle 2 time: 243
Cycle 0 time: 26
RW cycle time: 996
Cycle 1 time: 903
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1163
Cycle 1 time: 685
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 950
Cycle 1 time: 727
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 987
clock 3381882 ms | mcu 0 | user time 692 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 74297 | nb_rw_cycle_counter 24765 | nb_inter_pic_trame_counter 74296
Cycle 1 time: 698
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 957
Cycle 1 time: 613
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 867
Cycle 1 time: 811
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1068
Cycle 1 time: 796
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1049
Cycle 1 time: 572
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 828
Cycle 1 time: 807
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1072
Cycle 1 time: 789
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1045
Cycle 1 time: 577
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 843
Cycle 1 time: 710
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 971
Cycle 1 time: 651
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 921
Cycle 1 time: 586
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 853
Cycle 1 time: 654
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 910
Cycle 1 time: 591
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 847
Cycle 1 time: 650
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 915
Cycle 1 time: 673
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 941
Cycle 1 time: 711
Cycle 2 time: 334
Cycle 0 time: 17
RW cycle time: 1062
Cycle 1 time: 596
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 865
Cycle 1 time: 725
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 988
Cycle 1 time: 728
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 988
Cycle 1 time: 878
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1132
Cycle 1 time: 1086
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1344
clock 3383941 ms | mcu 0 | user time 811 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 74360 | nb_rw_cycle_counter 24786 | nb_inter_pic_trame_counter 74359
Cycle 1 time: 817
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1078
Cycle 1 time: 596
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 856
Cycle 1 time: 739
Cycle 2 time: 285
Cycle 0 time: 17
RW cycle time: 1041
Cycle 1 time: 677
Cycle 2 time: 261
Cycle 0 time: 17
RW cycle time: 955
Cycle 1 time: 803
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 657
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 918
Cycle 1 time: 831
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1090
Cycle 1 time: 982
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1239
Cycle 1 time: 701
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 960
Cycle 1 time: 909
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 868
Cycle 2 time: 257
Cycle 0 time: 18
RW cycle time: 1143
Cycle 1 time: 656
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 925
Cycle 1 time: 613
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 872
Cycle 1 time: 748
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 1018
Cycle 1 time: 558
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 823
Cycle 1 time: 777
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1039
Cycle 1 time: 696
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 961
Cycle 1 time: 751
Cycle 2 time: 244
Cycle 0 time: 24
RW cycle time: 1019
Cycle 1 time: 653
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 915
Cycle 1 time: 650
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 915
Cycle 1 time: 595
clock 3385943 ms | mcu 0 | user time 247 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 74421 | nb_rw_cycle_counter 24806 | nb_inter_pic_trame_counter 74420
Cycle 2 time: 254
Cycle 0 time: 14
RW cycle time: 863
Cycle 1 time: 821
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1078
Cycle 1 time: 701
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 961
Cycle 1 time: 721
Cycle 2 time: 277
Cycle 0 time: 18
RW cycle time: 1016
Cycle 1 time: 825
Cycle 2 time: 239
Cycle 0 time: 23
RW cycle time: 1087
Cycle 1 time: 762
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1021
Cycle 1 time: 604
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 860
Cycle 1 time: 867
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 1133
Cycle 1 time: 702
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 950
Cycle 1 time: 771
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1038
Cycle 1 time: 703
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 963
Cycle 1 time: 633
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 891
Cycle 1 time: 987
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1248
Cycle 1 time: 608
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 867
Cycle 1 time: 593
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 849
Cycle 1 time: 792
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1054
Cycle 1 time: 642
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 903
Cycle 1 time: 905
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1168
Cycle 1 time: 745
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1005
Cycle 1 time: 636
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 899
Cycle 1 time: 648
Cycle 2 time: 261
Cycle 0 time: 21
RW cycle time: 930
clock 3388009 ms | mcu 0 | user time 714 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 74483 | nb_rw_cycle_counter 24827 | nb_inter_pic_trame_counter 74482
Cycle 1 time: 721
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 980
Cycle 1 time: 676
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 939
Cycle 1 time: 690
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 951
Cycle 1 time: 694
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 949
Cycle 1 time: 786
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1044
Cycle 1 time: 692
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 954
Cycle 1 time: 855
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 806
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1062
Cycle 1 time: 737
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1002
Cycle 1 time: 610
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 873
Cycle 1 time: 930
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1191
Cycle 1 time: 653
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 917
Cycle 1 time: 592
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 859
Cycle 1 time: 737
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1003
Cycle 1 time: 787
Cycle 2 time: 255
Cycle 0 time: 21
RW cycle time: 1063
Cycle 1 time: 660
Cycle 2 time: 292
Cycle 0 time: 22
RW cycle time: 974
Cycle 1 time: 761
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1028
Cycle 1 time: 657
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 924
Cycle 1 time: 849
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 859
Cycle 2 time: 241
Cycle 0 time: 24
RW cycle time: 1124
clock 3390021 ms | mcu 0 | user time 777 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 74543 | nb_rw_cycle_counter 24847 | nb_inter_pic_trame_counter 74542
Cycle 1 time: 783
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1037
Cycle 1 time: 702
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 963
Cycle 1 time: 713
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 980
Cycle 1 time: 740
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1001
Cycle 1 time: 868
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1136
Cycle 1 time: 937
Cycle 2 time: 254
Cycle 0 time: 21
RW cycle time: 1212
Cycle 1 time: 590
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 859
Cycle 1 time: 581
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 851
Cycle 1 time: 629
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 890
Cycle 1 time: 743
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1006
Cycle 1 time: 904
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1167
Cycle 1 time: 1004
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1269
Cycle 1 time: 642
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 905
Cycle 1 time: 627
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 886
Cycle 1 time: 827
Cycle 2 time: 247
Cycle 0 time: 23
RW cycle time: 1097
Cycle 1 time: 618
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 880
Cycle 1 time: 602
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 874
Cycle 1 time: 774
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1034
Cycle 1 time: 675
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 939
Cycle 1 time: 750
Cycle 2 time: 244
Cycle 0 time: 24
RW cycle time: 1018
Cycle 1 time: 521
Cycle 2 time: 242
clock 3392021 ms | mcu 0 | user time 16 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 74605 | nb_rw_cycle_counter 24868 | nb_inter_pic_trame_counter 74604
Cycle 0 time: 23
RW cycle time: 786
Cycle 1 time: 712
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 973
Cycle 1 time: 796
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1065
Cycle 1 time: 768
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1037
Cycle 1 time: 792
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1055
Cycle 1 time: 670
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 939
Cycle 1 time: 698
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 964
Cycle 1 time: 683
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 952
Cycle 1 time: 709
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 969
Cycle 1 time: 761
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1024
Cycle 1 time: 718
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 984
Cycle 1 time: 810
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1073
Cycle 1 time: 901
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1165
Cycle 1 time: 794
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1054
Cycle 1 time: 616
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 887
Cycle 1 time: 664
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 929
Cycle 1 time: 697
Cycle 2 time: 243
Cycle 0 time: 23
RW cycle time: 963
Cycle 1 time: 905
Cycle 2 time: 300
Cycle 0 time: 18
RW cycle time: 1223
Cycle 1 time: 664
Cycle 2 time: 270
Cycle 0 time: 23
RW cycle time: 957
Cycle 1 time: 655
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 918
Cycle 1 time: 835
clock 3394043 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 74664 | nb_rw_cycle_counter 24887 | nb_inter_pic_trame_counter 74663
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1101
Cycle 1 time: 622
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 886
Cycle 1 time: 788
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1051
Cycle 1 time: 638
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 898
Cycle 1 time: 736
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1001
Cycle 1 time: 685
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 953
Cycle 1 time: 749
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1017
Cycle 1 time: 671
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 936
Cycle 1 time: 665
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 938
Cycle 1 time: 720
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 982
Cycle 1 time: 805
Cycle 2 time: 266
Cycle 0 time: 18
RW cycle time: 1089
Cycle 1 time: 602
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 868
Cycle 1 time: 899
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1163
Cycle 1 time: 902
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1161
Cycle 1 time: 752
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 732
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 985
Cycle 1 time: 658
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 922
Cycle 1 time: 608
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 875
Cycle 1 time: 686
Cycle 2 time: 251
Cycle 0 time: 22
RW cycle time: 959
Cycle 1 time: 612
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 873
Cycle 1 time: 847
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1109
clock 3396081 ms | mcu 0 | user time 679 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 74726 | nb_rw_cycle_counter 24908 | nb_inter_pic_trame_counter 74725
Cycle 1 time: 685
Cycle 2 time: 238
Cycle 0 time: 21
RW cycle time: 944
Cycle 1 time: 840
Cycle 2 time: 249
Cycle 0 time: 23
RW cycle time: 1112
Cycle 1 time: 737
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1004
Cycle 1 time: 844
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1103
Cycle 1 time: 634
Cycle 2 time: 311
Cycle 0 time: 21
RW cycle time: 966
Cycle 1 time: 704
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 963
Cycle 1 time: 909
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1172
Cycle 1 time: 906
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1170
Cycle 1 time: 769
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1032
Cycle 1 time: 632
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 893
Cycle 1 time: 726
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 987
Cycle 1 time: 673
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 930
Cycle 1 time: 718
Cycle 2 time: 241
Cycle 0 time: 22
RW cycle time: 981
Cycle 1 time: 710
Cycle 2 time: 254
Cycle 0 time: 22
RW cycle time: 986
Cycle 1 time: 904
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 1176
Cycle 1 time: 678
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 947
Cycle 1 time: 649
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 918
Cycle 1 time: 872
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1136
Cycle 1 time: 619
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 882
Cycle 1 time: 676
Cycle 2 time: 254
Cycle 0 time: 18
RW cycle time: 948
clock 3398115 ms | mcu 0 | user time 769 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 74786 | nb_rw_cycle_counter 24928 | nb_inter_pic_trame_counter 74785
Cycle 1 time: 776
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1037
Cycle 1 time: 657
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 919
Cycle 1 time: 720
Cycle 2 time: 237
Cycle 0 time: 21
RW cycle time: 978
Cycle 1 time: 613
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 878
Cycle 1 time: 859
Cycle 2 time: 243
Cycle 0 time: 23
RW cycle time: 1125
Cycle 1 time: 826
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1076
Cycle 1 time: 998
Cycle 2 time: 237
Cycle 0 time: 22
RW cycle time: 1257
Cycle 1 time: 653
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 904
Cycle 1 time: 706
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 962
Cycle 1 time: 1005
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1258
Cycle 1 time: 694
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 958
Cycle 1 time: 686
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 949
Cycle 1 time: 643
Cycle 2 time: 254
Cycle 0 time: 19
RW cycle time: 916
Cycle 1 time: 867
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1136
Cycle 1 time: 904
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1165
Cycle 1 time: 979
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1241
Cycle 1 time: 795
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 1065
Cycle 1 time: 1070
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1331
Cycle 1 time: 916
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1187
clock 3400153 ms | mcu 0 | user time 806 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 74843 | nb_rw_cycle_counter 24947 | nb_inter_pic_trame_counter 74842
Cycle 1 time: 812
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1069
Cycle 1 time: 786
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1052
Cycle 1 time: 856
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 618
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 879
Cycle 1 time: 865
Cycle 2 time: 238
Cycle 0 time: 21
RW cycle time: 1124
Cycle 1 time: 866
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 1138
Cycle 1 time: 657
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 929
Cycle 1 time: 679
Cycle 2 time: 252
Cycle 0 time: 23
RW cycle time: 954
Cycle 1 time: 606
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 873
Cycle 1 time: 843
Cycle 2 time: 309
Cycle 0 time: 19
RW cycle time: 1171
Cycle 1 time: 676
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 939
Cycle 1 time: 861
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1126
Cycle 1 time: 665
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 929
Cycle 1 time: 803
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1062
Cycle 1 time: 784
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1043
Cycle 1 time: 733
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 997
Cycle 1 time: 751
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1010
Cycle 1 time: 618
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 882
Cycle 1 time: 906
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1171
Cycle 1 time: 910
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 1182
clock 3402212 ms | mcu 0 | user time 754 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 74903 | nb_rw_cycle_counter 24967 | nb_inter_pic_trame_counter 74902
Cycle 1 time: 760
Cycle 2 time: 258
Cycle 0 time: 18
RW cycle time: 1036
Cycle 1 time: 566
Cycle 2 time: 262
Cycle 0 time: 20
RW cycle time: 848
Cycle 1 time: 616
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 876
Cycle 1 time: 878
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1142
Cycle 1 time: 759
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1024
Cycle 1 time: 810
Cycle 2 time: 360
Cycle 0 time: 20
RW cycle time: 1190
Cycle 1 time: 845
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1115
Cycle 1 time: 790
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1054
Cycle 1 time: 713
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 974
Cycle 1 time: 586
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 850
Cycle 1 time: 718
Cycle 2 time: 332
Cycle 0 time: 20
RW cycle time: 1070
Cycle 1 time: 548
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 809
Cycle 1 time: 826
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1089
Cycle 1 time: 763
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1027
Cycle 1 time: 630
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 893
Cycle 1 time: 617
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 882
Cycle 1 time: 733
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1001
Cycle 1 time: 734
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 999
Cycle 1 time: 886
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1138
Cycle 1 time: 693
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 956
Cycle 1 time: 758
clock 3404234 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 74964 | nb_rw_cycle_counter 24987 | nb_inter_pic_trame_counter 74963
Cycle 2 time: 250
Cycle 0 time: 14
RW cycle time: 1022
Cycle 1 time: 721
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 984
Cycle 1 time: 904
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1164
Cycle 1 time: 760
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 815
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1075
Cycle 1 time: 860
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1112
Cycle 1 time: 716
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 987
Cycle 1 time: 602
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 864
Cycle 1 time: 598
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 857
Cycle 1 time: 603
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 866
Cycle 1 time: 792
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1049
Cycle 1 time: 655
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 914
Cycle 1 time: 670
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 931
Cycle 1 time: 673
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 934
Cycle 1 time: 873
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1134
Cycle 1 time: 731
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 994
Cycle 1 time: 816
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1080
Cycle 1 time: 649
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 908
Cycle 1 time: 738
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1003
Cycle 1 time: 830
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1088
Cycle 1 time: 750
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1009
clock 3406318 ms | mcu 0 | user time 856 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 75026 | nb_rw_cycle_counter 25008 | nb_inter_pic_trame_counter 75025
Cycle 1 time: 862
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1116
Cycle 1 time: 797
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1054
Cycle 1 time: 861
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1123
Cycle 1 time: 661
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 916
Cycle 1 time: 593
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 861
Cycle 1 time: 757
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1016
Cycle 1 time: 728
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 994
Cycle 1 time: 748
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1013
Cycle 1 time: 659
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 922
Cycle 1 time: 813
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1071
Cycle 1 time: 741
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1000
Cycle 1 time: 739
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 996
Cycle 1 time: 779
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 787
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1044
Cycle 1 time: 708
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 964
Cycle 1 time: 580
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 836
Cycle 1 time: 749
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1015
Cycle 1 time: 687
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 942
Cycle 1 time: 788
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1045
Cycle 1 time: 744
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1005
Cycle 1 time: 834
clock 3408338 ms | mcu 0 | user time 246 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 75087 | nb_rw_cycle_counter 25028 | nb_inter_pic_trame_counter 75086
Cycle 2 time: 253
Cycle 0 time: 14
RW cycle time: 1101
Cycle 1 time: 737
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 993
Cycle 1 time: 995
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1254
Cycle 1 time: 713
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 972
Cycle 1 time: 637
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 900
Cycle 1 time: 678
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 940
Cycle 1 time: 857
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 711
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 971
Cycle 1 time: 644
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 904
Cycle 1 time: 748
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1017
Cycle 1 time: 759
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1019
Cycle 1 time: 609
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 869
Cycle 1 time: 858
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 873
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1131
Cycle 1 time: 749
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1016
Cycle 1 time: 894
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1154
Cycle 1 time: 789
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1054
Cycle 1 time: 801
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1069
Cycle 1 time: 896
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1157
Cycle 1 time: 805
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1063
clock 3410388 ms | mcu 0 | user time 767 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 75146 | nb_rw_cycle_counter 25048 | nb_inter_pic_trame_counter 75145
Cycle 1 time: 773
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1027
Cycle 1 time: 598
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 862
Cycle 1 time: 792
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 852
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1114
Cycle 1 time: 688
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 952
Cycle 1 time: 799
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1061
Cycle 1 time: 661
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 916
Cycle 1 time: 702
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 964
Cycle 1 time: 796
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1063
Cycle 1 time: 686
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 942
Cycle 1 time: 621
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 880
Cycle 1 time: 602
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 861
Cycle 1 time: 600
Cycle 2 time: 280
Cycle 0 time: 17
RW cycle time: 897
Cycle 1 time: 699
Cycle 2 time: 257
Cycle 0 time: 17
RW cycle time: 973
Cycle 1 time: 1007
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1262
Cycle 1 time: 871
Cycle 2 time: 225
Cycle 0 time: 18
RW cycle time: 1114
Cycle 1 time: 796
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 859
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1127
Cycle 1 time: 881
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1147
Cycle 1 time: 802
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1069
clock 3412420 ms | mcu 0 | user time 744 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 75206 | nb_rw_cycle_counter 25068 | nb_inter_pic_trame_counter 75205
Cycle 1 time: 750
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1008
Cycle 1 time: 793
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 684
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 934
Cycle 1 time: 681
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 943
Cycle 1 time: 701
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 957
Cycle 1 time: 613
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 878
Cycle 1 time: 901
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 570
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 833
Cycle 1 time: 858
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 589
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 853
Cycle 1 time: 601
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 859
Cycle 1 time: 704
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 954
Cycle 1 time: 796
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1059
Cycle 1 time: 794
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 686
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 941
Cycle 1 time: 795
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 878
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1140
Cycle 1 time: 624
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 882
Cycle 1 time: 791
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1045
Cycle 1 time: 866
Cycle 2 time: 234
Cycle 0 time: 20
RW cycle time: 1120
Cycle 1 time: 847
clock 3414437 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 75267 | nb_rw_cycle_counter 25088 | nb_inter_pic_trame_counter 75266
Cycle 2 time: 248
Cycle 0 time: 14
RW cycle time: 1109
Cycle 1 time: 758
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1017
Cycle 1 time: 796
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1050
Cycle 1 time: 781
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 631
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 888
Cycle 1 time: 749
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1011
Cycle 1 time: 711
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 683
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 943
Cycle 1 time: 674
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 928
Cycle 1 time: 755
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1013
Cycle 1 time: 731
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 991
Cycle 1 time: 625
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 881
Cycle 1 time: 738
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 680
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 933
Cycle 1 time: 824
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1074
Cycle 1 time: 797
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1054
Cycle 1 time: 860
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1118
Cycle 1 time: 776
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1039
Cycle 1 time: 597
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 862
Cycle 1 time: 604
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 864
Cycle 1 time: 684
Cycle 2 time: 254
Cycle 0 time: 22
RW cycle time: 960
clock 3416475 ms | mcu 0 | user time 741 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 75329 | nb_rw_cycle_counter 25109 | nb_inter_pic_trame_counter 75328
Cycle 1 time: 747
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1015
Cycle 1 time: 708
Cycle 2 time: 263
Cycle 0 time: 19
RW cycle time: 990
Cycle 1 time: 781
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1043
Cycle 1 time: 979
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1237
Cycle 1 time: 844
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1109
Cycle 1 time: 738
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1001
Cycle 1 time: 681
Cycle 2 time: 267
Cycle 0 time: 18
RW cycle time: 966
Cycle 1 time: 652
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 910
Cycle 1 time: 870
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1126
Cycle 1 time: 726
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 987
Cycle 1 time: 668
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 923
Cycle 1 time: 711
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 961
Cycle 1 time: 617
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 874
Cycle 1 time: 634
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 891
Cycle 1 time: 866
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 634
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 892
Cycle 1 time: 806
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1067
Cycle 1 time: 799
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1057
Cycle 1 time: 607
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 860
Cycle 1 time: 810
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1070
clock 3418508 ms | mcu 0 | user time 976 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 75389 | nb_rw_cycle_counter 25129 | nb_inter_pic_trame_counter 75388
Cycle 1 time: 982
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1234
Cycle 1 time: 738
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 991
Cycle 1 time: 693
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 958
Cycle 1 time: 736
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 1008
Cycle 1 time: 908
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 665
Cycle 2 time: 239
Cycle 0 time: 22
RW cycle time: 926
Cycle 1 time: 805
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1066
Cycle 1 time: 983
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1248
Cycle 1 time: 747
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1007
Cycle 1 time: 759
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1019
Cycle 1 time: 693
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 946
Cycle 1 time: 707
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 966
Cycle 1 time: 753
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1018
Cycle 1 time: 624
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 887
Cycle 1 time: 654
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 919
Cycle 1 time: 661
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 916
Cycle 1 time: 643
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 904
Cycle 1 time: 592
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 856
Cycle 1 time: 810
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1071
Cycle 1 time: 749
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1005
Cycle 1 time: 792
clock 3420525 ms | mcu 0 | user time 235 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 75450 | nb_rw_cycle_counter 25149 | nb_inter_pic_trame_counter 75449
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1049
Cycle 1 time: 967
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1231
Cycle 1 time: 629
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 894
Cycle 1 time: 668
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 920
Cycle 1 time: 782
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 956
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1222
Cycle 1 time: 754
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1013
Cycle 1 time: 625
Cycle 2 time: 267
Cycle 0 time: 19
RW cycle time: 911
Cycle 1 time: 551
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 811
Cycle 1 time: 715
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 980
Cycle 1 time: 656
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 921
Cycle 1 time: 818
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1072
Cycle 1 time: 856
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1112
Cycle 1 time: 581
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 842
Cycle 1 time: 946
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1208
Cycle 1 time: 751
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1007
Cycle 1 time: 629
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 887
Cycle 1 time: 717
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 976
Cycle 1 time: 734
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 989
Cycle 1 time: 1074
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1333
clock 3422568 ms | mcu 0 | user time 1037 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 75509 | nb_rw_cycle_counter 25169 | nb_inter_pic_trame_counter 75508
Cycle 1 time: 1043
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1296
Cycle 1 time: 752
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1014
Cycle 1 time: 800
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1054
Cycle 1 time: 971
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1230
Cycle 1 time: 1072
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1336
Cycle 1 time: 981
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1237
Cycle 1 time: 941
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1198
Cycle 1 time: 744
Cycle 2 time: 263
Cycle 0 time: 21
RW cycle time: 1028
Cycle 1 time: 542
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 804
Cycle 1 time: 697
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 958
Cycle 1 time: 599
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 859
Cycle 1 time: 802
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 830
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1097
Cycle 1 time: 875
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1142
Cycle 1 time: 944
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1197
Cycle 1 time: 747
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1012
Cycle 1 time: 796
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1055
Cycle 1 time: 699
Cycle 2 time: 293
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 633
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 902
clock 3424590 ms | mcu 0 | user time 774 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 75566 | nb_rw_cycle_counter 25188 | nb_inter_pic_trame_counter 75565
Cycle 1 time: 781
Cycle 2 time: 231
Cycle 0 time: 22
RW cycle time: 1034
Cycle 1 time: 790
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1058
Cycle 1 time: 760
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1024
Cycle 1 time: 927
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1194
Cycle 1 time: 647
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 908
Cycle 1 time: 722
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 981
Cycle 1 time: 700
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 962
Cycle 1 time: 676
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 934
Cycle 1 time: 635
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 897
Cycle 1 time: 719
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 975
Cycle 1 time: 587
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 845
Cycle 1 time: 689
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 950
Cycle 1 time: 645
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 900
Cycle 1 time: 773
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1032
Cycle 1 time: 745
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1002
Cycle 1 time: 918
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1179
Cycle 1 time: 844
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1106
Cycle 1 time: 697
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 959
Cycle 1 time: 823
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1074
Cycle 1 time: 874
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1126
clock 3426602 ms | mcu 0 | user time 750 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 75626 | nb_rw_cycle_counter 25208 | nb_inter_pic_trame_counter 75625
Cycle 1 time: 756
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1020
Cycle 1 time: 689
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 950
Cycle 1 time: 568
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 833
Cycle 1 time: 875
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1133
Cycle 1 time: 754
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1015
Cycle 1 time: 739
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1007
Cycle 1 time: 683
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 953
Cycle 1 time: 955
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1216
Cycle 1 time: 829
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1093
Cycle 1 time: 567
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 828
Cycle 1 time: 947
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1207
Cycle 1 time: 527
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 783
Cycle 1 time: 584
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 839
Cycle 1 time: 653
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 915
Cycle 1 time: 768
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1025
Cycle 1 time: 704
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 961
Cycle 1 time: 730
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 988
Cycle 1 time: 710
Cycle 2 time: 229
Cycle 0 time: 19
RW cycle time: 958
Cycle 1 time: 688
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 953
Cycle 1 time: 734
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 995
Cycle 1 time: 607
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 869
clock 3428606 ms | mcu 0 | user time 255 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 75689 | nb_rw_cycle_counter 25229 | nb_inter_pic_trame_counter 75688
Cycle 1 time: 261
Cycle 2 time: 230
Cycle 0 time: 18
RW cycle time: 509
Cycle 1 time: 601
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 860
Cycle 1 time: 667
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 930
Cycle 1 time: 899
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1157
Cycle 1 time: 639
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 900
Cycle 1 time: 800
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 836
Cycle 2 time: 238
Cycle 0 time: 21
RW cycle time: 1095
Cycle 1 time: 703
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 952
Cycle 1 time: 689
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 953
Cycle 1 time: 785
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1046
Cycle 1 time: 852
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 901
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1158
Cycle 1 time: 745
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1004
Cycle 1 time: 709
Cycle 2 time: 262
Cycle 0 time: 27
RW cycle time: 998
Cycle 1 time: 563
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 828
Cycle 1 time: 934
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1204
Cycle 1 time: 963
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1219
Cycle 1 time: 946
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1199
Cycle 1 time: 778
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 645
Cycle 2 time: 285
Cycle 0 time: 18
RW cycle time: 948
clock 3430672 ms | mcu 0 | user time 745 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 75749 | nb_rw_cycle_counter 25249 | nb_inter_pic_trame_counter 75748
Cycle 1 time: 751
Cycle 2 time: 301
Cycle 0 time: 19
RW cycle time: 1071
Cycle 1 time: 578
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 841
Cycle 1 time: 1038
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1303
Cycle 1 time: 709
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 975
Cycle 1 time: 857
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 789
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1050
Cycle 1 time: 941
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1202
Cycle 1 time: 958
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1217
Cycle 1 time: 921
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 687
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 952
Cycle 1 time: 739
Cycle 2 time: 255
Cycle 0 time: 23
RW cycle time: 1017
Cycle 1 time: 844
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1114
Cycle 1 time: 710
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 980
Cycle 1 time: 746
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1003
Cycle 1 time: 944
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1209
Cycle 1 time: 950
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1220
Cycle 1 time: 989
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1258
Cycle 1 time: 829
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1094
Cycle 1 time: 581
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 845
clock 3432726 ms | mcu 0 | user time 638 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 75806 | nb_rw_cycle_counter 25268 | nb_inter_pic_trame_counter 75805
Cycle 1 time: 645
Cycle 2 time: 233
Cycle 0 time: 21
RW cycle time: 899
Cycle 1 time: 803
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1062
Cycle 1 time: 779
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1043
Cycle 1 time: 750
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1006
Cycle 1 time: 810
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1070
Cycle 1 time: 748
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 713
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 979
Cycle 1 time: 749
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 1019
Cycle 1 time: 913
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1170
Cycle 1 time: 792
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1060
Cycle 1 time: 733
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 996
Cycle 1 time: 595
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 864
Cycle 1 time: 872
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1139
Cycle 1 time: 677
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 937
Cycle 1 time: 807
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1074
Cycle 1 time: 832
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1094
Cycle 1 time: 796
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1057
Cycle 1 time: 795
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1059
Cycle 1 time: 830
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1098
Cycle 1 time: 657
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 921
clock 3434785 ms | mcu 0 | user time 671 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 75866 | nb_rw_cycle_counter 25288 | nb_inter_pic_trame_counter 75865
Cycle 1 time: 677
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 934
Cycle 1 time: 790
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1053
Cycle 1 time: 742
Cycle 2 time: 281
Cycle 0 time: 20
RW cycle time: 1043
Cycle 1 time: 715
Cycle 2 time: 254
Cycle 0 time: 19
RW cycle time: 988
Cycle 1 time: 752
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1019
Cycle 1 time: 931
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1190
Cycle 1 time: 988
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1250
Cycle 1 time: 582
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 840
Cycle 1 time: 682
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 951
Cycle 1 time: 675
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 938
Cycle 1 time: 792
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1055
Cycle 1 time: 675
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 933
Cycle 1 time: 734
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1000
Cycle 1 time: 759
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1025
Cycle 1 time: 660
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 926
Cycle 1 time: 716
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 975
Cycle 1 time: 971
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1231
Cycle 1 time: 639
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 902
Cycle 1 time: 804
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1060
Cycle 1 time: 692
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 952
clock 3436817 ms | mcu 0 | user time 721 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 75926 | nb_rw_cycle_counter 25308 | nb_inter_pic_trame_counter 75925
Cycle 1 time: 727
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 982
Cycle 1 time: 599
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 863
Cycle 1 time: 766
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1029
Cycle 1 time: 744
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1009
Cycle 1 time: 788
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 898
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1159
Cycle 1 time: 601
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 857
Cycle 1 time: 839
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1100
Cycle 1 time: 849
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1111
Cycle 1 time: 591
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 853
Cycle 1 time: 657
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 920
Cycle 1 time: 790
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1046
Cycle 1 time: 634
Cycle 2 time: 255
Cycle 0 time: 17
RW cycle time: 906
Cycle 1 time: 817
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1078
Cycle 1 time: 899
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1169
Cycle 1 time: 763
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1023
Cycle 1 time: 927
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1188
Cycle 1 time: 766
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1026
Cycle 1 time: 795
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1054
Cycle 1 time: 591
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 862
clock 3438842 ms | mcu 0 | user time 691 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 75986 | nb_rw_cycle_counter 25328 | nb_inter_pic_trame_counter 75985
Cycle 1 time: 697
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 959
Cycle 1 time: 526
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 785
Cycle 1 time: 721
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 985
Cycle 1 time: 599
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 864
Cycle 1 time: 913
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1174
Cycle 1 time: 939
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1209
Cycle 1 time: 721
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 982
Cycle 1 time: 673
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 933
Cycle 1 time: 581
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 845
Cycle 1 time: 701
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 961
Cycle 1 time: 910
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1167
Cycle 1 time: 755
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1016
Cycle 1 time: 814
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1075
Cycle 1 time: 592
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 857
Cycle 1 time: 858
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 767
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1025
Cycle 1 time: 824
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1082
Cycle 1 time: 707
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 951
Cycle 1 time: 770
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1027
Cycle 1 time: 793
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 1063
Cycle 1 time: 585
clock 3440863 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 76047 | nb_rw_cycle_counter 25348 | nb_inter_pic_trame_counter 76046
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 845
Cycle 1 time: 777
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1035
Cycle 1 time: 648
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 911
Cycle 1 time: 695
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 787
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1052
Cycle 1 time: 767
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 657
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 919
Cycle 1 time: 795
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 595
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 858
Cycle 1 time: 701
Cycle 2 time: 229
Cycle 0 time: 18
RW cycle time: 948
Cycle 1 time: 942
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1207
Cycle 1 time: 808
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1072
Cycle 1 time: 934
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1198
Cycle 1 time: 827
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1092
Cycle 1 time: 970
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1232
Cycle 1 time: 681
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 946
Cycle 1 time: 675
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 935
Cycle 1 time: 685
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 940
Cycle 1 time: 797
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1058
Cycle 1 time: 743
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1004
clock 3442919 ms | mcu 0 | user time 1089 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 76106 | nb_rw_cycle_counter 25368 | nb_inter_pic_trame_counter 76105
Cycle 1 time: 1095
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1351
Cycle 1 time: 696
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 954
Cycle 1 time: 736
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 995
Cycle 1 time: 601
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 862
Cycle 1 time: 877
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1136
Cycle 1 time: 909
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 790
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1046
Cycle 1 time: 926
Cycle 2 time: 255
Cycle 0 time: 17
RW cycle time: 1198
Cycle 1 time: 751
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1006
Cycle 1 time: 644
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 914
Cycle 1 time: 885
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1150
Cycle 1 time: 689
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 946
Cycle 1 time: 970
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1230
Cycle 1 time: 743
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1000
Cycle 1 time: 685
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 941
Cycle 1 time: 955
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1215
Cycle 1 time: 976
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1241
Cycle 1 time: 937
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1198
Cycle 1 time: 816
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1079
clock 3444943 ms | mcu 0 | user time 709 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 76163 | nb_rw_cycle_counter 25387 | nb_inter_pic_trame_counter 76162
Cycle 1 time: 715
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 974
Cycle 1 time: 700
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 960
Cycle 1 time: 956
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1214
Cycle 1 time: 798
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1053
Cycle 1 time: 858
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1123
Cycle 1 time: 997
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1256
Cycle 1 time: 875
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1134
Cycle 1 time: 751
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 822
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1084
Cycle 1 time: 889
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1144
Cycle 1 time: 698
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 959
Cycle 1 time: 878
Cycle 2 time: 251
Cycle 0 time: 21
RW cycle time: 1150
Cycle 1 time: 779
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 589
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 849
Cycle 1 time: 941
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1197
Cycle 1 time: 849
Cycle 2 time: 233
Cycle 0 time: 21
RW cycle time: 1103
Cycle 1 time: 991
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1253
Cycle 1 time: 785
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1051
Cycle 1 time: 627
Cycle 2 time: 260
Cycle 0 time: 18
RW cycle time: 905
clock 3446994 ms | mcu 0 | user time 758 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 76220 | nb_rw_cycle_counter 25406 | nb_inter_pic_trame_counter 76219
Cycle 1 time: 764
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1015
Cycle 1 time: 649
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 907
Cycle 1 time: 861
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1124
Cycle 1 time: 561
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 810
Cycle 1 time: 867
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1134
Cycle 1 time: 717
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 982
Cycle 1 time: 694
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 800
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1072
Cycle 1 time: 832
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1083
Cycle 1 time: 866
Cycle 2 time: 280
Cycle 0 time: 19
RW cycle time: 1165
Cycle 1 time: 994
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1247
Cycle 1 time: 771
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1042
Cycle 1 time: 606
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 862
Cycle 1 time: 973
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1229
Cycle 1 time: 594
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 855
Cycle 1 time: 702
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 774
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1042
Cycle 1 time: 637
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 898
Cycle 1 time: 829
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 1102
Cycle 1 time: 744
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1004
clock 3449039 ms | mcu 0 | user time 727 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 76280 | nb_rw_cycle_counter 25426 | nb_inter_pic_trame_counter 76279
Cycle 1 time: 733
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 995
Cycle 1 time: 745
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1015
Cycle 1 time: 870
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1134
Cycle 1 time: 812
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1078
Cycle 1 time: 647
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 914
Cycle 1 time: 1040
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1307
Cycle 1 time: 1014
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1272
Cycle 1 time: 734
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 997
Cycle 1 time: 751
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1005
Cycle 1 time: 765
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1028
Cycle 1 time: 830
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1091
Cycle 1 time: 707
Cycle 2 time: 233
Cycle 0 time: 20
RW cycle time: 960
Cycle 1 time: 729
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 988
Cycle 1 time: 679
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 938
Cycle 1 time: 772
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1027
Cycle 1 time: 854
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 894
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1155
Cycle 1 time: 695
Cycle 2 time: 259
Cycle 0 time: 18
RW cycle time: 972
Cycle 1 time: 634
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 892
Cycle 1 time: 590
Cycle 2 time: 246
clock 3451039 ms | mcu 0 | user time 15 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 76339 | nb_rw_cycle_counter 25446 | nb_inter_pic_trame_counter 76338
Cycle 0 time: 22
RW cycle time: 858
Cycle 1 time: 648
Cycle 2 time: 244
Cycle 0 time: 23
RW cycle time: 915
Cycle 1 time: 685
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 942
Cycle 1 time: 685
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 943
Cycle 1 time: 834
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1095
Cycle 1 time: 746
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1001
Cycle 1 time: 778
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 686
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 950
Cycle 1 time: 555
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 825
Cycle 1 time: 839
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1098
Cycle 1 time: 808
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 826
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1088
Cycle 1 time: 772
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1036
Cycle 1 time: 699
Cycle 2 time: 230
Cycle 0 time: 18
RW cycle time: 947
Cycle 1 time: 768
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1032
Cycle 1 time: 811
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1069
Cycle 1 time: 657
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 913
Cycle 1 time: 801
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1055
Cycle 1 time: 818
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1080
Cycle 1 time: 715
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 982
Cycle 1 time: 753
clock 3453047 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 76398 | nb_rw_cycle_counter 25465 | nb_inter_pic_trame_counter 76397
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 1013
Cycle 1 time: 760
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1016
Cycle 1 time: 658
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 921
Cycle 1 time: 561
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 826
Cycle 1 time: 590
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 848
Cycle 1 time: 670
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 934
Cycle 1 time: 691
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 957
Cycle 1 time: 567
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 820
Cycle 1 time: 853
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 990
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1253
Cycle 1 time: 1015
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1272
Cycle 1 time: 870
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1130
Cycle 1 time: 724
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 981
Cycle 1 time: 827
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 706
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 836
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 674
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 945
Cycle 1 time: 805
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1071
Cycle 1 time: 780
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1041
Cycle 1 time: 810
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1072
clock 3455056 ms | mcu 0 | user time 738 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 76457 | nb_rw_cycle_counter 25485 | nb_inter_pic_trame_counter 76456
Cycle 1 time: 745
Cycle 2 time: 237
Cycle 0 time: 22
RW cycle time: 1004
Cycle 1 time: 589
Cycle 2 time: 241
Cycle 0 time: 22
RW cycle time: 852
Cycle 1 time: 584
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 851
Cycle 1 time: 722
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 979
Cycle 1 time: 734
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 999
Cycle 1 time: 657
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 923
Cycle 1 time: 588
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 860
Cycle 1 time: 687
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 945
Cycle 1 time: 820
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1089
Cycle 1 time: 720
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 978
Cycle 1 time: 843
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 732
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 993
Cycle 1 time: 760
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1027
Cycle 1 time: 855
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1123
Cycle 1 time: 631
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 894
Cycle 1 time: 600
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 858
Cycle 1 time: 811
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 581
Cycle 2 time: 253
Cycle 0 time: 21
RW cycle time: 855
Cycle 1 time: 694
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 956
Cycle 1 time: 724
Cycle 2 time: 247
Cycle 0 time: 23
RW cycle time: 994
Cycle 1 time: 626
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 891
clock 3457083 ms | mcu 0 | user time 782 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 76520 | nb_rw_cycle_counter 25506 | nb_inter_pic_trame_counter 76519
Cycle 1 time: 788
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1036
Cycle 1 time: 854
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1118
Cycle 1 time: 780
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1044
Cycle 1 time: 745
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1011
Cycle 1 time: 808
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1065
Cycle 1 time: 722
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 990
Cycle 1 time: 753
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 631
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 889
Cycle 1 time: 968
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1227
Cycle 1 time: 803
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1058
Cycle 1 time: 845
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1098
Cycle 1 time: 833
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1093
Cycle 1 time: 927
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1185
Cycle 1 time: 680
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 945
Cycle 1 time: 592
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 858
Cycle 1 time: 758
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1019
Cycle 1 time: 592
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 860
Cycle 1 time: 809
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1061
Cycle 1 time: 660
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 923
Cycle 1 time: 811
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1064
clock 3459128 ms | mcu 0 | user time 671 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 76580 | nb_rw_cycle_counter 25526 | nb_inter_pic_trame_counter 76579
Cycle 1 time: 677
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 934
Cycle 1 time: 706
Cycle 2 time: 261
Cycle 0 time: 22
RW cycle time: 989
Cycle 1 time: 697
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 959
Cycle 1 time: 774
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1034
Cycle 1 time: 599
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 851
Cycle 1 time: 755
Cycle 2 time: 251
Cycle 0 time: 22
RW cycle time: 1028
Cycle 1 time: 613
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 883
Cycle 1 time: 912
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1179
Cycle 1 time: 876
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1133
Cycle 1 time: 706
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 966
Cycle 1 time: 1040
Cycle 2 time: 235
Cycle 0 time: 21
RW cycle time: 1296
Cycle 1 time: 810
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1064
Cycle 1 time: 747
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1015
Cycle 1 time: 725
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 981
Cycle 1 time: 847
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1113
Cycle 1 time: 617
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 881
Cycle 1 time: 701
Cycle 2 time: 253
Cycle 0 time: 21
RW cycle time: 975
Cycle 1 time: 593
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 861
Cycle 1 time: 702
Cycle 2 time: 231
Cycle 0 time: 21
RW cycle time: 954
Cycle 1 time: 588
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 858
Cycle 1 time: 693
clock 3461150 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 76641 | nb_rw_cycle_counter 25546 | nb_inter_pic_trame_counter 76640
Cycle 2 time: 250
Cycle 0 time: 15
RW cycle time: 958
Cycle 1 time: 796
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1055
Cycle 1 time: 696
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 961
Cycle 1 time: 678
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 934
Cycle 1 time: 758
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1010
Cycle 1 time: 651
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 914
Cycle 1 time: 892
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1157
Cycle 1 time: 587
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 850
Cycle 1 time: 766
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1028
Cycle 1 time: 688
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 948
Cycle 1 time: 950
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1206
Cycle 1 time: 696
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 960
Cycle 1 time: 779
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1044
Cycle 1 time: 717
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 984
Cycle 1 time: 655
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 918
Cycle 1 time: 772
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 801
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 1063
Cycle 1 time: 654
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 908
Cycle 1 time: 682
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 938
Cycle 1 time: 872
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1131
Cycle 1 time: 819
clock 3463162 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 76701 | nb_rw_cycle_counter 25566 | nb_inter_pic_trame_counter 76700
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1080
Cycle 1 time: 698
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 959
Cycle 1 time: 866
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1122
Cycle 1 time: 825
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1079
Cycle 1 time: 903
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1170
Cycle 1 time: 756
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1019
Cycle 1 time: 798
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 951
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1214
Cycle 1 time: 758
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1019
Cycle 1 time: 725
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 989
Cycle 1 time: 840
Cycle 2 time: 280
Cycle 0 time: 19
RW cycle time: 1139
Cycle 1 time: 765
Cycle 2 time: 266
Cycle 0 time: 17
RW cycle time: 1048
Cycle 1 time: 882
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1139
Cycle 1 time: 714
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 974
Cycle 1 time: 763
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1019
Cycle 1 time: 646
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 914
Cycle 1 time: 745
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1006
Cycle 1 time: 737
Cycle 2 time: 321
Cycle 0 time: 18
RW cycle time: 1076
Cycle 1 time: 586
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 847
Cycle 1 time: 926
Cycle 2 time: 247
clock 3465162 ms | mcu 0 | user time 17 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 76759 | nb_rw_cycle_counter 25586 | nb_inter_pic_trame_counter 76758
Cycle 0 time: 23
RW cycle time: 1196
Cycle 1 time: 767
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1025
Cycle 1 time: 882
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1136
Cycle 1 time: 926
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 877
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1130
Cycle 1 time: 795
Cycle 2 time: 263
Cycle 0 time: 16
RW cycle time: 1074
Cycle 1 time: 781
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1040
Cycle 1 time: 738
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 995
Cycle 1 time: 787
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1051
Cycle 1 time: 925
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1187
Cycle 1 time: 762
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 1033
Cycle 1 time: 819
Cycle 2 time: 258
Cycle 0 time: 17
RW cycle time: 1094
Cycle 1 time: 806
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1075
Cycle 1 time: 886
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1153
Cycle 1 time: 647
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 904
Cycle 1 time: 899
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 644
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 899
Cycle 1 time: 643
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 904
Cycle 1 time: 714
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 978
Cycle 1 time: 827
clock 3467173 ms | mcu 0 | user time 257 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 76815 | nb_rw_cycle_counter 25604 | nb_inter_pic_trame_counter 76814
Cycle 2 time: 264
Cycle 0 time: 14
RW cycle time: 1105
Cycle 1 time: 1038
Cycle 2 time: 272
Cycle 0 time: 17
RW cycle time: 1327
Cycle 1 time: 864
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1122
Cycle 1 time: 579
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 846
Cycle 1 time: 895
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1154
Cycle 1 time: 680
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 934
Cycle 1 time: 903
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1163
Cycle 1 time: 655
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 921
Cycle 1 time: 730
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 985
Cycle 1 time: 804
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 850
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1115
Cycle 1 time: 988
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1244
Cycle 1 time: 813
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1067
Cycle 1 time: 782
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 710
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 960
Cycle 1 time: 763
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1021
Cycle 1 time: 826
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1091
Cycle 1 time: 876
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1145
Cycle 1 time: 898
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1162
clock 3469190 ms | mcu 0 | user time 796 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 76871 | nb_rw_cycle_counter 25623 | nb_inter_pic_trame_counter 76870
Cycle 1 time: 802
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 841
Cycle 2 time: 256
Cycle 0 time: 19
RW cycle time: 1116
Cycle 1 time: 733
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 990
Cycle 1 time: 976
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 696
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 965
Cycle 1 time: 698
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 956
Cycle 1 time: 585
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 842
Cycle 1 time: 1077
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1332
Cycle 1 time: 770
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1031
Cycle 1 time: 980
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1238
Cycle 1 time: 737
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1001
Cycle 1 time: 681
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 944
Cycle 1 time: 792
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1052
Cycle 1 time: 967
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1217
Cycle 1 time: 643
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 906
Cycle 1 time: 845
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1107
Cycle 1 time: 900
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1157
Cycle 1 time: 573
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 828
Cycle 1 time: 975
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1231
clock 3471215 ms | mcu 0 | user time 842 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 76928 | nb_rw_cycle_counter 25642 | nb_inter_pic_trame_counter 76927
Cycle 1 time: 848
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1102
Cycle 1 time: 868
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1129
Cycle 1 time: 719
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 974
Cycle 1 time: 814
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1070
Cycle 1 time: 947
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1206
Cycle 1 time: 760
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1020
Cycle 1 time: 741
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1004
Cycle 1 time: 958
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1214
Cycle 1 time: 737
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1006
Cycle 1 time: 789
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1053
Cycle 1 time: 859
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 901
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1156
Cycle 1 time: 864
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1116
Cycle 1 time: 669
Cycle 2 time: 255
Cycle 0 time: 16
RW cycle time: 940
Cycle 1 time: 815
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1074
Cycle 1 time: 808
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1067
Cycle 1 time: 759
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1016
Cycle 1 time: 882
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1145
Cycle 1 time: 818
Cycle 2 time: 237
Cycle 0 time: 23
RW cycle time: 1078
clock 3473252 ms | mcu 0 | user time 731 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 76985 | nb_rw_cycle_counter 25661 | nb_inter_pic_trame_counter 76984
Cycle 1 time: 737
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 998
Cycle 1 time: 635
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 892
Cycle 1 time: 830
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1083
Cycle 1 time: 834
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1089
Cycle 1 time: 659
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 914
Cycle 1 time: 592
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 858
Cycle 1 time: 638
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 893
Cycle 1 time: 771
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1030
Cycle 1 time: 765
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1027
Cycle 1 time: 837
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1098
Cycle 1 time: 688
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 941
Cycle 1 time: 985
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 1247
Cycle 1 time: 683
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 941
Cycle 1 time: 791
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1045
Cycle 1 time: 655
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 915
Cycle 1 time: 582
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 848
Cycle 1 time: 674
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 938
Cycle 1 time: 634
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 896
Cycle 1 time: 536
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 797
Cycle 1 time: 746
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1000
Cycle 1 time: 790
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1052
clock 3475309 ms | mcu 0 | user time 793 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 77048 | nb_rw_cycle_counter 25682 | nb_inter_pic_trame_counter 77047
Cycle 1 time: 799
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 1048
Cycle 1 time: 711
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 975
Cycle 1 time: 804
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1067
Cycle 1 time: 669
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 926
Cycle 1 time: 793
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1059
Cycle 1 time: 897
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1162
Cycle 1 time: 748
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1006
Cycle 1 time: 761
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1016
Cycle 1 time: 657
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 922
Cycle 1 time: 638
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 891
Cycle 1 time: 853
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 772
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 804
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 912
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1172
Cycle 1 time: 860
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1119
Cycle 1 time: 745
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 1013
Cycle 1 time: 673
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 935
Cycle 1 time: 844
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1109
Cycle 1 time: 688
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 946
Cycle 1 time: 962
Cycle 2 time: 242
clock 3477309 ms | mcu 0 | user time 21 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 77107 | nb_rw_cycle_counter 25702 | nb_inter_pic_trame_counter 77106
Cycle 0 time: 27
RW cycle time: 1231
Cycle 1 time: 772
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1041
Cycle 1 time: 870
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1131
Cycle 1 time: 788
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 617
Cycle 2 time: 235
Cycle 0 time: 20
RW cycle time: 872
Cycle 1 time: 859
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1120
Cycle 1 time: 719
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 982
Cycle 1 time: 938
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1201
Cycle 1 time: 875
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1140
Cycle 1 time: 905
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1166
Cycle 1 time: 922
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1181
Cycle 1 time: 777
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1034
Cycle 1 time: 712
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 966
Cycle 1 time: 741
Cycle 2 time: 251
Cycle 0 time: 22
RW cycle time: 1014
Cycle 1 time: 781
Cycle 2 time: 252
Cycle 0 time: 23
RW cycle time: 1056
Cycle 1 time: 725
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 987
Cycle 1 time: 763
Cycle 2 time: 287
Cycle 0 time: 17
RW cycle time: 1067
Cycle 1 time: 614
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 877
Cycle 1 time: 681
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 941
Cycle 1 time: 797
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1062
clock 3479377 ms | mcu 0 | user time 792 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 77165 | nb_rw_cycle_counter 25721 | nb_inter_pic_trame_counter 77164
Cycle 1 time: 798
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1052
Cycle 1 time: 736
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1004
Cycle 1 time: 902
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1173
Cycle 1 time: 662
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 934
Cycle 1 time: 631
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 897
Cycle 1 time: 612
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 882
Cycle 1 time: 736
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1002
Cycle 1 time: 587
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 850
Cycle 1 time: 720
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 982
Cycle 1 time: 701
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 958
Cycle 1 time: 601
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 866
Cycle 1 time: 1024
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1281
Cycle 1 time: 854
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1120
Cycle 1 time: 666
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 931
Cycle 1 time: 843
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1110
Cycle 1 time: 804
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1073
Cycle 1 time: 884
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1145
Cycle 1 time: 709
Cycle 2 time: 251
Cycle 0 time: 21
RW cycle time: 981
Cycle 1 time: 718
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 978
Cycle 1 time: 916
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1186
clock 3481410 ms | mcu 0 | user time 711 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 77225 | nb_rw_cycle_counter 25741 | nb_inter_pic_trame_counter 77224
Cycle 1 time: 718
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 975
Cycle 1 time: 949
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1211
Cycle 1 time: 811
Cycle 2 time: 244
Cycle 0 time: 23
RW cycle time: 1078
Cycle 1 time: 943
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1201
Cycle 1 time: 641
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 897
Cycle 1 time: 641
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 907
Cycle 1 time: 759
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 1026
Cycle 1 time: 815
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1073
Cycle 1 time: 643
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 899
Cycle 1 time: 796
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1052
Cycle 1 time: 765
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1027
Cycle 1 time: 712
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 979
Cycle 1 time: 769
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1033
Cycle 1 time: 690
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 953
Cycle 1 time: 579
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 839
Cycle 1 time: 925
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1189
Cycle 1 time: 650
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 914
Cycle 1 time: 656
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 924
Cycle 1 time: 658
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 926
Cycle 1 time: 586
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 854
clock 3483426 ms | mcu 0 | user time 918 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 77285 | nb_rw_cycle_counter 25761 | nb_inter_pic_trame_counter 77284
Cycle 1 time: 924
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 944
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1210
Cycle 1 time: 778
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 944
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1207
Cycle 1 time: 851
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1118
Cycle 1 time: 906
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1172
Cycle 1 time: 608
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 867
Cycle 1 time: 1003
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1263
Cycle 1 time: 942
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1205
Cycle 1 time: 630
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 899
Cycle 1 time: 847
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 923
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1183
Cycle 1 time: 637
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 900
Cycle 1 time: 687
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 955
Cycle 1 time: 648
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 910
Cycle 1 time: 856
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1116
Cycle 1 time: 713
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 974
Cycle 1 time: 754
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1020
Cycle 1 time: 924
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1182
clock 3485477 ms | mcu 0 | user time 926 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 77342 | nb_rw_cycle_counter 25780 | nb_inter_pic_trame_counter 77341
Cycle 1 time: 932
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1195
Cycle 1 time: 611
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 875
Cycle 1 time: 978
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1233
Cycle 1 time: 799
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 1071
Cycle 1 time: 727
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 990
Cycle 1 time: 677
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 942
Cycle 1 time: 619
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 875
Cycle 1 time: 694
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 957
Cycle 1 time: 533
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 790
Cycle 1 time: 882
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1142
Cycle 1 time: 681
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 949
Cycle 1 time: 787
Cycle 2 time: 277
Cycle 0 time: 19
RW cycle time: 1083
Cycle 1 time: 759
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1019
Cycle 1 time: 619
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 885
Cycle 1 time: 650
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 920
Cycle 1 time: 635
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 892
Cycle 1 time: 573
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 840
Cycle 1 time: 772
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1033
Cycle 1 time: 874
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1134
Cycle 1 time: 765
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1024
Cycle 1 time: 710
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 969
clock 3487544 ms | mcu 0 | user time 772 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 77405 | nb_rw_cycle_counter 25801 | nb_inter_pic_trame_counter 77404
Cycle 1 time: 779
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1036
Cycle 1 time: 839
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1099
Cycle 1 time: 854
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 632
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 886
Cycle 1 time: 610
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 874
Cycle 1 time: 699
Cycle 2 time: 239
Cycle 0 time: 22
RW cycle time: 960
Cycle 1 time: 820
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1074
Cycle 1 time: 811
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1072
Cycle 1 time: 679
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 939
Cycle 1 time: 599
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 859
Cycle 1 time: 588
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 851
Cycle 1 time: 728
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 991
Cycle 1 time: 638
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 900
Cycle 1 time: 723
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 984
Cycle 1 time: 680
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 938
Cycle 1 time: 752
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1005
Cycle 1 time: 1018
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1282
Cycle 1 time: 704
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 964
Cycle 1 time: 585
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 845
Cycle 1 time: 644
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 910
Cycle 1 time: 764
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 1030
clock 3489601 ms | mcu 0 | user time 742 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 77468 | nb_rw_cycle_counter 25822 | nb_inter_pic_trame_counter 77467
Cycle 1 time: 748
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 1014
Cycle 1 time: 655
Cycle 2 time: 264
Cycle 0 time: 22
RW cycle time: 941
Cycle 1 time: 703
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 971
Cycle 1 time: 687
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 949
Cycle 1 time: 620
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 887
Cycle 1 time: 677
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 941
Cycle 1 time: 678
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 945
Cycle 1 time: 676
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 942
Cycle 1 time: 959
Cycle 2 time: 242
Cycle 0 time: 23
RW cycle time: 1224
Cycle 1 time: 614
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 880
Cycle 1 time: 797
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1058
Cycle 1 time: 802
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1063
Cycle 1 time: 567
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 823
Cycle 1 time: 850
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 864
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1122
Cycle 1 time: 794
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1052
Cycle 1 time: 944
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1207
Cycle 1 time: 820
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1082
Cycle 1 time: 884
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1148
Cycle 1 time: 644
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 910
clock 3491651 ms | mcu 0 | user time 978 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 77528 | nb_rw_cycle_counter 25842 | nb_inter_pic_trame_counter 77527
Cycle 1 time: 984
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1249
Cycle 1 time: 743
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 793
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1059
Cycle 1 time: 593
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 860
Cycle 1 time: 752
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1020
Cycle 1 time: 640
Cycle 2 time: 264
Cycle 0 time: 20
RW cycle time: 924
Cycle 1 time: 686
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 936
Cycle 1 time: 930
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1190
Cycle 1 time: 823
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1090
Cycle 1 time: 770
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1027
Cycle 1 time: 804
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1070
Cycle 1 time: 910
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1173
Cycle 1 time: 618
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 880
Cycle 1 time: 676
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 941
Cycle 1 time: 853
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 1125
Cycle 1 time: 618
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 879
Cycle 1 time: 844
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 682
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 938
Cycle 1 time: 695
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 956
Cycle 1 time: 539
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 802
Cycle 1 time: 624
clock 3493664 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 77589 | nb_rw_cycle_counter 25862 | nb_inter_pic_trame_counter 77588
Cycle 2 time: 250
Cycle 0 time: 14
RW cycle time: 888
Cycle 1 time: 774
Cycle 2 time: 238
Cycle 0 time: 21
RW cycle time: 1033
Cycle 1 time: 942
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1200
Cycle 1 time: 806
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1062
Cycle 1 time: 926
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1190
Cycle 1 time: 669
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 922
Cycle 1 time: 862
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1122
Cycle 1 time: 905
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1167
Cycle 1 time: 739
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1000
Cycle 1 time: 704
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 963
Cycle 1 time: 616
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 876
Cycle 1 time: 631
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 896
Cycle 1 time: 725
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 983
Cycle 1 time: 810
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 670
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 926
Cycle 1 time: 741
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1006
Cycle 1 time: 807
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1064
Cycle 1 time: 628
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 888
Cycle 1 time: 804
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1065
Cycle 1 time: 728
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 995
clock 3495698 ms | mcu 0 | user time 901 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 77648 | nb_rw_cycle_counter 25882 | nb_inter_pic_trame_counter 77647
Cycle 1 time: 908
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1162
Cycle 1 time: 810
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 853
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 619
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 884
Cycle 1 time: 663
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 915
Cycle 1 time: 745
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1002
Cycle 1 time: 866
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 855
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 819
Cycle 2 time: 257
Cycle 0 time: 16
RW cycle time: 1092
Cycle 1 time: 765
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1024
Cycle 1 time: 643
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 898
Cycle 1 time: 724
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 983
Cycle 1 time: 700
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 955
Cycle 1 time: 571
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 839
Cycle 1 time: 1005
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1259
Cycle 1 time: 595
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 851
Cycle 1 time: 1034
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1288
Cycle 1 time: 869
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1132
Cycle 1 time: 916
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1179
Cycle 1 time: 789
clock 3497699 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 77706 | nb_rw_cycle_counter 25901 | nb_inter_pic_trame_counter 77705
Cycle 2 time: 243
Cycle 0 time: 14
RW cycle time: 1046
Cycle 1 time: 694
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 949
Cycle 1 time: 745
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1005
Cycle 1 time: 791
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 856
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1121
Cycle 1 time: 844
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1106
Cycle 1 time: 762
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1021
Cycle 1 time: 774
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1032
Cycle 1 time: 987
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1247
Cycle 1 time: 996
Cycle 2 time: 236
Cycle 0 time: 23
RW cycle time: 1255
Cycle 1 time: 910
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 904
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 853
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 906
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 782
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1047
Cycle 1 time: 645
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 915
Cycle 1 time: 724
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 976
Cycle 1 time: 900
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1171
Cycle 1 time: 687
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 946
clock 3499716 ms | mcu 0 | user time 695 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 77762 | nb_rw_cycle_counter 25920 | nb_inter_pic_trame_counter 77761
Cycle 1 time: 701
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 955
Cycle 1 time: 814
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1062
Cycle 1 time: 825
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1082
Cycle 1 time: 629
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 885
Cycle 1 time: 845
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1102
Cycle 1 time: 938
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1198
Cycle 1 time: 784
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1047
Cycle 1 time: 846
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1107
Cycle 1 time: 746
Cycle 2 time: 253
Cycle 0 time: 24
RW cycle time: 1023
Cycle 1 time: 579
Cycle 2 time: 266
Cycle 0 time: 20
RW cycle time: 865
Cycle 1 time: 811
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1076
Cycle 1 time: 775
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1035
Cycle 1 time: 544
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 795
Cycle 1 time: 803
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1063
Cycle 1 time: 828
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1090
Cycle 1 time: 906
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1169
Cycle 1 time: 971
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1232
Cycle 1 time: 1008
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1275
Cycle 1 time: 977
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1236
clock 3501759 ms | mcu 0 | user time 829 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 77819 | nb_rw_cycle_counter 25939 | nb_inter_pic_trame_counter 77818
Cycle 1 time: 835
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1094
Cycle 1 time: 678
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 941
Cycle 1 time: 715
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 976
Cycle 1 time: 868
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1122
Cycle 1 time: 760
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1025
Cycle 1 time: 839
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1101
Cycle 1 time: 792
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 854
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1116
Cycle 1 time: 723
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 979
Cycle 1 time: 632
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 891
Cycle 1 time: 806
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1064
Cycle 1 time: 936
Cycle 2 time: 243
Cycle 0 time: 24
RW cycle time: 1203
Cycle 1 time: 658
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 924
Cycle 1 time: 789
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 985
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1244
Cycle 1 time: 902
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1164
Cycle 1 time: 699
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 965
Cycle 1 time: 659
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 918
Cycle 1 time: 1001
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1259
Cycle 1 time: 585
clock 3503768 ms | mcu 0 | user time 247 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 77877 | nb_rw_cycle_counter 25958 | nb_inter_pic_trame_counter 77876
Cycle 2 time: 254
Cycle 0 time: 14
RW cycle time: 853
Cycle 1 time: 701
Cycle 2 time: 232
Cycle 0 time: 21
RW cycle time: 954
Cycle 1 time: 866
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1123
Cycle 1 time: 865
Cycle 2 time: 256
Cycle 0 time: 19
RW cycle time: 1140
Cycle 1 time: 834
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 884
Cycle 2 time: 251
Cycle 0 time: 22
RW cycle time: 1157
Cycle 1 time: 807
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1068
Cycle 1 time: 784
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 809
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1073
Cycle 1 time: 893
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1154
Cycle 1 time: 820
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1080
Cycle 1 time: 738
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1001
Cycle 1 time: 830
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1086
Cycle 1 time: 815
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1075
Cycle 1 time: 740
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1003
Cycle 1 time: 618
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 885
Cycle 1 time: 873
Cycle 2 time: 252
Cycle 0 time: 21
RW cycle time: 1146
Cycle 1 time: 791
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1045
Cycle 1 time: 863
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1127
clock 3505780 ms | mcu 0 | user time 835 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 77933 | nb_rw_cycle_counter 25977 | nb_inter_pic_trame_counter 77932
Cycle 1 time: 841
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1100
Cycle 1 time: 860
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1126
Cycle 1 time: 965
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1223
Cycle 1 time: 825
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1079
Cycle 1 time: 802
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1066
Cycle 1 time: 899
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1161
Cycle 1 time: 978
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1242
Cycle 1 time: 911
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1173
Cycle 1 time: 832
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1091
Cycle 1 time: 751
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 1015
Cycle 1 time: 804
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1073
Cycle 1 time: 871
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1139
Cycle 1 time: 832
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1091
Cycle 1 time: 963
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1220
Cycle 1 time: 818
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1081
Cycle 1 time: 908
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1174
Cycle 1 time: 953
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1211
Cycle 1 time: 687
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 944
clock 3507792 ms | mcu 0 | user time 748 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 77987 | nb_rw_cycle_counter 25995 | nb_inter_pic_trame_counter 77986
Cycle 1 time: 754
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1012
Cycle 1 time: 633
Cycle 2 time: 255
Cycle 0 time: 18
RW cycle time: 906
Cycle 1 time: 832
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1096
Cycle 1 time: 919
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 851
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1122
Cycle 1 time: 894
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1155
Cycle 1 time: 585
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 850
Cycle 1 time: 605
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 869
Cycle 1 time: 841
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1102
Cycle 1 time: 649
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 909
Cycle 1 time: 810
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1073
Cycle 1 time: 824
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1089
Cycle 1 time: 746
Cycle 2 time: 238
Cycle 0 time: 21
RW cycle time: 1005
Cycle 1 time: 789
Cycle 2 time: 258
Cycle 0 time: 18
RW cycle time: 1065
Cycle 1 time: 672
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 926
Cycle 1 time: 661
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 921
Cycle 1 time: 801
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1058
Cycle 1 time: 885
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 1149
Cycle 1 time: 981
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1244
Cycle 1 time: 841
clock 3509798 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 78045 | nb_rw_cycle_counter 26014 | nb_inter_pic_trame_counter 78044
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1101
Cycle 1 time: 745
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1002
Cycle 1 time: 902
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1160
Cycle 1 time: 914
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1171
Cycle 1 time: 875
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1143
Cycle 1 time: 592
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 851
Cycle 1 time: 779
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1045
Cycle 1 time: 718
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 977
Cycle 1 time: 970
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1227
Cycle 1 time: 811
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1068
Cycle 1 time: 718
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 979
Cycle 1 time: 766
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1021
Cycle 1 time: 631
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 886
Cycle 1 time: 699
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 965
Cycle 1 time: 748
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1013
Cycle 1 time: 757
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1020
Cycle 1 time: 836
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1096
Cycle 1 time: 649
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 908
Cycle 1 time: 809
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1074
Cycle 1 time: 882
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1144
clock 3511835 ms | mcu 0 | user time 594 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 78104 | nb_rw_cycle_counter 26034 | nb_inter_pic_trame_counter 78103
Cycle 1 time: 601
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 866
Cycle 1 time: 692
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 957
Cycle 1 time: 709
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 970
Cycle 1 time: 655
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 920
Cycle 1 time: 645
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 902
Cycle 1 time: 803
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1071
Cycle 1 time: 707
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 973
Cycle 1 time: 617
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 875
Cycle 1 time: 1074
Cycle 2 time: 257
Cycle 0 time: 19
RW cycle time: 1350
Cycle 1 time: 809
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1070
Cycle 1 time: 866
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 941
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1203
Cycle 1 time: 1008
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1262
Cycle 1 time: 865
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1122
Cycle 1 time: 811
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1074
Cycle 1 time: 878
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1134
Cycle 1 time: 884
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1146
Cycle 1 time: 764
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1025
Cycle 1 time: 903
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 1173
clock 3513886 ms | mcu 0 | user time 901 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 78161 | nb_rw_cycle_counter 26053 | nb_inter_pic_trame_counter 78160
Cycle 1 time: 907
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1161
Cycle 1 time: 799
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1062
Cycle 1 time: 641
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 904
Cycle 1 time: 772
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1035
Cycle 1 time: 1005
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 1271
Cycle 1 time: 693
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 951
Cycle 1 time: 799
Cycle 2 time: 247
Cycle 0 time: 23
RW cycle time: 1069
Cycle 1 time: 715
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 973
Cycle 1 time: 686
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 947
Cycle 1 time: 796
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1058
Cycle 1 time: 897
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1155
Cycle 1 time: 755
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1012
Cycle 1 time: 685
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 944
Cycle 1 time: 687
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 946
Cycle 1 time: 771
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1033
Cycle 1 time: 651
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 919
Cycle 1 time: 796
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1053
Cycle 1 time: 883
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1139
Cycle 1 time: 601
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 860
Cycle 1 time: 641
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 906
clock 3515899 ms | mcu 0 | user time 629 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 78221 | nb_rw_cycle_counter 26073 | nb_inter_pic_trame_counter 78220
Cycle 1 time: 636
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 893
Cycle 1 time: 884
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1144
Cycle 1 time: 746
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 1014
Cycle 1 time: 506
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 766
Cycle 1 time: 796
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 511
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 769
Cycle 1 time: 855
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 861
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1122
Cycle 1 time: 733
Cycle 2 time: 235
Cycle 0 time: 22
RW cycle time: 990
Cycle 1 time: 849
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1106
Cycle 1 time: 881
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1133
Cycle 1 time: 723
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 981
Cycle 1 time: 702
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 969
Cycle 1 time: 438
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 701
Cycle 1 time: 791
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1049
Cycle 1 time: 762
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1023
Cycle 1 time: 653
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 918
Cycle 1 time: 703
Cycle 2 time: 231
Cycle 0 time: 20
RW cycle time: 954
Cycle 1 time: 741
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1001
Cycle 1 time: 751
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1019
Cycle 1 time: 782
clock 3517911 ms | mcu 0 | user time 247 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 78282 | nb_rw_cycle_counter 26093 | nb_inter_pic_trame_counter 78281
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 1052
Cycle 1 time: 653
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 924
Cycle 1 time: 685
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 949
Cycle 1 time: 734
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 991
Cycle 1 time: 684
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 950
Cycle 1 time: 629
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 893
Cycle 1 time: 576
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 838
Cycle 1 time: 629
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 893
Cycle 1 time: 651
Cycle 2 time: 262
Cycle 0 time: 18
RW cycle time: 931
Cycle 1 time: 798
Cycle 2 time: 284
Cycle 0 time: 16
RW cycle time: 1098
Cycle 1 time: 1093
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1360
Cycle 1 time: 724
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 986
Cycle 1 time: 796
Cycle 2 time: 237
Cycle 0 time: 21
RW cycle time: 1054
Cycle 1 time: 914
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1167
Cycle 1 time: 909
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1169
Cycle 1 time: 792
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 697
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 952
Cycle 1 time: 755
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1007
Cycle 1 time: 740
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 865
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1129
clock 3519939 ms | mcu 0 | user time 925 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 78341 | nb_rw_cycle_counter 26113 | nb_inter_pic_trame_counter 78340
Cycle 1 time: 932
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1182
Cycle 1 time: 994
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1251
Cycle 1 time: 851
Cycle 2 time: 256
Cycle 0 time: 16
RW cycle time: 1123
Cycle 1 time: 731
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 860
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1115
Cycle 1 time: 893
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1152
Cycle 1 time: 997
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1261
Cycle 1 time: 955
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1220
Cycle 1 time: 893
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 790
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1051
Cycle 1 time: 925
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1183
Cycle 1 time: 837
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1101
Cycle 1 time: 829
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1083
Cycle 1 time: 956
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1207
Cycle 1 time: 941
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1201
Cycle 1 time: 795
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 839
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1098
Cycle 1 time: 745
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1000
clock 3521962 ms | mcu 0 | user time 748 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 78395 | nb_rw_cycle_counter 26131 | nb_inter_pic_trame_counter 78394
Cycle 1 time: 755
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 788
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1051
Cycle 1 time: 803
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1062
Cycle 1 time: 985
Cycle 2 time: 256
Cycle 0 time: 16
RW cycle time: 1257
Cycle 1 time: 839
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 830
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1092
Cycle 1 time: 655
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 920
Cycle 1 time: 748
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1004
Cycle 1 time: 1009
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1269
Cycle 1 time: 811
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1072
Cycle 1 time: 905
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1160
Cycle 1 time: 982
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1240
Cycle 1 time: 739
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1002
Cycle 1 time: 687
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 956
Cycle 1 time: 781
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1050
Cycle 1 time: 777
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1040
Cycle 1 time: 741
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1004
Cycle 1 time: 744
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1003
Cycle 1 time: 934
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1195
clock 3524011 ms | mcu 0 | user time 748 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 78452 | nb_rw_cycle_counter 26150 | nb_inter_pic_trame_counter 78451
Cycle 1 time: 754
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1011
Cycle 1 time: 713
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 976
Cycle 1 time: 805
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1071
Cycle 1 time: 713
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 978
Cycle 1 time: 768
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1029
Cycle 1 time: 822
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1077
Cycle 1 time: 772
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1026
Cycle 1 time: 709
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 853
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 856
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 795
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1052
Cycle 1 time: 723
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 985
Cycle 1 time: 722
Cycle 2 time: 255
Cycle 0 time: 19
RW cycle time: 996
Cycle 1 time: 586
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 854
Cycle 1 time: 806
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1065
Cycle 1 time: 709
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 836
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1100
Cycle 1 time: 644
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 901
Cycle 1 time: 872
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1137
Cycle 1 time: 706
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 959
clock 3526049 ms | mcu 0 | user time 768 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 78512 | nb_rw_cycle_counter 26170 | nb_inter_pic_trame_counter 78511
Cycle 1 time: 774
Cycle 2 time: 258
Cycle 0 time: 20
RW cycle time: 1052
Cycle 1 time: 632
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 893
Cycle 1 time: 813
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1075
Cycle 1 time: 827
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1089
Cycle 1 time: 738
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 996
Cycle 1 time: 741
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 998
Cycle 1 time: 683
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 945
Cycle 1 time: 908
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 1027
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1280
Cycle 1 time: 658
Cycle 2 time: 307
Cycle 0 time: 18
RW cycle time: 983
Cycle 1 time: 775
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 1046
Cycle 1 time: 838
Cycle 2 time: 254
Cycle 0 time: 15
RW cycle time: 1107
Cycle 1 time: 936
Cycle 2 time: 264
Cycle 0 time: 18
RW cycle time: 1218
Cycle 1 time: 627
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 884
Cycle 1 time: 816
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1086
Cycle 1 time: 635
Cycle 2 time: 296
Cycle 0 time: 19
RW cycle time: 950
Cycle 1 time: 710
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 970
Cycle 1 time: 643
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 902
Cycle 1 time: 764
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1022
Cycle 1 time: 764
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1024
clock 3528120 ms | mcu 0 | user time 792 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 78572 | nb_rw_cycle_counter 26190 | nb_inter_pic_trame_counter 78571
Cycle 1 time: 798
Cycle 2 time: 254
Cycle 0 time: 22
RW cycle time: 1074
Cycle 1 time: 760
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1021
Cycle 1 time: 943
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1204
Cycle 1 time: 772
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1036
Cycle 1 time: 881
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1142
Cycle 1 time: 963
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1229
Cycle 1 time: 916
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 1036
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1295
Cycle 1 time: 1039
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1300
Cycle 1 time: 819
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1083
Cycle 1 time: 712
Cycle 2 time: 256
Cycle 0 time: 18
RW cycle time: 986
Cycle 1 time: 839
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1098
Cycle 1 time: 874
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 1147
Cycle 1 time: 928
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1195
Cycle 1 time: 866
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1122
Cycle 1 time: 919
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 752
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1006
Cycle 1 time: 749
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1011
clock 3530151 ms | mcu 0 | user time 802 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 78626 | nb_rw_cycle_counter 26208 | nb_inter_pic_trame_counter 78625
Cycle 1 time: 808
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1063
Cycle 1 time: 797
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1058
Cycle 1 time: 753
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1022
Cycle 1 time: 768
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1026
Cycle 1 time: 692
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 957
Cycle 1 time: 646
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 913
Cycle 1 time: 816
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1076
Cycle 1 time: 916
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1174
Cycle 1 time: 742
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 998
Cycle 1 time: 967
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1226
Cycle 1 time: 916
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 854
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 884
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1145
Cycle 1 time: 1017
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1284
Cycle 1 time: 841
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1107
Cycle 1 time: 918
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 1031
Cycle 2 time: 227
Cycle 0 time: 17
RW cycle time: 1275
Cycle 1 time: 887
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1150
clock 3532163 ms | mcu 0 | user time 973 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 78680 | nb_rw_cycle_counter 26226 | nb_inter_pic_trame_counter 78679
Cycle 1 time: 980
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1237
Cycle 1 time: 897
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 808
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 859
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 817
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1081
Cycle 1 time: 928
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1191
Cycle 1 time: 777
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1042
Cycle 1 time: 591
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 855
Cycle 1 time: 759
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1013
Cycle 1 time: 776
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1045
Cycle 1 time: 940
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1193
Cycle 1 time: 913
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1172
Cycle 1 time: 1027
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1286
Cycle 1 time: 821
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1087
Cycle 1 time: 957
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1219
Cycle 1 time: 961
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1220
Cycle 1 time: 865
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 863
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1122
clock 3534168 ms | mcu 0 | user time 802 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 78734 | nb_rw_cycle_counter 26244 | nb_inter_pic_trame_counter 78733
Cycle 1 time: 808
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1067
Cycle 1 time: 742
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1003
Cycle 1 time: 841
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 1103
Cycle 1 time: 734
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 990
Cycle 1 time: 862
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 701
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 780
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1038
Cycle 1 time: 635
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 892
Cycle 1 time: 799
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1059
Cycle 1 time: 748
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1008
Cycle 1 time: 834
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1091
Cycle 1 time: 941
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1191
Cycle 1 time: 842
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 748
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1003
Cycle 1 time: 928
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1185
Cycle 1 time: 818
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 1082
Cycle 1 time: 907
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1166
Cycle 1 time: 852
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1109
Cycle 1 time: 617
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 872
clock 3536173 ms | mcu 0 | user time 808 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 78791 | nb_rw_cycle_counter 26263 | nb_inter_pic_trame_counter 78790
Cycle 1 time: 814
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1073
Cycle 1 time: 915
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 775
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1023
Cycle 1 time: 982
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1246
Cycle 1 time: 975
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1233
Cycle 1 time: 946
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1200
Cycle 1 time: 864
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 859
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 918
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1187
Cycle 1 time: 831
Cycle 2 time: 260
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 678
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 936
Cycle 1 time: 684
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 949
Cycle 1 time: 843
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 583
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 845
Cycle 1 time: 970
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1233
Cycle 1 time: 763
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1026
Cycle 1 time: 631
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 896
Cycle 1 time: 566
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 829
Cycle 1 time: 828
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1093
clock 3538224 ms | mcu 0 | user time 921 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 78848 | nb_rw_cycle_counter 26282 | nb_inter_pic_trame_counter 78847
Cycle 1 time: 928
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1183
Cycle 1 time: 995
Cycle 2 time: 251
Cycle 0 time: 21
RW cycle time: 1267
Cycle 1 time: 708
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 968
Cycle 1 time: 888
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1149
Cycle 1 time: 917
Cycle 2 time: 254
Cycle 0 time: 17
RW cycle time: 1188
Cycle 1 time: 783
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1049
Cycle 1 time: 779
Cycle 2 time: 244
Cycle 0 time: 25
RW cycle time: 1048
Cycle 1 time: 782
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1042
Cycle 1 time: 839
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1101
Cycle 1 time: 807
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1065
Cycle 1 time: 700
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 961
Cycle 1 time: 752
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1020
Cycle 1 time: 833
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1097
Cycle 1 time: 754
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1014
Cycle 1 time: 668
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 931
Cycle 1 time: 732
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 995
Cycle 1 time: 759
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 1029
Cycle 1 time: 790
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 999
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1263
clock 3540262 ms | mcu 0 | user time 888 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 78905 | nb_rw_cycle_counter 26301 | nb_inter_pic_trame_counter 78904
Cycle 1 time: 894
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1162
Cycle 1 time: 743
Cycle 2 time: 244
Cycle 0 time: 23
RW cycle time: 1010
Cycle 1 time: 939
Cycle 2 time: 255
Cycle 0 time: 16
RW cycle time: 1210
Cycle 1 time: 890
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1151
Cycle 1 time: 867
Cycle 2 time: 309
Cycle 0 time: 18
RW cycle time: 1194
Cycle 1 time: 801
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 694
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 958
Cycle 1 time: 684
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 944
Cycle 1 time: 711
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 967
Cycle 1 time: 908
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1170
Cycle 1 time: 942
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1203
Cycle 1 time: 846
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1111
Cycle 1 time: 596
Cycle 2 time: 259
Cycle 0 time: 19
RW cycle time: 874
Cycle 1 time: 691
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 946
Cycle 1 time: 631
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 893
Cycle 1 time: 739
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 1011
Cycle 1 time: 827
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1093
Cycle 1 time: 913
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 1179
Cycle 1 time: 729
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 988
clock 3542272 ms | mcu 0 | user time 856 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 78962 | nb_rw_cycle_counter 26320 | nb_inter_pic_trame_counter 78961
Cycle 1 time: 863
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 625
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 896
Cycle 1 time: 972
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1240
Cycle 1 time: 779
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1048
Cycle 1 time: 884
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1146
Cycle 1 time: 1101
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1367
Cycle 1 time: 870
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1135
Cycle 1 time: 1073
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1340
Cycle 1 time: 970
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1229
Cycle 1 time: 673
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 938
Cycle 1 time: 640
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 901
Cycle 1 time: 766
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1032
Cycle 1 time: 769
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1037
Cycle 1 time: 986
Cycle 2 time: 276
Cycle 0 time: 21
RW cycle time: 1283
Cycle 1 time: 631
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 902
Cycle 1 time: 830
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1095
Cycle 1 time: 817
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1077
Cycle 1 time: 683
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 947
Cycle 1 time: 872
clock 3544272 ms | mcu 0 | user time 252 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 79017 | nb_rw_cycle_counter 26338 | nb_inter_pic_trame_counter 79016
Cycle 2 time: 259
Cycle 0 time: 14
RW cycle time: 1145
Cycle 1 time: 742
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1003
Cycle 1 time: 941
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1202
Cycle 1 time: 862
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 821
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1081
Cycle 1 time: 991
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 668
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 927
Cycle 1 time: 930
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1187
Cycle 1 time: 661
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 919
Cycle 1 time: 703
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 966
Cycle 1 time: 779
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1041
Cycle 1 time: 834
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1098
Cycle 1 time: 750
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1010
Cycle 1 time: 873
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1134
Cycle 1 time: 991
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1258
Cycle 1 time: 746
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1015
Cycle 1 time: 954
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1220
Cycle 1 time: 730
Cycle 2 time: 251
Cycle 0 time: 22
RW cycle time: 1003
Cycle 1 time: 775
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1039
clock 3546301 ms | mcu 0 | user time 791 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 79073 | nb_rw_cycle_counter 26357 | nb_inter_pic_trame_counter 79072
Cycle 1 time: 797
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1057
Cycle 1 time: 868
Cycle 2 time: 262
Cycle 0 time: 17
RW cycle time: 1147
Cycle 1 time: 544
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 814
Cycle 1 time: 734
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 999
Cycle 1 time: 740
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1007
Cycle 1 time: 788
Cycle 2 time: 242
Cycle 0 time: 23
RW cycle time: 1053
Cycle 1 time: 740
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 887
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1154
Cycle 1 time: 927
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1187
Cycle 1 time: 763
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1020
Cycle 1 time: 905
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1166
Cycle 1 time: 639
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 907
Cycle 1 time: 841
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1102
Cycle 1 time: 897
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1162
Cycle 1 time: 961
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1223
Cycle 1 time: 736
Cycle 2 time: 249
Cycle 0 time: 23
RW cycle time: 1008
Cycle 1 time: 671
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 936
Cycle 1 time: 747
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 1014
Cycle 1 time: 727
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 994
Cycle 1 time: 724
clock 3548313 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 79131 | nb_rw_cycle_counter 26376 | nb_inter_pic_trame_counter 79130
Cycle 2 time: 251
Cycle 0 time: 14
RW cycle time: 989
Cycle 1 time: 728
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 991
Cycle 1 time: 727
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 996
Cycle 1 time: 803
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1070
Cycle 1 time: 842
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 918
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 693
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 949
Cycle 1 time: 763
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1017
Cycle 1 time: 816
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1073
Cycle 1 time: 867
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1123
Cycle 1 time: 654
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 921
Cycle 1 time: 922
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 693
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 953
Cycle 1 time: 703
Cycle 2 time: 230
Cycle 0 time: 19
RW cycle time: 952
Cycle 1 time: 606
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 871
Cycle 1 time: 706
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 976
Cycle 1 time: 929
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1183
Cycle 1 time: 816
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1081
Cycle 1 time: 733
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 991
Cycle 1 time: 806
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 1075
clock 3550368 ms | mcu 0 | user time 840 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 79190 | nb_rw_cycle_counter 26396 | nb_inter_pic_trame_counter 79189
Cycle 1 time: 846
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1098
Cycle 1 time: 634
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 897
Cycle 1 time: 677
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 941
Cycle 1 time: 848
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1113
Cycle 1 time: 680
Cycle 2 time: 267
Cycle 0 time: 18
RW cycle time: 965
Cycle 1 time: 929
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1188
Cycle 1 time: 639
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 901
Cycle 1 time: 730
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 988
Cycle 1 time: 753
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1021
Cycle 1 time: 679
Cycle 2 time: 238
Cycle 0 time: 22
RW cycle time: 939
Cycle 1 time: 903
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1167
Cycle 1 time: 854
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1120
Cycle 1 time: 787
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 571
Cycle 2 time: 255
Cycle 0 time: 22
RW cycle time: 848
Cycle 1 time: 553
Cycle 2 time: 243
Cycle 0 time: 23
RW cycle time: 819
Cycle 1 time: 608
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 872
Cycle 1 time: 634
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 898
Cycle 1 time: 814
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1079
Cycle 1 time: 770
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1038
Cycle 1 time: 793
Cycle 2 time: 248
Cycle 0 time: 23
RW cycle time: 1064
Cycle 1 time: 776
clock 3552387 ms | mcu 0 | user time 248 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 79251 | nb_rw_cycle_counter 26416 | nb_inter_pic_trame_counter 79250
Cycle 2 time: 255
Cycle 0 time: 14
RW cycle time: 1045
Cycle 1 time: 967
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1225
Cycle 1 time: 888
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1154
Cycle 1 time: 747
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1007
Cycle 1 time: 720
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 985
Cycle 1 time: 630
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 887
Cycle 1 time: 442
Cycle 2 time: 259
Cycle 0 time: 16
RW cycle time: 717
Cycle 1 time: 807
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1072
Cycle 1 time: 787
Cycle 2 time: 259
Cycle 0 time: 17
RW cycle time: 1063
Cycle 1 time: 847
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 639
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 899
Cycle 1 time: 728
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 677
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 942
Cycle 1 time: 852
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1121
Cycle 1 time: 751
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1018
Cycle 1 time: 665
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 931
Cycle 1 time: 741
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1004
Cycle 1 time: 952
Cycle 2 time: 262
Cycle 0 time: 21
RW cycle time: 1235
Cycle 1 time: 705
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 971
Cycle 1 time: 681
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 942
clock 3554394 ms | mcu 0 | user time 790 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 79310 | nb_rw_cycle_counter 26436 | nb_inter_pic_trame_counter 79309
Cycle 1 time: 796
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1061
Cycle 1 time: 744
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1002
Cycle 1 time: 917
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1169
Cycle 1 time: 869
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1123
Cycle 1 time: 865
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1126
Cycle 1 time: 934
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1203
Cycle 1 time: 732
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 992
Cycle 1 time: 604
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 866
Cycle 1 time: 688
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 943
Cycle 1 time: 716
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 983
Cycle 1 time: 854
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 685
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 948
Cycle 1 time: 869
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1132
Cycle 1 time: 588
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 851
Cycle 1 time: 669
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 933
Cycle 1 time: 645
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 897
Cycle 1 time: 896
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1165
Cycle 1 time: 958
Cycle 2 time: 256
Cycle 0 time: 17
RW cycle time: 1231
Cycle 1 time: 837
Cycle 2 time: 307
Cycle 0 time: 23
RW cycle time: 1167
Cycle 1 time: 842
clock 3556417 ms | mcu 0 | user time 268 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 79368 | nb_rw_cycle_counter 26455 | nb_inter_pic_trame_counter 79367
Cycle 2 time: 275
Cycle 0 time: 14
RW cycle time: 1131
Cycle 1 time: 535
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 806
Cycle 1 time: 927
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1185
Cycle 1 time: 889
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1150
Cycle 1 time: 690
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 946
Cycle 1 time: 683
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 949
Cycle 1 time: 950
Cycle 2 time: 243
Cycle 0 time: 24
RW cycle time: 1217
Cycle 1 time: 820
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1084
Cycle 1 time: 792
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 1032
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1297
Cycle 1 time: 790
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1048
Cycle 1 time: 642
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 906
Cycle 1 time: 732
Cycle 2 time: 253
Cycle 0 time: 23
RW cycle time: 1008
Cycle 1 time: 718
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 976
Cycle 1 time: 796
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1056
Cycle 1 time: 909
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1170
Cycle 1 time: 736
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1003
Cycle 1 time: 1012
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1277
Cycle 1 time: 871
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1139
Cycle 1 time: 639
clock 3558436 ms | mcu 0 | user time 253 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 79425 | nb_rw_cycle_counter 26474 | nb_inter_pic_trame_counter 79424
Cycle 2 time: 260
Cycle 0 time: 14
RW cycle time: 913
Cycle 1 time: 750
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1012
Cycle 1 time: 798
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1056
Cycle 1 time: 884
Cycle 2 time: 267
Cycle 0 time: 18
RW cycle time: 1169
Cycle 1 time: 728
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 988
Cycle 1 time: 811
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 771
Cycle 2 time: 272
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 930
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1200
Cycle 1 time: 794
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1062
Cycle 1 time: 791
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1057
Cycle 1 time: 967
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1224
Cycle 1 time: 807
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1072
Cycle 1 time: 769
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1025
Cycle 1 time: 808
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1075
Cycle 1 time: 756
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1018
Cycle 1 time: 816
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1083
Cycle 1 time: 1063
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1321
Cycle 1 time: 863
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 736
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 1008
clock 3560473 ms | mcu 0 | user time 729 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 79481 | nb_rw_cycle_counter 26493 | nb_inter_pic_trame_counter 79480
Cycle 1 time: 735
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 992
Cycle 1 time: 849
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 1072
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1334
Cycle 1 time: 897
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1160
Cycle 1 time: 753
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1019
Cycle 1 time: 902
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1164
Cycle 1 time: 838
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1100
Cycle 1 time: 736
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1000
Cycle 1 time: 804
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1069
Cycle 1 time: 837
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1104
Cycle 1 time: 687
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 960
Cycle 1 time: 774
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1031
Cycle 1 time: 813
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1077
Cycle 1 time: 740
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1003
Cycle 1 time: 721
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 986
Cycle 1 time: 795
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1056
Cycle 1 time: 731
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 990
Cycle 1 time: 899
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1162
Cycle 1 time: 649
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 904
clock 3562524 ms | mcu 0 | user time 1024 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 79538 | nb_rw_cycle_counter 26512 | nb_inter_pic_trame_counter 79537
Cycle 1 time: 1030
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1291
Cycle 1 time: 816
Cycle 2 time: 247
Cycle 0 time: 23
RW cycle time: 1086
Cycle 1 time: 865
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1122
Cycle 1 time: 701
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 964
Cycle 1 time: 747
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1005
Cycle 1 time: 807
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1074
Cycle 1 time: 912
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1172
Cycle 1 time: 681
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 942
Cycle 1 time: 806
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1064
Cycle 1 time: 687
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 948
Cycle 1 time: 794
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 908
Cycle 2 time: 266
Cycle 0 time: 22
RW cycle time: 1196
Cycle 1 time: 493
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 756
Cycle 1 time: 678
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 946
Cycle 1 time: 662
Cycle 2 time: 262
Cycle 0 time: 22
RW cycle time: 946
Cycle 1 time: 697
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 948
Cycle 1 time: 671
Cycle 2 time: 301
Cycle 0 time: 20
RW cycle time: 992
Cycle 1 time: 722
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 983
Cycle 1 time: 786
Cycle 2 time: 273
Cycle 0 time: 18
RW cycle time: 1077
Cycle 1 time: 1014
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1271
clock 3564602 ms | mcu 0 | user time 973 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 79598 | nb_rw_cycle_counter 26532 | nb_inter_pic_trame_counter 79597
Cycle 1 time: 979
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1229
Cycle 1 time: 746
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1001
Cycle 1 time: 670
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 932
Cycle 1 time: 924
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1172
Cycle 1 time: 753
Cycle 2 time: 255
Cycle 0 time: 16
RW cycle time: 1024
Cycle 1 time: 843
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1097
Cycle 1 time: 771
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1028
Cycle 1 time: 867
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1125
Cycle 1 time: 849
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1100
Cycle 1 time: 857
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1121
Cycle 1 time: 901
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1162
Cycle 1 time: 688
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 944
Cycle 1 time: 909
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1171
Cycle 1 time: 846
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1096
Cycle 1 time: 1053
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1312
Cycle 1 time: 797
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1054
Cycle 1 time: 890
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1155
Cycle 1 time: 861
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 474
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 733
clock 3566637 ms | mcu 0 | user time 761 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 79655 | nb_rw_cycle_counter 26551 | nb_inter_pic_trame_counter 79654
Cycle 1 time: 767
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1026
Cycle 1 time: 636
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 900
Cycle 1 time: 863
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 682
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 933
Cycle 1 time: 965
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1229
Cycle 1 time: 851
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 841
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1098
Cycle 1 time: 857
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 888
Cycle 2 time: 265
Cycle 0 time: 21
RW cycle time: 1174
Cycle 1 time: 677
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 943
Cycle 1 time: 903
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1157
Cycle 1 time: 884
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1140
Cycle 1 time: 819
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1081
Cycle 1 time: 872
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1132
Cycle 1 time: 906
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1164
Cycle 1 time: 858
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 743
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1005
Cycle 1 time: 853
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1118
Cycle 1 time: 697
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 954
clock 3568683 ms | mcu 0 | user time 712 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 79712 | nb_rw_cycle_counter 26570 | nb_inter_pic_trame_counter 79711
Cycle 1 time: 719
Cycle 2 time: 228
Cycle 0 time: 15
RW cycle time: 962
Cycle 1 time: 941
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1195
Cycle 1 time: 643
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 899
Cycle 1 time: 815
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 706
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 972
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1231
Cycle 1 time: 746
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1008
Cycle 1 time: 987
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1241
Cycle 1 time: 821
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1077
Cycle 1 time: 860
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1121
Cycle 1 time: 791
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1052
Cycle 1 time: 845
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 702
Cycle 2 time: 266
Cycle 0 time: 20
RW cycle time: 988
Cycle 1 time: 903
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1160
Cycle 1 time: 585
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 848
Cycle 1 time: 688
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 942
Cycle 1 time: 873
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1124
Cycle 1 time: 908
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1160
Cycle 1 time: 766
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1020
clock 3570700 ms | mcu 0 | user time 729 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 79769 | nb_rw_cycle_counter 26589 | nb_inter_pic_trame_counter 79768
Cycle 1 time: 735
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 994
Cycle 1 time: 776
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1037
Cycle 1 time: 757
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1016
Cycle 1 time: 952
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1211
Cycle 1 time: 604
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 866
Cycle 1 time: 714
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 969
Cycle 1 time: 916
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1169
Cycle 1 time: 827
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1086
Cycle 1 time: 872
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 760
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1022
Cycle 1 time: 851
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1112
Cycle 1 time: 905
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1166
Cycle 1 time: 1022
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1277
Cycle 1 time: 814
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1072
Cycle 1 time: 774
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1036
Cycle 1 time: 827
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1084
Cycle 1 time: 835
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1095
Cycle 1 time: 755
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1012
Cycle 1 time: 806
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1065
clock 3572756 ms | mcu 0 | user time 873 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 79826 | nb_rw_cycle_counter 26608 | nb_inter_pic_trame_counter 79825
Cycle 1 time: 879
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1146
Cycle 1 time: 783
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1044
Cycle 1 time: 746
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 673
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 936
Cycle 1 time: 899
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 834
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1100
Cycle 1 time: 815
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1077
Cycle 1 time: 740
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1006
Cycle 1 time: 602
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 862
Cycle 1 time: 761
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1023
Cycle 1 time: 958
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1220
Cycle 1 time: 744
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1011
Cycle 1 time: 727
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 997
Cycle 1 time: 838
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1103
Cycle 1 time: 797
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1064
Cycle 1 time: 876
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1140
Cycle 1 time: 716
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 976
Cycle 1 time: 765
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1028
Cycle 1 time: 601
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 866
Cycle 1 time: 709
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 955
clock 3574807 ms | mcu 0 | user time 659 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 79886 | nb_rw_cycle_counter 26628 | nb_inter_pic_trame_counter 79885
Cycle 1 time: 666
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 929
Cycle 1 time: 810
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1071
Cycle 1 time: 815
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1077
Cycle 1 time: 780
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1040
Cycle 1 time: 818
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1085
Cycle 1 time: 929
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1187
Cycle 1 time: 751
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1015
Cycle 1 time: 906
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 806
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 744
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 999
Cycle 1 time: 834
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1104
Cycle 1 time: 855
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 693
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 952
Cycle 1 time: 677
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 937
Cycle 1 time: 735
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 994
Cycle 1 time: 805
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1067
Cycle 1 time: 797
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1059
Cycle 1 time: 780
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1040
Cycle 1 time: 595
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 855
Cycle 1 time: 787
clock 3576820 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 79944 | nb_rw_cycle_counter 26647 | nb_inter_pic_trame_counter 79943
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1052
Cycle 1 time: 961
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1217
Cycle 1 time: 798
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1054
Cycle 1 time: 774
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1033
Cycle 1 time: 853
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 794
Cycle 2 time: 319
Cycle 0 time: 23
RW cycle time: 1136
Cycle 1 time: 893
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1157
Cycle 1 time: 682
Cycle 2 time: 268
Cycle 0 time: 18
RW cycle time: 968
Cycle 1 time: 567
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 827
Cycle 1 time: 995
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1258
Cycle 1 time: 747
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1006
Cycle 1 time: 740
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1001
Cycle 1 time: 681
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 947
Cycle 1 time: 799
Cycle 2 time: 257
Cycle 0 time: 18
RW cycle time: 1074
Cycle 1 time: 724
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 984
Cycle 1 time: 686
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 949
Cycle 1 time: 791
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1055
Cycle 1 time: 895
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1157
Cycle 1 time: 872
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1130
clock 3578835 ms | mcu 0 | user time 1072 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 80000 | nb_rw_cycle_counter 26666 | nb_inter_pic_trame_counter 79999
Cycle 1 time: 1078
Cycle 2 time: 240
Cycle 0 time: 23
RW cycle time: 1341
Cycle 1 time: 777
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 892
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1157
Cycle 1 time: 644
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 905
Cycle 1 time: 767
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1028
Cycle 1 time: 926
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1186
Cycle 1 time: 1075
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1332
Cycle 1 time: 804
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1070
Cycle 1 time: 666
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 930
Cycle 1 time: 734
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 994
Cycle 1 time: 912
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 950
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1211
Cycle 1 time: 1026
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1278
Cycle 1 time: 1032
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1284
Cycle 1 time: 767
Cycle 2 time: 247
Cycle 0 time: 23
RW cycle time: 1037
Cycle 1 time: 833
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 1098
Cycle 1 time: 742
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1002
Cycle 1 time: 845
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1109
Cycle 1 time: 823
clock 3580851 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 80055 | nb_rw_cycle_counter 26684 | nb_inter_pic_trame_counter 80054
Cycle 2 time: 250
Cycle 0 time: 14
RW cycle time: 1087
Cycle 1 time: 796
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1056
Cycle 1 time: 719
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 976
Cycle 1 time: 758
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1021
Cycle 1 time: 814
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1072
Cycle 1 time: 938
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1201
Cycle 1 time: 697
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 959
Cycle 1 time: 907
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1168
Cycle 1 time: 851
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 788
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1053
Cycle 1 time: 743
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1006
Cycle 1 time: 569
Cycle 2 time: 256
Cycle 0 time: 17
RW cycle time: 842
Cycle 1 time: 782
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1047
Cycle 1 time: 670
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 939
Cycle 1 time: 689
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 953
Cycle 1 time: 789
Cycle 2 time: 253
Cycle 0 time: 23
RW cycle time: 1065
Cycle 1 time: 945
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1201
Cycle 1 time: 923
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1185
Cycle 1 time: 899
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1155
Cycle 1 time: 943
clock 3582873 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 80112 | nb_rw_cycle_counter 26703 | nb_inter_pic_trame_counter 80111
Cycle 2 time: 248
Cycle 0 time: 14
RW cycle time: 1205
Cycle 1 time: 701
Cycle 2 time: 259
Cycle 0 time: 18
RW cycle time: 978
Cycle 1 time: 878
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1144
Cycle 1 time: 733
Cycle 2 time: 295
Cycle 0 time: 19
RW cycle time: 1047
Cycle 1 time: 808
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1073
Cycle 1 time: 786
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1051
Cycle 1 time: 833
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1097
Cycle 1 time: 864
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1130
Cycle 1 time: 783
Cycle 2 time: 268
Cycle 0 time: 17
RW cycle time: 1068
Cycle 1 time: 779
Cycle 2 time: 290
Cycle 0 time: 16
RW cycle time: 1085
Cycle 1 time: 633
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 901
Cycle 1 time: 732
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1001
Cycle 1 time: 938
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1207
Cycle 1 time: 737
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 1003
Cycle 1 time: 870
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1129
Cycle 1 time: 715
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 970
Cycle 1 time: 746
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 848
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1102
Cycle 1 time: 914
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1171
clock 3584879 ms | mcu 0 | user time 876 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 80168 | nb_rw_cycle_counter 26722 | nb_inter_pic_trame_counter 80167
Cycle 1 time: 882
Cycle 2 time: 254
Cycle 0 time: 18
RW cycle time: 1154
Cycle 1 time: 826
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1092
Cycle 1 time: 820
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1077
Cycle 1 time: 767
Cycle 2 time: 277
Cycle 0 time: 17
RW cycle time: 1061
Cycle 1 time: 912
Cycle 2 time: 252
Cycle 0 time: 23
RW cycle time: 1187
Cycle 1 time: 735
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 998
Cycle 1 time: 575
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 842
Cycle 1 time: 834
Cycle 2 time: 256
Cycle 0 time: 18
RW cycle time: 1108
Cycle 1 time: 585
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 847
Cycle 1 time: 671
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 934
Cycle 1 time: 617
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 889
Cycle 1 time: 905
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1172
Cycle 1 time: 824
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1087
Cycle 1 time: 760
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1024
Cycle 1 time: 769
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1028
Cycle 1 time: 916
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1179
Cycle 1 time: 905
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1165
Cycle 1 time: 673
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 938
Cycle 1 time: 639
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 898
Cycle 1 time: 775
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1042
clock 3586933 ms | mcu 0 | user time 692 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 80228 | nb_rw_cycle_counter 26742 | nb_inter_pic_trame_counter 80227
Cycle 1 time: 698
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 961
Cycle 1 time: 639
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 911
Cycle 1 time: 887
Cycle 2 time: 266
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 624
Cycle 2 time: 276
Cycle 0 time: 18
RW cycle time: 918
Cycle 1 time: 738
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1003
Cycle 1 time: 645
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 917
Cycle 1 time: 628
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 896
Cycle 1 time: 701
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 961
Cycle 1 time: 615
Cycle 2 time: 263
Cycle 0 time: 20
RW cycle time: 898
Cycle 1 time: 606
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 869
Cycle 1 time: 786
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 1054
Cycle 1 time: 695
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 956
Cycle 1 time: 843
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1108
Cycle 1 time: 685
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 945
Cycle 1 time: 732
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 993
Cycle 1 time: 859
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1118
Cycle 1 time: 681
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 940
Cycle 1 time: 693
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 949
Cycle 1 time: 693
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 948
Cycle 1 time: 873
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1132
Cycle 1 time: 836
clock 3588945 ms | mcu 0 | user time 331 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 80289 | nb_rw_cycle_counter 26762 | nb_inter_pic_trame_counter 80288
Cycle 2 time: 338
Cycle 0 time: 14
RW cycle time: 1188
Cycle 1 time: 657
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 913
Cycle 1 time: 714
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 975
Cycle 1 time: 837
Cycle 2 time: 256
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 846
Cycle 2 time: 238
Cycle 0 time: 21
RW cycle time: 1105
Cycle 1 time: 857
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 1123
Cycle 1 time: 679
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 945
Cycle 1 time: 691
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 948
Cycle 1 time: 960
Cycle 2 time: 278
Cycle 0 time: 17
RW cycle time: 1255
Cycle 1 time: 655
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 922
Cycle 1 time: 664
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 935
Cycle 1 time: 621
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 884
Cycle 1 time: 706
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 969
Cycle 1 time: 807
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1070
Cycle 1 time: 783
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1049
Cycle 1 time: 923
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1186
Cycle 1 time: 560
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 816
Cycle 1 time: 872
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1137
Cycle 1 time: 681
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 942
Cycle 1 time: 738
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1005
clock 3590966 ms | mcu 0 | user time 904 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 80348 | nb_rw_cycle_counter 26782 | nb_inter_pic_trame_counter 80347
Cycle 1 time: 910
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1160
Cycle 1 time: 855
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 792
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1056
Cycle 1 time: 923
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1188
Cycle 1 time: 772
Cycle 2 time: 256
Cycle 0 time: 20
RW cycle time: 1048
Cycle 1 time: 608
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 865
Cycle 1 time: 748
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1011
Cycle 1 time: 592
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 858
Cycle 1 time: 830
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 1100
Cycle 1 time: 856
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 738
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 994
Cycle 1 time: 825
Cycle 2 time: 237
Cycle 0 time: 22
RW cycle time: 1084
Cycle 1 time: 874
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1139
Cycle 1 time: 765
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 1030
Cycle 1 time: 627
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 892
Cycle 1 time: 758
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1026
Cycle 1 time: 983
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 1248
Cycle 1 time: 765
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1030
Cycle 1 time: 759
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1020
Cycle 1 time: 881
clock 3592985 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 80406 | nb_rw_cycle_counter 26801 | nb_inter_pic_trame_counter 80405
Cycle 2 time: 248
Cycle 0 time: 15
RW cycle time: 1144
Cycle 1 time: 850
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 831
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1099
Cycle 1 time: 849
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 687
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 948
Cycle 1 time: 703
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 959
Cycle 1 time: 902
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1166
Cycle 1 time: 722
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 984
Cycle 1 time: 811
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1079
Cycle 1 time: 1041
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1298
Cycle 1 time: 973
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1240
Cycle 1 time: 851
Cycle 2 time: 240
Cycle 0 time: 23
RW cycle time: 1114
Cycle 1 time: 890
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1154
Cycle 1 time: 925
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1187
Cycle 1 time: 792
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1050
Cycle 1 time: 682
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 941
Cycle 1 time: 1091
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1352
Cycle 1 time: 756
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1016
Cycle 1 time: 1094
clock 3595002 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 80460 | nb_rw_cycle_counter 26819 | nb_inter_pic_trame_counter 80459
Cycle 2 time: 250
Cycle 0 time: 15
RW cycle time: 1359
Cycle 1 time: 677
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 934
Cycle 1 time: 686
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 949
Cycle 1 time: 854
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1118
Cycle 1 time: 566
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 829
Cycle 1 time: 782
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1047
Cycle 1 time: 635
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 887
Cycle 1 time: 689
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 949
Cycle 1 time: 855
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 741
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1002
Cycle 1 time: 901
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1162
Cycle 1 time: 886
Cycle 2 time: 313
Cycle 0 time: 16
RW cycle time: 1215
Cycle 1 time: 706
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 965
Cycle 1 time: 660
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 924
Cycle 1 time: 916
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 864
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1122
Cycle 1 time: 784
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1040
Cycle 1 time: 906
Cycle 2 time: 263
Cycle 0 time: 17
RW cycle time: 1186
Cycle 1 time: 652
Cycle 2 time: 274
Cycle 0 time: 19
RW cycle time: 945
Cycle 1 time: 847
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1116
clock 3597043 ms | mcu 0 | user time 717 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 80519 | nb_rw_cycle_counter 26839 | nb_inter_pic_trame_counter 80518
Cycle 1 time: 723
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 984
Cycle 1 time: 572
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 838
Cycle 1 time: 771
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 831
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1095
Cycle 1 time: 932
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1200
Cycle 1 time: 739
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1005
Cycle 1 time: 720
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 979
Cycle 1 time: 800
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 1073
Cycle 1 time: 965
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1229
Cycle 1 time: 945
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1211
Cycle 1 time: 579
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 851
Cycle 1 time: 881
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 1154
Cycle 1 time: 730
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 995
Cycle 1 time: 799
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1061
Cycle 1 time: 703
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 961
Cycle 1 time: 860
Cycle 2 time: 268
Cycle 0 time: 22
RW cycle time: 1150
Cycle 1 time: 749
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1018
Cycle 1 time: 593
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 858
Cycle 1 time: 851
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1113
Cycle 1 time: 755
clock 3599053 ms | mcu 0 | user time 250 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 80577 | nb_rw_cycle_counter 26858 | nb_inter_pic_trame_counter 80576
Cycle 2 time: 257
Cycle 0 time: 14
RW cycle time: 1026
Cycle 1 time: 737
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1001
Cycle 1 time: 850
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1112
Cycle 1 time: 825
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1093
Cycle 1 time: 885
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1144
Cycle 1 time: 692
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 956
Cycle 1 time: 971
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1241
Cycle 1 time: 715
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 979
Cycle 1 time: 996
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1267
Cycle 1 time: 801
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1060
Cycle 1 time: 699
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 959
Cycle 1 time: 898
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1162
Cycle 1 time: 831
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1090
Cycle 1 time: 834
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1101
Cycle 1 time: 882
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1151
Cycle 1 time: 789
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1056
Cycle 1 time: 801
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1069
Cycle 1 time: 711
Cycle 2 time: 368
Cycle 0 time: 16
RW cycle time: 1095
Cycle 1 time: 781
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1046
clock 3601075 ms | mcu 0 | user time 615 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 80633 | nb_rw_cycle_counter 26877 | nb_inter_pic_trame_counter 80632
Cycle 1 time: 621
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 878
Cycle 1 time: 880
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1142
Cycle 1 time: 741
Cycle 2 time: 255
Cycle 0 time: 17
RW cycle time: 1013
Cycle 1 time: 952
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1208
Cycle 1 time: 666
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 932
Cycle 1 time: 1052
Cycle 2 time: 251
Cycle 0 time: 21
RW cycle time: 1324
Cycle 1 time: 908
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 1176
Cycle 1 time: 788
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1056
Cycle 1 time: 623
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 885
Cycle 1 time: 798
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 1071
Cycle 1 time: 845
Cycle 2 time: 255
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 603
Cycle 2 time: 272
Cycle 0 time: 19
RW cycle time: 894
Cycle 1 time: 628
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 890
Cycle 1 time: 876
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 1149
Cycle 1 time: 683
Cycle 2 time: 299
Cycle 0 time: 21
RW cycle time: 1003
Cycle 1 time: 855
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1117
Cycle 1 time: 611
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 883
Cycle 1 time: 671
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 938
Cycle 1 time: 830
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1087
clock 3603088 ms | mcu 0 | user time 985 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 80690 | nb_rw_cycle_counter 26896 | nb_inter_pic_trame_counter 80689
Cycle 1 time: 991
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1241
Cycle 1 time: 742
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1001
Cycle 1 time: 916
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1171
Cycle 1 time: 959
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1221
Cycle 1 time: 806
Cycle 2 time: 321
Cycle 0 time: 18
RW cycle time: 1145
Cycle 1 time: 623
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 884
Cycle 1 time: 931
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1192
Cycle 1 time: 787
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1042
Cycle 1 time: 752
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1010
Cycle 1 time: 904
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1172
Cycle 1 time: 842
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1093
Cycle 1 time: 678
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 939
Cycle 1 time: 981
Cycle 2 time: 262
Cycle 0 time: 18
RW cycle time: 1261
Cycle 1 time: 833
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1100
Cycle 1 time: 630
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 891
Cycle 1 time: 610
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 878
Cycle 1 time: 977
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1237
Cycle 1 time: 738
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1001
Cycle 1 time: 708
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 976
clock 3605122 ms | mcu 0 | user time 874 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 80747 | nb_rw_cycle_counter 26915 | nb_inter_pic_trame_counter 80746
Cycle 1 time: 880
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1133
Cycle 1 time: 956
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1224
Cycle 1 time: 941
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1202
Cycle 1 time: 806
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1068
Cycle 1 time: 898
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 706
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 970
Cycle 1 time: 753
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1020
Cycle 1 time: 721
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 990
Cycle 1 time: 688
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 951
Cycle 1 time: 648
Cycle 2 time: 257
Cycle 0 time: 22
RW cycle time: 927
Cycle 1 time: 694
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 952
Cycle 1 time: 703
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 967
Cycle 1 time: 738
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1002
Cycle 1 time: 819
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1078
Cycle 1 time: 763
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1024
Cycle 1 time: 643
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 909
Cycle 1 time: 780
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1045
Cycle 1 time: 854
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1120
Cycle 1 time: 831
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1090
Cycle 1 time: 799
clock 3607123 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 80805 | nb_rw_cycle_counter 26934 | nb_inter_pic_trame_counter 80804
Cycle 2 time: 247
Cycle 0 time: 14
RW cycle time: 1060
Cycle 1 time: 875
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1132
Cycle 1 time: 771
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1032
Cycle 1 time: 747
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1013
Cycle 1 time: 761
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1019
Cycle 1 time: 827
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1087
Cycle 1 time: 794
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1056
Cycle 1 time: 628
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 892
Cycle 1 time: 651
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 920
Cycle 1 time: 586
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 846
Cycle 1 time: 870
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1128
Cycle 1 time: 712
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 965
Cycle 1 time: 827
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1083
Cycle 1 time: 698
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 955
Cycle 1 time: 673
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 938
Cycle 1 time: 688
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 946
Cycle 1 time: 731
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 993
Cycle 1 time: 692
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 961
Cycle 1 time: 602
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 870
Cycle 1 time: 679
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 940
Cycle 1 time: 729
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1000
clock 3609176 ms | mcu 0 | user time 740 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 80867 | nb_rw_cycle_counter 26955 | nb_inter_pic_trame_counter 80866
Cycle 1 time: 746
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1003
Cycle 1 time: 925
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1183
Cycle 1 time: 891
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1147
Cycle 1 time: 612
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 868
Cycle 1 time: 929
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1186
Cycle 1 time: 754
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1013
Cycle 1 time: 708
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 963
Cycle 1 time: 763
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1031
Cycle 1 time: 924
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1183
Cycle 1 time: 721
Cycle 2 time: 244
Cycle 0 time: 23
RW cycle time: 988
Cycle 1 time: 673
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 934
Cycle 1 time: 617
Cycle 2 time: 263
Cycle 0 time: 16
RW cycle time: 896
Cycle 1 time: 694
Cycle 2 time: 257
Cycle 0 time: 18
RW cycle time: 969
Cycle 1 time: 632
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 902
Cycle 1 time: 691
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 958
Cycle 1 time: 635
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 902
Cycle 1 time: 659
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 925
Cycle 1 time: 759
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1024
Cycle 1 time: 711
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 972
Cycle 1 time: 581
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 836
Cycle 1 time: 636
clock 3611179 ms | mcu 0 | user time 248 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 80928 | nb_rw_cycle_counter 26975 | nb_inter_pic_trame_counter 80927
Cycle 2 time: 254
Cycle 0 time: 15
RW cycle time: 905
Cycle 1 time: 675
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 935
Cycle 1 time: 855
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 834
Cycle 2 time: 264
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 828
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1090
Cycle 1 time: 572
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 835
Cycle 1 time: 684
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 942
Cycle 1 time: 857
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 690
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 955
Cycle 1 time: 729
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 988
Cycle 1 time: 858
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 845
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1102
Cycle 1 time: 744
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1007
Cycle 1 time: 852
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1124
Cycle 1 time: 632
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 898
Cycle 1 time: 649
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 916
Cycle 1 time: 689
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 953
Cycle 1 time: 811
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1080
Cycle 1 time: 841
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1108
Cycle 1 time: 724
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 986
clock 3613216 ms | mcu 0 | user time 964 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 80987 | nb_rw_cycle_counter 26995 | nb_inter_pic_trame_counter 80986
Cycle 1 time: 970
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1229
Cycle 1 time: 803
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1059
Cycle 1 time: 944
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1203
Cycle 1 time: 855
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 1128
Cycle 1 time: 891
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1151
Cycle 1 time: 753
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1014
Cycle 1 time: 842
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1103
Cycle 1 time: 606
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 868
Cycle 1 time: 638
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 905
Cycle 1 time: 798
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1059
Cycle 1 time: 913
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 854
Cycle 2 time: 281
Cycle 0 time: 22
RW cycle time: 1157
Cycle 1 time: 868
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1130
Cycle 1 time: 688
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 946
Cycle 1 time: 834
Cycle 2 time: 260
Cycle 0 time: 21
RW cycle time: 1115
Cycle 1 time: 648
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 910
Cycle 1 time: 805
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1071
Cycle 1 time: 753
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1013
Cycle 1 time: 1002
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1258
clock 3615244 ms | mcu 0 | user time 752 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 81044 | nb_rw_cycle_counter 27014 | nb_inter_pic_trame_counter 81043
Cycle 1 time: 758
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1017
Cycle 1 time: 682
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 939
Cycle 1 time: 631
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 888
Cycle 1 time: 720
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 983
Cycle 1 time: 888
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1147
Cycle 1 time: 868
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1137
Cycle 1 time: 857
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1118
Cycle 1 time: 719
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 983
Cycle 1 time: 733
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 997
Cycle 1 time: 695
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 958
Cycle 1 time: 858
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1114
Cycle 1 time: 838
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1101
Cycle 1 time: 618
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 885
Cycle 1 time: 695
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 959
Cycle 1 time: 729
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 984
Cycle 1 time: 687
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 952
Cycle 1 time: 692
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 955
Cycle 1 time: 642
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 901
Cycle 1 time: 647
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 908
Cycle 1 time: 667
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 930
Cycle 1 time: 683
clock 3617248 ms | mcu 0 | user time 246 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 81105 | nb_rw_cycle_counter 27034 | nb_inter_pic_trame_counter 81104
Cycle 2 time: 253
Cycle 0 time: 14
RW cycle time: 950
Cycle 1 time: 949
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1204
Cycle 1 time: 630
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 898
Cycle 1 time: 747
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1003
Cycle 1 time: 800
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1057
Cycle 1 time: 657
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 920
Cycle 1 time: 821
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1077
Cycle 1 time: 656
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 917
Cycle 1 time: 763
Cycle 2 time: 254
Cycle 0 time: 19
RW cycle time: 1036
Cycle 1 time: 571
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 839
Cycle 1 time: 680
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 947
Cycle 1 time: 709
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 970
Cycle 1 time: 731
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 984
Cycle 1 time: 678
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 936
Cycle 1 time: 803
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1060
Cycle 1 time: 638
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 902
Cycle 1 time: 631
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 886
Cycle 1 time: 697
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 967
Cycle 1 time: 665
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 925
Cycle 1 time: 738
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 995
Cycle 1 time: 681
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 939
clock 3619271 ms | mcu 0 | user time 750 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 81167 | nb_rw_cycle_counter 27055 | nb_inter_pic_trame_counter 81166
Cycle 1 time: 757
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1011
Cycle 1 time: 856
Cycle 2 time: 254
Cycle 0 time: 20
RW cycle time: 1130
Cycle 1 time: 599
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 869
Cycle 1 time: 779
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1037
Cycle 1 time: 697
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 961
Cycle 1 time: 624
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 891
Cycle 1 time: 847
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1109
Cycle 1 time: 917
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1188
Cycle 1 time: 669
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 933
Cycle 1 time: 737
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1000
Cycle 1 time: 659
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 919
Cycle 1 time: 803
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1058
Cycle 1 time: 798
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1058
Cycle 1 time: 902
Cycle 2 time: 267
Cycle 0 time: 20
RW cycle time: 1189
Cycle 1 time: 684
Cycle 2 time: 251
Cycle 0 time: 21
RW cycle time: 956
Cycle 1 time: 825
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1093
Cycle 1 time: 771
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1034
Cycle 1 time: 759
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1018
Cycle 1 time: 751
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1021
Cycle 1 time: 594
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 866
clock 3621291 ms | mcu 0 | user time 610 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 81227 | nb_rw_cycle_counter 27075 | nb_inter_pic_trame_counter 81226
Cycle 1 time: 616
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 876
Cycle 1 time: 856
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1120
Cycle 1 time: 747
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1008
Cycle 1 time: 728
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 986
Cycle 1 time: 992
Cycle 2 time: 279
Cycle 0 time: 18
RW cycle time: 1289
Cycle 1 time: 676
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 940
Cycle 1 time: 944
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1204
Cycle 1 time: 924
Cycle 2 time: 285
Cycle 0 time: 24
RW cycle time: 1233
Cycle 1 time: 525
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 787
Cycle 1 time: 710
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 975
Cycle 1 time: 808
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1065
Cycle 1 time: 853
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 910
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1171
Cycle 1 time: 855
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 709
Cycle 2 time: 257
Cycle 0 time: 17
RW cycle time: 983
Cycle 1 time: 833
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1095
Cycle 1 time: 842
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 591
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 849
Cycle 1 time: 701
Cycle 2 time: 288
Cycle 0 time: 20
RW cycle time: 1009
clock 3623300 ms | mcu 0 | user time 779 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 81284 | nb_rw_cycle_counter 27094 | nb_inter_pic_trame_counter 81283
Cycle 1 time: 785
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1040
Cycle 1 time: 842
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1100
Cycle 1 time: 788
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1048
Cycle 1 time: 807
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 828
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1099
Cycle 1 time: 839
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1100
Cycle 1 time: 863
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1120
Cycle 1 time: 969
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1229
Cycle 1 time: 750
Cycle 2 time: 281
Cycle 0 time: 20
RW cycle time: 1051
Cycle 1 time: 780
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1047
Cycle 1 time: 739
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 995
Cycle 1 time: 928
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1186
Cycle 1 time: 898
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1151
Cycle 1 time: 614
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 881
Cycle 1 time: 717
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 981
Cycle 1 time: 707
Cycle 2 time: 256
Cycle 0 time: 21
RW cycle time: 984
Cycle 1 time: 611
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 873
Cycle 1 time: 805
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1068
Cycle 1 time: 793
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1062
clock 3625309 ms | mcu 0 | user time 791 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 81341 | nb_rw_cycle_counter 27113 | nb_inter_pic_trame_counter 81340
Cycle 1 time: 797
Cycle 2 time: 262
Cycle 0 time: 16
RW cycle time: 1075
Cycle 1 time: 685
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 951
Cycle 1 time: 780
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1042
Cycle 1 time: 710
Cycle 2 time: 262
Cycle 0 time: 20
RW cycle time: 992
Cycle 1 time: 768
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1029
Cycle 1 time: 698
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 960
Cycle 1 time: 902
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1162
Cycle 1 time: 642
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 903
Cycle 1 time: 593
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 852
Cycle 1 time: 777
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1041
Cycle 1 time: 672
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 941
Cycle 1 time: 715
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 977
Cycle 1 time: 961
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1224
Cycle 1 time: 908
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1167
Cycle 1 time: 703
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 957
Cycle 1 time: 888
Cycle 2 time: 263
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 787
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1044
Cycle 1 time: 796
Cycle 2 time: 247
Cycle 0 time: 23
RW cycle time: 1066
Cycle 1 time: 673
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 941
Cycle 1 time: 786
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1053
clock 3627375 ms | mcu 0 | user time 904 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 81401 | nb_rw_cycle_counter 27133 | nb_inter_pic_trame_counter 81400
Cycle 1 time: 910
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1176
Cycle 1 time: 621
Cycle 2 time: 271
Cycle 0 time: 18
RW cycle time: 910
Cycle 1 time: 886
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1149
Cycle 1 time: 622
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 884
Cycle 1 time: 857
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 678
Cycle 2 time: 264
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 776
Cycle 2 time: 254
Cycle 0 time: 19
RW cycle time: 1049
Cycle 1 time: 831
Cycle 2 time: 264
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 1013
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1273
Cycle 1 time: 741
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 999
Cycle 1 time: 772
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1031
Cycle 1 time: 759
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1026
Cycle 1 time: 748
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1007
Cycle 1 time: 875
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1131
Cycle 1 time: 869
Cycle 2 time: 270
Cycle 0 time: 21
RW cycle time: 1160
Cycle 1 time: 925
Cycle 2 time: 255
Cycle 0 time: 18
RW cycle time: 1198
Cycle 1 time: 840
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1101
Cycle 1 time: 795
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1051
Cycle 1 time: 969
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1228
clock 3629429 ms | mcu 0 | user time 883 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 81458 | nb_rw_cycle_counter 27152 | nb_inter_pic_trame_counter 81457
Cycle 1 time: 889
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1148
Cycle 1 time: 877
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1135
Cycle 1 time: 672
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 938
Cycle 1 time: 598
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 855
Cycle 1 time: 644
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 905
Cycle 1 time: 648
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 914
Cycle 1 time: 820
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1082
Cycle 1 time: 943
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1202
Cycle 1 time: 670
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 933
Cycle 1 time: 999
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1262
Cycle 1 time: 663
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 928
Cycle 1 time: 695
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 957
Cycle 1 time: 664
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 936
Cycle 1 time: 700
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 968
Cycle 1 time: 626
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 898
Cycle 1 time: 801
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1056
Cycle 1 time: 881
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1148
Cycle 1 time: 753
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1018
Cycle 1 time: 703
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 960
Cycle 1 time: 929
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1186
clock 3631458 ms | mcu 0 | user time 737 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 81518 | nb_rw_cycle_counter 27172 | nb_inter_pic_trame_counter 81517
Cycle 1 time: 743
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1007
Cycle 1 time: 789
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1045
Cycle 1 time: 737
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 999
Cycle 1 time: 648
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 904
Cycle 1 time: 841
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1104
Cycle 1 time: 980
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1234
Cycle 1 time: 705
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 966
Cycle 1 time: 870
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1135
Cycle 1 time: 632
Cycle 2 time: 241
Cycle 0 time: 22
RW cycle time: 895
Cycle 1 time: 863
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1115
Cycle 1 time: 736
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 993
Cycle 1 time: 619
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 881
Cycle 1 time: 748
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1004
Cycle 1 time: 689
Cycle 2 time: 268
Cycle 0 time: 19
RW cycle time: 976
Cycle 1 time: 972
Cycle 2 time: 289
Cycle 0 time: 27
RW cycle time: 1288
Cycle 1 time: 824
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1084
Cycle 1 time: 700
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 959
Cycle 1 time: 742
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1000
Cycle 1 time: 741
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 999
Cycle 1 time: 824
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1090
clock 3633538 ms | mcu 0 | user time 859 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 81578 | nb_rw_cycle_counter 27192 | nb_inter_pic_trame_counter 81577
Cycle 1 time: 865
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 709
Cycle 2 time: 229
Cycle 0 time: 18
RW cycle time: 956
Cycle 1 time: 889
Cycle 2 time: 344
Cycle 0 time: 22
RW cycle time: 1255
Cycle 1 time: 905
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1164
Cycle 1 time: 909
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1161
Cycle 1 time: 907
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1171
Cycle 1 time: 800
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1061
Cycle 1 time: 706
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 960
Cycle 1 time: 847
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1107
Cycle 1 time: 711
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 964
Cycle 1 time: 871
Cycle 2 time: 234
Cycle 0 time: 20
RW cycle time: 1125
Cycle 1 time: 759
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 854
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1112
Cycle 1 time: 896
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1153
Cycle 1 time: 886
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1143
Cycle 1 time: 823
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 1094
Cycle 1 time: 811
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1068
Cycle 1 time: 722
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 992
Cycle 1 time: 847
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1102
clock 3635597 ms | mcu 0 | user time 744 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 81635 | nb_rw_cycle_counter 27211 | nb_inter_pic_trame_counter 81634
Cycle 1 time: 750
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 748
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1011
Cycle 1 time: 700
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 969
Cycle 1 time: 781
Cycle 2 time: 326
Cycle 0 time: 18
RW cycle time: 1125
Cycle 1 time: 728
Cycle 2 time: 258
Cycle 0 time: 20
RW cycle time: 1006
Cycle 1 time: 650
Cycle 2 time: 280
Cycle 0 time: 20
RW cycle time: 950
Cycle 1 time: 756
Cycle 2 time: 260
Cycle 0 time: 17
RW cycle time: 1033
Cycle 1 time: 600
Cycle 2 time: 260
Cycle 0 time: 20
RW cycle time: 880
Cycle 1 time: 648
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 912
Cycle 1 time: 704
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 951
Cycle 1 time: 760
Cycle 2 time: 289
Cycle 0 time: 17
RW cycle time: 1066
Cycle 1 time: 690
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 945
Cycle 1 time: 670
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 928
Cycle 1 time: 749
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1013
Cycle 1 time: 676
Cycle 2 time: 256
Cycle 0 time: 19
RW cycle time: 951
Cycle 1 time: 903
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1169
Cycle 1 time: 898
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1156
Cycle 1 time: 712
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 975
Cycle 1 time: 761
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1020
Cycle 1 time: 566
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 823
Cycle 1 time: 628
clock 3637598 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 81696 | nb_rw_cycle_counter 27231 | nb_inter_pic_trame_counter 81695
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 888
Cycle 1 time: 753
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1009
Cycle 1 time: 938
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1194
Cycle 1 time: 668
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 931
Cycle 1 time: 768
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1029
Cycle 1 time: 1103
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1366
Cycle 1 time: 762
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1021
Cycle 1 time: 597
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 866
Cycle 1 time: 767
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1023
Cycle 1 time: 730
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 996
Cycle 1 time: 859
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 704
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 966
Cycle 1 time: 799
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1062
Cycle 1 time: 807
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1065
Cycle 1 time: 942
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1198
Cycle 1 time: 1090
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1347
Cycle 1 time: 975
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1240
Cycle 1 time: 828
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1090
Cycle 1 time: 823
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1084
clock 3639642 ms | mcu 0 | user time 830 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 81752 | nb_rw_cycle_counter 27250 | nb_inter_pic_trame_counter 81751
Cycle 1 time: 836
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1086
Cycle 1 time: 793
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1059
Cycle 1 time: 1019
Cycle 2 time: 231
Cycle 0 time: 19
RW cycle time: 1269
Cycle 1 time: 1009
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1258
Cycle 1 time: 948
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1201
Cycle 1 time: 981
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1238
Cycle 1 time: 984
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1236
Cycle 1 time: 872
Cycle 2 time: 227
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 972
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1221
Cycle 1 time: 834
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1092
Cycle 1 time: 835
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1098
Cycle 1 time: 858
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 761
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1021
Cycle 1 time: 628
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 887
Cycle 1 time: 921
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 666
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 928
Cycle 1 time: 841
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1102
Cycle 1 time: 821
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1092
clock 3641670 ms | mcu 0 | user time 905 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 81806 | nb_rw_cycle_counter 27268 | nb_inter_pic_trame_counter 81805
Cycle 1 time: 911
Cycle 2 time: 260
Cycle 0 time: 19
RW cycle time: 1190
Cycle 1 time: 874
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1133
Cycle 1 time: 857
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1118
Cycle 1 time: 766
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1030
Cycle 1 time: 729
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 983
Cycle 1 time: 930
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1195
Cycle 1 time: 758
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1023
Cycle 1 time: 820
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1078
Cycle 1 time: 672
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 937
Cycle 1 time: 792
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1052
Cycle 1 time: 597
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 858
Cycle 1 time: 759
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1019
Cycle 1 time: 624
Cycle 2 time: 252
Cycle 0 time: 22
RW cycle time: 898
Cycle 1 time: 643
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 908
Cycle 1 time: 584
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 841
Cycle 1 time: 758
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1026
Cycle 1 time: 927
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1182
Cycle 1 time: 958
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1224
Cycle 1 time: 624
Cycle 2 time: 241
Cycle 0 time: 23
RW cycle time: 888
Cycle 1 time: 771
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1037
clock 3643730 ms | mcu 0 | user time 882 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 81866 | nb_rw_cycle_counter 27288 | nb_inter_pic_trame_counter 81865
Cycle 1 time: 888
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1148
Cycle 1 time: 699
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 959
Cycle 1 time: 646
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 908
Cycle 1 time: 773
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1026
Cycle 1 time: 746
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1010
Cycle 1 time: 844
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 851
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 775
Cycle 2 time: 264
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 842
Cycle 2 time: 229
Cycle 0 time: 18
RW cycle time: 1089
Cycle 1 time: 925
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1182
Cycle 1 time: 906
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1160
Cycle 1 time: 753
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1010
Cycle 1 time: 810
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1065
Cycle 1 time: 893
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1150
Cycle 1 time: 744
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1000
Cycle 1 time: 738
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1005
Cycle 1 time: 819
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1072
Cycle 1 time: 789
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1053
Cycle 1 time: 745
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1003
clock 3645732 ms | mcu 0 | user time 792 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 81923 | nb_rw_cycle_counter 27307 | nb_inter_pic_trame_counter 81922
Cycle 1 time: 798
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 707
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 959
Cycle 1 time: 806
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1075
Cycle 1 time: 633
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 903
Cycle 1 time: 599
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 859
Cycle 1 time: 813
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1072
Cycle 1 time: 914
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1171
Cycle 1 time: 593
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 859
Cycle 1 time: 675
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 934
Cycle 1 time: 621
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 882
Cycle 1 time: 929
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1187
Cycle 1 time: 705
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 676
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 929
Cycle 1 time: 687
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 951
Cycle 1 time: 892
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1148
Cycle 1 time: 813
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1074
Cycle 1 time: 832
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1100
Cycle 1 time: 829
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1095
Cycle 1 time: 907
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1171
Cycle 1 time: 729
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 983
clock 3647758 ms | mcu 0 | user time 693 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 81983 | nb_rw_cycle_counter 27327 | nb_inter_pic_trame_counter 81982
Cycle 1 time: 699
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 951
Cycle 1 time: 858
Cycle 2 time: 301
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 814
Cycle 2 time: 264
Cycle 0 time: 16
RW cycle time: 1094
Cycle 1 time: 871
Cycle 2 time: 282
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 804
Cycle 2 time: 308
Cycle 0 time: 17
RW cycle time: 1129
Cycle 1 time: 864
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1124
Cycle 1 time: 748
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1016
Cycle 1 time: 631
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 890
Cycle 1 time: 762
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1026
Cycle 1 time: 611
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 866
Cycle 1 time: 747
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1016
Cycle 1 time: 664
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 919
Cycle 1 time: 699
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 959
Cycle 1 time: 711
Cycle 2 time: 238
Cycle 0 time: 21
RW cycle time: 970
Cycle 1 time: 907
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 784
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1043
Cycle 1 time: 946
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1200
Cycle 1 time: 819
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1073
Cycle 1 time: 763
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1025
Cycle 1 time: 760
clock 3649769 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 82041 | nb_rw_cycle_counter 27346 | nb_inter_pic_trame_counter 82040
Cycle 2 time: 243
Cycle 0 time: 14
RW cycle time: 1017
Cycle 1 time: 915
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1171
Cycle 1 time: 698
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 954
Cycle 1 time: 911
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 783
Cycle 2 time: 279
Cycle 0 time: 18
RW cycle time: 1080
Cycle 1 time: 881
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1143
Cycle 1 time: 580
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 851
Cycle 1 time: 614
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 872
Cycle 1 time: 844
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1099
Cycle 1 time: 1026
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1278
Cycle 1 time: 825
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1079
Cycle 1 time: 811
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1072
Cycle 1 time: 716
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 983
Cycle 1 time: 816
Cycle 2 time: 306
Cycle 0 time: 19
RW cycle time: 1141
Cycle 1 time: 740
Cycle 2 time: 301
Cycle 0 time: 21
RW cycle time: 1062
Cycle 1 time: 917
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 837
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 859
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 761
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1019
clock 3651783 ms | mcu 0 | user time 758 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 82097 | nb_rw_cycle_counter 27365 | nb_inter_pic_trame_counter 82096
Cycle 1 time: 764
Cycle 2 time: 233
Cycle 0 time: 20
RW cycle time: 1017
Cycle 1 time: 803
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1068
Cycle 1 time: 702
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 951
Cycle 1 time: 935
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1193
Cycle 1 time: 894
Cycle 2 time: 256
Cycle 0 time: 18
RW cycle time: 1168
Cycle 1 time: 855
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1102
Cycle 1 time: 719
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 984
Cycle 1 time: 716
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 967
Cycle 1 time: 984
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1244
Cycle 1 time: 747
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1002
Cycle 1 time: 744
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 999
Cycle 1 time: 682
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 938
Cycle 1 time: 860
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 639
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 902
Cycle 1 time: 794
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1059
Cycle 1 time: 959
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1218
Cycle 1 time: 787
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1040
Cycle 1 time: 987
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1245
Cycle 1 time: 796
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1055
clock 3653820 ms | mcu 0 | user time 863 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 82154 | nb_rw_cycle_counter 27384 | nb_inter_pic_trame_counter 82153
Cycle 1 time: 869
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1122
Cycle 1 time: 641
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 914
Cycle 1 time: 702
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 951
Cycle 1 time: 636
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 896
Cycle 1 time: 899
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1157
Cycle 1 time: 861
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1114
Cycle 1 time: 760
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1018
Cycle 1 time: 881
Cycle 2 time: 247
Cycle 0 time: 15
RW cycle time: 1143
Cycle 1 time: 919
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 587
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 856
Cycle 1 time: 696
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 952
Cycle 1 time: 758
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1030
Cycle 1 time: 618
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 880
Cycle 1 time: 673
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 940
Cycle 1 time: 760
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1015
Cycle 1 time: 904
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1164
Cycle 1 time: 641
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 904
Cycle 1 time: 760
Cycle 2 time: 272
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 754
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1015
Cycle 1 time: 781
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1039
clock 3655840 ms | mcu 0 | user time 718 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 82214 | nb_rw_cycle_counter 27404 | nb_inter_pic_trame_counter 82213
Cycle 1 time: 724
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 984
Cycle 1 time: 591
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 846
Cycle 1 time: 642
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 904
Cycle 1 time: 651
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 910
Cycle 1 time: 704
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 954
Cycle 1 time: 923
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 1172
Cycle 1 time: 779
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1041
Cycle 1 time: 786
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 778
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1036
Cycle 1 time: 761
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1020
Cycle 1 time: 868
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 713
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 968
Cycle 1 time: 592
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 848
Cycle 1 time: 859
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 705
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 961
Cycle 1 time: 897
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1158
Cycle 1 time: 871
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1128
Cycle 1 time: 733
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 989
Cycle 1 time: 692
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 950
Cycle 1 time: 679
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 936
Cycle 1 time: 598
clock 3657861 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 82275 | nb_rw_cycle_counter 27424 | nb_inter_pic_trame_counter 82274
Cycle 2 time: 247
Cycle 0 time: 15
RW cycle time: 860
Cycle 1 time: 759
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1020
Cycle 1 time: 580
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 843
Cycle 1 time: 763
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1023
Cycle 1 time: 747
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 999
Cycle 1 time: 649
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 911
Cycle 1 time: 841
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 771
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1037
Cycle 1 time: 764
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1033
Cycle 1 time: 756
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1021
Cycle 1 time: 749
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 1014
Cycle 1 time: 806
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 935
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1194
Cycle 1 time: 1038
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1294
Cycle 1 time: 614
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 877
Cycle 1 time: 849
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1101
Cycle 1 time: 850
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 799
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 926
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 627
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 880
clock 3659919 ms | mcu 0 | user time 806 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 82334 | nb_rw_cycle_counter 27444 | nb_inter_pic_trame_counter 82333
Cycle 1 time: 812
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1060
Cycle 1 time: 698
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 682
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 946
Cycle 1 time: 789
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1043
Cycle 1 time: 706
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 963
Cycle 1 time: 971
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1228
Cycle 1 time: 856
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 919
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1176
Cycle 1 time: 924
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 843
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1098
Cycle 1 time: 949
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1211
Cycle 1 time: 915
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1176
Cycle 1 time: 811
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 752
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1006
Cycle 1 time: 950
Cycle 2 time: 235
Cycle 0 time: 21
RW cycle time: 1206
Cycle 1 time: 880
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1136
Cycle 1 time: 963
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1227
Cycle 1 time: 836
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1099
clock 3661926 ms | mcu 0 | user time 973 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 82388 | nb_rw_cycle_counter 27462 | nb_inter_pic_trame_counter 82387
Cycle 1 time: 979
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1239
Cycle 1 time: 777
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 683
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 939
Cycle 1 time: 1075
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1332
Cycle 1 time: 978
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1242
Cycle 1 time: 956
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1214
Cycle 1 time: 868
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 903
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1163
Cycle 1 time: 708
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 961
Cycle 1 time: 669
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 928
Cycle 1 time: 872
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1132
Cycle 1 time: 779
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1040
Cycle 1 time: 821
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1080
Cycle 1 time: 750
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1005
Cycle 1 time: 795
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1050
Cycle 1 time: 919
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 976
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1239
Cycle 1 time: 1016
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1278
clock 3663928 ms | mcu 0 | user time 822 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 82442 | nb_rw_cycle_counter 27480 | nb_inter_pic_trame_counter 82441
Cycle 1 time: 829
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1083
Cycle 1 time: 834
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1096
Cycle 1 time: 769
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1036
Cycle 1 time: 835
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1090
Cycle 1 time: 649
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 904
Cycle 1 time: 900
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1155
Cycle 1 time: 750
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1007
Cycle 1 time: 907
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1172
Cycle 1 time: 895
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1162
Cycle 1 time: 810
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 1080
Cycle 1 time: 774
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1034
Cycle 1 time: 857
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 828
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1088
Cycle 1 time: 775
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1029
Cycle 1 time: 871
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1127
Cycle 1 time: 769
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1023
Cycle 1 time: 950
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1209
Cycle 1 time: 978
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1235
Cycle 1 time: 692
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 958
clock 3665997 ms | mcu 0 | user time 902 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 82499 | nb_rw_cycle_counter 27499 | nb_inter_pic_trame_counter 82498
Cycle 1 time: 909
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1161
Cycle 1 time: 845
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 797
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1051
Cycle 1 time: 875
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1129
Cycle 1 time: 745
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 645
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 901
Cycle 1 time: 619
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 887
Cycle 1 time: 671
Cycle 2 time: 259
Cycle 0 time: 20
RW cycle time: 950
Cycle 1 time: 653
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 915
Cycle 1 time: 669
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 932
Cycle 1 time: 806
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1067
Cycle 1 time: 839
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1100
Cycle 1 time: 873
Cycle 2 time: 230
Cycle 0 time: 19
RW cycle time: 1122
Cycle 1 time: 717
Cycle 2 time: 353
Cycle 0 time: 18
RW cycle time: 1088
Cycle 1 time: 705
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 970
Cycle 1 time: 733
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1002
Cycle 1 time: 895
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1150
Cycle 1 time: 791
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1054
Cycle 1 time: 919
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 805
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1073
clock 3668062 ms | mcu 0 | user time 720 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 82559 | nb_rw_cycle_counter 27519 | nb_inter_pic_trame_counter 82558
Cycle 1 time: 726
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 979
Cycle 1 time: 795
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1054
Cycle 1 time: 869
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 853
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1118
Cycle 1 time: 818
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1077
Cycle 1 time: 827
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1088
Cycle 1 time: 690
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 958
Cycle 1 time: 729
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 992
Cycle 1 time: 740
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 998
Cycle 1 time: 803
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1066
Cycle 1 time: 507
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 767
Cycle 1 time: 751
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 950
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1215
Cycle 1 time: 805
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1065
Cycle 1 time: 777
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1032
Cycle 1 time: 764
Cycle 2 time: 266
Cycle 0 time: 18
RW cycle time: 1048
Cycle 1 time: 910
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1180
Cycle 1 time: 910
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1168
Cycle 1 time: 744
Cycle 2 time: 262
Cycle 0 time: 16
RW cycle time: 1022
clock 3670062 ms | mcu 0 | user time 776 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 82616 | nb_rw_cycle_counter 27538 | nb_inter_pic_trame_counter 82615
Cycle 1 time: 782
Cycle 2 time: 234
Cycle 0 time: 22
RW cycle time: 1038
Cycle 1 time: 734
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 999
Cycle 1 time: 734
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 1005
Cycle 1 time: 737
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 999
Cycle 1 time: 855
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 1127
Cycle 1 time: 791
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1057
Cycle 1 time: 735
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 992
Cycle 1 time: 843
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1099
Cycle 1 time: 852
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 921
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1187
Cycle 1 time: 658
Cycle 2 time: 261
Cycle 0 time: 19
RW cycle time: 938
Cycle 1 time: 805
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1066
Cycle 1 time: 831
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1096
Cycle 1 time: 710
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 969
Cycle 1 time: 820
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1078
Cycle 1 time: 952
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1207
Cycle 1 time: 843
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1097
Cycle 1 time: 816
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1080
Cycle 1 time: 748
Cycle 2 time: 259
Cycle 0 time: 21
RW cycle time: 1028
clock 3672090 ms | mcu 0 | user time 873 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 82673 | nb_rw_cycle_counter 27557 | nb_inter_pic_trame_counter 82672
Cycle 1 time: 879
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1137
Cycle 1 time: 777
Cycle 2 time: 264
Cycle 0 time: 20
RW cycle time: 1061
Cycle 1 time: 772
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 700
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 962
Cycle 1 time: 789
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1050
Cycle 1 time: 1034
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1291
Cycle 1 time: 811
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 750
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1016
Cycle 1 time: 871
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1140
Cycle 1 time: 892
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 727
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 986
Cycle 1 time: 630
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 889
Cycle 1 time: 789
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1054
Cycle 1 time: 747
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1015
Cycle 1 time: 900
Cycle 2 time: 257
Cycle 0 time: 18
RW cycle time: 1175
Cycle 1 time: 836
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1097
Cycle 1 time: 862
Cycle 2 time: 276
Cycle 0 time: 19
RW cycle time: 1157
Cycle 1 time: 905
Cycle 2 time: 277
Cycle 0 time: 23
RW cycle time: 1205
Cycle 1 time: 720
Cycle 2 time: 259
Cycle 0 time: 20
RW cycle time: 999
clock 3674137 ms | mcu 0 | user time 853 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 82730 | nb_rw_cycle_counter 27576 | nb_inter_pic_trame_counter 82729
Cycle 1 time: 860
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1121
Cycle 1 time: 794
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 929
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1186
Cycle 1 time: 745
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1010
Cycle 1 time: 786
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1051
Cycle 1 time: 695
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 962
Cycle 1 time: 826
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1080
Cycle 1 time: 810
Cycle 2 time: 259
Cycle 0 time: 16
RW cycle time: 1085
Cycle 1 time: 958
Cycle 2 time: 275
Cycle 0 time: 22
RW cycle time: 1255
Cycle 1 time: 795
Cycle 2 time: 271
Cycle 0 time: 19
RW cycle time: 1085
Cycle 1 time: 953
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1212
Cycle 1 time: 888
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1149
Cycle 1 time: 913
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1171
Cycle 1 time: 847
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 956
Cycle 2 time: 255
Cycle 0 time: 20
RW cycle time: 1231
Cycle 1 time: 777
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1037
Cycle 1 time: 884
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1150
Cycle 1 time: 683
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 943
Cycle 1 time: 861
clock 3676150 ms | mcu 0 | user time 231 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 82785 | nb_rw_cycle_counter 27594 | nb_inter_pic_trame_counter 82784
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1113
Cycle 1 time: 754
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1010
Cycle 1 time: 687
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 946
Cycle 1 time: 848
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1107
Cycle 1 time: 791
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1048
Cycle 1 time: 972
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 757
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1010
Cycle 1 time: 726
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 983
Cycle 1 time: 574
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 839
Cycle 1 time: 638
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 894
Cycle 1 time: 681
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 939
Cycle 1 time: 827
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 892
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1151
Cycle 1 time: 577
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 838
Cycle 1 time: 644
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 904
Cycle 1 time: 559
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 812
Cycle 1 time: 646
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 898
Cycle 1 time: 848
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1104
Cycle 1 time: 841
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1094
Cycle 1 time: 714
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 964
Cycle 1 time: 754
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1015
clock 3678226 ms | mcu 0 | user time 867 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 82847 | nb_rw_cycle_counter 27615 | nb_inter_pic_trame_counter 82846
Cycle 1 time: 873
Cycle 2 time: 222
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 908
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1167
Cycle 1 time: 886
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 906
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1162
Cycle 1 time: 744
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1002
Cycle 1 time: 581
Cycle 2 time: 269
Cycle 0 time: 16
RW cycle time: 866
Cycle 1 time: 945
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1209
Cycle 1 time: 818
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1077
Cycle 1 time: 753
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 686
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 939
Cycle 1 time: 750
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1014
Cycle 1 time: 816
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1075
Cycle 1 time: 772
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1030
Cycle 1 time: 701
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 957
Cycle 1 time: 831
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1093
Cycle 1 time: 740
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1005
Cycle 1 time: 866
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 743
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 997
Cycle 1 time: 606
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 863
Cycle 1 time: 925
clock 3680239 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 82905 | nb_rw_cycle_counter 27634 | nb_inter_pic_trame_counter 82904
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 1185
Cycle 1 time: 742
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 682
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 953
Cycle 1 time: 770
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1023
Cycle 1 time: 762
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1027
Cycle 1 time: 577
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 836
Cycle 1 time: 600
Cycle 2 time: 248
Cycle 0 time: 15
RW cycle time: 863
Cycle 1 time: 950
Cycle 2 time: 243
Cycle 0 time: 24
RW cycle time: 1217
Cycle 1 time: 664
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 921
Cycle 1 time: 639
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 899
Cycle 1 time: 655
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 910
Cycle 1 time: 943
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1198
Cycle 1 time: 906
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1166
Cycle 1 time: 758
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1021
Cycle 1 time: 618
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 878
Cycle 1 time: 573
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 842
Cycle 1 time: 665
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 926
Cycle 1 time: 787
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 745
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1002
Cycle 1 time: 597
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 856
Cycle 1 time: 715
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 965
clock 3682273 ms | mcu 0 | user time 775 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 82967 | nb_rw_cycle_counter 27655 | nb_inter_pic_trame_counter 82966
Cycle 1 time: 781
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1033
Cycle 1 time: 841
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1100
Cycle 1 time: 751
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1007
Cycle 1 time: 807
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 783
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1043
Cycle 1 time: 926
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1182
Cycle 1 time: 814
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1070
Cycle 1 time: 805
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1061
Cycle 1 time: 649
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 907
Cycle 1 time: 760
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1026
Cycle 1 time: 639
Cycle 2 time: 241
Cycle 0 time: 23
RW cycle time: 903
Cycle 1 time: 736
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 996
Cycle 1 time: 661
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 924
Cycle 1 time: 834
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1095
Cycle 1 time: 473
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 726
Cycle 1 time: 811
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1070
Cycle 1 time: 721
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 984
Cycle 1 time: 804
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1067
Cycle 1 time: 632
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 893
Cycle 1 time: 729
Cycle 2 time: 271
Cycle 0 time: 17
RW cycle time: 1017
clock 3684285 ms | mcu 0 | user time 723 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 83027 | nb_rw_cycle_counter 27675 | nb_inter_pic_trame_counter 83026
Cycle 1 time: 729
Cycle 2 time: 263
Cycle 0 time: 21
RW cycle time: 1013
Cycle 1 time: 935
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1194
Cycle 1 time: 628
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 893
Cycle 1 time: 613
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 875
Cycle 1 time: 858
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 785
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1042
Cycle 1 time: 867
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 767
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1035
Cycle 1 time: 689
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 948
Cycle 1 time: 877
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1137
Cycle 1 time: 850
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 650
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 918
Cycle 1 time: 872
Cycle 2 time: 263
Cycle 0 time: 18
RW cycle time: 1153
Cycle 1 time: 651
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 915
Cycle 1 time: 820
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1082
Cycle 1 time: 877
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1132
Cycle 1 time: 1020
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1273
Cycle 1 time: 1035
Cycle 2 time: 227
Cycle 0 time: 17
RW cycle time: 1279
Cycle 1 time: 893
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1152
clock 3686350 ms | mcu 0 | user time 983 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 83084 | nb_rw_cycle_counter 27694 | nb_inter_pic_trame_counter 83083
Cycle 1 time: 990
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1241
Cycle 1 time: 918
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1182
Cycle 1 time: 906
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1165
Cycle 1 time: 792
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1056
Cycle 1 time: 827
Cycle 2 time: 252
Cycle 0 time: 22
RW cycle time: 1101
Cycle 1 time: 892
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1149
Cycle 1 time: 780
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1036
Cycle 1 time: 702
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 960
Cycle 1 time: 703
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 816
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1086
Cycle 1 time: 820
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1085
Cycle 1 time: 825
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1091
Cycle 1 time: 793
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1055
Cycle 1 time: 707
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 970
Cycle 1 time: 858
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 788
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 908
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1166
Cycle 1 time: 856
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1122
Cycle 1 time: 787
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1047
clock 3688407 ms | mcu 0 | user time 924 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 83141 | nb_rw_cycle_counter 27713 | nb_inter_pic_trame_counter 83140
Cycle 1 time: 931
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1182
Cycle 1 time: 775
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 852
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1118
Cycle 1 time: 871
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1122
Cycle 1 time: 761
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1023
Cycle 1 time: 1038
Cycle 2 time: 249
Cycle 0 time: 15
RW cycle time: 1302
Cycle 1 time: 905
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1161
Cycle 1 time: 857
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1123
Cycle 1 time: 734
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 993
Cycle 1 time: 791
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 801
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1057
Cycle 1 time: 780
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 751
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1014
Cycle 1 time: 819
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1073
Cycle 1 time: 831
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1094
Cycle 1 time: 867
Cycle 2 time: 232
Cycle 0 time: 20
RW cycle time: 1119
Cycle 1 time: 850
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 733
Cycle 2 time: 255
Cycle 0 time: 19
RW cycle time: 1007
Cycle 1 time: 896
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1157
clock 3690471 ms | mcu 0 | user time 787 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 83198 | nb_rw_cycle_counter 27732 | nb_inter_pic_trame_counter 83197
Cycle 1 time: 793
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1042
Cycle 1 time: 878
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1142
Cycle 1 time: 725
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 980
Cycle 1 time: 996
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 737
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 665
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 931
Cycle 1 time: 682
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 944
Cycle 1 time: 656
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 914
Cycle 1 time: 815
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1078
Cycle 1 time: 756
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1018
Cycle 1 time: 708
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 953
Cycle 1 time: 778
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1031
Cycle 1 time: 730
Cycle 2 time: 256
Cycle 0 time: 23
RW cycle time: 1009
Cycle 1 time: 899
Cycle 2 time: 273
Cycle 0 time: 16
RW cycle time: 1188
Cycle 1 time: 977
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1238
Cycle 1 time: 776
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1039
Cycle 1 time: 810
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1063
Cycle 1 time: 747
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1000
Cycle 1 time: 661
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 919
Cycle 1 time: 684
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 942
clock 3692541 ms | mcu 0 | user time 811 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 83258 | nb_rw_cycle_counter 27752 | nb_inter_pic_trame_counter 83257
Cycle 1 time: 817
Cycle 2 time: 267
Cycle 0 time: 16
RW cycle time: 1100
Cycle 1 time: 792
Cycle 2 time: 265
Cycle 0 time: 17
RW cycle time: 1074
Cycle 1 time: 637
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 903
Cycle 1 time: 654
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 916
Cycle 1 time: 620
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 875
Cycle 1 time: 701
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 963
Cycle 1 time: 757
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1021
Cycle 1 time: 646
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 909
Cycle 1 time: 707
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 968
Cycle 1 time: 603
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 869
Cycle 1 time: 751
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1010
Cycle 1 time: 686
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 949
Cycle 1 time: 732
Cycle 2 time: 260
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 921
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1184
Cycle 1 time: 756
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1025
Cycle 1 time: 777
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1031
Cycle 1 time: 660
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 920
Cycle 1 time: 980
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1238
Cycle 1 time: 834
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1095
Cycle 1 time: 878
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1132
clock 3694555 ms | mcu 0 | user time 755 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 83318 | nb_rw_cycle_counter 27772 | nb_inter_pic_trame_counter 83317
Cycle 1 time: 761
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1010
Cycle 1 time: 852
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 905
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1172
Cycle 1 time: 789
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1049
Cycle 1 time: 878
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 1149
Cycle 1 time: 734
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 988
Cycle 1 time: 870
Cycle 2 time: 227
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 771
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1021
Cycle 1 time: 791
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1052
Cycle 1 time: 776
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1037
Cycle 1 time: 725
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 983
Cycle 1 time: 892
Cycle 2 time: 261
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 730
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 861
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1125
Cycle 1 time: 793
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1057
Cycle 1 time: 838
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1098
Cycle 1 time: 797
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1055
Cycle 1 time: 757
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1011
Cycle 1 time: 894
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1148
clock 3696588 ms | mcu 0 | user time 749 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 83375 | nb_rw_cycle_counter 27791 | nb_inter_pic_trame_counter 83374
Cycle 1 time: 755
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1013
Cycle 1 time: 776
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1036
Cycle 1 time: 786
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1041
Cycle 1 time: 757
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1016
Cycle 1 time: 990
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1251
Cycle 1 time: 907
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1170
Cycle 1 time: 782
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1036
Cycle 1 time: 974
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1242
Cycle 1 time: 897
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1156
Cycle 1 time: 969
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1231
Cycle 1 time: 788
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1048
Cycle 1 time: 895
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1160
Cycle 1 time: 767
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1030
Cycle 1 time: 822
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1082
Cycle 1 time: 796
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1063
Cycle 1 time: 735
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1002
Cycle 1 time: 844
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1102
Cycle 1 time: 844
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 790
clock 3698596 ms | mcu 0 | user time 247 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 83430 | nb_rw_cycle_counter 27809 | nb_inter_pic_trame_counter 83429
Cycle 2 time: 253
Cycle 0 time: 15
RW cycle time: 1058
Cycle 1 time: 1013
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1269
Cycle 1 time: 993
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1251
Cycle 1 time: 873
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1138
Cycle 1 time: 852
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 795
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1056
Cycle 1 time: 803
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1068
Cycle 1 time: 888
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1143
Cycle 1 time: 826
Cycle 2 time: 238
Cycle 0 time: 21
RW cycle time: 1085
Cycle 1 time: 840
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1101
Cycle 1 time: 781
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1041
Cycle 1 time: 845
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 898
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1161
Cycle 1 time: 868
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1129
Cycle 1 time: 961
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1220
Cycle 1 time: 1079
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1340
Cycle 1 time: 977
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1239
Cycle 1 time: 520
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 790
clock 3700601 ms | mcu 0 | user time 777 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 83483 | nb_rw_cycle_counter 27827 | nb_inter_pic_trame_counter 83482
Cycle 1 time: 783
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1039
Cycle 1 time: 838
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1092
Cycle 1 time: 936
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1190
Cycle 1 time: 941
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1197
Cycle 1 time: 857
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 845
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1103
Cycle 1 time: 973
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1233
Cycle 1 time: 605
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 872
Cycle 1 time: 870
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1131
Cycle 1 time: 965
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1227
Cycle 1 time: 751
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1017
Cycle 1 time: 801
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1057
Cycle 1 time: 983
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1236
Cycle 1 time: 741
Cycle 2 time: 255
Cycle 0 time: 17
RW cycle time: 1013
Cycle 1 time: 632
Cycle 2 time: 263
Cycle 0 time: 16
RW cycle time: 911
Cycle 1 time: 929
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1184
Cycle 1 time: 920
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 900
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1167
clock 3702612 ms | mcu 0 | user time 923 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 83537 | nb_rw_cycle_counter 27845 | nb_inter_pic_trame_counter 83536
Cycle 1 time: 929
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 646
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 902
Cycle 1 time: 722
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 983
Cycle 1 time: 682
Cycle 2 time: 248
Cycle 0 time: 23
RW cycle time: 953
Cycle 1 time: 654
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 912
Cycle 1 time: 820
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1087
Cycle 1 time: 778
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1041
Cycle 1 time: 823
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1088
Cycle 1 time: 933
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1195
Cycle 1 time: 697
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 959
Cycle 1 time: 869
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1128
Cycle 1 time: 975
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1229
Cycle 1 time: 689
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 952
Cycle 1 time: 676
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 933
Cycle 1 time: 760
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1023
Cycle 1 time: 722
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 975
Cycle 1 time: 681
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 943
Cycle 1 time: 876
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1135
Cycle 1 time: 1010
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1259
Cycle 1 time: 818
clock 3704613 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 83595 | nb_rw_cycle_counter 27864 | nb_inter_pic_trame_counter 83594
Cycle 2 time: 243
Cycle 0 time: 14
RW cycle time: 1075
Cycle 1 time: 777
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1035
Cycle 1 time: 816
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1078
Cycle 1 time: 897
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1148
Cycle 1 time: 770
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1032
Cycle 1 time: 758
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1016
Cycle 1 time: 831
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1091
Cycle 1 time: 847
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 589
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 852
Cycle 1 time: 980
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1247
Cycle 1 time: 834
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1083
Cycle 1 time: 939
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1193
Cycle 1 time: 904
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1154
Cycle 1 time: 702
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 960
Cycle 1 time: 629
Cycle 2 time: 263
Cycle 0 time: 19
RW cycle time: 911
Cycle 1 time: 772
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1028
Cycle 1 time: 845
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1097
Cycle 1 time: 807
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 844
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1103
Cycle 1 time: 427
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 685
clock 3706687 ms | mcu 0 | user time 839 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 83654 | nb_rw_cycle_counter 27884 | nb_inter_pic_trame_counter 83653
Cycle 1 time: 846
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 577
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 837
Cycle 1 time: 742
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1002
Cycle 1 time: 883
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1145
Cycle 1 time: 827
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1093
Cycle 1 time: 777
Cycle 2 time: 286
Cycle 0 time: 19
RW cycle time: 1082
Cycle 1 time: 786
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1054
Cycle 1 time: 727
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 788
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1046
Cycle 1 time: 781
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1042
Cycle 1 time: 696
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 952
Cycle 1 time: 654
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 908
Cycle 1 time: 927
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 732
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 991
Cycle 1 time: 688
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 951
Cycle 1 time: 815
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1074
Cycle 1 time: 750
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1013
Cycle 1 time: 796
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1060
Cycle 1 time: 773
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1027
Cycle 1 time: 855
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1104
clock 3708755 ms | mcu 0 | user time 864 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 83714 | nb_rw_cycle_counter 27904 | nb_inter_pic_trame_counter 83713
Cycle 1 time: 870
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1122
Cycle 1 time: 962
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1217
Cycle 1 time: 915
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1173
Cycle 1 time: 1027
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1289
Cycle 1 time: 757
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1022
Cycle 1 time: 797
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 931
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1178
Cycle 1 time: 922
Cycle 2 time: 273
Cycle 0 time: 16
RW cycle time: 1211
Cycle 1 time: 548
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 803
Cycle 1 time: 1027
Cycle 2 time: 249
Cycle 0 time: 15
RW cycle time: 1291
Cycle 1 time: 1031
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1281
Cycle 1 time: 951
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1218
Cycle 1 time: 952
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1207
Cycle 1 time: 911
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1167
Cycle 1 time: 964
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1222
Cycle 1 time: 941
Cycle 2 time: 264
Cycle 0 time: 16
RW cycle time: 1221
Cycle 1 time: 643
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 898
Cycle 1 time: 702
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 962
clock 3710813 ms | mcu 0 | user time 917 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 83768 | nb_rw_cycle_counter 27922 | nb_inter_pic_trame_counter 83767
Cycle 1 time: 923
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 935
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1194
Cycle 1 time: 1022
Cycle 2 time: 227
Cycle 0 time: 19
RW cycle time: 1268
Cycle 1 time: 915
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1172
Cycle 1 time: 927
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 681
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 933
Cycle 1 time: 994
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1246
Cycle 1 time: 950
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1212
Cycle 1 time: 1010
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1267
Cycle 1 time: 742
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 999
Cycle 1 time: 889
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1151
Cycle 1 time: 586
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 851
Cycle 1 time: 572
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 840
Cycle 1 time: 628
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 886
Cycle 1 time: 589
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 851
Cycle 1 time: 586
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 843
Cycle 1 time: 701
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 958
Cycle 1 time: 799
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1054
Cycle 1 time: 834
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1098
clock 3712815 ms | mcu 0 | user time 758 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 83825 | nb_rw_cycle_counter 27941 | nb_inter_pic_trame_counter 83824
Cycle 1 time: 764
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1013
Cycle 1 time: 587
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 844
Cycle 1 time: 806
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 571
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 828
Cycle 1 time: 1040
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1298
Cycle 1 time: 839
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1098
Cycle 1 time: 662
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 919
Cycle 1 time: 807
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1071
Cycle 1 time: 835
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1101
Cycle 1 time: 616
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 878
Cycle 1 time: 1034
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1296
Cycle 1 time: 683
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 939
Cycle 1 time: 842
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1098
Cycle 1 time: 812
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1074
Cycle 1 time: 909
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1166
Cycle 1 time: 858
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 770
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1026
Cycle 1 time: 742
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1009
Cycle 1 time: 759
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1019
Cycle 1 time: 726
clock 3714823 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 83883 | nb_rw_cycle_counter 27960 | nb_inter_pic_trame_counter 83882
Cycle 2 time: 251
Cycle 0 time: 14
RW cycle time: 991
Cycle 1 time: 676
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 938
Cycle 1 time: 766
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1027
Cycle 1 time: 844
Cycle 2 time: 237
Cycle 0 time: 21
RW cycle time: 1102
Cycle 1 time: 662
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 917
Cycle 1 time: 815
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1080
Cycle 1 time: 616
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 876
Cycle 1 time: 737
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 991
Cycle 1 time: 753
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1016
Cycle 1 time: 676
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 937
Cycle 1 time: 687
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 942
Cycle 1 time: 611
Cycle 2 time: 242
Cycle 0 time: 23
RW cycle time: 876
Cycle 1 time: 695
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 949
Cycle 1 time: 531
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 795
Cycle 1 time: 572
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 824
Cycle 1 time: 796
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1057
Cycle 1 time: 908
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1169
Cycle 1 time: 799
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1060
Cycle 1 time: 590
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 850
Cycle 1 time: 898
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 894
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1164
clock 3716893 ms | mcu 0 | user time 948 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 83945 | nb_rw_cycle_counter 27981 | nb_inter_pic_trame_counter 83944
Cycle 1 time: 954
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1201
Cycle 1 time: 686
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 941
Cycle 1 time: 701
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 865
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 741
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1005
Cycle 1 time: 968
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1233
Cycle 1 time: 1165
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1424
Cycle 1 time: 983
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1252
Cycle 1 time: 778
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1040
Cycle 1 time: 557
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 819
Cycle 1 time: 861
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 688
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 947
Cycle 1 time: 681
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 940
Cycle 1 time: 778
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1044
Cycle 1 time: 864
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1125
Cycle 1 time: 854
Cycle 2 time: 238
Cycle 0 time: 21
RW cycle time: 1113
Cycle 1 time: 775
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1038
Cycle 1 time: 686
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 947
Cycle 1 time: 768
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1025
clock 3718904 ms | mcu 0 | user time 782 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 84002 | nb_rw_cycle_counter 28000 | nb_inter_pic_trame_counter 84001
Cycle 1 time: 788
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1045
Cycle 1 time: 751
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 1013
Cycle 1 time: 610
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 872
Cycle 1 time: 517
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 782
Cycle 1 time: 680
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 944
Cycle 1 time: 793
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1059
Cycle 1 time: 870
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1128
Cycle 1 time: 885
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1142
Cycle 1 time: 777
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1035
Cycle 1 time: 890
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1146
Cycle 1 time: 774
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1033
Cycle 1 time: 773
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1025
Cycle 1 time: 590
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 844
Cycle 1 time: 864
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 709
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 968
Cycle 1 time: 1015
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1268
Cycle 1 time: 857
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 802
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1063
Cycle 1 time: 917
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1171
Cycle 1 time: 738
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 987
clock 3720983 ms | mcu 0 | user time 816 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 84062 | nb_rw_cycle_counter 28020 | nb_inter_pic_trame_counter 84061
Cycle 1 time: 822
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1071
Cycle 1 time: 1015
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1270
Cycle 1 time: 705
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 957
Cycle 1 time: 842
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1099
Cycle 1 time: 941
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1199
Cycle 1 time: 868
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 871
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1125
Cycle 1 time: 918
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 628
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 892
Cycle 1 time: 686
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 952
Cycle 1 time: 744
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1007
Cycle 1 time: 563
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 830
Cycle 1 time: 908
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1168
Cycle 1 time: 728
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 988
Cycle 1 time: 681
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 941
Cycle 1 time: 982
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1241
Cycle 1 time: 1018
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1281
Cycle 1 time: 749
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1010
Cycle 1 time: 854
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1109
clock 3723037 ms | mcu 0 | user time 935 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 84119 | nb_rw_cycle_counter 28039 | nb_inter_pic_trame_counter 84118
Cycle 1 time: 941
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1197
Cycle 1 time: 1083
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1353
Cycle 1 time: 670
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 926
Cycle 1 time: 798
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 735
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1002
Cycle 1 time: 675
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 934
Cycle 1 time: 749
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1012
Cycle 1 time: 803
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1064
Cycle 1 time: 618
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 876
Cycle 1 time: 1026
Cycle 2 time: 229
Cycle 0 time: 18
RW cycle time: 1273
Cycle 1 time: 697
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 962
Cycle 1 time: 854
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1119
Cycle 1 time: 842
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1101
Cycle 1 time: 866
Cycle 2 time: 229
Cycle 0 time: 19
RW cycle time: 1114
Cycle 1 time: 809
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1071
Cycle 1 time: 644
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 911
Cycle 1 time: 780
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1050
Cycle 1 time: 778
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1039
Cycle 1 time: 824
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1090
Cycle 1 time: 601
clock 3725042 ms | mcu 0 | user time 235 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 84177 | nb_rw_cycle_counter 28058 | nb_inter_pic_trame_counter 84176
Cycle 2 time: 242
Cycle 0 time: 14
RW cycle time: 857
Cycle 1 time: 823
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1073
Cycle 1 time: 767
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1034
Cycle 1 time: 645
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 912
Cycle 1 time: 767
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1033
Cycle 1 time: 761
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1019
Cycle 1 time: 914
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1175
Cycle 1 time: 576
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 835
Cycle 1 time: 741
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1003
Cycle 1 time: 710
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 978
Cycle 1 time: 922
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 1192
Cycle 1 time: 785
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1041
Cycle 1 time: 743
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1012
Cycle 1 time: 779
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1038
Cycle 1 time: 846
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1109
Cycle 1 time: 1032
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1291
Cycle 1 time: 861
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1124
Cycle 1 time: 554
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 820
Cycle 1 time: 748
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1006
Cycle 1 time: 678
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 938
clock 3727098 ms | mcu 0 | user time 904 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 84236 | nb_rw_cycle_counter 28078 | nb_inter_pic_trame_counter 84235
Cycle 1 time: 910
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1157
Cycle 1 time: 883
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1147
Cycle 1 time: 762
Cycle 2 time: 249
Cycle 0 time: 15
RW cycle time: 1026
Cycle 1 time: 715
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 976
Cycle 1 time: 758
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1020
Cycle 1 time: 705
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 959
Cycle 1 time: 714
Cycle 2 time: 251
Cycle 0 time: 21
RW cycle time: 986
Cycle 1 time: 646
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 911
Cycle 1 time: 965
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1230
Cycle 1 time: 940
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 1202
Cycle 1 time: 847
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1113
Cycle 1 time: 798
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1063
Cycle 1 time: 716
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 980
Cycle 1 time: 572
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 833
Cycle 1 time: 582
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 842
Cycle 1 time: 749
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1011
Cycle 1 time: 948
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1213
Cycle 1 time: 639
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 901
Cycle 1 time: 676
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 934
Cycle 1 time: 646
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 910
clock 3729142 ms | mcu 0 | user time 934 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 84296 | nb_rw_cycle_counter 28098 | nb_inter_pic_trame_counter 84295
Cycle 1 time: 940
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1201
Cycle 1 time: 640
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 903
Cycle 1 time: 883
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1145
Cycle 1 time: 631
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 890
Cycle 1 time: 1013
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1280
Cycle 1 time: 519
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 785
Cycle 1 time: 798
Cycle 2 time: 243
Cycle 0 time: 23
RW cycle time: 1064
Cycle 1 time: 792
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1053
Cycle 1 time: 790
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1054
Cycle 1 time: 661
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 929
Cycle 1 time: 746
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1008
Cycle 1 time: 795
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1060
Cycle 1 time: 668
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 933
Cycle 1 time: 688
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 951
Cycle 1 time: 845
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1108
Cycle 1 time: 551
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 813
Cycle 1 time: 654
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 917
Cycle 1 time: 701
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 957
Cycle 1 time: 685
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 945
Cycle 1 time: 768
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1026
Cycle 1 time: 690
clock 3731145 ms | mcu 0 | user time 245 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 84357 | nb_rw_cycle_counter 28118 | nb_inter_pic_trame_counter 84356
Cycle 2 time: 251
Cycle 0 time: 15
RW cycle time: 956
Cycle 1 time: 790
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 854
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 708
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 957
Cycle 1 time: 620
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 882
Cycle 1 time: 649
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 907
Cycle 1 time: 766
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1031
Cycle 1 time: 771
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1026
Cycle 1 time: 669
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 933
Cycle 1 time: 635
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 899
Cycle 1 time: 726
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 991
Cycle 1 time: 561
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 822
Cycle 1 time: 802
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1070
Cycle 1 time: 722
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 982
Cycle 1 time: 747
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1007
Cycle 1 time: 970
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 1241
Cycle 1 time: 963
Cycle 2 time: 251
Cycle 0 time: 22
RW cycle time: 1236
Cycle 1 time: 983
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1252
Cycle 1 time: 844
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1106
Cycle 1 time: 850
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1116
clock 3733194 ms | mcu 0 | user time 851 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 84416 | nb_rw_cycle_counter 28138 | nb_inter_pic_trame_counter 84415
Cycle 1 time: 858
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1115
Cycle 1 time: 840
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1105
Cycle 1 time: 849
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1112
Cycle 1 time: 971
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1230
Cycle 1 time: 1062
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1327
Cycle 1 time: 731
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 994
Cycle 1 time: 893
Cycle 2 time: 252
Cycle 0 time: 22
RW cycle time: 1167
Cycle 1 time: 945
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1205
Cycle 1 time: 774
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1040
Cycle 1 time: 639
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 902
Cycle 1 time: 650
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 911
Cycle 1 time: 789
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1054
Cycle 1 time: 652
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 918
Cycle 1 time: 717
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 972
Cycle 1 time: 578
Cycle 2 time: 245
Cycle 0 time: 24
RW cycle time: 847
Cycle 1 time: 1004
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1268
Cycle 1 time: 854
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 714
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 973
Cycle 1 time: 862
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1115
clock 3735247 ms | mcu 0 | user time 1013 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 84473 | nb_rw_cycle_counter 28157 | nb_inter_pic_trame_counter 84472
Cycle 1 time: 1019
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1267
Cycle 1 time: 914
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1176
Cycle 1 time: 693
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 957
Cycle 1 time: 788
Cycle 2 time: 251
Cycle 0 time: 22
RW cycle time: 1061
Cycle 1 time: 796
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1063
Cycle 1 time: 831
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1090
Cycle 1 time: 856
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1120
Cycle 1 time: 907
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1169
Cycle 1 time: 683
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 950
Cycle 1 time: 616
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 879
Cycle 1 time: 792
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 850
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 802
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1061
Cycle 1 time: 621
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 882
Cycle 1 time: 616
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 881
Cycle 1 time: 751
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1012
Cycle 1 time: 634
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 891
Cycle 1 time: 746
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1017
Cycle 1 time: 890
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1149
Cycle 1 time: 624
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 894
clock 3737275 ms | mcu 0 | user time 618 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 84533 | nb_rw_cycle_counter 28177 | nb_inter_pic_trame_counter 84532
Cycle 1 time: 624
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 874
Cycle 1 time: 723
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 977
Cycle 1 time: 834
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1095
Cycle 1 time: 909
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1162
Cycle 1 time: 1038
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1301
Cycle 1 time: 818
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1085
Cycle 1 time: 953
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1212
Cycle 1 time: 741
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 999
Cycle 1 time: 740
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1005
Cycle 1 time: 812
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1077
Cycle 1 time: 661
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 924
Cycle 1 time: 911
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1179
Cycle 1 time: 847
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1107
Cycle 1 time: 675
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 933
Cycle 1 time: 686
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 951
Cycle 1 time: 924
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1185
Cycle 1 time: 804
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1067
Cycle 1 time: 612
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 870
Cycle 1 time: 779
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1044
clock 3739311 ms | mcu 0 | user time 922 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 84590 | nb_rw_cycle_counter 28196 | nb_inter_pic_trame_counter 84589
Cycle 1 time: 928
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 870
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1124
Cycle 1 time: 691
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 946
Cycle 1 time: 810
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1070
Cycle 1 time: 584
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 850
Cycle 1 time: 646
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 906
Cycle 1 time: 641
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 899
Cycle 1 time: 693
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 949
Cycle 1 time: 663
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 917
Cycle 1 time: 858
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1114
Cycle 1 time: 750
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1005
Cycle 1 time: 659
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 921
Cycle 1 time: 650
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 907
Cycle 1 time: 740
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1001
Cycle 1 time: 613
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 872
Cycle 1 time: 799
Cycle 2 time: 251
Cycle 0 time: 21
RW cycle time: 1071
Cycle 1 time: 742
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1002
Cycle 1 time: 866
Cycle 2 time: 230
Cycle 0 time: 20
RW cycle time: 1116
Cycle 1 time: 840
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1098
Cycle 1 time: 849
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1109
clock 3741312 ms | mcu 0 | user time 879 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 84650 | nb_rw_cycle_counter 28216 | nb_inter_pic_trame_counter 84649
Cycle 1 time: 885
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1145
Cycle 1 time: 825
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1089
Cycle 1 time: 783
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1042
Cycle 1 time: 718
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 983
Cycle 1 time: 813
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1064
Cycle 1 time: 708
Cycle 2 time: 233
Cycle 0 time: 19
RW cycle time: 960
Cycle 1 time: 641
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 905
Cycle 1 time: 636
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 898
Cycle 1 time: 576
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 829
Cycle 1 time: 531
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 791
Cycle 1 time: 914
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1176
Cycle 1 time: 673
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 929
Cycle 1 time: 959
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1221
Cycle 1 time: 870
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1127
Cycle 1 time: 708
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 960
Cycle 1 time: 564
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 823
Cycle 1 time: 727
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 980
Cycle 1 time: 807
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 822
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1083
Cycle 1 time: 540
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 806
Cycle 1 time: 702
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 960
clock 3743369 ms | mcu 0 | user time 609 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 84713 | nb_rw_cycle_counter 28237 | nb_inter_pic_trame_counter 84712
Cycle 1 time: 615
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 872
Cycle 1 time: 764
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 1036
Cycle 1 time: 641
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 898
Cycle 1 time: 875
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1141
Cycle 1 time: 1003
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1270
Cycle 1 time: 653
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 913
Cycle 1 time: 841
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1102
Cycle 1 time: 668
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 929
Cycle 1 time: 730
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 990
Cycle 1 time: 762
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1022
Cycle 1 time: 835
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 813
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1075
Cycle 1 time: 665
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 929
Cycle 1 time: 763
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1018
Cycle 1 time: 649
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 909
Cycle 1 time: 683
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 940
Cycle 1 time: 711
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 969
Cycle 1 time: 782
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 1047
Cycle 1 time: 859
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 658
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 924
clock 3745420 ms | mcu 0 | user time 929 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 84773 | nb_rw_cycle_counter 28257 | nb_inter_pic_trame_counter 84772
Cycle 1 time: 935
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1193
Cycle 1 time: 672
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 932
Cycle 1 time: 689
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 956
Cycle 1 time: 860
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 682
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 945
Cycle 1 time: 659
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 925
Cycle 1 time: 577
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 837
Cycle 1 time: 677
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 934
Cycle 1 time: 812
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1071
Cycle 1 time: 653
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 915
Cycle 1 time: 622
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 887
Cycle 1 time: 665
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 923
Cycle 1 time: 688
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 950
Cycle 1 time: 689
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 950
Cycle 1 time: 785
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1044
Cycle 1 time: 904
Cycle 2 time: 273
Cycle 0 time: 16
RW cycle time: 1193
Cycle 1 time: 675
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 939
Cycle 1 time: 754
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1018
Cycle 1 time: 711
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 972
Cycle 1 time: 741
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1002
Cycle 1 time: 941
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1201
clock 3747498 ms | mcu 0 | user time 814 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 84836 | nb_rw_cycle_counter 28278 | nb_inter_pic_trame_counter 84835
Cycle 1 time: 821
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1075
Cycle 1 time: 675
Cycle 2 time: 250
Cycle 0 time: 24
RW cycle time: 949
Cycle 1 time: 913
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1173
Cycle 1 time: 965
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1233
Cycle 1 time: 634
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 900
Cycle 1 time: 853
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1117
Cycle 1 time: 773
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1035
Cycle 1 time: 644
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 909
Cycle 1 time: 652
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 914
Cycle 1 time: 635
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 892
Cycle 1 time: 653
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 910
Cycle 1 time: 644
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 912
Cycle 1 time: 1023
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 1269
Cycle 1 time: 781
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1047
Cycle 1 time: 703
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 959
Cycle 1 time: 703
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 955
Cycle 1 time: 679
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 942
Cycle 1 time: 755
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1004
Cycle 1 time: 763
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1023
Cycle 1 time: 818
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1081
clock 3749534 ms | mcu 0 | user time 875 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 84896 | nb_rw_cycle_counter 28298 | nb_inter_pic_trame_counter 84895
Cycle 1 time: 881
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1135
Cycle 1 time: 707
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 953
Cycle 1 time: 609
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 870
Cycle 1 time: 597
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 855
Cycle 1 time: 595
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 859
Cycle 1 time: 774
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1030
Cycle 1 time: 732
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 990
Cycle 1 time: 587
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 844
Cycle 1 time: 793
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1053
Cycle 1 time: 630
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 886
Cycle 1 time: 858
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 688
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 946
Cycle 1 time: 797
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1053
Cycle 1 time: 751
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1011
Cycle 1 time: 732
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 993
Cycle 1 time: 585
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 842
Cycle 1 time: 777
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1035
Cycle 1 time: 536
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 797
Cycle 1 time: 729
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 983
Cycle 1 time: 690
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 948
Cycle 1 time: 900
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1161
clock 3751558 ms | mcu 0 | user time 751 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 84959 | nb_rw_cycle_counter 28319 | nb_inter_pic_trame_counter 84958
Cycle 1 time: 757
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1011
Cycle 1 time: 742
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 994
Cycle 1 time: 632
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 890
Cycle 1 time: 740
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 997
Cycle 1 time: 855
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1122
Cycle 1 time: 848
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 842
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1104
Cycle 1 time: 699
Cycle 2 time: 237
Cycle 0 time: 22
RW cycle time: 958
Cycle 1 time: 690
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 946
Cycle 1 time: 795
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 621
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 881
Cycle 1 time: 686
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 943
Cycle 1 time: 569
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 822
Cycle 1 time: 642
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 901
Cycle 1 time: 845
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 705
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 967
Cycle 1 time: 750
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1008
Cycle 1 time: 935
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1196
Cycle 1 time: 673
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 937
Cycle 1 time: 683
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 935
Cycle 1 time: 645
clock 3753560 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 85020 | nb_rw_cycle_counter 28339 | nb_inter_pic_trame_counter 85019
Cycle 2 time: 247
Cycle 0 time: 14
RW cycle time: 906
Cycle 1 time: 696
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 952
Cycle 1 time: 946
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1214
Cycle 1 time: 970
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 1238
Cycle 1 time: 547
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 806
Cycle 1 time: 803
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1072
Cycle 1 time: 618
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 877
Cycle 1 time: 587
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 846
Cycle 1 time: 907
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 802
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1062
Cycle 1 time: 787
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1045
Cycle 1 time: 801
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1066
Cycle 1 time: 743
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1001
Cycle 1 time: 626
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 894
Cycle 1 time: 671
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 929
Cycle 1 time: 741
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1002
Cycle 1 time: 684
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 950
Cycle 1 time: 737
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1001
Cycle 1 time: 578
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 838
Cycle 1 time: 644
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 902
Cycle 1 time: 875
Cycle 2 time: 243
clock 3755560 ms | mcu 0 | user time 15 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 85081 | nb_rw_cycle_counter 28360 | nb_inter_pic_trame_counter 85080
Cycle 0 time: 22
RW cycle time: 1140
Cycle 1 time: 901
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1159
Cycle 1 time: 695
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 633
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 903
Cycle 1 time: 639
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 903
Cycle 1 time: 586
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 852
Cycle 1 time: 572
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 835
Cycle 1 time: 790
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 658
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 923
Cycle 1 time: 702
Cycle 2 time: 229
Cycle 0 time: 18
RW cycle time: 949
Cycle 1 time: 668
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 927
Cycle 1 time: 622
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 883
Cycle 1 time: 629
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 898
Cycle 1 time: 729
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 991
Cycle 1 time: 802
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1066
Cycle 1 time: 561
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 829
Cycle 1 time: 594
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 860
Cycle 1 time: 865
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1127
Cycle 1 time: 742
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1003
Cycle 1 time: 793
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1055
Cycle 1 time: 806
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1070
Cycle 1 time: 660
clock 3757576 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 85143 | nb_rw_cycle_counter 28380 | nb_inter_pic_trame_counter 85142
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 926
Cycle 1 time: 742
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 745
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1010
Cycle 1 time: 739
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 997
Cycle 1 time: 848
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 1087
Cycle 2 time: 249
Cycle 0 time: 23
RW cycle time: 1359
Cycle 1 time: 613
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 879
Cycle 1 time: 572
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 834
Cycle 1 time: 1011
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1272
Cycle 1 time: 683
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 946
Cycle 1 time: 893
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1151
Cycle 1 time: 910
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1172
Cycle 1 time: 584
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 843
Cycle 1 time: 582
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 847
Cycle 1 time: 928
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1188
Cycle 1 time: 818
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1081
Cycle 1 time: 923
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1185
Cycle 1 time: 985
Cycle 2 time: 245
Cycle 0 time: 23
RW cycle time: 1253
Cycle 1 time: 787
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1051
clock 3759586 ms | mcu 0 | user time 912 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 85199 | nb_rw_cycle_counter 28399 | nb_inter_pic_trame_counter 85198
Cycle 1 time: 919
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1173
Cycle 1 time: 624
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 893
Cycle 1 time: 680
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 940
Cycle 1 time: 784
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1046
Cycle 1 time: 738
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1003
Cycle 1 time: 1031
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 1304
Cycle 1 time: 838
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1092
Cycle 1 time: 645
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 905
Cycle 1 time: 693
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 950
Cycle 1 time: 847
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 1114
Cycle 1 time: 980
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1246
Cycle 1 time: 892
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1151
Cycle 1 time: 921
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1182
Cycle 1 time: 788
Cycle 2 time: 257
Cycle 0 time: 18
RW cycle time: 1063
Cycle 1 time: 716
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 980
Cycle 1 time: 848
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1113
Cycle 1 time: 642
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 901
Cycle 1 time: 677
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 943
Cycle 1 time: 619
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 882
Cycle 1 time: 903
clock 3761598 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 85257 | nb_rw_cycle_counter 28418 | nb_inter_pic_trame_counter 85256
Cycle 2 time: 249
Cycle 0 time: 14
RW cycle time: 1166
Cycle 1 time: 686
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 946
Cycle 1 time: 1015
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1281
Cycle 1 time: 745
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1007
Cycle 1 time: 961
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1221
Cycle 1 time: 584
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 853
Cycle 1 time: 650
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 917
Cycle 1 time: 796
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1052
Cycle 1 time: 983
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1250
Cycle 1 time: 931
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1200
Cycle 1 time: 583
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 842
Cycle 1 time: 701
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 767
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1029
Cycle 1 time: 740
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 781
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1040
Cycle 1 time: 659
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 923
Cycle 1 time: 651
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 905
Cycle 1 time: 756
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1014
Cycle 1 time: 924
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1188
Cycle 1 time: 639
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 899
clock 3763613 ms | mcu 0 | user time 612 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 85316 | nb_rw_cycle_counter 28438 | nb_inter_pic_trame_counter 85315
Cycle 1 time: 618
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 876
Cycle 1 time: 646
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 910
Cycle 1 time: 788
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1045
Cycle 1 time: 548
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 798
Cycle 1 time: 725
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 980
Cycle 1 time: 708
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 964
Cycle 1 time: 811
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1070
Cycle 1 time: 679
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 936
Cycle 1 time: 876
Cycle 2 time: 251
Cycle 0 time: 15
RW cycle time: 1142
Cycle 1 time: 795
Cycle 2 time: 267
Cycle 0 time: 18
RW cycle time: 1080
Cycle 1 time: 723
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 981
Cycle 1 time: 618
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 870
Cycle 1 time: 624
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 891
Cycle 1 time: 671
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 926
Cycle 1 time: 809
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1078
Cycle 1 time: 704
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 972
Cycle 1 time: 769
Cycle 2 time: 253
Cycle 0 time: 22
RW cycle time: 1044
Cycle 1 time: 654
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 914
Cycle 1 time: 741
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 996
Cycle 1 time: 417
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 679
Cycle 1 time: 153
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 411
Cycle 1 time: 163
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 428
Cycle 1 time: 160
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 423
Cycle 1 time: 157
clock 3765634 ms | mcu 0 | user time 245 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 85386 | nb_rw_cycle_counter 28461 | nb_inter_pic_trame_counter 85385
Cycle 2 time: 251
Cycle 0 time: 15
RW cycle time: 423
Cycle 1 time: 159
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 415
Cycle 1 time: 153
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 409
Cycle 1 time: 159
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 419
Cycle 1 time: 154
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 409
Cycle 1 time: 155
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 408
Cycle 1 time: 160
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 416
Cycle 1 time: 153
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 403
Cycle 1 time: 153
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 407
Cycle 1 time: 160
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 413
Cycle 1 time: 154
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 411
Cycle 1 time: 153
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 409
Cycle 1 time: 153
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 411
Cycle 1 time: 151
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 408
Cycle 1 time: 156
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 413
Cycle 1 time: 151
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 416
Cycle 1 time: 162
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 421
Cycle 1 time: 163
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 431
Cycle 1 time: 158
Cycle 2 time: 242
Cycle 0 time: 25
RW cycle time: 425
Cycle 1 time: 154
Cycle 2 time: 239
Cycle 0 time: 22
RW cycle time: 415
Cycle 1 time: 157
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 421
Cycle 1 time: 149
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 406
Cycle 1 time: 160
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 421
Cycle 1 time: 159
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 423
Cycle 1 time: 148
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 412
Cycle 1 time: 147
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 398
Cycle 1 time: 155
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 411
Cycle 1 time: 153
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 409
Cycle 1 time: 153
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 412
Cycle 1 time: 161
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 419
Cycle 1 time: 150
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 408
Cycle 1 time: 715
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 985
Cycle 1 time: 804
Cycle 2 time: 247
Cycle 0 time: 15
RW cycle time: 1066
Cycle 1 time: 825
Cycle 2 time: 266
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 738
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1004
Cycle 1 time: 1069
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1321
Cycle 1 time: 975
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1232
clock 3767645 ms | mcu 0 | user time 980 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 85496 | nb_rw_cycle_counter 28498 | nb_inter_pic_trame_counter 85495
Cycle 1 time: 986
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1234
Cycle 1 time: 984
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1238
Cycle 1 time: 987
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 966
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1216
Cycle 1 time: 806
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 972
Cycle 2 time: 261
Cycle 0 time: 16
RW cycle time: 1249
Cycle 1 time: 810
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 776
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 714
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 965
Cycle 1 time: 974
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1229
Cycle 1 time: 1042
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1300
Cycle 1 time: 910
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1172
Cycle 1 time: 844
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 847
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1108
Cycle 1 time: 767
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1020
Cycle 1 time: 986
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1237
Cycle 1 time: 978
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 812
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1068
clock 3769735 ms | mcu 0 | user time 1100 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 85550 | nb_rw_cycle_counter 28516 | nb_inter_pic_trame_counter 85549
Cycle 1 time: 1107
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1357
Cycle 1 time: 947
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1206
Cycle 1 time: 603
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 863
Cycle 1 time: 1020
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1279
Cycle 1 time: 919
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1183
Cycle 1 time: 966
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1225
Cycle 1 time: 971
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1231
Cycle 1 time: 745
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 999
Cycle 1 time: 924
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1185
Cycle 1 time: 861
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1121
Cycle 1 time: 809
Cycle 2 time: 260
Cycle 0 time: 17
RW cycle time: 1086
Cycle 1 time: 835
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1090
Cycle 1 time: 1113
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1382
Cycle 1 time: 809
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1065
Cycle 1 time: 919
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1185
Cycle 1 time: 598
Cycle 2 time: 255
Cycle 0 time: 18
RW cycle time: 871
Cycle 1 time: 1009
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1274
Cycle 1 time: 820
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1075
clock 3771771 ms | mcu 0 | user time 784 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 85604 | nb_rw_cycle_counter 28534 | nb_inter_pic_trame_counter 85603
Cycle 1 time: 790
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 1039
Cycle 1 time: 661
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 923
Cycle 1 time: 765
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1022
Cycle 1 time: 901
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1149
Cycle 1 time: 813
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1070
Cycle 1 time: 971
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 973
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 687
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 939
Cycle 1 time: 969
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 911
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 892
Cycle 2 time: 292
Cycle 0 time: 17
RW cycle time: 1201
Cycle 1 time: 918
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1172
Cycle 1 time: 521
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 772
Cycle 1 time: 1038
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1290
Cycle 1 time: 973
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1227
Cycle 1 time: 857
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1108
Cycle 1 time: 1008
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1263
Cycle 1 time: 1098
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1359
clock 3773821 ms | mcu 0 | user time 904 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 85658 | nb_rw_cycle_counter 28552 | nb_inter_pic_trame_counter 85657
Cycle 1 time: 910
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1169
Cycle 1 time: 956
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1218
Cycle 1 time: 1002
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1269
Cycle 1 time: 1023
Cycle 2 time: 247
Cycle 0 time: 15
RW cycle time: 1285
Cycle 1 time: 963
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1220
Cycle 1 time: 1026
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1283
Cycle 1 time: 952
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1214
Cycle 1 time: 971
Cycle 2 time: 258
Cycle 0 time: 17
RW cycle time: 1246
Cycle 1 time: 657
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 913
Cycle 1 time: 925
Cycle 2 time: 297
Cycle 0 time: 18
RW cycle time: 1240
Cycle 1 time: 724
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 987
Cycle 1 time: 1098
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1361
Cycle 1 time: 1036
Cycle 2 time: 345
Cycle 0 time: 17
RW cycle time: 1398
Cycle 1 time: 1099
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1357
Cycle 1 time: 1084
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1350
Cycle 1 time: 1049
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1308
Cycle 1 time: 858
clock 3775823 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 85707 | nb_rw_cycle_counter 28568 | nb_inter_pic_trame_counter 85706
Cycle 2 time: 250
Cycle 0 time: 14
RW cycle time: 1122
Cycle 1 time: 797
Cycle 2 time: 268
Cycle 0 time: 15
RW cycle time: 1080
Cycle 1 time: 876
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1131
Cycle 1 time: 997
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1250
Cycle 1 time: 875
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1125
Cycle 1 time: 854
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 981
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1238
Cycle 1 time: 855
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 1037
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1303
Cycle 1 time: 895
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1150
Cycle 1 time: 1014
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1278
Cycle 1 time: 1016
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1274
Cycle 1 time: 1095
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1355
Cycle 1 time: 990
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1250
Cycle 1 time: 975
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1231
Cycle 1 time: 862
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 944
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1206
clock 3777833 ms | mcu 0 | user time 864 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 85757 | nb_rw_cycle_counter 28585 | nb_inter_pic_trame_counter 85756
Cycle 1 time: 870
Cycle 2 time: 225
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 921
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 888
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1149
Cycle 1 time: 1028
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1287
Cycle 1 time: 919
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1183
Cycle 1 time: 969
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1225
Cycle 1 time: 734
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 989
Cycle 1 time: 732
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 983
Cycle 1 time: 600
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 856
Cycle 1 time: 680
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 942
Cycle 1 time: 768
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1029
Cycle 1 time: 646
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 907
Cycle 1 time: 723
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 986
Cycle 1 time: 577
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 842
Cycle 1 time: 682
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 952
Cycle 1 time: 852
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1113
Cycle 1 time: 1067
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1337
Cycle 1 time: 1091
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1355
Cycle 1 time: 875
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1131
clock 3779861 ms | mcu 0 | user time 597 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 85814 | nb_rw_cycle_counter 28604 | nb_inter_pic_trame_counter 85813
Cycle 1 time: 603
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 859
Cycle 1 time: 714
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 970
Cycle 1 time: 1016
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1279
Cycle 1 time: 907
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 814
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1081
Cycle 1 time: 1126
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1386
Cycle 1 time: 989
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1239
Cycle 1 time: 927
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 983
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1248
Cycle 1 time: 838
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1098
Cycle 1 time: 807
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1068
Cycle 1 time: 995
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1251
Cycle 1 time: 722
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 976
Cycle 1 time: 783
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1043
Cycle 1 time: 1125
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1389
Cycle 1 time: 1088
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1347
Cycle 1 time: 737
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 997
Cycle 1 time: 788
clock 3781863 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 85866 | nb_rw_cycle_counter 28621 | nb_inter_pic_trame_counter 85865
Cycle 2 time: 249
Cycle 0 time: 14
RW cycle time: 1051
Cycle 1 time: 575
Cycle 2 time: 247
Cycle 0 time: 23
RW cycle time: 845
Cycle 1 time: 232
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 494
Cycle 1 time: 712
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 976
Cycle 1 time: 1022
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1280
Cycle 1 time: 688
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 952
Cycle 1 time: 615
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 878
Cycle 1 time: 614
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 874
Cycle 1 time: 808
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1070
Cycle 1 time: 850
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1116
Cycle 1 time: 859
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 914
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1172
Cycle 1 time: 781
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 852
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1107
Cycle 1 time: 855
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 969
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1227
Cycle 1 time: 892
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1144
Cycle 1 time: 638
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 890
Cycle 1 time: 919
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 798
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1056
clock 3783898 ms | mcu 0 | user time 797 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 85925 | nb_rw_cycle_counter 28641 | nb_inter_pic_trame_counter 85924
Cycle 1 time: 804
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1053
Cycle 1 time: 738
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 1006
Cycle 1 time: 910
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 977
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1244
Cycle 1 time: 996
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1259
Cycle 1 time: 954
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1216
Cycle 1 time: 669
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 930
Cycle 1 time: 876
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1140
Cycle 1 time: 957
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1213
Cycle 1 time: 833
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1091
Cycle 1 time: 196
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 453
Cycle 1 time: 150
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 410
Cycle 1 time: 608
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 863
Cycle 1 time: 793
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1048
Cycle 1 time: 895
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1159
Cycle 1 time: 540
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 794
Cycle 1 time: 912
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 787
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1042
Cycle 1 time: 738
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1000
Cycle 1 time: 767
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1032
clock 3785910 ms | mcu 0 | user time 622 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 85985 | nb_rw_cycle_counter 28661 | nb_inter_pic_trame_counter 85984
Cycle 1 time: 628
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 882
Cycle 1 time: 989
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1256
Cycle 1 time: 765
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1025
Cycle 1 time: 867
Cycle 2 time: 231
Cycle 0 time: 20
RW cycle time: 1118
Cycle 1 time: 574
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 838
Cycle 1 time: 625
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 888
Cycle 1 time: 655
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 921
Cycle 1 time: 745
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1006
Cycle 1 time: 807
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1075
Cycle 1 time: 882
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1137
Cycle 1 time: 671
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 938
Cycle 1 time: 870
Cycle 2 time: 343
Cycle 0 time: 19
RW cycle time: 1232
Cycle 1 time: 768
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1032
Cycle 1 time: 929
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1189
Cycle 1 time: 847
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 620
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 883
Cycle 1 time: 645
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 912
Cycle 1 time: 1124
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1387
Cycle 1 time: 833
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1093
clock 3787916 ms | mcu 0 | user time 761 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 86042 | nb_rw_cycle_counter 28680 | nb_inter_pic_trame_counter 86041
Cycle 1 time: 767
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 837
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1089
Cycle 1 time: 647
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 910
Cycle 1 time: 732
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 987
Cycle 1 time: 698
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 1002
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1271
Cycle 1 time: 998
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 1266
Cycle 1 time: 1007
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1276
Cycle 1 time: 854
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 806
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 746
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1015
Cycle 1 time: 717
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 971
Cycle 1 time: 702
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 967
Cycle 1 time: 790
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1046
Cycle 1 time: 746
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1014
Cycle 1 time: 723
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 982
Cycle 1 time: 565
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 821
Cycle 1 time: 585
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 838
Cycle 1 time: 644
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 902
Cycle 1 time: 731
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 983
clock 3789996 ms | mcu 0 | user time 1066 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 86102 | nb_rw_cycle_counter 28700 | nb_inter_pic_trame_counter 86101
Cycle 1 time: 1073
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1332
Cycle 1 time: 754
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1008
Cycle 1 time: 628
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 898
Cycle 1 time: 737
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1006
Cycle 1 time: 659
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 926
Cycle 1 time: 638
Cycle 2 time: 254
Cycle 0 time: 19
RW cycle time: 911
Cycle 1 time: 889
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1140
Cycle 1 time: 860
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1125
Cycle 1 time: 896
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1153
Cycle 1 time: 683
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 936
Cycle 1 time: 584
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 846
Cycle 1 time: 1032
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1298
Cycle 1 time: 895
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1156
Cycle 1 time: 913
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1169
Cycle 1 time: 691
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 953
Cycle 1 time: 773
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1031
Cycle 1 time: 812
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1071
Cycle 1 time: 849
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1113
Cycle 1 time: 899
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1151
Cycle 1 time: 629
clock 3791999 ms | mcu 0 | user time 248 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 86160 | nb_rw_cycle_counter 28719 | nb_inter_pic_trame_counter 86159
Cycle 2 time: 255
Cycle 0 time: 14
RW cycle time: 898
Cycle 1 time: 799
Cycle 2 time: 259
Cycle 0 time: 23
RW cycle time: 1081
Cycle 1 time: 1045
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1306
Cycle 1 time: 1054
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1314
Cycle 1 time: 1030
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1290
Cycle 1 time: 742
Cycle 2 time: 247
Cycle 0 time: 23
RW cycle time: 1012
Cycle 1 time: 578
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 848
Cycle 1 time: 620
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 889
Cycle 1 time: 508
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 770
Cycle 1 time: 835
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1096
Cycle 1 time: 855
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 588
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 855
Cycle 1 time: 678
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 938
Cycle 1 time: 735
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 989
Cycle 1 time: 977
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1233
Cycle 1 time: 1070
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1329
Cycle 1 time: 898
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1155
Cycle 1 time: 744
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1004
Cycle 1 time: 463
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 731
Cycle 1 time: 657
Cycle 2 time: 251
Cycle 0 time: 22
RW cycle time: 930
clock 3794090 ms | mcu 0 | user time 1001 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 86219 | nb_rw_cycle_counter 28739 | nb_inter_pic_trame_counter 86218
Cycle 1 time: 1007
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1272
Cycle 1 time: 980
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1237
Cycle 1 time: 629
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 893
Cycle 1 time: 633
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 893
Cycle 1 time: 782
Cycle 2 time: 306
Cycle 0 time: 22
RW cycle time: 1110
Cycle 1 time: 730
Cycle 2 time: 255
Cycle 0 time: 22
RW cycle time: 1007
Cycle 1 time: 680
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 948
Cycle 1 time: 680
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 947
Cycle 1 time: 603
Cycle 2 time: 288
Cycle 0 time: 18
RW cycle time: 909
Cycle 1 time: 691
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 952
Cycle 1 time: 913
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1174
Cycle 1 time: 953
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1208
Cycle 1 time: 734
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 990
Cycle 1 time: 601
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 871
Cycle 1 time: 777
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1048
Cycle 1 time: 1066
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1333
Cycle 1 time: 592
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 863
Cycle 1 time: 592
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 859
Cycle 1 time: 729
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 986
Cycle 1 time: 688
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 956
clock 3796108 ms | mcu 0 | user time 733 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 86279 | nb_rw_cycle_counter 28759 | nb_inter_pic_trame_counter 86278
Cycle 1 time: 739
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 995
Cycle 1 time: 852
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 683
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 946
Cycle 1 time: 836
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1100
Cycle 1 time: 615
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 885
Cycle 1 time: 648
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 910
Cycle 1 time: 850
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1115
Cycle 1 time: 753
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 601
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 861
Cycle 1 time: 1010
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1276
Cycle 1 time: 897
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1163
Cycle 1 time: 739
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1001
Cycle 1 time: 646
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 905
Cycle 1 time: 907
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1168
Cycle 1 time: 1075
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1339
Cycle 1 time: 835
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1096
Cycle 1 time: 1032
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1296
Cycle 1 time: 489
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 754
Cycle 1 time: 682
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 946
Cycle 1 time: 574
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 837
clock 3798164 ms | mcu 0 | user time 576 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 86339 | nb_rw_cycle_counter 28779 | nb_inter_pic_trame_counter 86338
Cycle 1 time: 582
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 841
Cycle 1 time: 760
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1025
Cycle 1 time: 924
Cycle 2 time: 252
Cycle 0 time: 23
RW cycle time: 1199
Cycle 1 time: 949
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1209
Cycle 1 time: 915
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1182
Cycle 1 time: 1048
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1314
Cycle 1 time: 899
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1163
Cycle 1 time: 798
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1058
Cycle 1 time: 743
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 690
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 950
Cycle 1 time: 599
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 867
Cycle 1 time: 599
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 872
Cycle 1 time: 621
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 884
Cycle 1 time: 589
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 856
Cycle 1 time: 693
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 963
Cycle 1 time: 681
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 942
Cycle 1 time: 686
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 948
Cycle 1 time: 644
Cycle 2 time: 241
Cycle 0 time: 22
RW cycle time: 907
Cycle 1 time: 606
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 865
Cycle 1 time: 582
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 850
clock 3800192 ms | mcu 0 | user time 957 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 86399 | nb_rw_cycle_counter 28799 | nb_inter_pic_trame_counter 86398
Cycle 1 time: 963
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1220
Cycle 1 time: 865
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 615
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 879
Cycle 1 time: 663
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 924
Cycle 1 time: 1216
Cycle 2 time: 255
Cycle 0 time: 21
RW cycle time: 1492
Cycle 1 time: 850
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1107
Cycle 1 time: 893
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1157
Cycle 1 time: 943
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1196
Cycle 1 time: 1191
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1453
Cycle 1 time: 919
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1190
Cycle 1 time: 926
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1183
Cycle 1 time: 768
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1028
Cycle 1 time: 1224
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1486
Cycle 1 time: 623
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 888
Cycle 1 time: 739
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 994
Cycle 1 time: 1102
Cycle 2 time: 253
Cycle 0 time: 21
RW cycle time: 1376
Cycle 1 time: 847
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1113
Cycle 1 time: 1037
clock 3802205 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 86451 | nb_rw_cycle_counter 28816 | nb_inter_pic_trame_counter 86450
Cycle 2 time: 249
Cycle 0 time: 15
RW cycle time: 1301
Cycle 1 time: 848
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1106
Cycle 1 time: 913
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1179
Cycle 1 time: 963
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1228
Cycle 1 time: 742
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1007
Cycle 1 time: 724
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 992
Cycle 1 time: 646
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 907
Cycle 1 time: 1058
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1317
Cycle 1 time: 830
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1086
Cycle 1 time: 707
Cycle 2 time: 235
Cycle 0 time: 21
RW cycle time: 963
Cycle 1 time: 699
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 954
Cycle 1 time: 818
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1082
Cycle 1 time: 586
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 847
Cycle 1 time: 587
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 850
Cycle 1 time: 675
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 942
Cycle 1 time: 564
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 828
Cycle 1 time: 1015
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1280
Cycle 1 time: 873
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1142
Cycle 1 time: 975
Cycle 2 time: 252
Cycle 0 time: 22
RW cycle time: 1249
Cycle 1 time: 644
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 902
clock 3804274 ms | mcu 0 | user time 815 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 86510 | nb_rw_cycle_counter 28836 | nb_inter_pic_trame_counter 86509
Cycle 1 time: 821
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1082
Cycle 1 time: 655
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 918
Cycle 1 time: 810
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1062
Cycle 1 time: 981
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1241
Cycle 1 time: 807
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1072
Cycle 1 time: 668
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 930
Cycle 1 time: 747
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 1013
Cycle 1 time: 718
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 981
Cycle 1 time: 855
Cycle 2 time: 235
Cycle 0 time: 20
RW cycle time: 1110
Cycle 1 time: 854
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 842
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1099
Cycle 1 time: 704
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 960
Cycle 1 time: 798
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1062
Cycle 1 time: 699
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 758
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1021
Cycle 1 time: 863
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 888
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1151
Cycle 1 time: 976
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1241
Cycle 1 time: 533
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 795
clock 3806274 ms | mcu 0 | user time 880 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 86567 | nb_rw_cycle_counter 28855 | nb_inter_pic_trame_counter 86566
Cycle 1 time: 886
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1139
Cycle 1 time: 849
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1114
Cycle 1 time: 746
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1010
Cycle 1 time: 848
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1103
Cycle 1 time: 629
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 891
Cycle 1 time: 948
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1208
Cycle 1 time: 884
Cycle 2 time: 248
Cycle 0 time: 24
RW cycle time: 1156
Cycle 1 time: 740
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1005
Cycle 1 time: 814
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1070
Cycle 1 time: 740
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1005
Cycle 1 time: 797
Cycle 2 time: 253
Cycle 0 time: 22
RW cycle time: 1072
Cycle 1 time: 475
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 747
Cycle 1 time: 684
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 954
Cycle 1 time: 809
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 785
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 700
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 850
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1118
Cycle 1 time: 671
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 932
Cycle 1 time: 742
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1009
Cycle 1 time: 780
Cycle 2 time: 254
Cycle 0 time: 18
RW cycle time: 1052
clock 3808319 ms | mcu 0 | user time 680 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 86627 | nb_rw_cycle_counter 28875 | nb_inter_pic_trame_counter 86626
Cycle 1 time: 686
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 948
Cycle 1 time: 731
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1000
Cycle 1 time: 890
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1159
Cycle 1 time: 646
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 905
Cycle 1 time: 794
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1063
Cycle 1 time: 848
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1112
Cycle 1 time: 679
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 952
Cycle 1 time: 753
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1015
Cycle 1 time: 814
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1083
Cycle 1 time: 815
Cycle 2 time: 255
Cycle 0 time: 22
RW cycle time: 1092
Cycle 1 time: 703
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 971
Cycle 1 time: 725
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 993
Cycle 1 time: 610
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 880
Cycle 1 time: 577
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 843
Cycle 1 time: 818
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1078
Cycle 1 time: 766
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1028
Cycle 1 time: 586
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 848
Cycle 1 time: 788
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1050
Cycle 1 time: 709
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 978
Cycle 1 time: 744
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1002
clock 3810343 ms | mcu 0 | user time 912 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 86687 | nb_rw_cycle_counter 28895 | nb_inter_pic_trame_counter 86686
Cycle 1 time: 918
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 667
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 933
Cycle 1 time: 777
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1037
Cycle 1 time: 701
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 962
Cycle 1 time: 712
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 975
Cycle 1 time: 847
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 983
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1243
Cycle 1 time: 901
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1159
Cycle 1 time: 804
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1071
Cycle 1 time: 732
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 994
Cycle 1 time: 789
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 579
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 841
Cycle 1 time: 666
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 927
Cycle 1 time: 586
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 852
Cycle 1 time: 721
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 982
Cycle 1 time: 791
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1053
Cycle 1 time: 711
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 981
Cycle 1 time: 693
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 955
Cycle 1 time: 980
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1242
Cycle 1 time: 785
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1043
clock 3812369 ms | mcu 0 | user time 582 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 86747 | nb_rw_cycle_counter 28915 | nb_inter_pic_trame_counter 86746
Cycle 1 time: 588
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 848
Cycle 1 time: 787
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1049
Cycle 1 time: 856
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 623
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 892
Cycle 1 time: 596
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 867
Cycle 1 time: 859
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1116
Cycle 1 time: 613
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 880
Cycle 1 time: 698
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 954
Cycle 1 time: 607
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 867
Cycle 1 time: 833
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1101
Cycle 1 time: 996
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1257
Cycle 1 time: 970
Cycle 2 time: 243
Cycle 0 time: 24
RW cycle time: 1237
Cycle 1 time: 844
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1113
Cycle 1 time: 790
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 849
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 730
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 993
Cycle 1 time: 1031
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1294
Cycle 1 time: 582
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 850
Cycle 1 time: 585
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 849
Cycle 1 time: 992
clock 3814379 ms | mcu 0 | user time 247 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 86805 | nb_rw_cycle_counter 28934 | nb_inter_pic_trame_counter 86804
Cycle 2 time: 254
Cycle 0 time: 14
RW cycle time: 1260
Cycle 1 time: 836
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1100
Cycle 1 time: 1056
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1327
Cycle 1 time: 667
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 928
Cycle 1 time: 618
Cycle 2 time: 251
Cycle 0 time: 27
RW cycle time: 896
Cycle 1 time: 561
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 821
Cycle 1 time: 786
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1053
Cycle 1 time: 908
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1169
Cycle 1 time: 671
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 935
Cycle 1 time: 586
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 855
Cycle 1 time: 931
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1195
Cycle 1 time: 574
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 841
Cycle 1 time: 581
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 851
Cycle 1 time: 699
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 959
Cycle 1 time: 602
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 861
Cycle 1 time: 942
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1199
Cycle 1 time: 1003
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1266
Cycle 1 time: 835
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1088
Cycle 1 time: 579
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 841
Cycle 1 time: 844
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1097
clock 3816401 ms | mcu 0 | user time 915 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 86864 | nb_rw_cycle_counter 28954 | nb_inter_pic_trame_counter 86863
Cycle 1 time: 921
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 704
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 960
Cycle 1 time: 854
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 1020
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1281
Cycle 1 time: 803
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1065
Cycle 1 time: 823
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1084
Cycle 1 time: 769
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1027
Cycle 1 time: 592
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 850
Cycle 1 time: 972
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1227
Cycle 1 time: 917
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 899
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1160
Cycle 1 time: 850
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 802
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1061
Cycle 1 time: 462
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 717
Cycle 1 time: 911
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 923
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 791
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 891
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1146
Cycle 1 time: 992
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1253
clock 3818473 ms | mcu 0 | user time 837 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 86921 | nb_rw_cycle_counter 28973 | nb_inter_pic_trame_counter 86920
Cycle 1 time: 843
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1100
Cycle 1 time: 909
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1168
Cycle 1 time: 805
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 623
Cycle 2 time: 276
Cycle 0 time: 17
RW cycle time: 916
Cycle 1 time: 791
Cycle 2 time: 298
Cycle 0 time: 19
RW cycle time: 1108
Cycle 1 time: 491
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 748
Cycle 1 time: 746
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1004
Cycle 1 time: 838
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1100
Cycle 1 time: 799
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1056
Cycle 1 time: 872
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1126
Cycle 1 time: 793
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 789
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1043
Cycle 1 time: 745
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 999
Cycle 1 time: 795
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1051
Cycle 1 time: 762
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1021
Cycle 1 time: 996
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1253
Cycle 1 time: 752
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1010
Cycle 1 time: 692
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 945
Cycle 1 time: 588
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 849
Cycle 1 time: 943
Cycle 2 time: 238
Cycle 0 time: 21
RW cycle time: 1202
clock 3820547 ms | mcu 0 | user time 761 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 86981 | nb_rw_cycle_counter 28993 | nb_inter_pic_trame_counter 86980
Cycle 1 time: 767
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 1012
Cycle 1 time: 920
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1177
Cycle 1 time: 956
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1209
Cycle 1 time: 848
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1112
Cycle 1 time: 800
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 738
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 986
Cycle 1 time: 984
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1241
Cycle 1 time: 855
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 633
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 902
Cycle 1 time: 732
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 987
Cycle 1 time: 796
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 816
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1068
Cycle 1 time: 818
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1080
Cycle 1 time: 704
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 956
Cycle 1 time: 791
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1049
Cycle 1 time: 944
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1198
Cycle 1 time: 782
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 916
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 1000
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1259
clock 3822616 ms | mcu 0 | user time 791 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 87038 | nb_rw_cycle_counter 29012 | nb_inter_pic_trame_counter 87037
Cycle 1 time: 797
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1049
Cycle 1 time: 703
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 953
Cycle 1 time: 808
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1066
Cycle 1 time: 625
Cycle 2 time: 266
Cycle 0 time: 17
RW cycle time: 908
Cycle 1 time: 841
Cycle 2 time: 271
Cycle 0 time: 19
RW cycle time: 1131
Cycle 1 time: 587
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 848
Cycle 1 time: 666
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 923
Cycle 1 time: 815
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1070
Cycle 1 time: 957
Cycle 2 time: 281
Cycle 0 time: 19
RW cycle time: 1257
Cycle 1 time: 703
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 965
Cycle 1 time: 716
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 980
Cycle 1 time: 762
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1019
Cycle 1 time: 757
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1019
Cycle 1 time: 717
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 978
Cycle 1 time: 870
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1124
Cycle 1 time: 846
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1098
Cycle 1 time: 757
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1013
Cycle 1 time: 550
Cycle 2 time: 224
Cycle 0 time: 16
RW cycle time: 790
Cycle 1 time: 778
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1034
Cycle 1 time: 757
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1009
clock 3824638 ms | mcu 0 | user time 779 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 87098 | nb_rw_cycle_counter 29032 | nb_inter_pic_trame_counter 87097
Cycle 1 time: 786
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 713
Cycle 2 time: 225
Cycle 0 time: 15
RW cycle time: 953
Cycle 1 time: 827
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1079
Cycle 1 time: 881
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1134
Cycle 1 time: 777
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1029
Cycle 1 time: 779
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1034
Cycle 1 time: 911
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 741
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 999
Cycle 1 time: 751
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1001
Cycle 1 time: 805
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1056
Cycle 1 time: 928
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 953
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1209
Cycle 1 time: 948
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1198
Cycle 1 time: 996
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 911
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 968
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1219
Cycle 1 time: 868
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 862
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 643
clock 3826642 ms | mcu 0 | user time 237 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 87153 | nb_rw_cycle_counter 29050 | nb_inter_pic_trame_counter 87152
Cycle 2 time: 245
Cycle 0 time: 14
RW cycle time: 902
Cycle 1 time: 909
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1170
Cycle 1 time: 782
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1033
Cycle 1 time: 911
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 730
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 982
Cycle 1 time: 929
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1185
Cycle 1 time: 692
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 941
Cycle 1 time: 662
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 919
Cycle 1 time: 1052
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1309
Cycle 1 time: 983
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1238
Cycle 1 time: 773
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1026
Cycle 1 time: 918
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1171
Cycle 1 time: 983
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1241
Cycle 1 time: 688
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 943
Cycle 1 time: 811
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1063
Cycle 1 time: 894
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1149
Cycle 1 time: 746
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1007
Cycle 1 time: 789
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1054
Cycle 1 time: 849
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1105
clock 3828673 ms | mcu 0 | user time 579 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 87209 | nb_rw_cycle_counter 29069 | nb_inter_pic_trame_counter 87208
Cycle 1 time: 585
Cycle 2 time: 302
Cycle 0 time: 20
RW cycle time: 907
Cycle 1 time: 900
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 746
Cycle 2 time: 263
Cycle 0 time: 16
RW cycle time: 1025
Cycle 1 time: 656
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 917
Cycle 1 time: 792
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1049
Cycle 1 time: 931
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1192
Cycle 1 time: 958
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1215
Cycle 1 time: 756
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1007
Cycle 1 time: 607
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 859
Cycle 1 time: 991
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1244
Cycle 1 time: 901
Cycle 2 time: 268
Cycle 0 time: 15
RW cycle time: 1184
Cycle 1 time: 986
Cycle 2 time: 259
Cycle 0 time: 16
RW cycle time: 1261
Cycle 1 time: 956
Cycle 2 time: 256
Cycle 0 time: 17
RW cycle time: 1229
Cycle 1 time: 909
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1162
Cycle 1 time: 922
Cycle 2 time: 250
Cycle 0 time: 15
RW cycle time: 1187
Cycle 1 time: 807
Cycle 2 time: 256
Cycle 0 time: 16
RW cycle time: 1079
Cycle 1 time: 958
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1213
Cycle 1 time: 635
Cycle 2 time: 299
Cycle 0 time: 20
RW cycle time: 954
clock 3830678 ms | mcu 0 | user time 786 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 87263 | nb_rw_cycle_counter 29087 | nb_inter_pic_trame_counter 87262
Cycle 1 time: 792
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1048
Cycle 1 time: 852
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1113
Cycle 1 time: 802
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 788
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1050
Cycle 1 time: 882
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1142
Cycle 1 time: 605
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 864
Cycle 1 time: 996
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1257
Cycle 1 time: 721
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 984
Cycle 1 time: 795
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 547
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 798
Cycle 1 time: 935
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 905
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1162
Cycle 1 time: 1016
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1272
Cycle 1 time: 803
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1066
Cycle 1 time: 735
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 992
Cycle 1 time: 1018
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1279
Cycle 1 time: 893
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1147
Cycle 1 time: 825
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1080
Cycle 1 time: 918
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1179
clock 3832761 ms | mcu 0 | user time 882 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 87320 | nb_rw_cycle_counter 29106 | nb_inter_pic_trame_counter 87319
Cycle 1 time: 888
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1140
Cycle 1 time: 741
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 999
Cycle 1 time: 914
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1173
Cycle 1 time: 1042
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1303
Cycle 1 time: 1061
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1321
Cycle 1 time: 759
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1018
Cycle 1 time: 942
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1196
Cycle 1 time: 746
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1003
Cycle 1 time: 901
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1157
Cycle 1 time: 855
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 853
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 906
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1160
Cycle 1 time: 994
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1247
Cycle 1 time: 1007
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1261
Cycle 1 time: 702
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 704
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 959
Cycle 1 time: 740
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 997
Cycle 1 time: 892
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1150
clock 3834783 ms | mcu 0 | user time 852 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 87374 | nb_rw_cycle_counter 29124 | nb_inter_pic_trame_counter 87373
Cycle 1 time: 858
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 1030
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 1276
Cycle 1 time: 751
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1015
Cycle 1 time: 962
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1213
Cycle 1 time: 759
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1015
Cycle 1 time: 941
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1193
Cycle 1 time: 819
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1077
Cycle 1 time: 956
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1214
Cycle 1 time: 627
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 890
Cycle 1 time: 969
Cycle 2 time: 268
Cycle 0 time: 21
RW cycle time: 1258
Cycle 1 time: 883
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1140
Cycle 1 time: 1072
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1328
Cycle 1 time: 1014
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1264
Cycle 1 time: 976
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 986
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1246
Cycle 1 time: 839
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1094
Cycle 1 time: 985
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 890
clock 3836790 ms | mcu 0 | user time 231 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 87426 | nb_rw_cycle_counter 29141 | nb_inter_pic_trame_counter 87425
Cycle 2 time: 238
Cycle 0 time: 14
RW cycle time: 1142
Cycle 1 time: 800
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1057
Cycle 1 time: 911
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 638
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 890
Cycle 1 time: 814
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1067
Cycle 1 time: 850
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1100
Cycle 1 time: 521
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 770
Cycle 1 time: 807
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1064
Cycle 1 time: 980
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1237
Cycle 1 time: 719
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 973
Cycle 1 time: 976
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 987
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1242
Cycle 1 time: 1004
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1255
Cycle 1 time: 979
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1235
Cycle 1 time: 1021
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1272
Cycle 1 time: 912
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 616
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 873
Cycle 1 time: 675
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 929
Cycle 1 time: 618
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 876
clock 3838825 ms | mcu 0 | user time 927 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 87482 | nb_rw_cycle_counter 29160 | nb_inter_pic_trame_counter 87481
Cycle 1 time: 933
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1181
Cycle 1 time: 917
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1174
Cycle 1 time: 815
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1071
Cycle 1 time: 922
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 849
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1101
Cycle 1 time: 933
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 898
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1146
Cycle 1 time: 769
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1021
Cycle 1 time: 1005
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1264
Cycle 1 time: 702
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 953
Cycle 1 time: 861
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 817
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1070
Cycle 1 time: 990
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1239
Cycle 1 time: 969
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1218
Cycle 1 time: 942
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1197
Cycle 1 time: 978
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1229
Cycle 1 time: 1045
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1300
Cycle 1 time: 930
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1192
clock 3840915 ms | mcu 0 | user time 991 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 87536 | nb_rw_cycle_counter 29178 | nb_inter_pic_trame_counter 87535
Cycle 1 time: 997
Cycle 2 time: 234
Cycle 0 time: 20
RW cycle time: 1251
Cycle 1 time: 806
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1067
Cycle 1 time: 1023
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1276
Cycle 1 time: 722
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 980
Cycle 1 time: 985
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1238
Cycle 1 time: 875
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1136
Cycle 1 time: 669
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 919
Cycle 1 time: 869
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 979
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1230
Cycle 1 time: 911
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1161
Cycle 1 time: 832
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1087
Cycle 1 time: 846
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1097
Cycle 1 time: 834
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1091
Cycle 1 time: 957
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1205
Cycle 1 time: 815
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1071
Cycle 1 time: 875
Cycle 2 time: 229
Cycle 0 time: 15
RW cycle time: 1119
Cycle 1 time: 791
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1045
Cycle 1 time: 1035
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1295
clock 3842940 ms | mcu 0 | user time 852 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 87590 | nb_rw_cycle_counter 29196 | nb_inter_pic_trame_counter 87589
Cycle 1 time: 858
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 634
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 891
Cycle 1 time: 865
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 839
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1087
Cycle 1 time: 654
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 915
Cycle 1 time: 929
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1185
Cycle 1 time: 760
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1020
Cycle 1 time: 778
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 483
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 743
Cycle 1 time: 996
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1252
Cycle 1 time: 814
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 749
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 858
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 691
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 948
Cycle 1 time: 692
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 948
Cycle 1 time: 918
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 915
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 1034
Cycle 2 time: 225
Cycle 0 time: 16
RW cycle time: 1275
Cycle 1 time: 868
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1121
clock 3844954 ms | mcu 0 | user time 830 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 87647 | nb_rw_cycle_counter 29215 | nb_inter_pic_trame_counter 87646
Cycle 1 time: 836
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1080
Cycle 1 time: 933
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1189
Cycle 1 time: 596
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 849
Cycle 1 time: 891
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1142
Cycle 1 time: 915
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1166
Cycle 1 time: 912
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 1173
Cycle 1 time: 928
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1184
Cycle 1 time: 903
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 1003
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1259
Cycle 1 time: 596
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 848
Cycle 1 time: 724
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 981
Cycle 1 time: 745
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 995
Cycle 1 time: 892
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1147
Cycle 1 time: 836
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1092
Cycle 1 time: 863
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 966
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1220
Cycle 1 time: 813
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 789
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1041
Cycle 1 time: 885
clock 3846954 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 87702 | nb_rw_cycle_counter 29233 | nb_inter_pic_trame_counter 87701
Cycle 2 time: 245
Cycle 0 time: 14
RW cycle time: 1144
Cycle 1 time: 859
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 979
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1233
Cycle 1 time: 694
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 953
Cycle 1 time: 577
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 837
Cycle 1 time: 911
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 798
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1051
Cycle 1 time: 982
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1242
Cycle 1 time: 906
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1161
Cycle 1 time: 455
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 717
Cycle 1 time: 869
Cycle 2 time: 226
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 575
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 829
Cycle 1 time: 686
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 949
Cycle 1 time: 961
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1219
Cycle 1 time: 628
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 883
Cycle 1 time: 816
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1083
Cycle 1 time: 676
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 934
Cycle 1 time: 717
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 977
Cycle 1 time: 758
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1010
Cycle 1 time: 922
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1179
clock 3848977 ms | mcu 0 | user time 561 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 87761 | nb_rw_cycle_counter 29253 | nb_inter_pic_trame_counter 87760
Cycle 1 time: 567
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 822
Cycle 1 time: 852
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 804
Cycle 2 time: 250
Cycle 0 time: 23
RW cycle time: 1077
Cycle 1 time: 790
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1054
Cycle 1 time: 982
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1243
Cycle 1 time: 879
Cycle 2 time: 287
Cycle 0 time: 17
RW cycle time: 1183
Cycle 1 time: 707
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 975
Cycle 1 time: 787
Cycle 2 time: 255
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 984
Cycle 2 time: 255
Cycle 0 time: 18
RW cycle time: 1257
Cycle 1 time: 1001
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1262
Cycle 1 time: 1019
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1279
Cycle 1 time: 971
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1227
Cycle 1 time: 879
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1137
Cycle 1 time: 767
Cycle 2 time: 267
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 882
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1140
Cycle 1 time: 914
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1168
Cycle 1 time: 911
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 865
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1120
clock 3851037 ms | mcu 0 | user time 832 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 87815 | nb_rw_cycle_counter 29271 | nb_inter_pic_trame_counter 87814
Cycle 1 time: 838
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1104
Cycle 1 time: 745
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1002
Cycle 1 time: 779
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 980
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1243
Cycle 1 time: 790
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1048
Cycle 1 time: 948
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1211
Cycle 1 time: 700
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 955
Cycle 1 time: 1042
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1298
Cycle 1 time: 697
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 956
Cycle 1 time: 847
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1102
Cycle 1 time: 667
Cycle 2 time: 255
Cycle 0 time: 22
RW cycle time: 944
Cycle 1 time: 717
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 976
Cycle 1 time: 766
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1027
Cycle 1 time: 927
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1186
Cycle 1 time: 640
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 902
Cycle 1 time: 652
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 922
Cycle 1 time: 819
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1086
Cycle 1 time: 772
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1037
Cycle 1 time: 578
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 836
Cycle 1 time: 902
clock 3853055 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 87873 | nb_rw_cycle_counter 29290 | nb_inter_pic_trame_counter 87872
Cycle 2 time: 247
Cycle 0 time: 14
RW cycle time: 1163
Cycle 1 time: 861
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1130
Cycle 1 time: 565
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 823
Cycle 1 time: 558
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 821
Cycle 1 time: 633
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 893
Cycle 1 time: 696
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 957
Cycle 1 time: 682
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 947
Cycle 1 time: 854
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1113
Cycle 1 time: 814
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1079
Cycle 1 time: 775
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1040
Cycle 1 time: 841
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1103
Cycle 1 time: 833
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1094
Cycle 1 time: 947
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1206
Cycle 1 time: 934
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1194
Cycle 1 time: 793
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1055
Cycle 1 time: 793
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1057
Cycle 1 time: 727
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 986
Cycle 1 time: 914
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1171
Cycle 1 time: 1043
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1302
Cycle 1 time: 942
clock 3855072 ms | mcu 0 | user time 237 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 87930 | nb_rw_cycle_counter 29309 | nb_inter_pic_trame_counter 87929
Cycle 2 time: 244
Cycle 0 time: 14
RW cycle time: 1200
Cycle 1 time: 1040
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1304
Cycle 1 time: 1033
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1302
Cycle 1 time: 807
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1067
Cycle 1 time: 978
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1240
Cycle 1 time: 698
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 959
Cycle 1 time: 902
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1164
Cycle 1 time: 929
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1189
Cycle 1 time: 861
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 571
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 832
Cycle 1 time: 1081
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1340
Cycle 1 time: 979
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1238
Cycle 1 time: 859
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 806
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 802
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1060
Cycle 1 time: 1021
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1282
Cycle 1 time: 1009
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1268
Cycle 1 time: 643
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 899
clock 3857104 ms | mcu 0 | user time 854 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 87983 | nb_rw_cycle_counter 29327 | nb_inter_pic_trame_counter 87982
Cycle 1 time: 860
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 775
Cycle 2 time: 303
Cycle 0 time: 21
RW cycle time: 1099
Cycle 1 time: 660
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 929
Cycle 1 time: 948
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1211
Cycle 1 time: 904
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1166
Cycle 1 time: 951
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1210
Cycle 1 time: 798
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 749
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1008
Cycle 1 time: 893
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1159
Cycle 1 time: 925
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1186
Cycle 1 time: 833
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1090
Cycle 1 time: 686
Cycle 2 time: 260
Cycle 0 time: 17
RW cycle time: 963
Cycle 1 time: 733
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 998
Cycle 1 time: 885
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1146
Cycle 1 time: 928
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1191
Cycle 1 time: 651
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 916
Cycle 1 time: 570
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 830
Cycle 1 time: 855
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 629
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 894
clock 3859140 ms | mcu 0 | user time 933 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 88040 | nb_rw_cycle_counter 29346 | nb_inter_pic_trame_counter 88039
Cycle 1 time: 939
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1193
Cycle 1 time: 653
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 910
Cycle 1 time: 920
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 905
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1166
Cycle 1 time: 1016
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1270
Cycle 1 time: 801
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1060
Cycle 1 time: 799
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1059
Cycle 1 time: 904
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1167
Cycle 1 time: 773
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1031
Cycle 1 time: 708
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 966
Cycle 1 time: 853
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 923
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1183
Cycle 1 time: 635
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 901
Cycle 1 time: 803
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1065
Cycle 1 time: 975
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1235
Cycle 1 time: 799
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 897
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1159
Cycle 1 time: 1012
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1277
clock 3861144 ms | mcu 0 | user time 978 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 88094 | nb_rw_cycle_counter 29364 | nb_inter_pic_trame_counter 88093
Cycle 1 time: 984
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1235
Cycle 1 time: 846
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1110
Cycle 1 time: 693
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 954
Cycle 1 time: 900
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1168
Cycle 1 time: 780
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1044
Cycle 1 time: 788
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1047
Cycle 1 time: 802
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 745
Cycle 2 time: 258
Cycle 0 time: 22
RW cycle time: 1025
Cycle 1 time: 777
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1045
Cycle 1 time: 893
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1153
Cycle 1 time: 960
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1220
Cycle 1 time: 889
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1151
Cycle 1 time: 838
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1095
Cycle 1 time: 589
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 842
Cycle 1 time: 986
Cycle 2 time: 267
Cycle 0 time: 20
RW cycle time: 1273
Cycle 1 time: 660
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 921
Cycle 1 time: 956
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1217
Cycle 1 time: 860
Cycle 2 time: 242
Cycle 0 time: 24
RW cycle time: 1126
Cycle 1 time: 905
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1162
clock 3863215 ms | mcu 0 | user time 849 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 88151 | nb_rw_cycle_counter 29383 | nb_inter_pic_trame_counter 88150
Cycle 1 time: 855
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1122
Cycle 1 time: 659
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 920
Cycle 1 time: 908
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1175
Cycle 1 time: 793
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 982
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1238
Cycle 1 time: 1068
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1330
Cycle 1 time: 955
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1225
Cycle 1 time: 687
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 944
Cycle 1 time: 769
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1029
Cycle 1 time: 819
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1077
Cycle 1 time: 735
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1001
Cycle 1 time: 1066
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1321
Cycle 1 time: 970
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1229
Cycle 1 time: 1058
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1314
Cycle 1 time: 872
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1125
Cycle 1 time: 959
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1221
Cycle 1 time: 1016
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1280
Cycle 1 time: 853
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1108
clock 3865276 ms | mcu 0 | user time 744 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 88205 | nb_rw_cycle_counter 29401 | nb_inter_pic_trame_counter 88204
Cycle 1 time: 751
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1007
Cycle 1 time: 897
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1161
Cycle 1 time: 763
Cycle 2 time: 258
Cycle 0 time: 18
RW cycle time: 1039
Cycle 1 time: 956
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1215
Cycle 1 time: 896
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1148
Cycle 1 time: 962
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1220
Cycle 1 time: 580
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 840
Cycle 1 time: 995
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1256
Cycle 1 time: 584
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 843
Cycle 1 time: 963
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1219
Cycle 1 time: 801
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1054
Cycle 1 time: 971
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1237
Cycle 1 time: 1011
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1273
Cycle 1 time: 722
Cycle 2 time: 259
Cycle 0 time: 19
RW cycle time: 1000
Cycle 1 time: 618
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 879
Cycle 1 time: 772
Cycle 2 time: 253
Cycle 0 time: 21
RW cycle time: 1046
Cycle 1 time: 953
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1217
Cycle 1 time: 628
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 893
Cycle 1 time: 1013
clock 3867282 ms | mcu 0 | user time 247 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 88260 | nb_rw_cycle_counter 29419 | nb_inter_pic_trame_counter 88259
Cycle 2 time: 254
Cycle 0 time: 14
RW cycle time: 1281
Cycle 1 time: 686
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 946
Cycle 1 time: 577
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 844
Cycle 1 time: 949
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1213
Cycle 1 time: 911
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 754
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1013
Cycle 1 time: 844
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1096
Cycle 1 time: 574
Cycle 2 time: 272
Cycle 0 time: 17
RW cycle time: 863
Cycle 1 time: 766
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1022
Cycle 1 time: 752
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 682
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 950
Cycle 1 time: 805
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1062
Cycle 1 time: 800
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 531
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 797
Cycle 1 time: 622
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 884
Cycle 1 time: 674
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 936
Cycle 1 time: 590
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 854
Cycle 1 time: 910
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1175
Cycle 1 time: 1029
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1289
Cycle 1 time: 848
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1112
clock 3869289 ms | mcu 0 | user time 756 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 88319 | nb_rw_cycle_counter 29439 | nb_inter_pic_trame_counter 88318
Cycle 1 time: 762
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1017
Cycle 1 time: 668
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 930
Cycle 1 time: 1015
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 1283
Cycle 1 time: 863
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 663
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 923
Cycle 1 time: 570
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 829
Cycle 1 time: 767
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1028
Cycle 1 time: 902
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1159
Cycle 1 time: 1011
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1266
Cycle 1 time: 970
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1230
Cycle 1 time: 1019
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1279
Cycle 1 time: 1065
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1326
Cycle 1 time: 810
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1065
Cycle 1 time: 893
Cycle 2 time: 259
Cycle 0 time: 17
RW cycle time: 1169
Cycle 1 time: 1024
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1279
Cycle 1 time: 1076
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1332
Cycle 1 time: 971
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1231
Cycle 1 time: 986
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1247
clock 3871386 ms | mcu 0 | user time 1026 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 88373 | nb_rw_cycle_counter 29457 | nb_inter_pic_trame_counter 88372
Cycle 1 time: 1032
Cycle 2 time: 225
Cycle 0 time: 18
RW cycle time: 1275
Cycle 1 time: 983
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1244
Cycle 1 time: 959
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1216
Cycle 1 time: 982
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1237
Cycle 1 time: 835
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1093
Cycle 1 time: 1085
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1352
Cycle 1 time: 680
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 940
Cycle 1 time: 612
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 872
Cycle 1 time: 758
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1018
Cycle 1 time: 997
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1258
Cycle 1 time: 830
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1087
Cycle 1 time: 595
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 851
Cycle 1 time: 972
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1230
Cycle 1 time: 666
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 926
Cycle 1 time: 956
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1210
Cycle 1 time: 984
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1245
Cycle 1 time: 685
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 942
Cycle 1 time: 982
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1237
Cycle 1 time: 701
clock 3873401 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 88428 | nb_rw_cycle_counter 29475 | nb_inter_pic_trame_counter 88427
Cycle 2 time: 247
Cycle 0 time: 14
RW cycle time: 962
Cycle 1 time: 776
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1035
Cycle 1 time: 635
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 894
Cycle 1 time: 861
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 898
Cycle 2 time: 256
Cycle 0 time: 17
RW cycle time: 1171
Cycle 1 time: 792
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1044
Cycle 1 time: 867
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 934
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1196
Cycle 1 time: 816
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1075
Cycle 1 time: 766
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1028
Cycle 1 time: 914
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1177
Cycle 1 time: 828
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1086
Cycle 1 time: 852
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 972
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1228
Cycle 1 time: 736
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 999
Cycle 1 time: 1009
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1269
Cycle 1 time: 804
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 963
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1220
Cycle 1 time: 720
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 978
clock 3875475 ms | mcu 0 | user time 928 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 88484 | nb_rw_cycle_counter 29494 | nb_inter_pic_trame_counter 88483
Cycle 1 time: 934
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1186
Cycle 1 time: 687
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 943
Cycle 1 time: 681
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 938
Cycle 1 time: 1039
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1299
Cycle 1 time: 888
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1149
Cycle 1 time: 581
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 839
Cycle 1 time: 937
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1194
Cycle 1 time: 915
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1174
Cycle 1 time: 750
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1010
Cycle 1 time: 963
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1225
Cycle 1 time: 1018
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1275
Cycle 1 time: 968
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1232
Cycle 1 time: 961
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1217
Cycle 1 time: 749
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1014
Cycle 1 time: 1029
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1283
Cycle 1 time: 695
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 952
Cycle 1 time: 949
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1206
Cycle 1 time: 835
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1092
clock 3877476 ms | mcu 0 | user time 704 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 88538 | nb_rw_cycle_counter 29512 | nb_inter_pic_trame_counter 88537
Cycle 1 time: 711
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 965
Cycle 1 time: 850
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 628
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 890
Cycle 1 time: 787
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1050
Cycle 1 time: 697
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 959
Cycle 1 time: 597
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 856
Cycle 1 time: 862
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 801
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 577
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 837
Cycle 1 time: 1067
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1326
Cycle 1 time: 999
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1268
Cycle 1 time: 800
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1067
Cycle 1 time: 871
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1134
Cycle 1 time: 746
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1010
Cycle 1 time: 914
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 761
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1024
Cycle 1 time: 709
Cycle 2 time: 237
Cycle 0 time: 21
RW cycle time: 967
Cycle 1 time: 828
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1090
Cycle 1 time: 903
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1161
clock 3879480 ms | mcu 0 | user time 679 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 88595 | nb_rw_cycle_counter 29531 | nb_inter_pic_trame_counter 88594
Cycle 1 time: 685
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 936
Cycle 1 time: 846
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1106
Cycle 1 time: 702
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 574
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 841
Cycle 1 time: 852
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 562
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 822
Cycle 1 time: 798
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1061
Cycle 1 time: 585
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 851
Cycle 1 time: 710
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 973
Cycle 1 time: 566
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 830
Cycle 1 time: 888
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1147
Cycle 1 time: 942
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1202
Cycle 1 time: 894
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1157
Cycle 1 time: 922
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1184
Cycle 1 time: 771
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1034
Cycle 1 time: 999
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1261
Cycle 1 time: 804
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1062
Cycle 1 time: 955
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 1222
Cycle 1 time: 918
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1177
clock 3881497 ms | mcu 0 | user time 914 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 88652 | nb_rw_cycle_counter 29550 | nb_inter_pic_trame_counter 88651
Cycle 1 time: 920
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 405
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 660
Cycle 1 time: 925
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1187
Cycle 1 time: 770
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1038
Cycle 1 time: 906
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1161
Cycle 1 time: 794
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1061
Cycle 1 time: 734
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 999
Cycle 1 time: 701
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 676
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 941
Cycle 1 time: 740
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 991
Cycle 1 time: 736
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 991
Cycle 1 time: 971
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1231
Cycle 1 time: 1042
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1304
Cycle 1 time: 816
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1079
Cycle 1 time: 1016
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1269
Cycle 1 time: 777
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1041
Cycle 1 time: 647
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 908
Cycle 1 time: 811
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1073
Cycle 1 time: 739
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 997
Cycle 1 time: 693
clock 3883506 ms | mcu 0 | user time 237 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 88710 | nb_rw_cycle_counter 29569 | nb_inter_pic_trame_counter 88709
Cycle 2 time: 244
Cycle 0 time: 14
RW cycle time: 951
Cycle 1 time: 887
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1153
Cycle 1 time: 741
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1001
Cycle 1 time: 612
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 870
Cycle 1 time: 983
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1246
Cycle 1 time: 953
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1210
Cycle 1 time: 636
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 897
Cycle 1 time: 812
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1072
Cycle 1 time: 892
Cycle 2 time: 256
Cycle 0 time: 18
RW cycle time: 1166
Cycle 1 time: 838
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1101
Cycle 1 time: 520
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 779
Cycle 1 time: 992
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1250
Cycle 1 time: 922
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 913
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1173
Cycle 1 time: 754
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1016
Cycle 1 time: 678
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 943
Cycle 1 time: 731
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 981
Cycle 1 time: 923
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1182
Cycle 1 time: 846
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1115
clock 3885531 ms | mcu 0 | user time 900 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 88766 | nb_rw_cycle_counter 29588 | nb_inter_pic_trame_counter 88765
Cycle 1 time: 906
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1170
Cycle 1 time: 951
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1212
Cycle 1 time: 589
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 847
Cycle 1 time: 596
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 860
Cycle 1 time: 901
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1163
Cycle 1 time: 650
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 904
Cycle 1 time: 694
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 949
Cycle 1 time: 669
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 930
Cycle 1 time: 919
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 841
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 676
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 932
Cycle 1 time: 803
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1065
Cycle 1 time: 967
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1219
Cycle 1 time: 984
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1247
Cycle 1 time: 611
Cycle 2 time: 281
Cycle 0 time: 19
RW cycle time: 911
Cycle 1 time: 818
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 723
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 979
Cycle 1 time: 879
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1140
Cycle 1 time: 1071
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1326
clock 3887539 ms | mcu 0 | user time 760 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 88823 | nb_rw_cycle_counter 29607 | nb_inter_pic_trame_counter 88822
Cycle 1 time: 766
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1020
Cycle 1 time: 747
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1006
Cycle 1 time: 927
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1185
Cycle 1 time: 981
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1244
Cycle 1 time: 617
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 871
Cycle 1 time: 1149
Cycle 2 time: 258
Cycle 0 time: 19
RW cycle time: 1426
Cycle 1 time: 880
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1139
Cycle 1 time: 982
Cycle 2 time: 254
Cycle 0 time: 20
RW cycle time: 1256
Cycle 1 time: 990
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1258
Cycle 1 time: 884
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1153
Cycle 1 time: 698
Cycle 2 time: 258
Cycle 0 time: 23
RW cycle time: 979
Cycle 1 time: 600
Cycle 2 time: 256
Cycle 0 time: 19
RW cycle time: 875
Cycle 1 time: 887
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1142
Cycle 1 time: 791
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1049
Cycle 1 time: 690
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 955
Cycle 1 time: 678
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 942
Cycle 1 time: 682
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 953
Cycle 1 time: 1060
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1324
Cycle 1 time: 817
clock 3889547 ms | mcu 0 | user time 252 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 88878 | nb_rw_cycle_counter 29625 | nb_inter_pic_trame_counter 88877
Cycle 2 time: 258
Cycle 0 time: 14
RW cycle time: 1089
Cycle 1 time: 822
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 778
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1040
Cycle 1 time: 913
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 902
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1160
Cycle 1 time: 925
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1188
Cycle 1 time: 714
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 975
Cycle 1 time: 629
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 896
Cycle 1 time: 614
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 877
Cycle 1 time: 697
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 918
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1184
Cycle 1 time: 1060
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1325
Cycle 1 time: 860
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 749
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1016
Cycle 1 time: 644
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 911
Cycle 1 time: 843
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1102
Cycle 1 time: 928
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1188
Cycle 1 time: 818
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1082
Cycle 1 time: 862
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 1127
clock 3891560 ms | mcu 0 | user time 710 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 88934 | nb_rw_cycle_counter 29644 | nb_inter_pic_trame_counter 88933
Cycle 1 time: 716
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 969
Cycle 1 time: 668
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 934
Cycle 1 time: 797
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 841
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1109
Cycle 1 time: 905
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1166
Cycle 1 time: 642
Cycle 2 time: 252
Cycle 0 time: 22
RW cycle time: 916
Cycle 1 time: 823
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1083
Cycle 1 time: 852
Cycle 2 time: 264
Cycle 0 time: 21
RW cycle time: 1137
Cycle 1 time: 761
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1030
Cycle 1 time: 971
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1232
Cycle 1 time: 923
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1189
Cycle 1 time: 590
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 859
Cycle 1 time: 600
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 858
Cycle 1 time: 721
Cycle 2 time: 242
Cycle 0 time: 24
RW cycle time: 987
Cycle 1 time: 767
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1026
Cycle 1 time: 832
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1091
Cycle 1 time: 685
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 958
Cycle 1 time: 743
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1001
Cycle 1 time: 714
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 968
Cycle 1 time: 684
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 947
clock 3893614 ms | mcu 0 | user time 742 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 88994 | nb_rw_cycle_counter 29664 | nb_inter_pic_trame_counter 88993
Cycle 1 time: 749
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 673
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 928
Cycle 1 time: 918
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1184
Cycle 1 time: 856
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1122
Cycle 1 time: 994
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1258
Cycle 1 time: 789
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1052
Cycle 1 time: 788
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1045
Cycle 1 time: 856
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 849
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 752
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1014
Cycle 1 time: 821
Cycle 2 time: 306
Cycle 0 time: 19
RW cycle time: 1146
Cycle 1 time: 486
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 757
Cycle 1 time: 845
Cycle 2 time: 321
Cycle 0 time: 20
RW cycle time: 1186
Cycle 1 time: 726
Cycle 2 time: 273
Cycle 0 time: 18
RW cycle time: 1017
Cycle 1 time: 851
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 852
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 856
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 878
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1140
Cycle 1 time: 918
Cycle 2 time: 244
Cycle 0 time: 24
RW cycle time: 1186
clock 3895704 ms | mcu 0 | user time 1025 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 89051 | nb_rw_cycle_counter 29683 | nb_inter_pic_trame_counter 89050
Cycle 1 time: 1031
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1287
Cycle 1 time: 704
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 959
Cycle 1 time: 798
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1058
Cycle 1 time: 663
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 923
Cycle 1 time: 1001
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1265
Cycle 1 time: 700
Cycle 2 time: 303
Cycle 0 time: 17
RW cycle time: 1020
Cycle 1 time: 731
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 993
Cycle 1 time: 869
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1128
Cycle 1 time: 953
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1218
Cycle 1 time: 983
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1249
Cycle 1 time: 757
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1017
Cycle 1 time: 896
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1165
Cycle 1 time: 897
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1164
Cycle 1 time: 941
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1205
Cycle 1 time: 824
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1080
Cycle 1 time: 683
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 945
Cycle 1 time: 748
Cycle 2 time: 281
Cycle 0 time: 21
RW cycle time: 1050
Cycle 1 time: 950
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1212
Cycle 1 time: 906
clock 3897710 ms | mcu 0 | user time 245 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 89106 | nb_rw_cycle_counter 29701 | nb_inter_pic_trame_counter 89105
Cycle 2 time: 251
Cycle 0 time: 14
RW cycle time: 1171
Cycle 1 time: 692
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 960
Cycle 1 time: 670
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 936
Cycle 1 time: 847
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1112
Cycle 1 time: 856
Cycle 2 time: 296
Cycle 0 time: 22
RW cycle time: 1174
Cycle 1 time: 775
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1035
Cycle 1 time: 856
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 915
Cycle 2 time: 259
Cycle 0 time: 18
RW cycle time: 1192
Cycle 1 time: 798
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1061
Cycle 1 time: 889
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1151
Cycle 1 time: 937
Cycle 2 time: 293
Cycle 0 time: 26
RW cycle time: 1256
Cycle 1 time: 862
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1125
Cycle 1 time: 629
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 895
Cycle 1 time: 671
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 935
Cycle 1 time: 956
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1221
Cycle 1 time: 798
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1063
Cycle 1 time: 690
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 947
Cycle 1 time: 1033
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1304
Cycle 1 time: 591
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 859
clock 3899736 ms | mcu 0 | user time 899 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 89162 | nb_rw_cycle_counter 29720 | nb_inter_pic_trame_counter 89161
Cycle 1 time: 905
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1170
Cycle 1 time: 924
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1184
Cycle 1 time: 690
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 958
Cycle 1 time: 1151
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1418
Cycle 1 time: 920
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1184
Cycle 1 time: 760
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1025
Cycle 1 time: 854
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1118
Cycle 1 time: 964
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1227
Cycle 1 time: 1004
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1257
Cycle 1 time: 910
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1172
Cycle 1 time: 805
Cycle 2 time: 309
Cycle 0 time: 19
RW cycle time: 1133
Cycle 1 time: 886
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1144
Cycle 1 time: 983
Cycle 2 time: 257
Cycle 0 time: 17
RW cycle time: 1257
Cycle 1 time: 925
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1182
Cycle 1 time: 920
Cycle 2 time: 270
Cycle 0 time: 18
RW cycle time: 1208
Cycle 1 time: 974
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1241
Cycle 1 time: 882
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1142
clock 3901758 ms | mcu 0 | user time 1101 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 89213 | nb_rw_cycle_counter 29737 | nb_inter_pic_trame_counter 89212
Cycle 1 time: 1108
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1359
Cycle 1 time: 843
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1101
Cycle 1 time: 803
Cycle 2 time: 288
Cycle 0 time: 25
RW cycle time: 1116
Cycle 1 time: 1027
Cycle 2 time: 256
Cycle 0 time: 24
RW cycle time: 1307
Cycle 1 time: 655
Cycle 2 time: 284
Cycle 0 time: 21
RW cycle time: 960
Cycle 1 time: 592
Cycle 2 time: 253
Cycle 0 time: 21
RW cycle time: 866
Cycle 1 time: 948
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1214
Cycle 1 time: 921
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 860
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 602
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 853
Cycle 1 time: 715
Cycle 2 time: 262
Cycle 0 time: 19
RW cycle time: 996
Cycle 1 time: 824
Cycle 2 time: 273
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 558
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 817
Cycle 1 time: 921
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 1028
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1291
Cycle 1 time: 913
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1181
Cycle 1 time: 830
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1101
Cycle 1 time: 804
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1064
Cycle 1 time: 833
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1103
clock 3903819 ms | mcu 0 | user time 800 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 89270 | nb_rw_cycle_counter 29756 | nb_inter_pic_trame_counter 89269
Cycle 1 time: 806
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1072
Cycle 1 time: 955
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1219
Cycle 1 time: 918
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1184
Cycle 1 time: 696
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 959
Cycle 1 time: 749
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1015
Cycle 1 time: 599
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 859
Cycle 1 time: 682
Cycle 2 time: 327
Cycle 0 time: 23
RW cycle time: 1032
Cycle 1 time: 724
Cycle 2 time: 293
Cycle 0 time: 19
RW cycle time: 1036
Cycle 1 time: 547
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 812
Cycle 1 time: 973
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1236
Cycle 1 time: 1035
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1304
Cycle 1 time: 682
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 942
Cycle 1 time: 832
Cycle 2 time: 266
Cycle 0 time: 21
RW cycle time: 1119
Cycle 1 time: 846
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 912
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1171
Cycle 1 time: 820
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1081
Cycle 1 time: 971
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1237
Cycle 1 time: 720
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 974
Cycle 1 time: 669
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 940
clock 3905837 ms | mcu 0 | user time 676 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 89327 | nb_rw_cycle_counter 29775 | nb_inter_pic_trame_counter 89326
Cycle 1 time: 683
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 941
Cycle 1 time: 698
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 961
Cycle 1 time: 738
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 994
Cycle 1 time: 500
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 768
Cycle 1 time: 831
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1090
Cycle 1 time: 706
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 970
Cycle 1 time: 665
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 929
Cycle 1 time: 782
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1052
Cycle 1 time: 906
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1164
Cycle 1 time: 641
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 899
Cycle 1 time: 577
Cycle 2 time: 248
Cycle 0 time: 23
RW cycle time: 848
Cycle 1 time: 842
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1107
Cycle 1 time: 679
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 934
Cycle 1 time: 877
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1144
Cycle 1 time: 802
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1070
Cycle 1 time: 891
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 1159
Cycle 1 time: 700
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 942
Cycle 1 time: 876
Cycle 2 time: 235
Cycle 0 time: 20
RW cycle time: 1131
Cycle 1 time: 952
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1219
Cycle 1 time: 733
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 986
clock 3907859 ms | mcu 0 | user time 592 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 89387 | nb_rw_cycle_counter 29795 | nb_inter_pic_trame_counter 89386
Cycle 1 time: 598
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 860
Cycle 1 time: 664
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 926
Cycle 1 time: 894
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1159
Cycle 1 time: 623
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 890
Cycle 1 time: 638
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 904
Cycle 1 time: 583
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 848
Cycle 1 time: 635
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 898
Cycle 1 time: 653
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 923
Cycle 1 time: 717
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 983
Cycle 1 time: 671
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 934
Cycle 1 time: 607
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 875
Cycle 1 time: 702
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 954
Cycle 1 time: 761
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1020
Cycle 1 time: 751
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1019
Cycle 1 time: 1015
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1282
Cycle 1 time: 713
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 976
Cycle 1 time: 838
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1105
Cycle 1 time: 938
Cycle 2 time: 252
Cycle 0 time: 23
RW cycle time: 1213
Cycle 1 time: 760
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1031
Cycle 1 time: 882
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1141
clock 3909869 ms | mcu 0 | user time 746 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 89447 | nb_rw_cycle_counter 29815 | nb_inter_pic_trame_counter 89446
Cycle 1 time: 752
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 960
Cycle 2 time: 252
Cycle 0 time: 21
RW cycle time: 1233
Cycle 1 time: 969
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1239
Cycle 1 time: 846
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 849
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1115
Cycle 1 time: 647
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 909
Cycle 1 time: 637
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 891
Cycle 1 time: 1032
Cycle 2 time: 227
Cycle 0 time: 20
RW cycle time: 1279
Cycle 1 time: 908
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 784
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 1049
Cycle 1 time: 594
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 857
Cycle 1 time: 808
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1078
Cycle 1 time: 602
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 864
Cycle 1 time: 583
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 840
Cycle 1 time: 675
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 934
Cycle 1 time: 610
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 873
Cycle 1 time: 841
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1100
Cycle 1 time: 807
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1066
Cycle 1 time: 588
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 852
Cycle 1 time: 644
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 899
clock 3911891 ms | mcu 0 | user time 605 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 89507 | nb_rw_cycle_counter 29835 | nb_inter_pic_trame_counter 89506
Cycle 1 time: 611
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 865
Cycle 1 time: 740
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 732
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 994
Cycle 1 time: 758
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1017
Cycle 1 time: 624
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 884
Cycle 1 time: 625
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 891
Cycle 1 time: 788
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1054
Cycle 1 time: 673
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 922
Cycle 1 time: 815
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1073
Cycle 1 time: 604
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 858
Cycle 1 time: 813
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1070
Cycle 1 time: 669
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 930
Cycle 1 time: 759
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1018
Cycle 1 time: 799
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 877
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1129
Cycle 1 time: 997
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 747
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 999
Cycle 1 time: 734
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 987
Cycle 1 time: 654
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 915
Cycle 1 time: 572
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 832
Cycle 1 time: 851
clock 3913914 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 89568 | nb_rw_cycle_counter 29855 | nb_inter_pic_trame_counter 89567
Cycle 2 time: 251
Cycle 0 time: 14
RW cycle time: 1116
Cycle 1 time: 744
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1004
Cycle 1 time: 1034
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1289
Cycle 1 time: 849
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 769
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1034
Cycle 1 time: 826
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1088
Cycle 1 time: 1099
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1353
Cycle 1 time: 808
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1073
Cycle 1 time: 726
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 996
Cycle 1 time: 864
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1130
Cycle 1 time: 837
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1089
Cycle 1 time: 894
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1166
Cycle 1 time: 918
Cycle 2 time: 259
Cycle 0 time: 20
RW cycle time: 1197
Cycle 1 time: 668
Cycle 2 time: 279
Cycle 0 time: 16
RW cycle time: 963
Cycle 1 time: 881
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1147
Cycle 1 time: 634
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 890
Cycle 1 time: 592
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 851
Cycle 1 time: 820
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1076
Cycle 1 time: 887
Cycle 2 time: 299
Cycle 0 time: 23
RW cycle time: 1209
clock 3915935 ms | mcu 0 | user time 528 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 89624 | nb_rw_cycle_counter 29874 | nb_inter_pic_trame_counter 89623
Cycle 1 time: 535
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 799
Cycle 1 time: 691
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 952
Cycle 1 time: 876
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1142
Cycle 1 time: 1024
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1284
Cycle 1 time: 910
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1171
Cycle 1 time: 1033
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1304
Cycle 1 time: 972
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1232
Cycle 1 time: 810
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1064
Cycle 1 time: 708
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 965
Cycle 1 time: 693
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 945
Cycle 1 time: 782
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1040
Cycle 1 time: 588
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 850
Cycle 1 time: 711
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 967
Cycle 1 time: 605
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 872
Cycle 1 time: 797
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1063
Cycle 1 time: 805
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 867
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 864
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 1128
Cycle 1 time: 959
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1229
clock 3918001 ms | mcu 0 | user time 1001 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 89681 | nb_rw_cycle_counter 29893 | nb_inter_pic_trame_counter 89680
Cycle 1 time: 1007
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1264
Cycle 1 time: 788
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1047
Cycle 1 time: 704
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 966
Cycle 1 time: 875
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1137
Cycle 1 time: 664
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 922
Cycle 1 time: 725
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 991
Cycle 1 time: 835
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1096
Cycle 1 time: 836
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1097
Cycle 1 time: 848
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1106
Cycle 1 time: 608
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 864
Cycle 1 time: 743
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1008
Cycle 1 time: 772
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1041
Cycle 1 time: 796
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1057
Cycle 1 time: 944
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1204
Cycle 1 time: 760
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1020
Cycle 1 time: 1077
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1338
Cycle 1 time: 902
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1161
Cycle 1 time: 850
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1111
Cycle 1 time: 874
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1140
clock 3920046 ms | mcu 0 | user time 878 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 89738 | nb_rw_cycle_counter 29912 | nb_inter_pic_trame_counter 89737
Cycle 1 time: 884
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1143
Cycle 1 time: 716
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 982
Cycle 1 time: 857
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1120
Cycle 1 time: 847
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 629
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 897
Cycle 1 time: 887
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1153
Cycle 1 time: 912
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1180
Cycle 1 time: 771
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1028
Cycle 1 time: 767
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1037
Cycle 1 time: 623
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 887
Cycle 1 time: 920
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1180
Cycle 1 time: 652
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 913
Cycle 1 time: 697
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 959
Cycle 1 time: 829
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1090
Cycle 1 time: 809
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1069
Cycle 1 time: 750
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1008
Cycle 1 time: 914
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 943
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1201
Cycle 1 time: 762
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1025
clock 3922052 ms | mcu 0 | user time 791 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 89795 | nb_rw_cycle_counter 29931 | nb_inter_pic_trame_counter 89794
Cycle 1 time: 797
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 661
Cycle 2 time: 303
Cycle 0 time: 20
RW cycle time: 984
Cycle 1 time: 760
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1023
Cycle 1 time: 723
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 983
Cycle 1 time: 903
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1171
Cycle 1 time: 778
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1041
Cycle 1 time: 796
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1054
Cycle 1 time: 864
Cycle 2 time: 339
Cycle 0 time: 19
RW cycle time: 1222
Cycle 1 time: 816
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1075
Cycle 1 time: 885
Cycle 2 time: 238
Cycle 0 time: 22
RW cycle time: 1145
Cycle 1 time: 636
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 898
Cycle 1 time: 923
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 1188
Cycle 1 time: 797
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1060
Cycle 1 time: 688
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 943
Cycle 1 time: 706
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 963
Cycle 1 time: 586
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 854
Cycle 1 time: 955
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1216
Cycle 1 time: 616
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 875
Cycle 1 time: 837
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1092
Cycle 1 time: 723
clock 3924054 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 89853 | nb_rw_cycle_counter 29950 | nb_inter_pic_trame_counter 89852
Cycle 2 time: 248
Cycle 0 time: 14
RW cycle time: 985
Cycle 1 time: 848
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1113
Cycle 1 time: 709
Cycle 2 time: 227
Cycle 0 time: 21
RW cycle time: 957
Cycle 1 time: 911
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 1173
Cycle 1 time: 573
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 829
Cycle 1 time: 868
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 662
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 922
Cycle 1 time: 801
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1059
Cycle 1 time: 763
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1023
Cycle 1 time: 715
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 976
Cycle 1 time: 812
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 1084
Cycle 1 time: 689
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 956
Cycle 1 time: 1030
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1287
Cycle 1 time: 686
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 947
Cycle 1 time: 834
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1095
Cycle 1 time: 742
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 999
Cycle 1 time: 790
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1050
Cycle 1 time: 911
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1174
Cycle 1 time: 959
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1230
Cycle 1 time: 734
Cycle 2 time: 242
clock 3926054 ms | mcu 0 | user time 15 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 89911 | nb_rw_cycle_counter 29970 | nb_inter_pic_trame_counter 89910
Cycle 0 time: 22
RW cycle time: 998
Cycle 1 time: 793
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1053
Cycle 1 time: 978
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1241
Cycle 1 time: 1052
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1318
Cycle 1 time: 914
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1169
Cycle 1 time: 686
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 949
Cycle 1 time: 1061
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1316
Cycle 1 time: 605
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 869
Cycle 1 time: 725
Cycle 2 time: 279
Cycle 0 time: 17
RW cycle time: 1021
Cycle 1 time: 692
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 961
Cycle 1 time: 794
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1060
Cycle 1 time: 727
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 983
Cycle 1 time: 630
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 887
Cycle 1 time: 1001
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1258
Cycle 1 time: 879
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1126
Cycle 1 time: 777
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1035
Cycle 1 time: 994
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1249
Cycle 1 time: 963
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1233
Cycle 1 time: 999
Cycle 2 time: 247
clock 3928054 ms | mcu 0 | user time 18 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 89965 | nb_rw_cycle_counter 29988 | nb_inter_pic_trame_counter 89964
Cycle 0 time: 25
RW cycle time: 1271
Cycle 1 time: 881
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1141
Cycle 1 time: 817
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1078
Cycle 1 time: 1029
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 1275
Cycle 1 time: 869
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 693
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 946
Cycle 1 time: 912
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 806
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1064
Cycle 1 time: 969
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1222
Cycle 1 time: 584
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 845
Cycle 1 time: 771
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1031
Cycle 1 time: 1052
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1315
Cycle 1 time: 594
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 850
Cycle 1 time: 599
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 859
Cycle 1 time: 710
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 969
Cycle 1 time: 928
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1181
Cycle 1 time: 815
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1071
Cycle 1 time: 702
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 964
Cycle 1 time: 803
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1066
Cycle 1 time: 662
clock 3930061 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 90021 | nb_rw_cycle_counter 30006 | nb_inter_pic_trame_counter 90020
Cycle 2 time: 243
Cycle 0 time: 14
RW cycle time: 919
Cycle 1 time: 753
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1015
Cycle 1 time: 571
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 828
Cycle 1 time: 728
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 995
Cycle 1 time: 816
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1072
Cycle 1 time: 628
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 889
Cycle 1 time: 855
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 856
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 920
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1183
Cycle 1 time: 902
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1157
Cycle 1 time: 857
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1123
Cycle 1 time: 514
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 778
Cycle 1 time: 901
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1159
Cycle 1 time: 729
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 985
Cycle 1 time: 808
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1071
Cycle 1 time: 833
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1090
Cycle 1 time: 646
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 906
Cycle 1 time: 814
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1064
Cycle 1 time: 904
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1169
Cycle 1 time: 674
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 933
clock 3932083 ms | mcu 0 | user time 572 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 90080 | nb_rw_cycle_counter 30026 | nb_inter_pic_trame_counter 90079
Cycle 1 time: 578
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 827
Cycle 1 time: 640
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 907
Cycle 1 time: 790
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1048
Cycle 1 time: 747
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1005
Cycle 1 time: 687
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 942
Cycle 1 time: 773
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1021
Cycle 1 time: 814
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1071
Cycle 1 time: 871
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1130
Cycle 1 time: 1011
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1274
Cycle 1 time: 926
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1185
Cycle 1 time: 766
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1028
Cycle 1 time: 691
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 949
Cycle 1 time: 610
Cycle 2 time: 279
Cycle 0 time: 17
RW cycle time: 906
Cycle 1 time: 699
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 964
Cycle 1 time: 736
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 1002
Cycle 1 time: 567
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 832
Cycle 1 time: 778
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1044
Cycle 1 time: 598
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 854
Cycle 1 time: 867
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 771
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1026
clock 3934105 ms | mcu 0 | user time 655 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 90140 | nb_rw_cycle_counter 30046 | nb_inter_pic_trame_counter 90139
Cycle 1 time: 661
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 926
Cycle 1 time: 629
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 884
Cycle 1 time: 977
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1236
Cycle 1 time: 733
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 991
Cycle 1 time: 789
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1049
Cycle 1 time: 773
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 732
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 996
Cycle 1 time: 936
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1197
Cycle 1 time: 731
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 993
Cycle 1 time: 870
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1137
Cycle 1 time: 899
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1159
Cycle 1 time: 1012
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1268
Cycle 1 time: 1090
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1349
Cycle 1 time: 563
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 822
Cycle 1 time: 688
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 955
Cycle 1 time: 732
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 998
Cycle 1 time: 710
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 969
Cycle 1 time: 610
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 868
Cycle 1 time: 782
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1040
clock 3936119 ms | mcu 0 | user time 928 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 90197 | nb_rw_cycle_counter 30065 | nb_inter_pic_trame_counter 90196
Cycle 1 time: 934
Cycle 2 time: 234
Cycle 0 time: 20
RW cycle time: 1188
Cycle 1 time: 608
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 870
Cycle 1 time: 690
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 957
Cycle 1 time: 743
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1005
Cycle 1 time: 768
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1033
Cycle 1 time: 814
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1073
Cycle 1 time: 888
Cycle 2 time: 251
Cycle 0 time: 22
RW cycle time: 1161
Cycle 1 time: 701
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 966
Cycle 1 time: 968
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1229
Cycle 1 time: 652
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 915
Cycle 1 time: 803
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1063
Cycle 1 time: 1010
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1270
Cycle 1 time: 771
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1028
Cycle 1 time: 820
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1082
Cycle 1 time: 685
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 947
Cycle 1 time: 727
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 981
Cycle 1 time: 879
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1143
Cycle 1 time: 954
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1211
Cycle 1 time: 734
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 993
Cycle 1 time: 750
clock 3938137 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 90255 | nb_rw_cycle_counter 30084 | nb_inter_pic_trame_counter 90254
Cycle 2 time: 247
Cycle 0 time: 15
RW cycle time: 1012
Cycle 1 time: 750
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1002
Cycle 1 time: 670
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 934
Cycle 1 time: 512
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 775
Cycle 1 time: 840
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1101
Cycle 1 time: 709
Cycle 2 time: 232
Cycle 0 time: 21
RW cycle time: 962
Cycle 1 time: 861
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1116
Cycle 1 time: 673
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 936
Cycle 1 time: 669
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 928
Cycle 1 time: 909
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1172
Cycle 1 time: 703
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 960
Cycle 1 time: 896
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1152
Cycle 1 time: 601
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 853
Cycle 1 time: 858
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 663
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 918
Cycle 1 time: 813
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1070
Cycle 1 time: 787
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1049
Cycle 1 time: 909
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1171
Cycle 1 time: 800
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 1009
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1269
clock 3940167 ms | mcu 0 | user time 738 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 90314 | nb_rw_cycle_counter 30104 | nb_inter_pic_trame_counter 90313
Cycle 1 time: 745
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 997
Cycle 1 time: 854
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 803
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1070
Cycle 1 time: 889
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1146
Cycle 1 time: 933
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1196
Cycle 1 time: 588
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 849
Cycle 1 time: 770
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1032
Cycle 1 time: 610
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 867
Cycle 1 time: 913
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1177
Cycle 1 time: 672
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 933
Cycle 1 time: 823
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1082
Cycle 1 time: 847
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 837
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1101
Cycle 1 time: 805
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1067
Cycle 1 time: 569
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 835
Cycle 1 time: 843
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 847
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1111
Cycle 1 time: 698
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 756
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 589
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 846
clock 3942235 ms | mcu 0 | user time 828 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 90374 | nb_rw_cycle_counter 30124 | nb_inter_pic_trame_counter 90373
Cycle 1 time: 834
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1090
Cycle 1 time: 810
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1070
Cycle 1 time: 984
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1245
Cycle 1 time: 685
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 941
Cycle 1 time: 705
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 963
Cycle 1 time: 935
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1196
Cycle 1 time: 909
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 756
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1018
Cycle 1 time: 659
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 921
Cycle 1 time: 766
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1017
Cycle 1 time: 792
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 620
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 885
Cycle 1 time: 904
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1163
Cycle 1 time: 819
Cycle 2 time: 263
Cycle 0 time: 16
RW cycle time: 1098
Cycle 1 time: 764
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1024
Cycle 1 time: 804
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1070
Cycle 1 time: 761
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1014
Cycle 1 time: 774
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1035
Cycle 1 time: 675
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 941
Cycle 1 time: 903
clock 3944258 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 90432 | nb_rw_cycle_counter 30143 | nb_inter_pic_trame_counter 90431
Cycle 2 time: 247
Cycle 0 time: 14
RW cycle time: 1164
Cycle 1 time: 600
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 858
Cycle 1 time: 773
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 735
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 996
Cycle 1 time: 867
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 875
Cycle 2 time: 222
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 883
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1136
Cycle 1 time: 1092
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1347
Cycle 1 time: 834
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1088
Cycle 1 time: 935
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 908
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 954
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1209
Cycle 1 time: 977
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1227
Cycle 1 time: 848
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 875
Cycle 2 time: 224
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 744
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 994
Cycle 1 time: 867
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1118
Cycle 1 time: 916
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 989
clock 3946281 ms | mcu 0 | user time 233 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 90486 | nb_rw_cycle_counter 30161 | nb_inter_pic_trame_counter 90485
Cycle 2 time: 240
Cycle 0 time: 14
RW cycle time: 1243
Cycle 1 time: 829
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1084
Cycle 1 time: 807
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 859
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1113
Cycle 1 time: 882
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1133
Cycle 1 time: 1019
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1269
Cycle 1 time: 961
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1213
Cycle 1 time: 962
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1223
Cycle 1 time: 967
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1221
Cycle 1 time: 1017
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1271
Cycle 1 time: 923
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 876
Cycle 2 time: 223
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 714
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 964
Cycle 1 time: 918
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 821
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1079
Cycle 1 time: 694
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 949
Cycle 1 time: 797
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 801
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1057
clock 3948283 ms | mcu 0 | user time 857 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 90539 | nb_rw_cycle_counter 30179 | nb_inter_pic_trame_counter 90538
Cycle 1 time: 863
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 905
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1160
Cycle 1 time: 856
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 916
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1171
Cycle 1 time: 817
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 893
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1162
Cycle 1 time: 899
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1155
Cycle 1 time: 740
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 997
Cycle 1 time: 847
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1103
Cycle 1 time: 878
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1132
Cycle 1 time: 732
Cycle 2 time: 233
Cycle 0 time: 21
RW cycle time: 986
Cycle 1 time: 815
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1068
Cycle 1 time: 1007
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1264
Cycle 1 time: 796
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1050
Cycle 1 time: 896
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1150
Cycle 1 time: 900
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1160
Cycle 1 time: 833
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1089
Cycle 1 time: 977
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1225
clock 3950305 ms | mcu 0 | user time 915 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 90593 | nb_rw_cycle_counter 30197 | nb_inter_pic_trame_counter 90592
Cycle 1 time: 921
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 991
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1247
Cycle 1 time: 917
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1175
Cycle 1 time: 859
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 977
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 874
Cycle 2 time: 225
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 1049
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1304
Cycle 1 time: 780
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 803
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1063
Cycle 1 time: 868
Cycle 2 time: 229
Cycle 0 time: 15
RW cycle time: 1112
Cycle 1 time: 881
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1129
Cycle 1 time: 945
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1203
Cycle 1 time: 796
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 848
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1100
Cycle 1 time: 818
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1067
Cycle 1 time: 983
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1247
Cycle 1 time: 734
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 990
Cycle 1 time: 873
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1120
clock 3952350 ms | mcu 0 | user time 898 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 90647 | nb_rw_cycle_counter 30215 | nb_inter_pic_trame_counter 90646
Cycle 1 time: 904
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1148
Cycle 1 time: 819
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1080
Cycle 1 time: 889
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1146
Cycle 1 time: 964
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1219
Cycle 1 time: 795
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1052
Cycle 1 time: 928
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1183
Cycle 1 time: 957
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1214
Cycle 1 time: 879
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1136
Cycle 1 time: 878
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1142
Cycle 1 time: 880
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1141
Cycle 1 time: 598
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 859
Cycle 1 time: 894
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1150
Cycle 1 time: 1043
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1299
Cycle 1 time: 977
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1232
Cycle 1 time: 832
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1090
Cycle 1 time: 1016
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1268
Cycle 1 time: 917
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1175
Cycle 1 time: 646
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 901
clock 3954382 ms | mcu 0 | user time 777 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 90701 | nb_rw_cycle_counter 30233 | nb_inter_pic_trame_counter 90700
Cycle 1 time: 783
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1033
Cycle 1 time: 981
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1234
Cycle 1 time: 978
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1229
Cycle 1 time: 751
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1005
Cycle 1 time: 882
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1140
Cycle 1 time: 828
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1080
Cycle 1 time: 823
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1081
Cycle 1 time: 874
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1128
Cycle 1 time: 976
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 1244
Cycle 1 time: 734
Cycle 2 time: 256
Cycle 0 time: 21
RW cycle time: 1011
Cycle 1 time: 884
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1147
Cycle 1 time: 744
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1001
Cycle 1 time: 1015
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1271
Cycle 1 time: 763
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1017
Cycle 1 time: 925
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 872
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 862
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1116
Cycle 1 time: 766
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1015
clock 3956401 ms | mcu 0 | user time 928 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 90755 | nb_rw_cycle_counter 30251 | nb_inter_pic_trame_counter 90754
Cycle 1 time: 934
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 848
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1098
Cycle 1 time: 960
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1218
Cycle 1 time: 895
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1157
Cycle 1 time: 869
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 915
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 1026
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1279
Cycle 1 time: 866
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 849
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 978
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1235
Cycle 1 time: 950
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1205
Cycle 1 time: 865
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1121
Cycle 1 time: 956
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1213
Cycle 1 time: 868
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 731
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 984
Cycle 1 time: 886
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1137
Cycle 1 time: 691
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 950
Cycle 1 time: 796
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1056
clock 3958443 ms | mcu 0 | user time 879 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 90809 | nb_rw_cycle_counter 30269 | nb_inter_pic_trame_counter 90808
Cycle 1 time: 885
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1135
Cycle 1 time: 920
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1173
Cycle 1 time: 855
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 852
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 863
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 974
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1232
Cycle 1 time: 790
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1044
Cycle 1 time: 889
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1144
Cycle 1 time: 866
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 701
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 955
Cycle 1 time: 916
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1169
Cycle 1 time: 918
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 798
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1053
Cycle 1 time: 788
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1042
Cycle 1 time: 890
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1147
Cycle 1 time: 891
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 986
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1241
Cycle 1 time: 924
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1177
clock 3960476 ms | mcu 0 | user time 930 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 90863 | nb_rw_cycle_counter 30287 | nb_inter_pic_trame_counter 90862
Cycle 1 time: 936
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1184
Cycle 1 time: 921
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 740
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 991
Cycle 1 time: 704
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 957
Cycle 1 time: 904
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1166
Cycle 1 time: 968
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1218
Cycle 1 time: 885
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1140
Cycle 1 time: 936
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1197
Cycle 1 time: 789
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1041
Cycle 1 time: 1035
Cycle 2 time: 224
Cycle 0 time: 16
RW cycle time: 1275
Cycle 1 time: 643
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 898
Cycle 1 time: 913
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1166
Cycle 1 time: 868
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 825
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1081
Cycle 1 time: 847
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1096
Cycle 1 time: 872
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1121
Cycle 1 time: 861
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 1025
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1282
Cycle 1 time: 655
clock 3962495 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 90918 | nb_rw_cycle_counter 30305 | nb_inter_pic_trame_counter 90917
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 915
Cycle 1 time: 967
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1218
Cycle 1 time: 979
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1238
Cycle 1 time: 957
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1210
Cycle 1 time: 872
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1125
Cycle 1 time: 1008
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1276
Cycle 1 time: 880
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1144
Cycle 1 time: 808
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 698
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 952
Cycle 1 time: 974
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 970
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 877
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1131
Cycle 1 time: 868
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 972
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1224
Cycle 1 time: 991
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1246
Cycle 1 time: 946
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1205
Cycle 1 time: 818
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1073
Cycle 1 time: 995
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1254
clock 3964594 ms | mcu 0 | user time 1035 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 90971 | nb_rw_cycle_counter 30323 | nb_inter_pic_trame_counter 90970
Cycle 1 time: 1041
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1296
Cycle 1 time: 847
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 860
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 964
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1220
Cycle 1 time: 774
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 824
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1079
Cycle 1 time: 814
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1071
Cycle 1 time: 895
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1154
Cycle 1 time: 855
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 1039
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1296
Cycle 1 time: 851
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 608
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 863
Cycle 1 time: 874
Cycle 2 time: 335
Cycle 0 time: 16
RW cycle time: 1225
Cycle 1 time: 1016
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1275
Cycle 1 time: 965
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1235
Cycle 1 time: 921
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 902
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1160
Cycle 1 time: 902
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1155
clock 3966623 ms | mcu 0 | user time 646 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 91025 | nb_rw_cycle_counter 30341 | nb_inter_pic_trame_counter 91024
Cycle 1 time: 652
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 905
Cycle 1 time: 843
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1101
Cycle 1 time: 996
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1253
Cycle 1 time: 760
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 666
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 919
Cycle 1 time: 935
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1188
Cycle 1 time: 859
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 630
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 891
Cycle 1 time: 968
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1218
Cycle 1 time: 874
Cycle 2 time: 224
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 935
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 1185
Cycle 1 time: 846
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 582
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 839
Cycle 1 time: 904
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1158
Cycle 1 time: 927
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 838
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1091
Cycle 1 time: 856
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 849
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1103
Cycle 1 time: 928
clock 3968624 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 91080 | nb_rw_cycle_counter 30359 | nb_inter_pic_trame_counter 91079
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 1188
Cycle 1 time: 621
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 874
Cycle 1 time: 970
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1217
Cycle 1 time: 826
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1086
Cycle 1 time: 793
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1045
Cycle 1 time: 872
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1130
Cycle 1 time: 879
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1137
Cycle 1 time: 823
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1078
Cycle 1 time: 771
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1021
Cycle 1 time: 910
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 924
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 1022
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1277
Cycle 1 time: 802
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 825
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1077
Cycle 1 time: 818
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1073
Cycle 1 time: 918
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 960
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1218
Cycle 1 time: 915
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1167
clock 3970627 ms | mcu 0 | user time 1023 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 91133 | nb_rw_cycle_counter 30377 | nb_inter_pic_trame_counter 91132
Cycle 1 time: 1030
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1281
Cycle 1 time: 926
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1182
Cycle 1 time: 703
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 955
Cycle 1 time: 829
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1076
Cycle 1 time: 971
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1222
Cycle 1 time: 748
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 999
Cycle 1 time: 920
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 686
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 943
Cycle 1 time: 912
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 863
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 899
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1147
Cycle 1 time: 923
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1183
Cycle 1 time: 703
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 957
Cycle 1 time: 949
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1203
Cycle 1 time: 910
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1170
Cycle 1 time: 1082
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1332
Cycle 1 time: 902
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1156
Cycle 1 time: 832
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1079
clock 3972652 ms | mcu 0 | user time 928 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 91187 | nb_rw_cycle_counter 30395 | nb_inter_pic_trame_counter 91186
Cycle 1 time: 934
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 995
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1249
Cycle 1 time: 687
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 939
Cycle 1 time: 974
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1229
Cycle 1 time: 983
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1238
Cycle 1 time: 456
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 713
Cycle 1 time: 971
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1226
Cycle 1 time: 933
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1188
Cycle 1 time: 932
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1188
Cycle 1 time: 685
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 943
Cycle 1 time: 808
Cycle 2 time: 231
Cycle 0 time: 15
RW cycle time: 1054
Cycle 1 time: 807
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 909
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 694
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 942
Cycle 1 time: 959
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1209
Cycle 1 time: 751
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1003
Cycle 1 time: 820
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1074
Cycle 1 time: 910
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 914
Cycle 2 time: 242
clock 3974653 ms | mcu 0 | user time 14 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 91243 | nb_rw_cycle_counter 30414 | nb_inter_pic_trame_counter 91242
Cycle 0 time: 21
RW cycle time: 1177
Cycle 1 time: 910
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1161
Cycle 1 time: 1007
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1257
Cycle 1 time: 933
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1187
Cycle 1 time: 975
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1233
Cycle 1 time: 789
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 822
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1082
Cycle 1 time: 720
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 972
Cycle 1 time: 812
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 881
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1131
Cycle 1 time: 933
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1187
Cycle 1 time: 793
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 1046
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1304
Cycle 1 time: 776
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1033
Cycle 1 time: 852
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 1004
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1260
Cycle 1 time: 769
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1026
Cycle 1 time: 943
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1195
clock 3976670 ms | mcu 0 | user time 873 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 91295 | nb_rw_cycle_counter 30431 | nb_inter_pic_trame_counter 91294
Cycle 1 time: 879
Cycle 2 time: 225
Cycle 0 time: 15
RW cycle time: 1119
Cycle 1 time: 698
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 949
Cycle 1 time: 919
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1172
Cycle 1 time: 919
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1171
Cycle 1 time: 980
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1236
Cycle 1 time: 988
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1242
Cycle 1 time: 876
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1131
Cycle 1 time: 964
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1225
Cycle 1 time: 896
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1152
Cycle 1 time: 806
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1062
Cycle 1 time: 867
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1120
Cycle 1 time: 995
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1257
Cycle 1 time: 706
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 874
Cycle 2 time: 225
Cycle 0 time: 15
RW cycle time: 1114
Cycle 1 time: 906
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1166
Cycle 1 time: 918
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 682
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 931
Cycle 1 time: 1046
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1299
clock 3978706 ms | mcu 0 | user time 753 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 91349 | nb_rw_cycle_counter 30449 | nb_inter_pic_trame_counter 91348
Cycle 1 time: 759
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1016
Cycle 1 time: 927
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1184
Cycle 1 time: 768
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1024
Cycle 1 time: 880
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1133
Cycle 1 time: 818
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1071
Cycle 1 time: 860
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1113
Cycle 1 time: 854
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1116
Cycle 1 time: 924
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 968
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1227
Cycle 1 time: 959
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1215
Cycle 1 time: 955
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1209
Cycle 1 time: 907
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 863
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 1054
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1310
Cycle 1 time: 945
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1201
Cycle 1 time: 948
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1200
Cycle 1 time: 977
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1235
Cycle 1 time: 848
clock 3980710 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 91401 | nb_rw_cycle_counter 30466 | nb_inter_pic_trame_counter 91400
Cycle 2 time: 243
Cycle 0 time: 14
RW cycle time: 1105
Cycle 1 time: 984
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1242
Cycle 1 time: 906
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 990
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 644
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 898
Cycle 1 time: 886
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1142
Cycle 1 time: 778
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1029
Cycle 1 time: 856
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 856
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 904
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 1029
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1280
Cycle 1 time: 936
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 821
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1079
Cycle 1 time: 711
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 953
Cycle 1 time: 970
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1228
Cycle 1 time: 870
Cycle 2 time: 226
Cycle 0 time: 15
RW cycle time: 1111
Cycle 1 time: 972
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1224
Cycle 1 time: 815
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1069
clock 3982730 ms | mcu 0 | user time 943 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 91454 | nb_rw_cycle_counter 30484 | nb_inter_pic_trame_counter 91453
Cycle 1 time: 949
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1197
Cycle 1 time: 766
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1020
Cycle 1 time: 853
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 957
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1213
Cycle 1 time: 658
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 912
Cycle 1 time: 890
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1144
Cycle 1 time: 802
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 800
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 1071
Cycle 1 time: 1009
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1268
Cycle 1 time: 1014
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1272
Cycle 1 time: 717
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 973
Cycle 1 time: 1002
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1254
Cycle 1 time: 903
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1161
Cycle 1 time: 918
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 682
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 931
Cycle 1 time: 947
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1201
Cycle 1 time: 786
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1046
Cycle 1 time: 792
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1051
Cycle 1 time: 788
clock 3984744 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 91509 | nb_rw_cycle_counter 30502 | nb_inter_pic_trame_counter 91508
Cycle 2 time: 248
Cycle 0 time: 15
RW cycle time: 1051
Cycle 1 time: 976
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1242
Cycle 1 time: 938
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1197
Cycle 1 time: 734
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 984
Cycle 1 time: 980
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1234
Cycle 1 time: 916
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 1045
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1298
Cycle 1 time: 871
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 990
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1241
Cycle 1 time: 978
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1230
Cycle 1 time: 751
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1003
Cycle 1 time: 868
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1124
Cycle 1 time: 974
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1227
Cycle 1 time: 988
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1238
Cycle 1 time: 822
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1077
Cycle 1 time: 962
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1215
Cycle 1 time: 914
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 990
clock 3986746 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 91560 | nb_rw_cycle_counter 30519 | nb_inter_pic_trame_counter 91559
Cycle 2 time: 250
Cycle 0 time: 14
RW cycle time: 1254
Cycle 1 time: 732
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 984
Cycle 1 time: 852
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 935
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1189
Cycle 1 time: 829
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1086
Cycle 1 time: 961
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1212
Cycle 1 time: 875
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1126
Cycle 1 time: 975
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1231
Cycle 1 time: 965
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1219
Cycle 1 time: 955
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1206
Cycle 1 time: 751
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1008
Cycle 1 time: 790
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1046
Cycle 1 time: 923
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 971
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1224
Cycle 1 time: 914
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 855
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1111
Cycle 1 time: 859
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 958
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1218
clock 3988781 ms | mcu 0 | user time 905 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 91613 | nb_rw_cycle_counter 30537 | nb_inter_pic_trame_counter 91612
Cycle 1 time: 912
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1162
Cycle 1 time: 639
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 894
Cycle 1 time: 798
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1056
Cycle 1 time: 629
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 881
Cycle 1 time: 906
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1160
Cycle 1 time: 1036
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1298
Cycle 1 time: 980
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1235
Cycle 1 time: 895
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1149
Cycle 1 time: 816
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1073
Cycle 1 time: 1008
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1261
Cycle 1 time: 735
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 919
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 913
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1166
Cycle 1 time: 862
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 813
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1070
Cycle 1 time: 972
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 1054
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1308
Cycle 1 time: 856
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1108
clock 3990819 ms | mcu 0 | user time 960 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 91667 | nb_rw_cycle_counter 30555 | nb_inter_pic_trame_counter 91666
Cycle 1 time: 966
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1219
Cycle 1 time: 980
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1234
Cycle 1 time: 753
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1005
Cycle 1 time: 896
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1147
Cycle 1 time: 1036
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1286
Cycle 1 time: 801
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1051
Cycle 1 time: 953
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1210
Cycle 1 time: 821
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1080
Cycle 1 time: 785
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 991
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1250
Cycle 1 time: 931
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1186
Cycle 1 time: 924
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 903
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 875
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1130
Cycle 1 time: 822
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1078
Cycle 1 time: 911
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 974
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 982
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1230
clock 3992887 ms | mcu 0 | user time 749 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 91721 | nb_rw_cycle_counter 30573 | nb_inter_pic_trame_counter 91720
Cycle 1 time: 755
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 855
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 736
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 956
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1212
Cycle 1 time: 1046
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1293
Cycle 1 time: 897
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1149
Cycle 1 time: 857
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 968
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1222
Cycle 1 time: 915
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 962
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1224
Cycle 1 time: 967
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1225
Cycle 1 time: 848
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 872
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1120
Cycle 1 time: 793
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 929
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 787
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1037
Cycle 1 time: 873
Cycle 2 time: 225
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 820
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1075
clock 3994940 ms | mcu 0 | user time 880 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 91775 | nb_rw_cycle_counter 30591 | nb_inter_pic_trame_counter 91774
Cycle 1 time: 886
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1137
Cycle 1 time: 934
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1188
Cycle 1 time: 1018
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1270
Cycle 1 time: 852
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 929
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1176
Cycle 1 time: 806
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 800
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 888
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1148
Cycle 1 time: 758
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1018
Cycle 1 time: 791
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1053
Cycle 1 time: 699
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 957
Cycle 1 time: 759
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1007
Cycle 1 time: 875
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 947
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1205
Cycle 1 time: 845
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1095
Cycle 1 time: 975
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1228
Cycle 1 time: 928
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 893
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1147
clock 3996958 ms | mcu 0 | user time 924 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 91829 | nb_rw_cycle_counter 30609 | nb_inter_pic_trame_counter 91828
Cycle 1 time: 930
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 895
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1148
Cycle 1 time: 919
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 749
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 908
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 921
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 840
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1094
Cycle 1 time: 922
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1172
Cycle 1 time: 809
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 876
Cycle 2 time: 228
Cycle 0 time: 15
RW cycle time: 1119
Cycle 1 time: 920
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1172
Cycle 1 time: 895
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1147
Cycle 1 time: 840
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1090
Cycle 1 time: 918
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 948
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1195
Cycle 1 time: 817
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1073
Cycle 1 time: 805
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 1074
Cycle 1 time: 937
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1189
clock 3999008 ms | mcu 0 | user time 1038 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 91883 | nb_rw_cycle_counter 30627 | nb_inter_pic_trame_counter 91882
Cycle 1 time: 1044
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1300
Cycle 1 time: 832
Cycle 2 time: 275
Cycle 0 time: 19
RW cycle time: 1126
Cycle 1 time: 776
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1034
Cycle 1 time: 814
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1064
Cycle 1 time: 993
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1256
Cycle 1 time: 866
Cycle 2 time: 225
Cycle 0 time: 15
RW cycle time: 1106
Cycle 1 time: 1041
Cycle 2 time: 224
Cycle 0 time: 16
RW cycle time: 1281
Cycle 1 time: 996
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1251
Cycle 1 time: 791
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 744
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 918
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1169
Cycle 1 time: 960
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1210
Cycle 1 time: 804
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1060
Cycle 1 time: 843
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 983
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1238
Cycle 1 time: 855
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1106
Cycle 1 time: 988
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1245
Cycle 1 time: 947
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1205
clock 4001086 ms | mcu 0 | user time 1017 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 91937 | nb_rw_cycle_counter 30645 | nb_inter_pic_trame_counter 91936
Cycle 1 time: 1024
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1267
Cycle 1 time: 1091
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1337
Cycle 1 time: 869
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 877
Cycle 2 time: 224
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 877
Cycle 2 time: 223
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 785
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1033
Cycle 1 time: 969
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1220
Cycle 1 time: 858
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 985
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1237
Cycle 1 time: 907
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1157
Cycle 1 time: 872
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1122
Cycle 1 time: 905
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1155
Cycle 1 time: 1034
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1287
Cycle 1 time: 904
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1154
Cycle 1 time: 1038
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1299
Cycle 1 time: 834
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1084
Cycle 1 time: 907
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 857
clock 4003090 ms | mcu 0 | user time 234 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 91989 | nb_rw_cycle_counter 30662 | nb_inter_pic_trame_counter 91988
Cycle 2 time: 241
Cycle 0 time: 14
RW cycle time: 1112
Cycle 1 time: 870
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 928
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 866
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 966
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1221
Cycle 1 time: 934
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1187
Cycle 1 time: 877
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1126
Cycle 1 time: 812
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1063
Cycle 1 time: 871
Cycle 2 time: 225
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 920
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 919
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 920
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1176
Cycle 1 time: 886
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1138
Cycle 1 time: 974
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 820
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1071
Cycle 1 time: 912
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 849
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 986
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1237
clock 4005138 ms | mcu 0 | user time 876 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 92042 | nb_rw_cycle_counter 30680 | nb_inter_pic_trame_counter 92041
Cycle 1 time: 882
Cycle 2 time: 229
Cycle 0 time: 15
RW cycle time: 1126
Cycle 1 time: 881
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1135
Cycle 1 time: 787
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1045
Cycle 1 time: 1090
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1339
Cycle 1 time: 817
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 634
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 889
Cycle 1 time: 1033
Cycle 2 time: 226
Cycle 0 time: 17
RW cycle time: 1276
Cycle 1 time: 717
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 970
Cycle 1 time: 1018
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1270
Cycle 1 time: 833
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1095
Cycle 1 time: 910
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 745
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 996
Cycle 1 time: 970
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1225
Cycle 1 time: 978
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1227
Cycle 1 time: 951
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1204
Cycle 1 time: 1003
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1258
Cycle 1 time: 998
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1255
Cycle 1 time: 1034
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1280
clock 4007226 ms | mcu 0 | user time 926 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 92096 | nb_rw_cycle_counter 30698 | nb_inter_pic_trame_counter 92095
Cycle 1 time: 933
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 762
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 861
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 829
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1084
Cycle 1 time: 1018
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1275
Cycle 1 time: 966
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1216
Cycle 1 time: 873
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 803
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 883
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1136
Cycle 1 time: 932
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1190
Cycle 1 time: 972
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1226
Cycle 1 time: 743
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 995
Cycle 1 time: 752
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1008
Cycle 1 time: 980
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1232
Cycle 1 time: 734
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 987
Cycle 1 time: 918
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 734
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 923
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1179
clock 4009237 ms | mcu 0 | user time 864 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 92150 | nb_rw_cycle_counter 30716 | nb_inter_pic_trame_counter 92149
Cycle 1 time: 870
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 768
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1030
Cycle 1 time: 851
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 922
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1181
Cycle 1 time: 1024
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1277
Cycle 1 time: 1044
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1303
Cycle 1 time: 913
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1172
Cycle 1 time: 667
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 932
Cycle 1 time: 828
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1076
Cycle 1 time: 874
Cycle 2 time: 224
Cycle 0 time: 15
RW cycle time: 1113
Cycle 1 time: 808
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 800
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 926
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 908
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 882
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1138
Cycle 1 time: 950
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1209
Cycle 1 time: 860
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 898
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1149
clock 4011285 ms | mcu 0 | user time 976 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 92204 | nb_rw_cycle_counter 30734 | nb_inter_pic_trame_counter 92203
Cycle 1 time: 982
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1233
Cycle 1 time: 1071
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1329
Cycle 1 time: 754
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1021
Cycle 1 time: 848
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1106
Cycle 1 time: 924
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1183
Cycle 1 time: 652
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 909
Cycle 1 time: 680
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 940
Cycle 1 time: 660
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 921
Cycle 1 time: 842
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1099
Cycle 1 time: 953
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1221
Cycle 1 time: 701
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 958
Cycle 1 time: 669
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 935
Cycle 1 time: 762
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 1029
Cycle 1 time: 928
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1191
Cycle 1 time: 969
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1231
Cycle 1 time: 946
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1210
Cycle 1 time: 956
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1216
Cycle 1 time: 960
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1221
Cycle 1 time: 970
clock 4013304 ms | mcu 0 | user time 248 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 92259 | nb_rw_cycle_counter 30752 | nb_inter_pic_trame_counter 92258
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 1240
Cycle 1 time: 943
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1205
Cycle 1 time: 805
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1074
Cycle 1 time: 667
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 934
Cycle 1 time: 906
Cycle 2 time: 264
Cycle 0 time: 18
RW cycle time: 1188
Cycle 1 time: 819
Cycle 2 time: 267
Cycle 0 time: 19
RW cycle time: 1105
Cycle 1 time: 953
Cycle 2 time: 263
Cycle 0 time: 20
RW cycle time: 1236
Cycle 1 time: 822
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1073
Cycle 1 time: 696
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 956
Cycle 1 time: 153
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 414
Cycle 1 time: 329
Cycle 2 time: 259
Cycle 0 time: 15
RW cycle time: 603
Cycle 1 time: 1001
Cycle 2 time: 265
Cycle 0 time: 17
RW cycle time: 1283
Cycle 1 time: 937
Cycle 2 time: 255
Cycle 0 time: 16
RW cycle time: 1208
Cycle 1 time: 1012
Cycle 2 time: 261
Cycle 0 time: 18
RW cycle time: 1291
Cycle 1 time: 848
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 869
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1125
Cycle 1 time: 800
Cycle 2 time: 274
Cycle 0 time: 17
RW cycle time: 1091
Cycle 1 time: 818
Cycle 2 time: 264
Cycle 0 time: 15
RW cycle time: 1097
Cycle 1 time: 826
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1090
clock 4015312 ms | mcu 0 | user time 960 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 92315 | nb_rw_cycle_counter 30771 | nb_inter_pic_trame_counter 92314
Cycle 1 time: 966
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 1234
Cycle 1 time: 966
Cycle 2 time: 255
Cycle 0 time: 18
RW cycle time: 1239
Cycle 1 time: 849
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 689
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 948
Cycle 1 time: 921
Cycle 2 time: 267
Cycle 0 time: 16
RW cycle time: 1204
Cycle 1 time: 847
Cycle 2 time: 269
Cycle 0 time: 16
RW cycle time: 1132
Cycle 1 time: 880
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 1150
Cycle 1 time: 658
Cycle 2 time: 274
Cycle 0 time: 17
RW cycle time: 949
Cycle 1 time: 666
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 919
Cycle 1 time: 836
Cycle 2 time: 276
Cycle 0 time: 17
RW cycle time: 1129
Cycle 1 time: 803
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1068
Cycle 1 time: 696
Cycle 2 time: 267
Cycle 0 time: 18
RW cycle time: 981
Cycle 1 time: 649
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 919
Cycle 1 time: 762
Cycle 2 time: 268
Cycle 0 time: 18
RW cycle time: 1048
Cycle 1 time: 874
Cycle 2 time: 267
Cycle 0 time: 16
RW cycle time: 1157
Cycle 1 time: 649
Cycle 2 time: 256
Cycle 0 time: 17
RW cycle time: 922
Cycle 1 time: 788
Cycle 2 time: 264
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 694
Cycle 2 time: 258
Cycle 0 time: 16
RW cycle time: 968
Cycle 1 time: 909
Cycle 2 time: 273
Cycle 0 time: 17
RW cycle time: 1199
clock 4017342 ms | mcu 0 | user time 908 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 92372 | nb_rw_cycle_counter 30790 | nb_inter_pic_trame_counter 92371
Cycle 1 time: 915
Cycle 2 time: 258
Cycle 0 time: 18
RW cycle time: 1191
Cycle 1 time: 929
Cycle 2 time: 263
Cycle 0 time: 17
RW cycle time: 1209
Cycle 1 time: 826
Cycle 2 time: 272
Cycle 0 time: 18
RW cycle time: 1116
Cycle 1 time: 650
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 909
Cycle 1 time: 742
Cycle 2 time: 260
Cycle 0 time: 17
RW cycle time: 1019
Cycle 1 time: 836
Cycle 2 time: 261
Cycle 0 time: 19
RW cycle time: 1116
Cycle 1 time: 932
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1193
Cycle 1 time: 818
Cycle 2 time: 272
Cycle 0 time: 22
RW cycle time: 1112
Cycle 1 time: 848
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1105
Cycle 1 time: 885
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1143
Cycle 1 time: 814
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1073
Cycle 1 time: 872
Cycle 2 time: 260
Cycle 0 time: 17
RW cycle time: 1149
Cycle 1 time: 1005
Cycle 2 time: 286
Cycle 0 time: 20
RW cycle time: 1311
Cycle 1 time: 680
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 938
Cycle 1 time: 749
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1008
Cycle 1 time: 1002
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1264
Cycle 1 time: 761
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1024
Cycle 1 time: 742
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 998
Cycle 1 time: 906
clock 4019353 ms | mcu 0 | user time 234 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 92427 | nb_rw_cycle_counter 30808 | nb_inter_pic_trame_counter 92426
Cycle 2 time: 241
Cycle 0 time: 14
RW cycle time: 1161
Cycle 1 time: 847
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 916
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1171
Cycle 1 time: 914
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1166
Cycle 1 time: 858
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 908
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 859
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1108
Cycle 1 time: 1038
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1290
Cycle 1 time: 905
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1160
Cycle 1 time: 950
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1208
Cycle 1 time: 961
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1217
Cycle 1 time: 936
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1188
Cycle 1 time: 821
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1080
Cycle 1 time: 744
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1002
Cycle 1 time: 855
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 680
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 941
Cycle 1 time: 872
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 734
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 991
clock 4021362 ms | mcu 0 | user time 946 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 92480 | nb_rw_cycle_counter 30826 | nb_inter_pic_trame_counter 92479
Cycle 1 time: 952
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1207
Cycle 1 time: 905
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1162
Cycle 1 time: 903
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 814
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1072
Cycle 1 time: 902
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1157
Cycle 1 time: 936
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1194
Cycle 1 time: 863
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1117
Cycle 1 time: 926
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 1031
Cycle 2 time: 225
Cycle 0 time: 16
RW cycle time: 1272
Cycle 1 time: 1042
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1296
Cycle 1 time: 973
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1229
Cycle 1 time: 798
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1050
Cycle 1 time: 628
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 889
Cycle 1 time: 856
Cycle 2 time: 252
Cycle 0 time: 22
RW cycle time: 1130
Cycle 1 time: 1101
Cycle 2 time: 251
Cycle 0 time: 21
RW cycle time: 1373
Cycle 1 time: 688
Cycle 2 time: 268
Cycle 0 time: 18
RW cycle time: 974
Cycle 1 time: 702
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 805
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1072
clock 4023408 ms | mcu 0 | user time 918 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 92534 | nb_rw_cycle_counter 30844 | nb_inter_pic_trame_counter 92533
Cycle 1 time: 924
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1184
Cycle 1 time: 699
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 965
Cycle 1 time: 743
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1012
Cycle 1 time: 741
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1005
Cycle 1 time: 914
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 573
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 837
Cycle 1 time: 840
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1105
Cycle 1 time: 686
Cycle 2 time: 251
Cycle 0 time: 22
RW cycle time: 959
Cycle 1 time: 971
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 937
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1203
Cycle 1 time: 841
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1100
Cycle 1 time: 918
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1175
Cycle 1 time: 799
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1062
Cycle 1 time: 907
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1164
Cycle 1 time: 796
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 909
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1173
Cycle 1 time: 1052
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1314
Cycle 1 time: 606
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 858
Cycle 1 time: 889
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1143
clock 4025485 ms | mcu 0 | user time 975 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 92591 | nb_rw_cycle_counter 30863 | nb_inter_pic_trame_counter 92590
Cycle 1 time: 981
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1229
Cycle 1 time: 1014
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1266
Cycle 1 time: 1038
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1294
Cycle 1 time: 874
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1130
Cycle 1 time: 875
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1129
Cycle 1 time: 933
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1191
Cycle 1 time: 736
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 993
Cycle 1 time: 905
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1162
Cycle 1 time: 963
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1225
Cycle 1 time: 949
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1214
Cycle 1 time: 1073
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1333
Cycle 1 time: 688
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 948
Cycle 1 time: 740
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 998
Cycle 1 time: 861
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 680
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 936
Cycle 1 time: 874
Cycle 2 time: 224
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 801
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 803
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1061
clock 4027507 ms | mcu 0 | user time 804 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 92645 | nb_rw_cycle_counter 30881 | nb_inter_pic_trame_counter 92644
Cycle 1 time: 811
Cycle 2 time: 260
Cycle 0 time: 17
RW cycle time: 1088
Cycle 1 time: 1005
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1258
Cycle 1 time: 654
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 915
Cycle 1 time: 941
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1195
Cycle 1 time: 769
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1032
Cycle 1 time: 918
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1179
Cycle 1 time: 747
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1007
Cycle 1 time: 848
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 728
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 982
Cycle 1 time: 1029
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 1274
Cycle 1 time: 936
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1197
Cycle 1 time: 824
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1079
Cycle 1 time: 867
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1119
Cycle 1 time: 1082
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1346
Cycle 1 time: 729
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 988
Cycle 1 time: 855
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 957
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1215
Cycle 1 time: 871
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1123
clock 4029532 ms | mcu 0 | user time 833 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 92699 | nb_rw_cycle_counter 30899 | nb_inter_pic_trame_counter 92698
Cycle 1 time: 840
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1093
Cycle 1 time: 861
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1123
Cycle 1 time: 838
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1095
Cycle 1 time: 979
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1241
Cycle 1 time: 898
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1155
Cycle 1 time: 974
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 957
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1218
Cycle 1 time: 912
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1167
Cycle 1 time: 743
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1001
Cycle 1 time: 725
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 987
Cycle 1 time: 650
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 919
Cycle 1 time: 768
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1025
Cycle 1 time: 983
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1243
Cycle 1 time: 789
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 690
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 949
Cycle 1 time: 738
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1005
Cycle 1 time: 784
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1043
Cycle 1 time: 857
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1121
Cycle 1 time: 679
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 938
clock 4031590 ms | mcu 0 | user time 801 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 92756 | nb_rw_cycle_counter 30918 | nb_inter_pic_trame_counter 92755
Cycle 1 time: 808
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1058
Cycle 1 time: 735
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 985
Cycle 1 time: 647
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 911
Cycle 1 time: 726
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 985
Cycle 1 time: 780
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1034
Cycle 1 time: 662
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 918
Cycle 1 time: 688
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 955
Cycle 1 time: 879
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1131
Cycle 1 time: 821
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1081
Cycle 1 time: 852
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 905
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 692
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 954
Cycle 1 time: 445
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 698
Cycle 1 time: 649
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 906
Cycle 1 time: 787
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1040
Cycle 1 time: 918
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 760
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1024
Cycle 1 time: 666
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 928
Cycle 1 time: 832
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1099
Cycle 1 time: 690
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 943
clock 4033599 ms | mcu 0 | user time 788 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 92816 | nb_rw_cycle_counter 30938 | nb_inter_pic_trame_counter 92815
Cycle 1 time: 794
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1052
Cycle 1 time: 751
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 1022
Cycle 1 time: 671
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 938
Cycle 1 time: 532
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 794
Cycle 1 time: 660
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 924
Cycle 1 time: 913
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 763
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1031
Cycle 1 time: 745
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1007
Cycle 1 time: 681
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 952
Cycle 1 time: 569
Cycle 2 time: 244
Cycle 0 time: 23
RW cycle time: 836
Cycle 1 time: 732
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 993
Cycle 1 time: 786
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1048
Cycle 1 time: 748
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1008
Cycle 1 time: 804
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1061
Cycle 1 time: 679
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 938
Cycle 1 time: 577
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 837
Cycle 1 time: 847
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 1076
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1333
Cycle 1 time: 749
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1004
Cycle 1 time: 584
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 837
clock 4035600 ms | mcu 0 | user time 905 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 92876 | nb_rw_cycle_counter 30958 | nb_inter_pic_trame_counter 92875
Cycle 1 time: 911
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 1161
Cycle 1 time: 912
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1173
Cycle 1 time: 698
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 956
Cycle 1 time: 821
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1080
Cycle 1 time: 649
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 907
Cycle 1 time: 794
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1050
Cycle 1 time: 745
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1002
Cycle 1 time: 758
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1012
Cycle 1 time: 629
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 894
Cycle 1 time: 636
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 894
Cycle 1 time: 739
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 991
Cycle 1 time: 960
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1222
Cycle 1 time: 611
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 877
Cycle 1 time: 853
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1115
Cycle 1 time: 657
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 921
Cycle 1 time: 586
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 841
Cycle 1 time: 709
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 966
Cycle 1 time: 846
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1103
Cycle 1 time: 688
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 944
Cycle 1 time: 679
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 941
Cycle 1 time: 628
clock 4037602 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 92937 | nb_rw_cycle_counter 30978 | nb_inter_pic_trame_counter 92936
Cycle 2 time: 247
Cycle 0 time: 14
RW cycle time: 889
Cycle 1 time: 738
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 995
Cycle 1 time: 749
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1004
Cycle 1 time: 853
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 764
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1018
Cycle 1 time: 909
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 836
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1089
Cycle 1 time: 931
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1188
Cycle 1 time: 996
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 585
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 840
Cycle 1 time: 827
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1084
Cycle 1 time: 815
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1072
Cycle 1 time: 921
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 947
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1206
Cycle 1 time: 874
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1131
Cycle 1 time: 865
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1118
Cycle 1 time: 998
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1261
Cycle 1 time: 1018
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1274
Cycle 1 time: 756
clock 4039603 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 92991 | nb_rw_cycle_counter 30996 | nb_inter_pic_trame_counter 92990
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 1016
Cycle 1 time: 899
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1153
Cycle 1 time: 910
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1172
Cycle 1 time: 844
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1094
Cycle 1 time: 892
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1151
Cycle 1 time: 776
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1033
Cycle 1 time: 834
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1089
Cycle 1 time: 863
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 747
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1001
Cycle 1 time: 915
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1172
Cycle 1 time: 958
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1209
Cycle 1 time: 881
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1136
Cycle 1 time: 910
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 791
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1054
Cycle 1 time: 823
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 1084
Cycle 1 time: 677
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 936
Cycle 1 time: 747
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1011
Cycle 1 time: 979
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1238
Cycle 1 time: 848
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1109
clock 4041671 ms | mcu 0 | user time 728 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 93047 | nb_rw_cycle_counter 31015 | nb_inter_pic_trame_counter 93046
Cycle 1 time: 734
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 995
Cycle 1 time: 582
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 846
Cycle 1 time: 786
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1044
Cycle 1 time: 657
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 919
Cycle 1 time: 938
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1204
Cycle 1 time: 845
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1101
Cycle 1 time: 850
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1113
Cycle 1 time: 681
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 945
Cycle 1 time: 623
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 879
Cycle 1 time: 1028
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1296
Cycle 1 time: 726
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 987
Cycle 1 time: 911
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 601
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 857
Cycle 1 time: 723
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 978
Cycle 1 time: 840
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1096
Cycle 1 time: 699
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 958
Cycle 1 time: 913
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1172
Cycle 1 time: 799
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1054
Cycle 1 time: 645
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 902
Cycle 1 time: 866
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1122
clock 4043739 ms | mcu 0 | user time 770 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 93107 | nb_rw_cycle_counter 31035 | nb_inter_pic_trame_counter 93106
Cycle 1 time: 776
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1027
Cycle 1 time: 587
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 842
Cycle 1 time: 707
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 954
Cycle 1 time: 637
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 901
Cycle 1 time: 881
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1144
Cycle 1 time: 848
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1115
Cycle 1 time: 796
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1066
Cycle 1 time: 655
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 922
Cycle 1 time: 631
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 894
Cycle 1 time: 807
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 853
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 860
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 880
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1141
Cycle 1 time: 1042
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1305
Cycle 1 time: 817
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1077
Cycle 1 time: 789
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 703
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 964
Cycle 1 time: 859
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 756
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1015
Cycle 1 time: 778
clock 4045747 ms | mcu 0 | user time 250 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 93165 | nb_rw_cycle_counter 31054 | nb_inter_pic_trame_counter 93164
Cycle 2 time: 256
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 985
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1242
Cycle 1 time: 876
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1138
Cycle 1 time: 729
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 1001
Cycle 1 time: 954
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1216
Cycle 1 time: 923
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1182
Cycle 1 time: 798
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1060
Cycle 1 time: 874
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1139
Cycle 1 time: 880
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1136
Cycle 1 time: 855
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1118
Cycle 1 time: 746
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 823
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1080
Cycle 1 time: 848
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1109
Cycle 1 time: 833
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1090
Cycle 1 time: 766
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1030
Cycle 1 time: 738
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1004
Cycle 1 time: 778
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 1029
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1287
Cycle 1 time: 685
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 947
clock 4047799 ms | mcu 0 | user time 670 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 93221 | nb_rw_cycle_counter 31073 | nb_inter_pic_trame_counter 93220
Cycle 1 time: 676
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 936
Cycle 1 time: 797
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1062
Cycle 1 time: 756
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1015
Cycle 1 time: 1008
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1267
Cycle 1 time: 857
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1122
Cycle 1 time: 954
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1222
Cycle 1 time: 786
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1055
Cycle 1 time: 795
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1055
Cycle 1 time: 723
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 982
Cycle 1 time: 720
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 982
Cycle 1 time: 804
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1070
Cycle 1 time: 798
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1055
Cycle 1 time: 736
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 998
Cycle 1 time: 754
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1015
Cycle 1 time: 809
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1072
Cycle 1 time: 959
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1223
Cycle 1 time: 906
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1165
Cycle 1 time: 863
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 630
Cycle 2 time: 251
Cycle 0 time: 23
RW cycle time: 904
clock 4049860 ms | mcu 0 | user time 962 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 93278 | nb_rw_cycle_counter 31092 | nb_inter_pic_trame_counter 93277
Cycle 1 time: 968
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1227
Cycle 1 time: 857
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 750
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1008
Cycle 1 time: 837
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 816
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1078
Cycle 1 time: 821
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1075
Cycle 1 time: 927
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1187
Cycle 1 time: 726
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 993
Cycle 1 time: 618
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 875
Cycle 1 time: 653
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 921
Cycle 1 time: 727
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 992
Cycle 1 time: 560
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 820
Cycle 1 time: 960
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 1227
Cycle 1 time: 687
Cycle 2 time: 254
Cycle 0 time: 22
RW cycle time: 963
Cycle 1 time: 734
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 997
Cycle 1 time: 751
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1020
Cycle 1 time: 712
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 975
Cycle 1 time: 725
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 987
Cycle 1 time: 647
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 917
Cycle 1 time: 835
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1099
clock 4051906 ms | mcu 0 | user time 845 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 93338 | nb_rw_cycle_counter 31112 | nb_inter_pic_trame_counter 93337
Cycle 1 time: 852
Cycle 2 time: 237
Cycle 0 time: 23
RW cycle time: 1112
Cycle 1 time: 682
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 951
Cycle 1 time: 955
Cycle 2 time: 253
Cycle 0 time: 21
RW cycle time: 1229
Cycle 1 time: 633
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 895
Cycle 1 time: 802
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1067
Cycle 1 time: 858
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 590
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 850
Cycle 1 time: 611
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 868
Cycle 1 time: 689
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 950
Cycle 1 time: 841
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1098
Cycle 1 time: 879
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1143
Cycle 1 time: 750
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1011
Cycle 1 time: 769
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1037
Cycle 1 time: 907
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 767
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1033
Cycle 1 time: 590
Cycle 2 time: 241
Cycle 0 time: 23
RW cycle time: 854
Cycle 1 time: 703
Cycle 2 time: 230
Cycle 0 time: 20
RW cycle time: 953
Cycle 1 time: 820
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1077
Cycle 1 time: 902
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1158
Cycle 1 time: 830
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1092
clock 4053984 ms | mcu 0 | user time 976 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 93398 | nb_rw_cycle_counter 31132 | nb_inter_pic_trame_counter 93397
Cycle 1 time: 982
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1237
Cycle 1 time: 785
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 915
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 918
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 767
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1019
Cycle 1 time: 915
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 855
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 686
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 951
Cycle 1 time: 773
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1039
Cycle 1 time: 891
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1147
Cycle 1 time: 742
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1006
Cycle 1 time: 793
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1054
Cycle 1 time: 743
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1008
Cycle 1 time: 781
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1036
Cycle 1 time: 682
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 937
Cycle 1 time: 812
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1070
Cycle 1 time: 794
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1060
Cycle 1 time: 733
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 988
Cycle 1 time: 705
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 961
clock 4055993 ms | mcu 0 | user time 894 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 93455 | nb_rw_cycle_counter 31151 | nb_inter_pic_trame_counter 93454
Cycle 1 time: 901
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1160
Cycle 1 time: 749
Cycle 2 time: 252
Cycle 0 time: 22
RW cycle time: 1023
Cycle 1 time: 608
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 874
Cycle 1 time: 790
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1059
Cycle 1 time: 738
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 998
Cycle 1 time: 682
Cycle 2 time: 252
Cycle 0 time: 21
RW cycle time: 955
Cycle 1 time: 705
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 769
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1031
Cycle 1 time: 1004
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1269
Cycle 1 time: 1014
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1277
Cycle 1 time: 705
Cycle 2 time: 247
Cycle 0 time: 24
RW cycle time: 976
Cycle 1 time: 793
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1061
Cycle 1 time: 736
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1004
Cycle 1 time: 627
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 886
Cycle 1 time: 986
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1244
Cycle 1 time: 733
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 992
Cycle 1 time: 707
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 956
Cycle 1 time: 845
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1101
Cycle 1 time: 628
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 892
Cycle 1 time: 713
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 976
clock 4058042 ms | mcu 0 | user time 695 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 93515 | nb_rw_cycle_counter 31171 | nb_inter_pic_trame_counter 93514
Cycle 1 time: 702
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 962
Cycle 1 time: 681
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 948
Cycle 1 time: 652
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 916
Cycle 1 time: 617
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 881
Cycle 1 time: 541
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 803
Cycle 1 time: 799
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1052
Cycle 1 time: 825
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1093
Cycle 1 time: 606
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 868
Cycle 1 time: 784
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1036
Cycle 1 time: 1000
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1261
Cycle 1 time: 766
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1027
Cycle 1 time: 641
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 899
Cycle 1 time: 644
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 899
Cycle 1 time: 737
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1004
Cycle 1 time: 957
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1216
Cycle 1 time: 797
Cycle 2 time: 242
Cycle 0 time: 23
RW cycle time: 1062
Cycle 1 time: 951
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1213
Cycle 1 time: 789
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1051
Cycle 1 time: 791
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1046
Cycle 1 time: 790
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1047
clock 4060087 ms | mcu 0 | user time 864 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 93575 | nb_rw_cycle_counter 31191 | nb_inter_pic_trame_counter 93574
Cycle 1 time: 870
Cycle 2 time: 237
Cycle 0 time: 21
RW cycle time: 1128
Cycle 1 time: 675
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 936
Cycle 1 time: 1011
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1272
Cycle 1 time: 631
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 898
Cycle 1 time: 636
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 894
Cycle 1 time: 791
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1058
Cycle 1 time: 638
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 898
Cycle 1 time: 813
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 663
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 921
Cycle 1 time: 690
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 951
Cycle 1 time: 902
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1158
Cycle 1 time: 821
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1083
Cycle 1 time: 812
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1073
Cycle 1 time: 747
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1015
Cycle 1 time: 817
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1086
Cycle 1 time: 710
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 968
Cycle 1 time: 762
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1026
Cycle 1 time: 613
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 872
Cycle 1 time: 721
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 985
Cycle 1 time: 673
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 934
clock 4062117 ms | mcu 0 | user time 934 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 93635 | nb_rw_cycle_counter 31211 | nb_inter_pic_trame_counter 93634
Cycle 1 time: 940
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1198
Cycle 1 time: 660
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 926
Cycle 1 time: 835
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1096
Cycle 1 time: 602
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 859
Cycle 1 time: 975
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1230
Cycle 1 time: 709
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 964
Cycle 1 time: 737
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 994
Cycle 1 time: 647
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 908
Cycle 1 time: 751
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1012
Cycle 1 time: 561
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 816
Cycle 1 time: 599
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 858
Cycle 1 time: 733
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 992
Cycle 1 time: 677
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 939
Cycle 1 time: 570
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 831
Cycle 1 time: 636
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 900
Cycle 1 time: 844
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1107
Cycle 1 time: 792
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1052
Cycle 1 time: 689
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 959
Cycle 1 time: 582
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 844
Cycle 1 time: 708
Cycle 2 time: 229
Cycle 0 time: 15
RW cycle time: 952
Cycle 1 time: 821
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1080
clock 4064160 ms | mcu 0 | user time 852 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 93698 | nb_rw_cycle_counter 31232 | nb_inter_pic_trame_counter 93697
Cycle 1 time: 858
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 789
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 698
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 684
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 935
Cycle 1 time: 803
Cycle 2 time: 264
Cycle 0 time: 17
RW cycle time: 1084
Cycle 1 time: 1059
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1317
Cycle 1 time: 855
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1118
Cycle 1 time: 683
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 937
Cycle 1 time: 743
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1000
Cycle 1 time: 674
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 933
Cycle 1 time: 699
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 953
Cycle 1 time: 784
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 588
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 844
Cycle 1 time: 747
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1010
Cycle 1 time: 745
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1006
Cycle 1 time: 668
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 931
Cycle 1 time: 837
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1095
Cycle 1 time: 927
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1192
Cycle 1 time: 1080
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1339
Cycle 1 time: 697
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 955
clock 4066213 ms | mcu 0 | user time 586 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 93758 | nb_rw_cycle_counter 31252 | nb_inter_pic_trame_counter 93757
Cycle 1 time: 592
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 855
Cycle 1 time: 720
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 988
Cycle 1 time: 759
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1019
Cycle 1 time: 763
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1013
Cycle 1 time: 571
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 830
Cycle 1 time: 819
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1077
Cycle 1 time: 650
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 916
Cycle 1 time: 744
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 1016
Cycle 1 time: 726
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 990
Cycle 1 time: 769
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1032
Cycle 1 time: 800
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 709
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 961
Cycle 1 time: 821
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1078
Cycle 1 time: 715
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 971
Cycle 1 time: 577
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 844
Cycle 1 time: 973
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1241
Cycle 1 time: 673
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 928
Cycle 1 time: 616
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 870
Cycle 1 time: 817
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1074
Cycle 1 time: 680
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 946
Cycle 1 time: 670
clock 4068217 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 93819 | nb_rw_cycle_counter 31272 | nb_inter_pic_trame_counter 93818
Cycle 2 time: 250
Cycle 0 time: 14
RW cycle time: 934
Cycle 1 time: 811
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1064
Cycle 1 time: 860
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 810
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1077
Cycle 1 time: 551
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 814
Cycle 1 time: 834
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1084
Cycle 1 time: 812
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1070
Cycle 1 time: 613
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 872
Cycle 1 time: 537
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 795
Cycle 1 time: 727
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 987
Cycle 1 time: 637
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 908
Cycle 1 time: 680
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 946
Cycle 1 time: 582
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 855
Cycle 1 time: 510
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 774
Cycle 1 time: 512
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 774
Cycle 1 time: 716
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 970
Cycle 1 time: 619
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 886
Cycle 1 time: 701
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 963
Cycle 1 time: 672
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 936
Cycle 1 time: 785
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1044
Cycle 1 time: 845
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1103
Cycle 1 time: 848
clock 4070232 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 93882 | nb_rw_cycle_counter 31293 | nb_inter_pic_trame_counter 93881
Cycle 2 time: 252
Cycle 0 time: 14
RW cycle time: 1114
Cycle 1 time: 755
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1017
Cycle 1 time: 773
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1029
Cycle 1 time: 719
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 985
Cycle 1 time: 677
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 934
Cycle 1 time: 881
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1141
Cycle 1 time: 609
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 878
Cycle 1 time: 775
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1038
Cycle 1 time: 671
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 937
Cycle 1 time: 865
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 681
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 937
Cycle 1 time: 697
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 959
Cycle 1 time: 882
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1135
Cycle 1 time: 747
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1014
Cycle 1 time: 698
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 960
Cycle 1 time: 824
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1072
Cycle 1 time: 705
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 963
Cycle 1 time: 772
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1026
Cycle 1 time: 851
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1114
Cycle 1 time: 858
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1117
clock 4072239 ms | mcu 0 | user time 681 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 93941 | nb_rw_cycle_counter 31313 | nb_inter_pic_trame_counter 93940
Cycle 1 time: 688
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 949
Cycle 1 time: 158
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 419
Cycle 1 time: 157
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 420
Cycle 1 time: 147
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 409
Cycle 1 time: 150
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 410
Cycle 1 time: 149
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 402
Cycle 1 time: 157
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 411
Cycle 1 time: 155
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 408
Cycle 1 time: 153
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 410
Cycle 1 time: 154
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 410
Cycle 1 time: 154
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 411
Cycle 1 time: 152
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 408
Cycle 1 time: 149
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 411
Cycle 1 time: 153
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 407
Cycle 1 time: 154
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 411
Cycle 1 time: 153
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 412
Cycle 1 time: 150
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 406
Cycle 1 time: 155
Cycle 2 time: 276
Cycle 0 time: 16
RW cycle time: 447
Cycle 1 time: 121
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 380
Cycle 1 time: 156
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 416
Cycle 1 time: 163
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 421
Cycle 1 time: 156
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 416
Cycle 1 time: 158
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 408
Cycle 1 time: 155
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 411
Cycle 1 time: 162
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 421
Cycle 1 time: 156
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 415
Cycle 1 time: 147
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 403
Cycle 1 time: 155
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 408
Cycle 1 time: 159
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 411
Cycle 1 time: 157
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 411
Cycle 1 time: 153
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 406
Cycle 1 time: 166
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 419
Cycle 1 time: 148
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 407
Cycle 1 time: 150
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 404
Cycle 1 time: 156
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 409
Cycle 1 time: 152
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 412
Cycle 1 time: 815
Cycle 2 time: 258
Cycle 0 time: 16
RW cycle time: 1089
Cycle 1 time: 689
Cycle 2 time: 224
Cycle 0 time: 16
RW cycle time: 929
Cycle 1 time: 943
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1199
Cycle 1 time: 662
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 915
Cycle 1 time: 820
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1070
clock 4074318 ms | mcu 0 | user time 934 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 94064 | nb_rw_cycle_counter 31354 | nb_inter_pic_trame_counter 94063
Cycle 1 time: 941
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1189
Cycle 1 time: 865
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 746
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1000
Cycle 1 time: 677
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 930
Cycle 1 time: 634
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 887
Cycle 1 time: 869
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1125
Cycle 1 time: 797
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 904
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1159
Cycle 1 time: 997
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1247
Cycle 1 time: 763
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1018
Cycle 1 time: 825
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1089
Cycle 1 time: 868
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 946
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 1208
Cycle 1 time: 773
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1032
Cycle 1 time: 757
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1008
Cycle 1 time: 922
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1178
Cycle 1 time: 1005
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1259
Cycle 1 time: 583
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 839
Cycle 1 time: 792
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1049
clock 4076353 ms | mcu 0 | user time 770 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 94121 | nb_rw_cycle_counter 31373 | nb_inter_pic_trame_counter 94120
Cycle 1 time: 776
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1034
Cycle 1 time: 838
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1092
Cycle 1 time: 930
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1190
Cycle 1 time: 851
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 649
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 905
Cycle 1 time: 871
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 751
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1008
Cycle 1 time: 901
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1160
Cycle 1 time: 1016
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1281
Cycle 1 time: 798
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1061
Cycle 1 time: 855
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 728
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 985
Cycle 1 time: 792
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1051
Cycle 1 time: 784
Cycle 2 time: 255
Cycle 0 time: 20
RW cycle time: 1059
Cycle 1 time: 771
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1038
Cycle 1 time: 626
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 887
Cycle 1 time: 846
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1109
Cycle 1 time: 920
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1184
Cycle 1 time: 714
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 968
clock 4078378 ms | mcu 0 | user time 667 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 94178 | nb_rw_cycle_counter 31392 | nb_inter_pic_trame_counter 94177
Cycle 1 time: 673
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 927
Cycle 1 time: 880
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1135
Cycle 1 time: 718
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 975
Cycle 1 time: 805
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1067
Cycle 1 time: 657
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 920
Cycle 1 time: 597
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 859
Cycle 1 time: 633
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 894
Cycle 1 time: 984
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1250
Cycle 1 time: 750
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1018
Cycle 1 time: 854
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 647
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 911
Cycle 1 time: 986
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1253
Cycle 1 time: 796
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1058
Cycle 1 time: 890
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1159
Cycle 1 time: 941
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1202
Cycle 1 time: 692
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 948
Cycle 1 time: 940
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1200
Cycle 1 time: 717
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 981
Cycle 1 time: 923
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1187
clock 4080417 ms | mcu 0 | user time 1006 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 94235 | nb_rw_cycle_counter 31411 | nb_inter_pic_trame_counter 94234
Cycle 1 time: 1012
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1265
Cycle 1 time: 898
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1157
Cycle 1 time: 863
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1125
Cycle 1 time: 889
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1155
Cycle 1 time: 871
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1138
Cycle 1 time: 1001
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1262
Cycle 1 time: 950
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1217
Cycle 1 time: 640
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 902
Cycle 1 time: 794
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1055
Cycle 1 time: 781
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1040
Cycle 1 time: 936
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1205
Cycle 1 time: 806
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1068
Cycle 1 time: 834
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1088
Cycle 1 time: 623
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 887
Cycle 1 time: 874
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1138
Cycle 1 time: 873
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1136
Cycle 1 time: 825
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1091
Cycle 1 time: 909
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1170
clock 4082423 ms | mcu 0 | user time 960 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 94289 | nb_rw_cycle_counter 31429 | nb_inter_pic_trame_counter 94288
Cycle 1 time: 966
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1218
Cycle 1 time: 747
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1002
Cycle 1 time: 742
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1002
Cycle 1 time: 888
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1144
Cycle 1 time: 877
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1131
Cycle 1 time: 803
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1061
Cycle 1 time: 522
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 775
Cycle 1 time: 745
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1001
Cycle 1 time: 878
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1136
Cycle 1 time: 894
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1151
Cycle 1 time: 883
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1140
Cycle 1 time: 918
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1176
Cycle 1 time: 800
Cycle 2 time: 258
Cycle 0 time: 15
RW cycle time: 1073
Cycle 1 time: 580
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 836
Cycle 1 time: 606
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 856
Cycle 1 time: 824
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1076
Cycle 1 time: 775
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1028
Cycle 1 time: 768
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1025
Cycle 1 time: 599
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 855
Cycle 1 time: 602
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 866
clock 4084447 ms | mcu 0 | user time 647 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 94349 | nb_rw_cycle_counter 31449 | nb_inter_pic_trame_counter 94348
Cycle 1 time: 653
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 906
Cycle 1 time: 671
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 931
Cycle 1 time: 753
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1021
Cycle 1 time: 778
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1031
Cycle 1 time: 907
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1165
Cycle 1 time: 696
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 965
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1227
Cycle 1 time: 938
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 1210
Cycle 1 time: 788
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1045
Cycle 1 time: 955
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1212
Cycle 1 time: 775
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1034
Cycle 1 time: 889
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1149
Cycle 1 time: 749
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1001
Cycle 1 time: 904
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1156
Cycle 1 time: 831
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1082
Cycle 1 time: 875
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1138
Cycle 1 time: 765
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 849
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 796
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1057
clock 4086495 ms | mcu 0 | user time 689 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 94406 | nb_rw_cycle_counter 31468 | nb_inter_pic_trame_counter 94405
Cycle 1 time: 695
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 947
Cycle 1 time: 857
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 609
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 870
Cycle 1 time: 879
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1140
Cycle 1 time: 613
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 875
Cycle 1 time: 707
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 704
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 962
Cycle 1 time: 827
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 749
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1011
Cycle 1 time: 736
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 992
Cycle 1 time: 634
Cycle 2 time: 277
Cycle 0 time: 22
RW cycle time: 933
Cycle 1 time: 800
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 807
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1075
Cycle 1 time: 906
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1163
Cycle 1 time: 733
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 990
Cycle 1 time: 984
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1246
Cycle 1 time: 1066
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1326
Cycle 1 time: 1124
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1383
Cycle 1 time: 748
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1013
clock 4088523 ms | mcu 0 | user time 842 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 94463 | nb_rw_cycle_counter 31487 | nb_inter_pic_trame_counter 94462
Cycle 1 time: 849
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1103
Cycle 1 time: 564
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 823
Cycle 1 time: 681
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 937
Cycle 1 time: 969
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1222
Cycle 1 time: 866
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1127
Cycle 1 time: 906
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1165
Cycle 1 time: 676
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 933
Cycle 1 time: 760
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1017
Cycle 1 time: 1043
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1302
Cycle 1 time: 643
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 903
Cycle 1 time: 673
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 929
Cycle 1 time: 780
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1035
Cycle 1 time: 894
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1151
Cycle 1 time: 964
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1219
Cycle 1 time: 1019
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1277
Cycle 1 time: 968
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1225
Cycle 1 time: 860
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 706
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 961
Cycle 1 time: 859
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1114
clock 4090591 ms | mcu 0 | user time 957 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 94520 | nb_rw_cycle_counter 31506 | nb_inter_pic_trame_counter 94519
Cycle 1 time: 964
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1216
Cycle 1 time: 706
Cycle 2 time: 229
Cycle 0 time: 15
RW cycle time: 950
Cycle 1 time: 947
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1202
Cycle 1 time: 853
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 977
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1234
Cycle 1 time: 924
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 718
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 975
Cycle 1 time: 765
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1017
Cycle 1 time: 923
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 1035
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1283
Cycle 1 time: 823
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1080
Cycle 1 time: 925
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1184
Cycle 1 time: 951
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1203
Cycle 1 time: 752
Cycle 2 time: 252
Cycle 0 time: 23
RW cycle time: 1027
Cycle 1 time: 717
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 975
Cycle 1 time: 872
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1125
Cycle 1 time: 945
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1202
Cycle 1 time: 913
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1171
clock 4092609 ms | mcu 0 | user time 831 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 94574 | nb_rw_cycle_counter 31524 | nb_inter_pic_trame_counter 94573
Cycle 1 time: 837
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1089
Cycle 1 time: 824
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1084
Cycle 1 time: 748
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1010
Cycle 1 time: 986
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1249
Cycle 1 time: 1034
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1293
Cycle 1 time: 754
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1007
Cycle 1 time: 609
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 875
Cycle 1 time: 769
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1028
Cycle 1 time: 998
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1259
Cycle 1 time: 1008
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1268
Cycle 1 time: 814
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1064
Cycle 1 time: 1038
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1299
Cycle 1 time: 901
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1161
Cycle 1 time: 998
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1255
Cycle 1 time: 853
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1115
Cycle 1 time: 908
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 856
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1108
Cycle 1 time: 990
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1240
clock 4094662 ms | mcu 0 | user time 791 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 94628 | nb_rw_cycle_counter 31542 | nb_inter_pic_trame_counter 94627
Cycle 1 time: 797
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 943
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1197
Cycle 1 time: 1040
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1301
Cycle 1 time: 1090
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1346
Cycle 1 time: 841
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1098
Cycle 1 time: 579
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 833
Cycle 1 time: 655
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 925
Cycle 1 time: 995
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1263
Cycle 1 time: 533
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 795
Cycle 1 time: 853
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1117
Cycle 1 time: 813
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1076
Cycle 1 time: 782
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1050
Cycle 1 time: 898
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1166
Cycle 1 time: 624
Cycle 2 time: 342
Cycle 0 time: 25
RW cycle time: 991
Cycle 1 time: 650
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 904
Cycle 1 time: 408
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 669
Cycle 1 time: 933
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1187
Cycle 1 time: 945
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1201
Cycle 1 time: 879
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1126
clock 4096694 ms | mcu 0 | user time 820 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 94685 | nb_rw_cycle_counter 31561 | nb_inter_pic_trame_counter 94684
Cycle 1 time: 826
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1076
Cycle 1 time: 1031
Cycle 2 time: 333
Cycle 0 time: 15
RW cycle time: 1379
Cycle 1 time: 762
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1011
Cycle 1 time: 693
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 950
Cycle 1 time: 879
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1131
Cycle 1 time: 961
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1216
Cycle 1 time: 945
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1197
Cycle 1 time: 919
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1171
Cycle 1 time: 911
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 920
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1174
Cycle 1 time: 1081
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1341
Cycle 1 time: 937
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1192
Cycle 1 time: 772
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1025
Cycle 1 time: 537
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 785
Cycle 1 time: 1009
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1258
Cycle 1 time: 803
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 913
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 924
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1179
clock 4098745 ms | mcu 0 | user time 849 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 94739 | nb_rw_cycle_counter 31579 | nb_inter_pic_trame_counter 94738
Cycle 1 time: 855
Cycle 2 time: 229
Cycle 0 time: 18
RW cycle time: 1102
Cycle 1 time: 917
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1164
Cycle 1 time: 941
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 888
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1138
Cycle 1 time: 865
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 1027
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1282
Cycle 1 time: 872
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1128
Cycle 1 time: 895
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1145
Cycle 1 time: 828
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1080
Cycle 1 time: 955
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1205
Cycle 1 time: 904
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1160
Cycle 1 time: 839
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 756
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1008
Cycle 1 time: 971
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1220
Cycle 1 time: 761
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1019
Cycle 1 time: 851
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 1037
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1292
Cycle 1 time: 881
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1140
clock 4100816 ms | mcu 0 | user time 962 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 94793 | nb_rw_cycle_counter 31597 | nb_inter_pic_trame_counter 94792
Cycle 1 time: 968
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1226
Cycle 1 time: 867
Cycle 2 time: 227
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 854
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 636
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 892
Cycle 1 time: 838
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1089
Cycle 1 time: 898
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1151
Cycle 1 time: 908
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1156
Cycle 1 time: 932
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1195
Cycle 1 time: 917
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1174
Cycle 1 time: 855
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 813
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1067
Cycle 1 time: 856
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 809
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 799
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1054
Cycle 1 time: 981
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1236
Cycle 1 time: 933
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1186
Cycle 1 time: 770
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1018
Cycle 1 time: 734
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 992
Cycle 1 time: 652
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 909
clock 4102891 ms | mcu 0 | user time 855 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 94850 | nb_rw_cycle_counter 31616 | nb_inter_pic_trame_counter 94849
Cycle 1 time: 861
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 709
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 967
Cycle 1 time: 978
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1235
Cycle 1 time: 739
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 992
Cycle 1 time: 869
Cycle 2 time: 225
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 870
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1126
Cycle 1 time: 749
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1000
Cycle 1 time: 971
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1232
Cycle 1 time: 922
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 898
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1153
Cycle 1 time: 1016
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1284
Cycle 1 time: 715
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 968
Cycle 1 time: 588
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 839
Cycle 1 time: 920
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 975
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 855
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 806
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 749
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1000
Cycle 1 time: 612
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 872
clock 4104934 ms | mcu 0 | user time 649 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 94907 | nb_rw_cycle_counter 31635 | nb_inter_pic_trame_counter 94906
Cycle 1 time: 655
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 909
Cycle 1 time: 835
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1085
Cycle 1 time: 832
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1090
Cycle 1 time: 788
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 864
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 579
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 838
Cycle 1 time: 788
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 915
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 954
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1208
Cycle 1 time: 969
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1219
Cycle 1 time: 809
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 804
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 889
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1141
Cycle 1 time: 944
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1200
Cycle 1 time: 824
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1085
Cycle 1 time: 938
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 937
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1189
Cycle 1 time: 965
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1220
clock 4106950 ms | mcu 0 | user time 940 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 94961 | nb_rw_cycle_counter 31653 | nb_inter_pic_trame_counter 94960
Cycle 1 time: 946
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1202
Cycle 1 time: 711
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 965
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1218
Cycle 1 time: 784
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 932
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1186
Cycle 1 time: 937
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1191
Cycle 1 time: 705
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 959
Cycle 1 time: 908
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1161
Cycle 1 time: 678
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 926
Cycle 1 time: 983
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1241
Cycle 1 time: 1019
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1276
Cycle 1 time: 713
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 961
Cycle 1 time: 971
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1227
Cycle 1 time: 759
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 822
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1078
Cycle 1 time: 649
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 898
Cycle 1 time: 845
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 700
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 949
Cycle 1 time: 761
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1010
clock 4108992 ms | mcu 0 | user time 768 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 95018 | nb_rw_cycle_counter 31672 | nb_inter_pic_trame_counter 95017
Cycle 1 time: 774
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1020
Cycle 1 time: 934
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1186
Cycle 1 time: 870
Cycle 2 time: 225
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 932
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1192
Cycle 1 time: 844
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1092
Cycle 1 time: 857
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 919
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 955
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1209
Cycle 1 time: 810
Cycle 2 time: 230
Cycle 0 time: 15
RW cycle time: 1055
Cycle 1 time: 860
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1110
Cycle 1 time: 870
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 907
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 625
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 881
Cycle 1 time: 987
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1237
Cycle 1 time: 859
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1112
Cycle 1 time: 1021
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1277
Cycle 1 time: 918
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 855
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1108
clock 4111039 ms | mcu 0 | user time 916 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 95072 | nb_rw_cycle_counter 31690 | nb_inter_pic_trame_counter 95071
Cycle 1 time: 922
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 906
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1159
Cycle 1 time: 864
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 879
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1126
Cycle 1 time: 987
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1251
Cycle 1 time: 690
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 951
Cycle 1 time: 588
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 847
Cycle 1 time: 556
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 810
Cycle 1 time: 986
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 843
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1103
Cycle 1 time: 849
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1103
Cycle 1 time: 968
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1220
Cycle 1 time: 652
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 917
Cycle 1 time: 759
Cycle 2 time: 257
Cycle 0 time: 19
RW cycle time: 1035
Cycle 1 time: 793
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 650
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 913
Cycle 1 time: 791
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1045
Cycle 1 time: 814
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 1005
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1258
clock 4113072 ms | mcu 0 | user time 866 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 95129 | nb_rw_cycle_counter 31709 | nb_inter_pic_trame_counter 95128
Cycle 1 time: 872
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 935
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1188
Cycle 1 time: 989
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1242
Cycle 1 time: 979
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1234
Cycle 1 time: 974
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1231
Cycle 1 time: 928
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1183
Cycle 1 time: 834
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1087
Cycle 1 time: 974
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1229
Cycle 1 time: 911
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1166
Cycle 1 time: 1029
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1279
Cycle 1 time: 869
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1120
Cycle 1 time: 997
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1249
Cycle 1 time: 758
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1009
Cycle 1 time: 855
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 859
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 961
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1214
Cycle 1 time: 874
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1124
Cycle 1 time: 896
clock 4115088 ms | mcu 0 | user time 237 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 95181 | nb_rw_cycle_counter 31726 | nb_inter_pic_trame_counter 95180
Cycle 2 time: 244
Cycle 0 time: 14
RW cycle time: 1154
Cycle 1 time: 816
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 965
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1221
Cycle 1 time: 848
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1099
Cycle 1 time: 980
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1229
Cycle 1 time: 688
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 947
Cycle 1 time: 857
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1110
Cycle 1 time: 918
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 932
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1188
Cycle 1 time: 648
Cycle 2 time: 238
Cycle 0 time: 21
RW cycle time: 907
Cycle 1 time: 707
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 953
Cycle 1 time: 812
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 940
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1201
Cycle 1 time: 873
Cycle 2 time: 223
Cycle 0 time: 15
RW cycle time: 1111
Cycle 1 time: 942
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1197
Cycle 1 time: 792
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1046
Cycle 1 time: 902
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1157
Cycle 1 time: 870
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 717
Cycle 2 time: 223
Cycle 0 time: 16
RW cycle time: 956
clock 4117138 ms | mcu 0 | user time 733 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 95237 | nb_rw_cycle_counter 31745 | nb_inter_pic_trame_counter 95236
Cycle 1 time: 739
Cycle 2 time: 228
Cycle 0 time: 15
RW cycle time: 982
Cycle 1 time: 690
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 943
Cycle 1 time: 867
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 711
Cycle 2 time: 227
Cycle 0 time: 15
RW cycle time: 953
Cycle 1 time: 866
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 1074
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1328
Cycle 1 time: 633
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 890
Cycle 1 time: 863
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 755
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1008
Cycle 1 time: 622
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 871
Cycle 1 time: 781
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 849
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 706
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 964
Cycle 1 time: 748
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 914
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 652
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 907
Cycle 1 time: 578
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 830
Cycle 1 time: 954
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1207
Cycle 1 time: 856
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 972
clock 4119151 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 95295 | nb_rw_cycle_counter 31764 | nb_inter_pic_trame_counter 95294
Cycle 2 time: 247
Cycle 0 time: 14
RW cycle time: 1233
Cycle 1 time: 766
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1024
Cycle 1 time: 883
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1137
Cycle 1 time: 849
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1099
Cycle 1 time: 910
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 948
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1201
Cycle 1 time: 1065
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1315
Cycle 1 time: 970
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1220
Cycle 1 time: 929
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1188
Cycle 1 time: 867
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 688
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 938
Cycle 1 time: 872
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 885
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1143
Cycle 1 time: 900
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1152
Cycle 1 time: 867
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 982
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1232
Cycle 1 time: 962
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1220
Cycle 1 time: 873
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1128
clock 4121197 ms | mcu 0 | user time 943 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 95348 | nb_rw_cycle_counter 31782 | nb_inter_pic_trame_counter 95347
Cycle 1 time: 949
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1197
Cycle 1 time: 626
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 883
Cycle 1 time: 930
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1191
Cycle 1 time: 885
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1137
Cycle 1 time: 705
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 537
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 793
Cycle 1 time: 700
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 952
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1210
Cycle 1 time: 802
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 1074
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1331
Cycle 1 time: 873
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1129
Cycle 1 time: 817
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 828
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1085
Cycle 1 time: 855
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 795
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1047
Cycle 1 time: 660
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 909
Cycle 1 time: 888
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1139
Cycle 1 time: 928
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 974
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1227
clock 4123242 ms | mcu 0 | user time 788 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 95405 | nb_rw_cycle_counter 31801 | nb_inter_pic_trame_counter 95404
Cycle 1 time: 794
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1040
Cycle 1 time: 937
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1189
Cycle 1 time: 932
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1190
Cycle 1 time: 873
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1129
Cycle 1 time: 848
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 850
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 916
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 802
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1060
Cycle 1 time: 795
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1052
Cycle 1 time: 992
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1246
Cycle 1 time: 943
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1200
Cycle 1 time: 778
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1037
Cycle 1 time: 823
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1078
Cycle 1 time: 736
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 990
Cycle 1 time: 808
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1073
Cycle 1 time: 854
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 510
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 768
Cycle 1 time: 847
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1115
Cycle 1 time: 851
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1103
clock 4125332 ms | mcu 0 | user time 916 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 95462 | nb_rw_cycle_counter 31820 | nb_inter_pic_trame_counter 95461
Cycle 1 time: 922
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 1071
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1324
Cycle 1 time: 834
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1091
Cycle 1 time: 811
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1065
Cycle 1 time: 871
Cycle 2 time: 224
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 922
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 924
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1184
Cycle 1 time: 842
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 969
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 1000
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1255
Cycle 1 time: 920
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1173
Cycle 1 time: 928
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1183
Cycle 1 time: 854
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1110
Cycle 1 time: 970
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1226
Cycle 1 time: 686
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 943
Cycle 1 time: 748
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1002
Cycle 1 time: 757
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1013
Cycle 1 time: 853
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1108
clock 4127375 ms | mcu 0 | user time 884 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 95516 | nb_rw_cycle_counter 31838 | nb_inter_pic_trame_counter 95515
Cycle 1 time: 890
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1139
Cycle 1 time: 766
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1018
Cycle 1 time: 951
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1203
Cycle 1 time: 807
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1067
Cycle 1 time: 973
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1226
Cycle 1 time: 789
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1040
Cycle 1 time: 889
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1144
Cycle 1 time: 787
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1043
Cycle 1 time: 800
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 903
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 819
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1073
Cycle 1 time: 885
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1145
Cycle 1 time: 788
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1042
Cycle 1 time: 665
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 923
Cycle 1 time: 1001
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1259
Cycle 1 time: 1019
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1274
Cycle 1 time: 742
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 999
Cycle 1 time: 818
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1078
Cycle 1 time: 774
clock 4129378 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 95571 | nb_rw_cycle_counter 31856 | nb_inter_pic_trame_counter 95570
Cycle 2 time: 247
Cycle 0 time: 14
RW cycle time: 1035
Cycle 1 time: 794
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 763
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1022
Cycle 1 time: 819
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1075
Cycle 1 time: 767
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1022
Cycle 1 time: 903
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1156
Cycle 1 time: 905
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 935
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1195
Cycle 1 time: 622
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 872
Cycle 1 time: 802
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1060
Cycle 1 time: 1003
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1258
Cycle 1 time: 762
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1016
Cycle 1 time: 752
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1005
Cycle 1 time: 741
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 996
Cycle 1 time: 802
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1054
Cycle 1 time: 812
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 821
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1076
Cycle 1 time: 888
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 1059
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1313
clock 4131433 ms | mcu 0 | user time 989 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 95627 | nb_rw_cycle_counter 31875 | nb_inter_pic_trame_counter 95626
Cycle 1 time: 995
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1245
Cycle 1 time: 999
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1255
Cycle 1 time: 708
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 959
Cycle 1 time: 641
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 894
Cycle 1 time: 708
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 959
Cycle 1 time: 843
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1093
Cycle 1 time: 866
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 1000
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1262
Cycle 1 time: 962
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1215
Cycle 1 time: 741
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 995
Cycle 1 time: 1041
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1300
Cycle 1 time: 843
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1100
Cycle 1 time: 770
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1023
Cycle 1 time: 774
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1024
Cycle 1 time: 822
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1078
Cycle 1 time: 936
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1193
Cycle 1 time: 925
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1182
Cycle 1 time: 982
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1232
Cycle 1 time: 691
clock 4133439 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 95682 | nb_rw_cycle_counter 31893 | nb_inter_pic_trame_counter 95681
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 952
Cycle 1 time: 851
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1103
Cycle 1 time: 773
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1024
Cycle 1 time: 612
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 868
Cycle 1 time: 795
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1051
Cycle 1 time: 835
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1088
Cycle 1 time: 883
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1136
Cycle 1 time: 902
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1160
Cycle 1 time: 635
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 888
Cycle 1 time: 871
Cycle 2 time: 224
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 773
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1026
Cycle 1 time: 944
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1203
Cycle 1 time: 773
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1025
Cycle 1 time: 662
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 923
Cycle 1 time: 655
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 909
Cycle 1 time: 772
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1023
Cycle 1 time: 702
Cycle 2 time: 237
Cycle 0 time: 21
RW cycle time: 960
Cycle 1 time: 880
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1135
Cycle 1 time: 688
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 941
Cycle 1 time: 933
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1188
clock 4135508 ms | mcu 0 | user time 903 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 95741 | nb_rw_cycle_counter 31913 | nb_inter_pic_trame_counter 95740
Cycle 1 time: 909
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 997
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1253
Cycle 1 time: 791
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 976
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 926
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1182
Cycle 1 time: 829
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1084
Cycle 1 time: 836
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1089
Cycle 1 time: 986
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1238
Cycle 1 time: 960
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1212
Cycle 1 time: 882
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1136
Cycle 1 time: 808
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1062
Cycle 1 time: 942
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1195
Cycle 1 time: 858
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 909
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1164
Cycle 1 time: 916
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1171
Cycle 1 time: 823
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1080
Cycle 1 time: 825
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1087
Cycle 1 time: 854
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1116
clock 4137543 ms | mcu 0 | user time 641 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 95795 | nb_rw_cycle_counter 31931 | nb_inter_pic_trame_counter 95794
Cycle 1 time: 647
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 896
Cycle 1 time: 984
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 930
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 648
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 897
Cycle 1 time: 849
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1103
Cycle 1 time: 598
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 855
Cycle 1 time: 665
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 919
Cycle 1 time: 956
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1212
Cycle 1 time: 768
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1026
Cycle 1 time: 803
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 913
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 902
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1163
Cycle 1 time: 752
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1004
Cycle 1 time: 802
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1055
Cycle 1 time: 861
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 744
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1000
Cycle 1 time: 1004
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1262
Cycle 1 time: 1031
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1283
Cycle 1 time: 589
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 850
clock 4139590 ms | mcu 0 | user time 826 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 95852 | nb_rw_cycle_counter 31950 | nb_inter_pic_trame_counter 95851
Cycle 1 time: 832
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1080
Cycle 1 time: 817
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 967
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1219
Cycle 1 time: 748
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 999
Cycle 1 time: 984
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1239
Cycle 1 time: 1035
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1287
Cycle 1 time: 709
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 955
Cycle 1 time: 710
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 964
Cycle 1 time: 809
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1063
Cycle 1 time: 928
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1183
Cycle 1 time: 903
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1161
Cycle 1 time: 1078
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1339
Cycle 1 time: 654
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 906
Cycle 1 time: 783
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 794
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1046
Cycle 1 time: 757
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1014
Cycle 1 time: 1019
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1273
Cycle 1 time: 981
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1233
clock 4141603 ms | mcu 0 | user time 888 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 95906 | nb_rw_cycle_counter 31968 | nb_inter_pic_trame_counter 95905
Cycle 1 time: 894
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1147
Cycle 1 time: 846
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 525
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 780
Cycle 1 time: 921
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 964
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1226
Cycle 1 time: 779
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1035
Cycle 1 time: 1054
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1309
Cycle 1 time: 703
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 956
Cycle 1 time: 494
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 745
Cycle 1 time: 735
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 990
Cycle 1 time: 669
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 924
Cycle 1 time: 789
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1050
Cycle 1 time: 948
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1202
Cycle 1 time: 848
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1109
Cycle 1 time: 585
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 852
Cycle 1 time: 778
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 911
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 907
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 805
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1060
Cycle 1 time: 746
clock 4143615 ms | mcu 0 | user time 235 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 95964 | nb_rw_cycle_counter 31987 | nb_inter_pic_trame_counter 95963
Cycle 2 time: 242
Cycle 0 time: 14
RW cycle time: 1002
Cycle 1 time: 795
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 747
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1007
Cycle 1 time: 968
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1220
Cycle 1 time: 807
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1059
Cycle 1 time: 930
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1183
Cycle 1 time: 1016
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1269
Cycle 1 time: 913
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1167
Cycle 1 time: 880
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1135
Cycle 1 time: 991
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1247
Cycle 1 time: 865
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 690
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 948
Cycle 1 time: 732
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 986
Cycle 1 time: 967
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1227
Cycle 1 time: 865
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 888
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1139
Cycle 1 time: 969
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1224
Cycle 1 time: 969
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1223
clock 4145636 ms | mcu 0 | user time 860 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 96017 | nb_rw_cycle_counter 32005 | nb_inter_pic_trame_counter 96016
Cycle 1 time: 866
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 803
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1052
Cycle 1 time: 1002
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1255
Cycle 1 time: 919
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 935
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1184
Cycle 1 time: 860
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1116
Cycle 1 time: 914
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 984
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1240
Cycle 1 time: 975
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1232
Cycle 1 time: 877
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1129
Cycle 1 time: 1035
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1297
Cycle 1 time: 969
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1220
Cycle 1 time: 1029
Cycle 2 time: 226
Cycle 0 time: 15
RW cycle time: 1270
Cycle 1 time: 943
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1203
Cycle 1 time: 873
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1121
Cycle 1 time: 1032
Cycle 2 time: 226
Cycle 0 time: 15
RW cycle time: 1273
Cycle 1 time: 772
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1026
Cycle 1 time: 682
clock 4147650 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 96069 | nb_rw_cycle_counter 32022 | nb_inter_pic_trame_counter 96068
Cycle 2 time: 247
Cycle 0 time: 14
RW cycle time: 943
Cycle 1 time: 911
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1163
Cycle 1 time: 936
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 929
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1189
Cycle 1 time: 980
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1238
Cycle 1 time: 1068
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1328
Cycle 1 time: 931
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1185
Cycle 1 time: 614
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 866
Cycle 1 time: 868
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1121
Cycle 1 time: 983
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1238
Cycle 1 time: 784
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1040
Cycle 1 time: 1021
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1277
Cycle 1 time: 962
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1223
Cycle 1 time: 854
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 1021
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1276
Cycle 1 time: 946
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1202
Cycle 1 time: 801
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1060
Cycle 1 time: 841
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1095
clock 4149714 ms | mcu 0 | user time 820 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 96122 | nb_rw_cycle_counter 32040 | nb_inter_pic_trame_counter 96121
Cycle 1 time: 826
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1081
Cycle 1 time: 734
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 993
Cycle 1 time: 675
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 928
Cycle 1 time: 876
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1135
Cycle 1 time: 910
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 774
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1034
Cycle 1 time: 766
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1022
Cycle 1 time: 847
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1107
Cycle 1 time: 848
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 905
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1163
Cycle 1 time: 643
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 904
Cycle 1 time: 1013
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1270
Cycle 1 time: 850
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 684
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 941
Cycle 1 time: 859
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 817
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1071
Cycle 1 time: 836
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1091
Cycle 1 time: 707
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 959
Cycle 1 time: 920
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1177
clock 4151755 ms | mcu 0 | user time 868 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 96179 | nb_rw_cycle_counter 32059 | nb_inter_pic_trame_counter 96178
Cycle 1 time: 874
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 622
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 878
Cycle 1 time: 867
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 623
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 875
Cycle 1 time: 1026
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1280
Cycle 1 time: 769
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1023
Cycle 1 time: 976
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1233
Cycle 1 time: 978
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 871
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 966
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1219
Cycle 1 time: 704
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 957
Cycle 1 time: 911
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 704
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 960
Cycle 1 time: 680
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 934
Cycle 1 time: 888
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1142
Cycle 1 time: 927
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 958
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1212
Cycle 1 time: 753
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1014
Cycle 1 time: 660
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 917
clock 4153824 ms | mcu 0 | user time 971 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 96236 | nb_rw_cycle_counter 32078 | nb_inter_pic_trame_counter 96235
Cycle 1 time: 977
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 856
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 867
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1122
Cycle 1 time: 589
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 843
Cycle 1 time: 839
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1095
Cycle 1 time: 1111
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1366
Cycle 1 time: 922
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 703
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 742
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 908
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1161
Cycle 1 time: 855
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 827
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1083
Cycle 1 time: 783
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 988
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1242
Cycle 1 time: 907
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 943
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1198
Cycle 1 time: 862
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 676
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 934
Cycle 1 time: 817
clock 4155827 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 96291 | nb_rw_cycle_counter 32096 | nb_inter_pic_trame_counter 96290
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 1077
Cycle 1 time: 806
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 907
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 859
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1112
Cycle 1 time: 962
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1216
Cycle 1 time: 985
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1238
Cycle 1 time: 884
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1134
Cycle 1 time: 909
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1161
Cycle 1 time: 935
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1187
Cycle 1 time: 984
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1239
Cycle 1 time: 959
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1212
Cycle 1 time: 959
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1219
Cycle 1 time: 951
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1203
Cycle 1 time: 986
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1239
Cycle 1 time: 993
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1243
Cycle 1 time: 824
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1073
Cycle 1 time: 987
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1245
Cycle 1 time: 901
clock 4157836 ms | mcu 0 | user time 237 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 96342 | nb_rw_cycle_counter 32113 | nb_inter_pic_trame_counter 96341
Cycle 2 time: 244
Cycle 0 time: 14
RW cycle time: 1159
Cycle 1 time: 917
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 929
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1192
Cycle 1 time: 956
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1216
Cycle 1 time: 1102
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1365
Cycle 1 time: 857
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 737
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 995
Cycle 1 time: 1032
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1290
Cycle 1 time: 721
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 976
Cycle 1 time: 929
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 880
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1127
Cycle 1 time: 884
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1137
Cycle 1 time: 749
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1003
Cycle 1 time: 1014
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1268
Cycle 1 time: 866
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 797
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 961
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1215
Cycle 1 time: 775
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1035
clock 4159884 ms | mcu 0 | user time 989 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 96395 | nb_rw_cycle_counter 32131 | nb_inter_pic_trame_counter 96394
Cycle 1 time: 995
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1246
Cycle 1 time: 976
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1226
Cycle 1 time: 1052
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1307
Cycle 1 time: 720
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 975
Cycle 1 time: 936
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1194
Cycle 1 time: 400
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 653
Cycle 1 time: 1019
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1275
Cycle 1 time: 765
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1022
Cycle 1 time: 689
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 948
Cycle 1 time: 546
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 798
Cycle 1 time: 850
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1097
Cycle 1 time: 765
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1018
Cycle 1 time: 870
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1123
Cycle 1 time: 975
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1225
Cycle 1 time: 950
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1199
Cycle 1 time: 793
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1054
Cycle 1 time: 856
Cycle 2 time: 231
Cycle 0 time: 15
RW cycle time: 1102
Cycle 1 time: 918
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1169
Cycle 1 time: 883
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1140
clock 4161957 ms | mcu 0 | user time 949 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 96452 | nb_rw_cycle_counter 32150 | nb_inter_pic_trame_counter 96451
Cycle 1 time: 955
Cycle 2 time: 227
Cycle 0 time: 15
RW cycle time: 1197
Cycle 1 time: 967
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1221
Cycle 1 time: 649
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 897
Cycle 1 time: 672
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 929
Cycle 1 time: 900
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1164
Cycle 1 time: 938
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1195
Cycle 1 time: 1094
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1351
Cycle 1 time: 1069
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1325
Cycle 1 time: 899
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1149
Cycle 1 time: 769
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1016
Cycle 1 time: 537
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 790
Cycle 1 time: 761
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1022
Cycle 1 time: 931
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1186
Cycle 1 time: 770
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1039
Cycle 1 time: 699
Cycle 2 time: 229
Cycle 0 time: 15
RW cycle time: 943
Cycle 1 time: 907
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1162
Cycle 1 time: 1032
Cycle 2 time: 227
Cycle 0 time: 15
RW cycle time: 1274
Cycle 1 time: 849
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 935
clock 4163976 ms | mcu 0 | user time 233 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 96507 | nb_rw_cycle_counter 32168 | nb_inter_pic_trame_counter 96506
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1189
Cycle 1 time: 729
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 984
Cycle 1 time: 862
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 998
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 877
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1126
Cycle 1 time: 939
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1192
Cycle 1 time: 948
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1203
Cycle 1 time: 821
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1078
Cycle 1 time: 1095
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1345
Cycle 1 time: 884
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1139
Cycle 1 time: 690
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 944
Cycle 1 time: 747
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1003
Cycle 1 time: 796
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1049
Cycle 1 time: 864
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1120
Cycle 1 time: 965
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1219
Cycle 1 time: 973
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1227
Cycle 1 time: 826
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1079
Cycle 1 time: 489
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 751
Cycle 1 time: 532
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 786
clock 4166007 ms | mcu 0 | user time 676 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 96563 | nb_rw_cycle_counter 32187 | nb_inter_pic_trame_counter 96562
Cycle 1 time: 682
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 938
Cycle 1 time: 1084
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1340
Cycle 1 time: 1032
Cycle 2 time: 335
Cycle 0 time: 15
RW cycle time: 1382
Cycle 1 time: 852
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 1036
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1284
Cycle 1 time: 975
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1228
Cycle 1 time: 916
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 928
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1183
Cycle 1 time: 880
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1132
Cycle 1 time: 870
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 894
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1152
Cycle 1 time: 983
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1235
Cycle 1 time: 809
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1065
Cycle 1 time: 975
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1237
Cycle 1 time: 936
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1186
Cycle 1 time: 866
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 846
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1098
clock 4168039 ms | mcu 0 | user time 1025 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 96614 | nb_rw_cycle_counter 32204 | nb_inter_pic_trame_counter 96613
Cycle 1 time: 1031
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1280
Cycle 1 time: 889
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1145
Cycle 1 time: 779
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1033
Cycle 1 time: 931
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1183
Cycle 1 time: 893
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1145
Cycle 1 time: 692
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 948
Cycle 1 time: 796
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1050
Cycle 1 time: 919
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1170
Cycle 1 time: 977
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1233
Cycle 1 time: 1011
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1264
Cycle 1 time: 906
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 815
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1074
Cycle 1 time: 950
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1205
Cycle 1 time: 987
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1242
Cycle 1 time: 915
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 911
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1166
Cycle 1 time: 714
Cycle 2 time: 230
Cycle 0 time: 15
RW cycle time: 959
Cycle 1 time: 769
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1020
clock 4170080 ms | mcu 0 | user time 981 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 96668 | nb_rw_cycle_counter 32222 | nb_inter_pic_trame_counter 96667
Cycle 1 time: 987
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1236
Cycle 1 time: 898
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1152
Cycle 1 time: 813
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1067
Cycle 1 time: 983
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1242
Cycle 1 time: 1005
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1257
Cycle 1 time: 877
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1125
Cycle 1 time: 999
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1251
Cycle 1 time: 811
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1059
Cycle 1 time: 863
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 1089
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1340
Cycle 1 time: 584
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 841
Cycle 1 time: 803
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1061
Cycle 1 time: 809
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1064
Cycle 1 time: 898
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1147
Cycle 1 time: 863
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 994
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1249
Cycle 1 time: 818
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1067
Cycle 1 time: 1035
Cycle 2 time: 222
Cycle 0 time: 16
RW cycle time: 1273
clock 4172141 ms | mcu 0 | user time 936 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 96722 | nb_rw_cycle_counter 32240 | nb_inter_pic_trame_counter 96721
Cycle 1 time: 942
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 1184
Cycle 1 time: 812
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 908
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1160
Cycle 1 time: 932
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 880
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1130
Cycle 1 time: 969
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1218
Cycle 1 time: 753
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 999
Cycle 1 time: 708
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 807
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 920
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 1009
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1258
Cycle 1 time: 934
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 903
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1157
Cycle 1 time: 1032
Cycle 2 time: 231
Cycle 0 time: 15
RW cycle time: 1278
Cycle 1 time: 754
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1010
Cycle 1 time: 794
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1052
Cycle 1 time: 808
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 855
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1106
clock 4174147 ms | mcu 0 | user time 746 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 96776 | nb_rw_cycle_counter 32258 | nb_inter_pic_trame_counter 96775
Cycle 1 time: 752
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 999
Cycle 1 time: 983
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1238
Cycle 1 time: 945
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1200
Cycle 1 time: 907
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 816
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1067
Cycle 1 time: 862
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 764
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1017
Cycle 1 time: 848
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1101
Cycle 1 time: 958
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1208
Cycle 1 time: 935
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1188
Cycle 1 time: 673
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 921
Cycle 1 time: 1033
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1278
Cycle 1 time: 916
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 882
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1137
Cycle 1 time: 609
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 863
Cycle 1 time: 877
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1125
Cycle 1 time: 945
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1198
Cycle 1 time: 934
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1194
clock 4176187 ms | mcu 0 | user time 982 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 96830 | nb_rw_cycle_counter 32276 | nb_inter_pic_trame_counter 96829
Cycle 1 time: 988
Cycle 2 time: 230
Cycle 0 time: 15
RW cycle time: 1233
Cycle 1 time: 765
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1019
Cycle 1 time: 875
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 909
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1161
Cycle 1 time: 1001
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1254
Cycle 1 time: 1019
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1271
Cycle 1 time: 884
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1144
Cycle 1 time: 867
Cycle 2 time: 231
Cycle 0 time: 15
RW cycle time: 1113
Cycle 1 time: 871
Cycle 2 time: 233
Cycle 0 time: 21
RW cycle time: 1125
Cycle 1 time: 949
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1204
Cycle 1 time: 770
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1029
Cycle 1 time: 736
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 989
Cycle 1 time: 938
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1195
Cycle 1 time: 950
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1203
Cycle 1 time: 639
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 900
Cycle 1 time: 940
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1195
Cycle 1 time: 965
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1225
Cycle 1 time: 797
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1054
clock 4178219 ms | mcu 0 | user time 870 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 96884 | nb_rw_cycle_counter 32294 | nb_inter_pic_trame_counter 96883
Cycle 1 time: 876
Cycle 2 time: 221
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 796
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1051
Cycle 1 time: 934
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1188
Cycle 1 time: 956
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1217
Cycle 1 time: 868
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1124
Cycle 1 time: 871
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 766
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1023
Cycle 1 time: 852
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1105
Cycle 1 time: 979
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1236
Cycle 1 time: 848
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 966
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1222
Cycle 1 time: 940
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1200
Cycle 1 time: 940
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1194
Cycle 1 time: 789
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1043
Cycle 1 time: 930
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1185
Cycle 1 time: 984
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1242
Cycle 1 time: 954
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1211
Cycle 1 time: 916
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1175
clock 4180289 ms | mcu 0 | user time 826 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 96938 | nb_rw_cycle_counter 32312 | nb_inter_pic_trame_counter 96937
Cycle 1 time: 832
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1082
Cycle 1 time: 925
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 750
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1003
Cycle 1 time: 962
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1214
Cycle 1 time: 782
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1034
Cycle 1 time: 993
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1254
Cycle 1 time: 872
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1127
Cycle 1 time: 826
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1081
Cycle 1 time: 966
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1224
Cycle 1 time: 923
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1182
Cycle 1 time: 842
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 788
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 980
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1234
Cycle 1 time: 820
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1078
Cycle 1 time: 764
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1017
Cycle 1 time: 823
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1079
Cycle 1 time: 891
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1153
Cycle 1 time: 784
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1042
clock 4182300 ms | mcu 0 | user time 803 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 96992 | nb_rw_cycle_counter 32330 | nb_inter_pic_trame_counter 96991
Cycle 1 time: 809
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1064
Cycle 1 time: 597
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 854
Cycle 1 time: 776
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 968
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1224
Cycle 1 time: 804
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1061
Cycle 1 time: 921
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 1013
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1267
Cycle 1 time: 930
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1187
Cycle 1 time: 832
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1088
Cycle 1 time: 924
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1182
Cycle 1 time: 909
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1163
Cycle 1 time: 887
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1149
Cycle 1 time: 768
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1026
Cycle 1 time: 846
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1100
Cycle 1 time: 804
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1060
Cycle 1 time: 910
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 1174
Cycle 1 time: 880
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1131
Cycle 1 time: 815
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1071
clock 4184311 ms | mcu 0 | user time 901 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 97046 | nb_rw_cycle_counter 32348 | nb_inter_pic_trame_counter 97045
Cycle 1 time: 907
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1157
Cycle 1 time: 880
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1138
Cycle 1 time: 711
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 959
Cycle 1 time: 948
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1198
Cycle 1 time: 752
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1006
Cycle 1 time: 968
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1224
Cycle 1 time: 832
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1085
Cycle 1 time: 807
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 914
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 1023
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1276
Cycle 1 time: 919
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 969
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1222
Cycle 1 time: 984
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1240
Cycle 1 time: 887
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1154
Cycle 1 time: 956
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1212
Cycle 1 time: 909
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1161
Cycle 1 time: 885
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1136
Cycle 1 time: 1019
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1268
clock 4186395 ms | mcu 0 | user time 899 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 97100 | nb_rw_cycle_counter 32366 | nb_inter_pic_trame_counter 97099
Cycle 1 time: 905
Cycle 2 time: 227
Cycle 0 time: 17
RW cycle time: 1149
Cycle 1 time: 1078
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1330
Cycle 1 time: 954
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1211
Cycle 1 time: 773
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1031
Cycle 1 time: 888
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 1157
Cycle 1 time: 914
Cycle 2 time: 257
Cycle 0 time: 15
RW cycle time: 1186
Cycle 1 time: 890
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 811
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1062
Cycle 1 time: 871
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 1036
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 1278
Cycle 1 time: 910
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1172
Cycle 1 time: 994
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1247
Cycle 1 time: 800
Cycle 2 time: 263
Cycle 0 time: 18
RW cycle time: 1081
Cycle 1 time: 906
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 786
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1042
Cycle 1 time: 973
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1224
Cycle 1 time: 960
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1211
Cycle 1 time: 949
clock 4188405 ms | mcu 0 | user time 237 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 97152 | nb_rw_cycle_counter 32383 | nb_inter_pic_trame_counter 97151
Cycle 2 time: 244
Cycle 0 time: 14
RW cycle time: 1207
Cycle 1 time: 825
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1083
Cycle 1 time: 914
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1164
Cycle 1 time: 930
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 904
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1156
Cycle 1 time: 979
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1229
Cycle 1 time: 920
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1168
Cycle 1 time: 960
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1212
Cycle 1 time: 1022
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1277
Cycle 1 time: 959
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1208
Cycle 1 time: 884
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1137
Cycle 1 time: 803
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 942
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1194
Cycle 1 time: 865
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 975
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1236
Cycle 1 time: 792
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1043
Cycle 1 time: 922
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1176
Cycle 1 time: 956
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1209
clock 4190487 ms | mcu 0 | user time 953 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 97205 | nb_rw_cycle_counter 32401 | nb_inter_pic_trame_counter 97204
Cycle 1 time: 959
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1203
Cycle 1 time: 820
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1068
Cycle 1 time: 696
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 950
Cycle 1 time: 575
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 837
Cycle 1 time: 607
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 862
Cycle 1 time: 593
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 848
Cycle 1 time: 901
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1151
Cycle 1 time: 991
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1245
Cycle 1 time: 975
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1235
Cycle 1 time: 850
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1101
Cycle 1 time: 758
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 923
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1179
Cycle 1 time: 900
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 915
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 955
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1210
Cycle 1 time: 745
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 928
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 918
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 1019
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1270
clock 4192575 ms | mcu 0 | user time 987 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 97262 | nb_rw_cycle_counter 32420 | nb_inter_pic_trame_counter 97261
Cycle 1 time: 993
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1243
Cycle 1 time: 999
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1253
Cycle 1 time: 932
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1189
Cycle 1 time: 1005
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1260
Cycle 1 time: 901
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1159
Cycle 1 time: 523
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 777
Cycle 1 time: 748
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1007
Cycle 1 time: 864
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 614
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 870
Cycle 1 time: 904
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1164
Cycle 1 time: 767
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1024
Cycle 1 time: 822
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1077
Cycle 1 time: 877
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1131
Cycle 1 time: 860
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 857
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1112
Cycle 1 time: 808
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 862
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 750
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 859
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1110
clock 4194619 ms | mcu 0 | user time 656 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 97319 | nb_rw_cycle_counter 32439 | nb_inter_pic_trame_counter 97318
Cycle 1 time: 662
Cycle 2 time: 229
Cycle 0 time: 15
RW cycle time: 906
Cycle 1 time: 738
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 990
Cycle 1 time: 795
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1052
Cycle 1 time: 891
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1145
Cycle 1 time: 858
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 618
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 868
Cycle 1 time: 719
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 972
Cycle 1 time: 720
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 976
Cycle 1 time: 732
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 987
Cycle 1 time: 912
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1161
Cycle 1 time: 862
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 889
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1142
Cycle 1 time: 858
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 941
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 749
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 996
Cycle 1 time: 637
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 889
Cycle 1 time: 804
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1063
Cycle 1 time: 860
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1114
Cycle 1 time: 848
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1102
clock 4196627 ms | mcu 0 | user time 848 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 97376 | nb_rw_cycle_counter 32458 | nb_inter_pic_trame_counter 97375
Cycle 1 time: 854
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 823
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1084
Cycle 1 time: 739
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 992
Cycle 1 time: 865
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1121
Cycle 1 time: 810
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 631
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 888
Cycle 1 time: 894
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1146
Cycle 1 time: 908
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1169
Cycle 1 time: 829
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1078
Cycle 1 time: 749
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1001
Cycle 1 time: 822
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1077
Cycle 1 time: 969
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1219
Cycle 1 time: 914
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 979
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1235
Cycle 1 time: 830
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1090
Cycle 1 time: 834
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1089
Cycle 1 time: 831
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1086
Cycle 1 time: 842
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1092
Cycle 1 time: 760
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1017
clock 4198705 ms | mcu 0 | user time 909 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 97433 | nb_rw_cycle_counter 32477 | nb_inter_pic_trame_counter 97432
Cycle 1 time: 915
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1172
Cycle 1 time: 737
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 984
Cycle 1 time: 695
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 952
Cycle 1 time: 913
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 879
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1135
Cycle 1 time: 609
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 862
Cycle 1 time: 1045
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1300
Cycle 1 time: 945
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1199
Cycle 1 time: 831
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1089
Cycle 1 time: 857
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1112
Cycle 1 time: 1000
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1252
Cycle 1 time: 756
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1013
Cycle 1 time: 730
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 986
Cycle 1 time: 696
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 949
Cycle 1 time: 803
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 893
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1151
Cycle 1 time: 810
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1066
Cycle 1 time: 738
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 843
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1095
clock 4200761 ms | mcu 0 | user time 931 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 97490 | nb_rw_cycle_counter 32496 | nb_inter_pic_trame_counter 97489
Cycle 1 time: 937
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1191
Cycle 1 time: 944
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1200
Cycle 1 time: 932
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1187
Cycle 1 time: 962
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1220
Cycle 1 time: 1039
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1296
Cycle 1 time: 989
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1248
Cycle 1 time: 599
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 851
Cycle 1 time: 822
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1076
Cycle 1 time: 781
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1040
Cycle 1 time: 900
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1162
Cycle 1 time: 736
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 995
Cycle 1 time: 911
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1167
Cycle 1 time: 786
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 814
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1067
Cycle 1 time: 977
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1231
Cycle 1 time: 989
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1244
Cycle 1 time: 868
Cycle 2 time: 342
Cycle 0 time: 17
RW cycle time: 1227
Cycle 1 time: 873
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1135
clock 4202810 ms | mcu 0 | user time 844 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 97544 | nb_rw_cycle_counter 32514 | nb_inter_pic_trame_counter 97543
Cycle 1 time: 850
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1098
Cycle 1 time: 865
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 858
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 671
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 932
Cycle 1 time: 940
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1195
Cycle 1 time: 971
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1225
Cycle 1 time: 937
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1191
Cycle 1 time: 914
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1169
Cycle 1 time: 967
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1229
Cycle 1 time: 813
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 1082
Cycle 1 time: 883
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1132
Cycle 1 time: 889
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1143
Cycle 1 time: 755
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 910
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1163
Cycle 1 time: 871
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 932
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1188
Cycle 1 time: 743
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 996
Cycle 1 time: 799
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1050
clock 4204822 ms | mcu 0 | user time 807 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 97598 | nb_rw_cycle_counter 32532 | nb_inter_pic_trame_counter 97597
Cycle 1 time: 813
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 669
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 930
Cycle 1 time: 761
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1026
Cycle 1 time: 788
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1052
Cycle 1 time: 715
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 973
Cycle 1 time: 875
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1133
Cycle 1 time: 909
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 921
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 948
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1198
Cycle 1 time: 923
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1182
Cycle 1 time: 907
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 699
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 729
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 981
Cycle 1 time: 947
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1197
Cycle 1 time: 731
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 988
Cycle 1 time: 923
Cycle 2 time: 236
Cycle 0 time: 21
RW cycle time: 1180
Cycle 1 time: 838
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1089
Cycle 1 time: 713
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 891
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1145
clock 4206899 ms | mcu 0 | user time 1017 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 97655 | nb_rw_cycle_counter 32551 | nb_inter_pic_trame_counter 97654
Cycle 1 time: 1023
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1266
Cycle 1 time: 707
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 961
Cycle 1 time: 746
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 999
Cycle 1 time: 1034
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1285
Cycle 1 time: 920
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1171
Cycle 1 time: 710
Cycle 2 time: 224
Cycle 0 time: 15
RW cycle time: 949
Cycle 1 time: 630
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 887
Cycle 1 time: 952
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1206
Cycle 1 time: 688
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 939
Cycle 1 time: 757
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1011
Cycle 1 time: 704
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 973
Cycle 1 time: 672
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 925
Cycle 1 time: 748
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 999
Cycle 1 time: 579
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 838
Cycle 1 time: 740
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 990
Cycle 1 time: 745
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 848
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1099
Cycle 1 time: 816
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 847
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1101
Cycle 1 time: 756
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1009
clock 4208951 ms | mcu 0 | user time 865 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 97715 | nb_rw_cycle_counter 32571 | nb_inter_pic_trame_counter 97714
Cycle 1 time: 872
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 801
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 751
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1007
Cycle 1 time: 597
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 852
Cycle 1 time: 839
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1087
Cycle 1 time: 681
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 930
Cycle 1 time: 684
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 940
Cycle 1 time: 926
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1179
Cycle 1 time: 638
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 894
Cycle 1 time: 744
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 996
Cycle 1 time: 883
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1148
Cycle 1 time: 798
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 752
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 876
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1127
Cycle 1 time: 590
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 842
Cycle 1 time: 1000
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1256
Cycle 1 time: 857
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 690
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 942
Cycle 1 time: 643
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 897
Cycle 1 time: 782
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1038
clock 4210999 ms | mcu 0 | user time 870 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 97775 | nb_rw_cycle_counter 32591 | nb_inter_pic_trame_counter 97774
Cycle 1 time: 876
Cycle 2 time: 221
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 881
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1133
Cycle 1 time: 852
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1106
Cycle 1 time: 859
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1118
Cycle 1 time: 970
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1224
Cycle 1 time: 1009
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1266
Cycle 1 time: 708
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 967
Cycle 1 time: 753
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1001
Cycle 1 time: 604
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 858
Cycle 1 time: 816
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1068
Cycle 1 time: 974
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1221
Cycle 1 time: 790
Cycle 2 time: 231
Cycle 0 time: 15
RW cycle time: 1036
Cycle 1 time: 1050
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1300
Cycle 1 time: 854
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 981
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 645
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 897
Cycle 1 time: 894
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1149
Cycle 1 time: 931
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 750
clock 4213008 ms | mcu 0 | user time 230 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 97830 | nb_rw_cycle_counter 32609 | nb_inter_pic_trame_counter 97829
Cycle 2 time: 237
Cycle 0 time: 14
RW cycle time: 1001
Cycle 1 time: 887
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1137
Cycle 1 time: 818
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1070
Cycle 1 time: 921
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 1005
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1260
Cycle 1 time: 736
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 946
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1198
Cycle 1 time: 900
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1150
Cycle 1 time: 898
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1158
Cycle 1 time: 610
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 867
Cycle 1 time: 978
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1230
Cycle 1 time: 530
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 786
Cycle 1 time: 798
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 693
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 951
Cycle 1 time: 687
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 947
Cycle 1 time: 717
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 972
Cycle 1 time: 757
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1017
Cycle 1 time: 911
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1167
Cycle 1 time: 745
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1005
clock 4215015 ms | mcu 0 | user time 908 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 97886 | nb_rw_cycle_counter 32628 | nb_inter_pic_trame_counter 97885
Cycle 1 time: 914
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1166
Cycle 1 time: 470
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 728
Cycle 1 time: 800
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1063
Cycle 1 time: 792
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1044
Cycle 1 time: 980
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1235
Cycle 1 time: 806
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1062
Cycle 1 time: 823
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 830
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1084
Cycle 1 time: 923
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 890
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 817
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1074
Cycle 1 time: 896
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1151
Cycle 1 time: 857
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 901
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1156
Cycle 1 time: 916
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 1016
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1274
Cycle 1 time: 751
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1014
Cycle 1 time: 601
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 868
Cycle 1 time: 990
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1252
clock 4217073 ms | mcu 0 | user time 635 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 97943 | nb_rw_cycle_counter 32647 | nb_inter_pic_trame_counter 97942
Cycle 1 time: 642
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 892
Cycle 1 time: 783
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1045
Cycle 1 time: 658
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 918
Cycle 1 time: 864
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 866
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 691
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 942
Cycle 1 time: 862
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 862
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 968
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1227
Cycle 1 time: 1023
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1278
Cycle 1 time: 943
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1202
Cycle 1 time: 913
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1167
Cycle 1 time: 801
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 853
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 910
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1171
Cycle 1 time: 574
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 842
Cycle 1 time: 960
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1213
Cycle 1 time: 907
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1159
Cycle 1 time: 874
clock 4219090 ms | mcu 0 | user time 235 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 97998 | nb_rw_cycle_counter 32665 | nb_inter_pic_trame_counter 97997
Cycle 2 time: 242
Cycle 0 time: 14
RW cycle time: 1130
Cycle 1 time: 1061
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1317
Cycle 1 time: 867
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1120
Cycle 1 time: 751
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1006
Cycle 1 time: 898
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1156
Cycle 1 time: 978
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1230
Cycle 1 time: 749
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1000
Cycle 1 time: 876
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1127
Cycle 1 time: 986
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1243
Cycle 1 time: 931
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1186
Cycle 1 time: 846
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 915
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 751
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1006
Cycle 1 time: 810
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1061
Cycle 1 time: 923
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1183
Cycle 1 time: 625
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 887
Cycle 1 time: 766
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1023
Cycle 1 time: 936
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1192
Cycle 1 time: 948
clock 4221112 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 98052 | nb_rw_cycle_counter 32683 | nb_inter_pic_trame_counter 98051
Cycle 2 time: 248
Cycle 0 time: 14
RW cycle time: 1210
Cycle 1 time: 793
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 922
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 966
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1222
Cycle 1 time: 865
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 871
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 874
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1128
Cycle 1 time: 979
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1235
Cycle 1 time: 857
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 942
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1207
Cycle 1 time: 836
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1090
Cycle 1 time: 873
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1121
Cycle 1 time: 842
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1098
Cycle 1 time: 842
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 756
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1012
Cycle 1 time: 934
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1193
Cycle 1 time: 941
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1201
Cycle 1 time: 902
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1160
clock 4223143 ms | mcu 0 | user time 960 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 98105 | nb_rw_cycle_counter 32701 | nb_inter_pic_trame_counter 98104
Cycle 1 time: 966
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1218
Cycle 1 time: 812
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1067
Cycle 1 time: 935
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1193
Cycle 1 time: 840
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1098
Cycle 1 time: 652
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 906
Cycle 1 time: 760
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 907
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1162
Cycle 1 time: 855
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 732
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 988
Cycle 1 time: 748
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1004
Cycle 1 time: 797
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 920
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 1039
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1299
Cycle 1 time: 905
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1157
Cycle 1 time: 859
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 844
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1098
Cycle 1 time: 962
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1216
Cycle 1 time: 1093
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1349
clock 4225157 ms | mcu 0 | user time 879 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 98159 | nb_rw_cycle_counter 32719 | nb_inter_pic_trame_counter 98158
Cycle 1 time: 885
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1136
Cycle 1 time: 932
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1188
Cycle 1 time: 961
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1212
Cycle 1 time: 1031
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1276
Cycle 1 time: 871
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1133
Cycle 1 time: 875
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1128
Cycle 1 time: 733
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 993
Cycle 1 time: 791
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 943
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1196
Cycle 1 time: 761
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1016
Cycle 1 time: 821
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1081
Cycle 1 time: 1011
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1269
Cycle 1 time: 849
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 868
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 798
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1055
Cycle 1 time: 823
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1088
Cycle 1 time: 831
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1085
Cycle 1 time: 853
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1109
clock 4227187 ms | mcu 0 | user time 948 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 98213 | nb_rw_cycle_counter 32737 | nb_inter_pic_trame_counter 98212
Cycle 1 time: 954
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1209
Cycle 1 time: 743
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1002
Cycle 1 time: 853
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 906
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1161
Cycle 1 time: 985
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1241
Cycle 1 time: 836
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1088
Cycle 1 time: 816
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1072
Cycle 1 time: 931
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1185
Cycle 1 time: 884
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1144
Cycle 1 time: 801
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1070
Cycle 1 time: 775
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1045
Cycle 1 time: 625
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 893
Cycle 1 time: 911
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1161
Cycle 1 time: 890
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 858
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 772
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1028
Cycle 1 time: 841
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 927
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 708
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 960
clock 4229265 ms | mcu 0 | user time 824 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 98270 | nb_rw_cycle_counter 32756 | nb_inter_pic_trame_counter 98269
Cycle 1 time: 830
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1086
Cycle 1 time: 918
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1171
Cycle 1 time: 791
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 915
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 929
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1182
Cycle 1 time: 679
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 935
Cycle 1 time: 862
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 983
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1237
Cycle 1 time: 802
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1052
Cycle 1 time: 770
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1028
Cycle 1 time: 977
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1236
Cycle 1 time: 647
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 899
Cycle 1 time: 866
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 816
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 704
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 958
Cycle 1 time: 923
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 845
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 855
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 909
clock 4231266 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 98325 | nb_rw_cycle_counter 32774 | nb_inter_pic_trame_counter 98324
Cycle 2 time: 250
Cycle 0 time: 14
RW cycle time: 1173
Cycle 1 time: 936
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1193
Cycle 1 time: 887
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1140
Cycle 1 time: 906
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1163
Cycle 1 time: 690
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 945
Cycle 1 time: 919
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 783
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 870
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1121
Cycle 1 time: 799
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 758
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1012
Cycle 1 time: 969
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1224
Cycle 1 time: 671
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 924
Cycle 1 time: 825
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1078
Cycle 1 time: 908
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 935
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 821
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1071
Cycle 1 time: 802
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 807
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1065
Cycle 1 time: 960
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1215
clock 4233328 ms | mcu 0 | user time 760 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 98381 | nb_rw_cycle_counter 32793 | nb_inter_pic_trame_counter 98380
Cycle 1 time: 767
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1024
Cycle 1 time: 937
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1189
Cycle 1 time: 884
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1134
Cycle 1 time: 836
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1091
Cycle 1 time: 603
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 860
Cycle 1 time: 596
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 860
Cycle 1 time: 609
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 869
Cycle 1 time: 817
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1070
Cycle 1 time: 1033
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1281
Cycle 1 time: 885
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1136
Cycle 1 time: 891
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1144
Cycle 1 time: 919
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1173
Cycle 1 time: 910
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1165
Cycle 1 time: 927
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 867
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1124
Cycle 1 time: 865
Cycle 2 time: 225
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 945
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1194
Cycle 1 time: 926
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 787
clock 4235332 ms | mcu 0 | user time 235 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 98436 | nb_rw_cycle_counter 32811 | nb_inter_pic_trame_counter 98435
Cycle 2 time: 242
Cycle 0 time: 14
RW cycle time: 1043
Cycle 1 time: 872
Cycle 2 time: 335
Cycle 0 time: 16
RW cycle time: 1223
Cycle 1 time: 908
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 983
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 1014
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1274
Cycle 1 time: 958
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1212
Cycle 1 time: 934
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1195
Cycle 1 time: 893
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 889
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1142
Cycle 1 time: 985
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1236
Cycle 1 time: 983
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1240
Cycle 1 time: 795
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 738
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1001
Cycle 1 time: 984
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1242
Cycle 1 time: 819
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1078
Cycle 1 time: 800
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1051
Cycle 1 time: 861
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1118
Cycle 1 time: 918
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1170
clock 4237386 ms | mcu 0 | user time 739 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 98489 | nb_rw_cycle_counter 32829 | nb_inter_pic_trame_counter 98488
Cycle 1 time: 745
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 988
Cycle 1 time: 821
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 966
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1220
Cycle 1 time: 919
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 935
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 960
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1213
Cycle 1 time: 675
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 931
Cycle 1 time: 902
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1162
Cycle 1 time: 1034
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1286
Cycle 1 time: 806
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1059
Cycle 1 time: 905
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1158
Cycle 1 time: 890
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 903
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1152
Cycle 1 time: 968
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1219
Cycle 1 time: 889
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1150
Cycle 1 time: 598
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 858
Cycle 1 time: 708
Cycle 2 time: 224
Cycle 0 time: 15
RW cycle time: 947
Cycle 1 time: 934
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1186
clock 4239420 ms | mcu 0 | user time 982 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 98543 | nb_rw_cycle_counter 32847 | nb_inter_pic_trame_counter 98542
Cycle 1 time: 988
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1233
Cycle 1 time: 969
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1224
Cycle 1 time: 972
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1222
Cycle 1 time: 955
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1209
Cycle 1 time: 977
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1227
Cycle 1 time: 864
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1122
Cycle 1 time: 1025
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1272
Cycle 1 time: 809
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1061
Cycle 1 time: 951
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1201
Cycle 1 time: 872
Cycle 2 time: 225
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 985
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1243
Cycle 1 time: 693
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 954
Cycle 1 time: 870
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1122
Cycle 1 time: 870
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 602
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 856
Cycle 1 time: 633
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 898
Cycle 1 time: 734
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 987
Cycle 1 time: 1041
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1301
clock 4241427 ms | mcu 0 | user time 688 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 98597 | nb_rw_cycle_counter 32865 | nb_inter_pic_trame_counter 98596
Cycle 1 time: 695
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 950
Cycle 1 time: 842
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 922
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 791
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 900
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1156
Cycle 1 time: 770
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1022
Cycle 1 time: 1005
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1258
Cycle 1 time: 848
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1099
Cycle 1 time: 935
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1186
Cycle 1 time: 973
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1230
Cycle 1 time: 980
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1240
Cycle 1 time: 1050
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1308
Cycle 1 time: 1019
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1276
Cycle 1 time: 619
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 871
Cycle 1 time: 1029
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1285
Cycle 1 time: 954
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1215
Cycle 1 time: 775
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1034
Cycle 1 time: 936
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1190
clock 4243519 ms | mcu 0 | user time 967 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 98651 | nb_rw_cycle_counter 32883 | nb_inter_pic_trame_counter 98650
Cycle 1 time: 973
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 1219
Cycle 1 time: 915
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 935
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1188
Cycle 1 time: 867
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 943
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1200
Cycle 1 time: 975
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 790
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1050
Cycle 1 time: 981
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 905
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1159
Cycle 1 time: 999
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1255
Cycle 1 time: 815
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1072
Cycle 1 time: 979
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1231
Cycle 1 time: 1010
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1270
Cycle 1 time: 984
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1241
Cycle 1 time: 878
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1134
Cycle 1 time: 825
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1078
Cycle 1 time: 954
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1210
Cycle 1 time: 750
clock 4245527 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 98703 | nb_rw_cycle_counter 32900 | nb_inter_pic_trame_counter 98702
Cycle 2 time: 243
Cycle 0 time: 14
RW cycle time: 1007
Cycle 1 time: 795
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 908
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1166
Cycle 1 time: 941
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1197
Cycle 1 time: 795
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1054
Cycle 1 time: 777
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1031
Cycle 1 time: 811
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 1003
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1254
Cycle 1 time: 984
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1247
Cycle 1 time: 1024
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1277
Cycle 1 time: 852
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 977
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1240
Cycle 1 time: 750
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1001
Cycle 1 time: 872
Cycle 2 time: 225
Cycle 0 time: 15
RW cycle time: 1112
Cycle 1 time: 987
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1243
Cycle 1 time: 791
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 631
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 883
Cycle 1 time: 924
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1179
clock 4247541 ms | mcu 0 | user time 961 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 98756 | nb_rw_cycle_counter 32918 | nb_inter_pic_trame_counter 98755
Cycle 1 time: 967
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1213
Cycle 1 time: 804
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 935
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 932
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1182
Cycle 1 time: 753
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1009
Cycle 1 time: 766
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1019
Cycle 1 time: 979
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1230
Cycle 1 time: 969
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1227
Cycle 1 time: 961
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1221
Cycle 1 time: 796
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 927
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 888
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1146
Cycle 1 time: 871
Cycle 2 time: 336
Cycle 0 time: 16
RW cycle time: 1223
Cycle 1 time: 924
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1183
Cycle 1 time: 793
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1049
Cycle 1 time: 975
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1222
Cycle 1 time: 868
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1118
Cycle 1 time: 885
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1141
clock 4249609 ms | mcu 0 | user time 990 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 98810 | nb_rw_cycle_counter 32936 | nb_inter_pic_trame_counter 98809
Cycle 1 time: 996
Cycle 2 time: 225
Cycle 0 time: 16
RW cycle time: 1237
Cycle 1 time: 755
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1010
Cycle 1 time: 920
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 782
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1036
Cycle 1 time: 935
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1183
Cycle 1 time: 678
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 928
Cycle 1 time: 932
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 983
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1236
Cycle 1 time: 764
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1021
Cycle 1 time: 978
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 858
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 796
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 965
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1221
Cycle 1 time: 855
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 940
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1191
Cycle 1 time: 882
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1137
Cycle 1 time: 806
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 859
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1110
Cycle 1 time: 534
clock 4251610 ms | mcu 0 | user time 237 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 98865 | nb_rw_cycle_counter 32954 | nb_inter_pic_trame_counter 98864
Cycle 2 time: 244
Cycle 0 time: 14
RW cycle time: 792
Cycle 1 time: 853
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1110
Cycle 1 time: 792
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1045
Cycle 1 time: 912
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1167
Cycle 1 time: 994
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1247
Cycle 1 time: 945
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1201
Cycle 1 time: 926
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 682
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 928
Cycle 1 time: 918
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 1036
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1289
Cycle 1 time: 793
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 904
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 868
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1118
Cycle 1 time: 624
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 880
Cycle 1 time: 876
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 987
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1240
Cycle 1 time: 775
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1026
Cycle 1 time: 866
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1119
clock 4253613 ms | mcu 0 | user time 971 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 98918 | nb_rw_cycle_counter 32972 | nb_inter_pic_trame_counter 98917
Cycle 1 time: 977
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1227
Cycle 1 time: 762
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1010
Cycle 1 time: 1026
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1281
Cycle 1 time: 736
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 986
Cycle 1 time: 934
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1191
Cycle 1 time: 989
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 820
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 861
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 878
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1127
Cycle 1 time: 805
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1060
Cycle 1 time: 906
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1160
Cycle 1 time: 974
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 920
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 599
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 849
Cycle 1 time: 989
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1243
Cycle 1 time: 987
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 736
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 987
Cycle 1 time: 645
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 901
Cycle 1 time: 736
clock 4255620 ms | mcu 0 | user time 235 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 98973 | nb_rw_cycle_counter 32990 | nb_inter_pic_trame_counter 98972
Cycle 2 time: 242
Cycle 0 time: 14
RW cycle time: 992
Cycle 1 time: 750
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1006
Cycle 1 time: 795
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 701
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 948
Cycle 1 time: 688
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 939
Cycle 1 time: 754
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1010
Cycle 1 time: 974
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1230
Cycle 1 time: 871
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1127
Cycle 1 time: 889
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1146
Cycle 1 time: 721
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 971
Cycle 1 time: 809
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 720
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 982
Cycle 1 time: 1098
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1354
Cycle 1 time: 974
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1228
Cycle 1 time: 925
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 745
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1008
Cycle 1 time: 615
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 869
Cycle 1 time: 928
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 1089
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1347
clock 4257680 ms | mcu 0 | user time 937 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 99029 | nb_rw_cycle_counter 33009 | nb_inter_pic_trame_counter 99028
Cycle 1 time: 943
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 591
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 849
Cycle 1 time: 1009
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1258
Cycle 1 time: 744
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 999
Cycle 1 time: 754
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 986
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1241
Cycle 1 time: 895
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1148
Cycle 1 time: 937
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1190
Cycle 1 time: 867
Cycle 2 time: 230
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 830
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1090
Cycle 1 time: 908
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 737
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1005
Cycle 1 time: 897
Cycle 2 time: 250
Cycle 0 time: 23
RW cycle time: 1170
Cycle 1 time: 877
Cycle 2 time: 238
Cycle 0 time: 21
RW cycle time: 1136
Cycle 1 time: 916
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1175
Cycle 1 time: 855
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 688
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 953
Cycle 1 time: 931
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 1193
Cycle 1 time: 746
clock 4259685 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 99084 | nb_rw_cycle_counter 33027 | nb_inter_pic_trame_counter 99083
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1005
Cycle 1 time: 867
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 866
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 808
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1062
Cycle 1 time: 920
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 732
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 990
Cycle 1 time: 1014
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1266
Cycle 1 time: 888
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1141
Cycle 1 time: 496
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 749
Cycle 1 time: 1044
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1296
Cycle 1 time: 952
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1219
Cycle 1 time: 957
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1213
Cycle 1 time: 587
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 847
Cycle 1 time: 640
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 902
Cycle 1 time: 892
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1143
Cycle 1 time: 636
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 893
Cycle 1 time: 560
Cycle 2 time: 347
Cycle 0 time: 17
RW cycle time: 924
Cycle 1 time: 896
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1151
Cycle 1 time: 998
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1251
clock 4261707 ms | mcu 0 | user time 743 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 99140 | nb_rw_cycle_counter 33046 | nb_inter_pic_trame_counter 99139
Cycle 1 time: 749
Cycle 2 time: 231
Cycle 0 time: 19
RW cycle time: 999
Cycle 1 time: 1017
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1279
Cycle 1 time: 811
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1069
Cycle 1 time: 951
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1207
Cycle 1 time: 975
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1229
Cycle 1 time: 633
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 886
Cycle 1 time: 830
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1084
Cycle 1 time: 654
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 919
Cycle 1 time: 533
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 787
Cycle 1 time: 934
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1190
Cycle 1 time: 1035
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1299
Cycle 1 time: 959
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1220
Cycle 1 time: 747
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1016
Cycle 1 time: 871
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1130
Cycle 1 time: 661
Cycle 2 time: 320
Cycle 0 time: 19
RW cycle time: 1000
Cycle 1 time: 721
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 975
Cycle 1 time: 1013
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 1275
Cycle 1 time: 966
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1228
Cycle 1 time: 898
clock 4263725 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 99195 | nb_rw_cycle_counter 33064 | nb_inter_pic_trame_counter 99194
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 730
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 983
Cycle 1 time: 877
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1134
Cycle 1 time: 776
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1036
Cycle 1 time: 915
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1181
Cycle 1 time: 810
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1064
Cycle 1 time: 796
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1065
Cycle 1 time: 909
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1165
Cycle 1 time: 836
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1093
Cycle 1 time: 911
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1177
Cycle 1 time: 681
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 947
Cycle 1 time: 886
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1142
Cycle 1 time: 1052
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1308
Cycle 1 time: 775
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1032
Cycle 1 time: 869
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 748
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1011
Cycle 1 time: 800
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1063
Cycle 1 time: 950
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1213
Cycle 1 time: 898
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1154
clock 4265790 ms | mcu 0 | user time 737 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 99251 | nb_rw_cycle_counter 33083 | nb_inter_pic_trame_counter 99250
Cycle 1 time: 743
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 1026
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1282
Cycle 1 time: 1007
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1259
Cycle 1 time: 900
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1155
Cycle 1 time: 828
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1085
Cycle 1 time: 839
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1100
Cycle 1 time: 865
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 979
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1237
Cycle 1 time: 741
Cycle 2 time: 315
Cycle 0 time: 17
RW cycle time: 1073
Cycle 1 time: 622
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 886
Cycle 1 time: 679
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 937
Cycle 1 time: 964
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1224
Cycle 1 time: 738
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 996
Cycle 1 time: 808
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1065
Cycle 1 time: 911
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 910
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 774
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1030
Cycle 1 time: 889
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1144
Cycle 1 time: 717
clock 4267803 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 99306 | nb_rw_cycle_counter 33101 | nb_inter_pic_trame_counter 99305
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 977
Cycle 1 time: 999
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1258
Cycle 1 time: 818
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1070
Cycle 1 time: 922
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1181
Cycle 1 time: 909
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 805
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 805
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 935
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1186
Cycle 1 time: 923
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 989
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 1020
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1275
Cycle 1 time: 927
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1177
Cycle 1 time: 931
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1190
Cycle 1 time: 751
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 796
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1050
Cycle 1 time: 1100
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1356
Cycle 1 time: 779
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1031
Cycle 1 time: 867
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1118
clock 4269860 ms | mcu 0 | user time 938 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 99359 | nb_rw_cycle_counter 33119 | nb_inter_pic_trame_counter 99358
Cycle 1 time: 944
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1198
Cycle 1 time: 871
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1120
Cycle 1 time: 869
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 1101
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1357
Cycle 1 time: 1065
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1319
Cycle 1 time: 919
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 1015
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1270
Cycle 1 time: 817
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1065
Cycle 1 time: 893
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1150
Cycle 1 time: 926
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1179
Cycle 1 time: 1024
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1277
Cycle 1 time: 964
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1218
Cycle 1 time: 1065
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1319
Cycle 1 time: 817
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1068
Cycle 1 time: 986
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1242
Cycle 1 time: 665
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 916
Cycle 1 time: 936
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1190
clock 4271883 ms | mcu 0 | user time 995 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 99410 | nb_rw_cycle_counter 33136 | nb_inter_pic_trame_counter 99409
Cycle 1 time: 1001
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 874
Cycle 2 time: 224
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 976
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 873
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1130
Cycle 1 time: 680
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 929
Cycle 1 time: 1048
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1299
Cycle 1 time: 889
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1138
Cycle 1 time: 881
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1138
Cycle 1 time: 950
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1199
Cycle 1 time: 807
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 690
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 948
Cycle 1 time: 758
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1011
Cycle 1 time: 737
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 987
Cycle 1 time: 926
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1178
Cycle 1 time: 972
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1232
Cycle 1 time: 912
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1168
Cycle 1 time: 856
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1106
Cycle 1 time: 896
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1149
clock 4273902 ms | mcu 0 | user time 915 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 99464 | nb_rw_cycle_counter 33154 | nb_inter_pic_trame_counter 99463
Cycle 1 time: 921
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 987
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1240
Cycle 1 time: 907
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1164
Cycle 1 time: 913
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1163
Cycle 1 time: 1002
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1258
Cycle 1 time: 854
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 1046
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1300
Cycle 1 time: 912
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 896
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1157
Cycle 1 time: 997
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 877
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1131
Cycle 1 time: 895
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1157
Cycle 1 time: 969
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1225
Cycle 1 time: 965
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1220
Cycle 1 time: 935
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1193
Cycle 1 time: 1012
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1268
Cycle 1 time: 863
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1124
clock 4275913 ms | mcu 0 | user time 734 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 99515 | nb_rw_cycle_counter 33171 | nb_inter_pic_trame_counter 99514
Cycle 1 time: 740
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 992
Cycle 1 time: 897
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1157
Cycle 1 time: 972
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1228
Cycle 1 time: 985
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1240
Cycle 1 time: 1003
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1265
Cycle 1 time: 799
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 845
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 906
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1160
Cycle 1 time: 871
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1122
Cycle 1 time: 884
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1140
Cycle 1 time: 992
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1256
Cycle 1 time: 915
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 610
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 867
Cycle 1 time: 856
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 813
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1067
Cycle 1 time: 973
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 778
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1035
Cycle 1 time: 1007
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1265
clock 4277990 ms | mcu 0 | user time 1046 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 99569 | nb_rw_cycle_counter 33189 | nb_inter_pic_trame_counter 99568
Cycle 1 time: 1052
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1308
Cycle 1 time: 790
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1045
Cycle 1 time: 915
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1172
Cycle 1 time: 850
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 975
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1230
Cycle 1 time: 869
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1122
Cycle 1 time: 861
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1121
Cycle 1 time: 765
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1019
Cycle 1 time: 974
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1226
Cycle 1 time: 899
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 809
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 922
Cycle 2 time: 232
Cycle 0 time: 19
RW cycle time: 1173
Cycle 1 time: 930
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1186
Cycle 1 time: 782
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1041
Cycle 1 time: 885
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1138
Cycle 1 time: 933
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1188
Cycle 1 time: 780
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1037
Cycle 1 time: 929
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1182
clock 4280043 ms | mcu 0 | user time 1052 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 99623 | nb_rw_cycle_counter 33207 | nb_inter_pic_trame_counter 99622
Cycle 1 time: 1058
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1314
Cycle 1 time: 888
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1143
Cycle 1 time: 873
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1125
Cycle 1 time: 884
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1144
Cycle 1 time: 958
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1218
Cycle 1 time: 1030
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1276
Cycle 1 time: 757
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1010
Cycle 1 time: 980
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1242
Cycle 1 time: 922
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 807
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 981
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1235
Cycle 1 time: 858
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 983
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1237
Cycle 1 time: 919
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 816
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1077
Cycle 1 time: 822
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1077
Cycle 1 time: 890
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 750
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1005
clock 4282101 ms | mcu 0 | user time 866 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 99677 | nb_rw_cycle_counter 33225 | nb_inter_pic_trame_counter 99676
Cycle 1 time: 872
Cycle 2 time: 337
Cycle 0 time: 16
RW cycle time: 1225
Cycle 1 time: 963
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1222
Cycle 1 time: 931
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1189
Cycle 1 time: 802
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 874
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1123
Cycle 1 time: 942
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1197
Cycle 1 time: 893
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1148
Cycle 1 time: 805
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1063
Cycle 1 time: 816
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1070
Cycle 1 time: 913
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1164
Cycle 1 time: 1018
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1272
Cycle 1 time: 964
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1216
Cycle 1 time: 854
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1112
Cycle 1 time: 858
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 927
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1184
Cycle 1 time: 1024
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1278
Cycle 1 time: 994
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1247
Cycle 1 time: 921
clock 4284118 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 99729 | nb_rw_cycle_counter 33242 | nb_inter_pic_trame_counter 99728
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1179
Cycle 1 time: 907
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 755
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1010
Cycle 1 time: 1031
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1279
Cycle 1 time: 997
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1252
Cycle 1 time: 767
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1022
Cycle 1 time: 867
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 912
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1174
Cycle 1 time: 912
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1164
Cycle 1 time: 859
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1118
Cycle 1 time: 892
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1145
Cycle 1 time: 992
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1241
Cycle 1 time: 929
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1179
Cycle 1 time: 887
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1141
Cycle 1 time: 847
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1103
Cycle 1 time: 980
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1232
Cycle 1 time: 762
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1017
Cycle 1 time: 967
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1220
clock 4286166 ms | mcu 0 | user time 887 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 99782 | nb_rw_cycle_counter 33260 | nb_inter_pic_trame_counter 99781
Cycle 1 time: 893
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1146
Cycle 1 time: 838
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1091
Cycle 1 time: 928
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 875
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1131
Cycle 1 time: 966
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1216
Cycle 1 time: 817
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1071
Cycle 1 time: 961
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1221
Cycle 1 time: 685
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 941
Cycle 1 time: 986
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1239
Cycle 1 time: 939
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1193
Cycle 1 time: 917
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1172
Cycle 1 time: 1035
Cycle 2 time: 227
Cycle 0 time: 15
RW cycle time: 1277
Cycle 1 time: 917
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 984
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1241
Cycle 1 time: 943
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1198
Cycle 1 time: 801
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 1062
Cycle 1 time: 1003
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1258
Cycle 1 time: 981
clock 4288181 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 99834 | nb_rw_cycle_counter 33277 | nb_inter_pic_trame_counter 99833
Cycle 2 time: 248
Cycle 0 time: 14
RW cycle time: 1243
Cycle 1 time: 923
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1174
Cycle 1 time: 784
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 966
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1218
Cycle 1 time: 909
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 900
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1156
Cycle 1 time: 896
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1148
Cycle 1 time: 846
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1102
Cycle 1 time: 941
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1190
Cycle 1 time: 813
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1072
Cycle 1 time: 907
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1165
Cycle 1 time: 868
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1118
Cycle 1 time: 795
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1048
Cycle 1 time: 805
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1060
Cycle 1 time: 860
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 973
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1226
Cycle 1 time: 931
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1185
Cycle 1 time: 890
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1143
clock 4290207 ms | mcu 0 | user time 916 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 99887 | nb_rw_cycle_counter 33295 | nb_inter_pic_trame_counter 99886
Cycle 1 time: 922
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1169
Cycle 1 time: 926
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 953
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1208
Cycle 1 time: 919
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1172
Cycle 1 time: 1002
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1255
Cycle 1 time: 1054
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1310
Cycle 1 time: 887
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1140
Cycle 1 time: 937
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1187
Cycle 1 time: 896
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1151
Cycle 1 time: 964
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1217
Cycle 1 time: 851
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 985
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1244
Cycle 1 time: 718
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 973
Cycle 1 time: 981
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1243
Cycle 1 time: 684
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 940
Cycle 1 time: 666
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 916
Cycle 1 time: 879
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1139
Cycle 1 time: 866
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1121
clock 4292277 ms | mcu 0 | user time 945 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 99941 | nb_rw_cycle_counter 33313 | nb_inter_pic_trame_counter 99940
Cycle 1 time: 951
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1195
Cycle 1 time: 882
Cycle 2 time: 346
Cycle 0 time: 16
RW cycle time: 1244
Cycle 1 time: 979
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1234
Cycle 1 time: 678
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 929
Cycle 1 time: 1005
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1257
Cycle 1 time: 811
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1070
Cycle 1 time: 703
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 833
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1090
Cycle 1 time: 700
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 955
Cycle 1 time: 769
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1024
Cycle 1 time: 639
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 895
Cycle 1 time: 817
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1068
Cycle 1 time: 922
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1178
Cycle 1 time: 906
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1166
Cycle 1 time: 804
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1062
Cycle 1 time: 838
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1091
Cycle 1 time: 913
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 936
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1186
Cycle 1 time: 955
clock 4294279 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 99996 | nb_rw_cycle_counter 33331 | nb_inter_pic_trame_counter 99995
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 1215
Cycle 1 time: 901
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1154
Cycle 1 time: 630
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 889
Cycle 1 time: 886
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1137
Cycle 1 time: 848
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1103
Cycle 1 time: 709
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 967
Cycle 1 time: 823
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1081
Cycle 1 time: 909
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1165
Cycle 1 time: 807
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 979
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1229
Cycle 1 time: 688
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 942
Cycle 1 time: 702
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 955
Cycle 1 time: 939
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1200
Cycle 1 time: 864
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1123
Cycle 1 time: 931
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1195
Cycle 1 time: 704
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 955
Cycle 1 time: 991
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 726
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 983
Cycle 1 time: 692
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 946
clock 4296306 ms | mcu 0 | user time 923 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 100052 | nb_rw_cycle_counter 33350 | nb_inter_pic_trame_counter 100051
Cycle 1 time: 929
Cycle 2 time: 237
Cycle 0 time: 21
RW cycle time: 1187
Cycle 1 time: 891
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1147
Cycle 1 time: 1044
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1307
Cycle 1 time: 781
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1034
Cycle 1 time: 896
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1149
Cycle 1 time: 852
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 819
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1077
Cycle 1 time: 910
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1166
Cycle 1 time: 860
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 851
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1108
Cycle 1 time: 678
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 930
Cycle 1 time: 909
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1166
Cycle 1 time: 846
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1107
Cycle 1 time: 891
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1156
Cycle 1 time: 645
Cycle 2 time: 255
Cycle 0 time: 17
RW cycle time: 917
Cycle 1 time: 786
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1047
Cycle 1 time: 739
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 995
Cycle 1 time: 767
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1018
Cycle 1 time: 837
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1098
clock 4298379 ms | mcu 0 | user time 805 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 100109 | nb_rw_cycle_counter 33369 | nb_inter_pic_trame_counter 100108
Cycle 1 time: 811
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1063
Cycle 1 time: 1006
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1269
Cycle 1 time: 738
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 999
Cycle 1 time: 638
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 896
Cycle 1 time: 678
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 939
Cycle 1 time: 858
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1116
Cycle 1 time: 859
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 801
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 849
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1103
Cycle 1 time: 914
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 932
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1187
Cycle 1 time: 919
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 1035
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1292
Cycle 1 time: 814
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1070
Cycle 1 time: 851
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 881
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1139
Cycle 1 time: 1061
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1320
Cycle 1 time: 893
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1150
clock 4300383 ms | mcu 0 | user time 682 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 100163 | nb_rw_cycle_counter 33387 | nb_inter_pic_trame_counter 100162
Cycle 1 time: 688
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 949
Cycle 1 time: 580
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 836
Cycle 1 time: 870
Cycle 2 time: 225
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 774
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1025
Cycle 1 time: 861
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1121
Cycle 1 time: 640
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 896
Cycle 1 time: 907
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 760
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1012
Cycle 1 time: 574
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 827
Cycle 1 time: 730
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 807
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 692
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 949
Cycle 1 time: 814
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1076
Cycle 1 time: 732
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 999
Cycle 1 time: 826
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1084
Cycle 1 time: 591
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 845
Cycle 1 time: 851
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1100
Cycle 1 time: 878
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1137
Cycle 1 time: 713
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 971
Cycle 1 time: 922
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1179
clock 4302440 ms | mcu 0 | user time 928 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 100223 | nb_rw_cycle_counter 33407 | nb_inter_pic_trame_counter 100222
Cycle 1 time: 934
Cycle 2 time: 230
Cycle 0 time: 19
RW cycle time: 1183
Cycle 1 time: 730
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 999
Cycle 1 time: 709
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 964
Cycle 1 time: 838
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1102
Cycle 1 time: 614
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 869
Cycle 1 time: 1020
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1279
Cycle 1 time: 932
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1190
Cycle 1 time: 835
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1094
Cycle 1 time: 910
Cycle 2 time: 231
Cycle 0 time: 19
RW cycle time: 1160
Cycle 1 time: 972
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 866
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 861
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 1018
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1269
Cycle 1 time: 855
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 787
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 978
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 902
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1160
Cycle 1 time: 698
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 961
Cycle 1 time: 800
clock 4304457 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 100278 | nb_rw_cycle_counter 33425 | nb_inter_pic_trame_counter 100277
Cycle 2 time: 250
Cycle 0 time: 14
RW cycle time: 1064
Cycle 1 time: 629
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 893
Cycle 1 time: 827
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1096
Cycle 1 time: 817
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1070
Cycle 1 time: 683
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 939
Cycle 1 time: 870
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 891
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1146
Cycle 1 time: 713
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 971
Cycle 1 time: 763
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1021
Cycle 1 time: 980
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1236
Cycle 1 time: 914
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1175
Cycle 1 time: 680
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 943
Cycle 1 time: 855
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1108
Cycle 1 time: 831
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1093
Cycle 1 time: 817
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1074
Cycle 1 time: 809
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1068
Cycle 1 time: 742
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1000
Cycle 1 time: 725
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 981
Cycle 1 time: 851
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 654
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 913
clock 4306548 ms | mcu 0 | user time 927 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 100337 | nb_rw_cycle_counter 33445 | nb_inter_pic_trame_counter 100336
Cycle 1 time: 933
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1187
Cycle 1 time: 822
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1075
Cycle 1 time: 860
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1123
Cycle 1 time: 879
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1139
Cycle 1 time: 702
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 959
Cycle 1 time: 701
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 956
Cycle 1 time: 832
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1086
Cycle 1 time: 755
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1011
Cycle 1 time: 914
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1167
Cycle 1 time: 854
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 977
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1235
Cycle 1 time: 677
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 942
Cycle 1 time: 701
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 959
Cycle 1 time: 731
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 989
Cycle 1 time: 850
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1109
Cycle 1 time: 963
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1220
Cycle 1 time: 867
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 899
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1160
Cycle 1 time: 1021
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1279
clock 4308605 ms | mcu 0 | user time 683 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 100394 | nb_rw_cycle_counter 33464 | nb_inter_pic_trame_counter 100393
Cycle 1 time: 689
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 940
Cycle 1 time: 506
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 763
Cycle 1 time: 756
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1017
Cycle 1 time: 657
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 916
Cycle 1 time: 924
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 863
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1120
Cycle 1 time: 866
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 1103
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1365
Cycle 1 time: 763
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1016
Cycle 1 time: 1001
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1264
Cycle 1 time: 999
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1254
Cycle 1 time: 852
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 956
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1206
Cycle 1 time: 881
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1143
Cycle 1 time: 847
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 943
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1203
Cycle 1 time: 794
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1059
Cycle 1 time: 921
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1177
clock 4310622 ms | mcu 0 | user time 903 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 100448 | nb_rw_cycle_counter 33482 | nb_inter_pic_trame_counter 100447
Cycle 1 time: 909
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 856
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1112
Cycle 1 time: 821
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1077
Cycle 1 time: 1012
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1269
Cycle 1 time: 897
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1158
Cycle 1 time: 970
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 787
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1042
Cycle 1 time: 866
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1124
Cycle 1 time: 676
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 928
Cycle 1 time: 922
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 865
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1119
Cycle 1 time: 741
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1000
Cycle 1 time: 905
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1160
Cycle 1 time: 843
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1099
Cycle 1 time: 908
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 534
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 789
Cycle 1 time: 803
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1061
Cycle 1 time: 892
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1147
Cycle 1 time: 750
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1001
clock 4312693 ms | mcu 0 | user time 803 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 100505 | nb_rw_cycle_counter 33501 | nb_inter_pic_trame_counter 100504
Cycle 1 time: 810
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 804
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 786
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1041
Cycle 1 time: 819
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1074
Cycle 1 time: 984
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1247
Cycle 1 time: 947
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1202
Cycle 1 time: 682
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 930
Cycle 1 time: 825
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1079
Cycle 1 time: 761
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1019
Cycle 1 time: 923
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 980
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1241
Cycle 1 time: 739
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 996
Cycle 1 time: 917
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 844
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1100
Cycle 1 time: 976
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1239
Cycle 1 time: 983
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1240
Cycle 1 time: 828
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1091
Cycle 1 time: 902
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1162
clock 4314693 ms | mcu 0 | user time 674 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 100559 | nb_rw_cycle_counter 33519 | nb_inter_pic_trame_counter 100558
Cycle 1 time: 680
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 933
Cycle 1 time: 965
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1224
Cycle 1 time: 811
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1065
Cycle 1 time: 798
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1051
Cycle 1 time: 865
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1121
Cycle 1 time: 633
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 896
Cycle 1 time: 576
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 839
Cycle 1 time: 611
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 874
Cycle 1 time: 847
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 910
Cycle 2 time: 248
Cycle 0 time: 23
RW cycle time: 1181
Cycle 1 time: 810
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1071
Cycle 1 time: 781
Cycle 2 time: 254
Cycle 0 time: 18
RW cycle time: 1053
Cycle 1 time: 638
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 899
Cycle 1 time: 761
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1026
Cycle 1 time: 970
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1232
Cycle 1 time: 809
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1073
Cycle 1 time: 879
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1144
Cycle 1 time: 831
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1091
Cycle 1 time: 691
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 954
clock 4316700 ms | mcu 0 | user time 906 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 100616 | nb_rw_cycle_counter 33538 | nb_inter_pic_trame_counter 100615
Cycle 1 time: 912
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1165
Cycle 1 time: 683
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 945
Cycle 1 time: 731
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 992
Cycle 1 time: 801
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1068
Cycle 1 time: 796
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 844
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1110
Cycle 1 time: 502
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 764
Cycle 1 time: 623
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 891
Cycle 1 time: 910
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1162
Cycle 1 time: 862
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1123
Cycle 1 time: 612
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 874
Cycle 1 time: 752
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1012
Cycle 1 time: 937
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 1198
Cycle 1 time: 891
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1147
Cycle 1 time: 790
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1046
Cycle 1 time: 812
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 805
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1069
Cycle 1 time: 997
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1257
Cycle 1 time: 934
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1196
clock 4318721 ms | mcu 0 | user time 963 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 100673 | nb_rw_cycle_counter 33557 | nb_inter_pic_trame_counter 100672
Cycle 1 time: 970
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1221
Cycle 1 time: 925
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 746
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 860
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 631
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 887
Cycle 1 time: 691
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 958
Cycle 1 time: 786
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1042
Cycle 1 time: 700
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 961
Cycle 1 time: 721
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 979
Cycle 1 time: 1022
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1275
Cycle 1 time: 770
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1028
Cycle 1 time: 876
Cycle 2 time: 344
Cycle 0 time: 17
RW cycle time: 1237
Cycle 1 time: 754
Cycle 2 time: 249
Cycle 0 time: 23
RW cycle time: 1026
Cycle 1 time: 897
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1156
Cycle 1 time: 964
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1219
Cycle 1 time: 974
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1233
Cycle 1 time: 768
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1023
Cycle 1 time: 816
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1077
Cycle 1 time: 893
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1148
clock 4320772 ms | mcu 0 | user time 706 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 100730 | nb_rw_cycle_counter 33576 | nb_inter_pic_trame_counter 100729
Cycle 1 time: 713
Cycle 2 time: 228
Cycle 0 time: 23
RW cycle time: 964
Cycle 1 time: 778
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1035
Cycle 1 time: 812
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1073
Cycle 1 time: 690
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 948
Cycle 1 time: 650
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 913
Cycle 1 time: 683
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 950
Cycle 1 time: 603
Cycle 2 time: 246
Cycle 0 time: 23
RW cycle time: 872
Cycle 1 time: 951
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1213
Cycle 1 time: 582
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 853
Cycle 1 time: 573
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 837
Cycle 1 time: 709
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 980
Cycle 1 time: 635
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 894
Cycle 1 time: 607
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 870
Cycle 1 time: 754
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1010
Cycle 1 time: 732
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 998
Cycle 1 time: 838
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1105
Cycle 1 time: 766
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1025
Cycle 1 time: 957
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1216
Cycle 1 time: 885
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1146
Cycle 1 time: 819
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1077
Cycle 1 time: 605
clock 4322783 ms | mcu 0 | user time 237 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 100791 | nb_rw_cycle_counter 33596 | nb_inter_pic_trame_counter 100790
Cycle 2 time: 244
Cycle 0 time: 14
RW cycle time: 863
Cycle 1 time: 711
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 970
Cycle 1 time: 974
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1233
Cycle 1 time: 816
Cycle 2 time: 254
Cycle 0 time: 19
RW cycle time: 1089
Cycle 1 time: 894
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1153
Cycle 1 time: 693
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 961
Cycle 1 time: 563
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 821
Cycle 1 time: 963
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1219
Cycle 1 time: 584
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 846
Cycle 1 time: 728
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 994
Cycle 1 time: 973
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1245
Cycle 1 time: 839
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1104
Cycle 1 time: 847
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1108
Cycle 1 time: 798
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 730
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 990
Cycle 1 time: 685
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 945
Cycle 1 time: 685
Cycle 2 time: 241
Cycle 0 time: 23
RW cycle time: 949
Cycle 1 time: 854
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 631
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 890
Cycle 1 time: 602
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 862
clock 4324810 ms | mcu 0 | user time 706 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 100850 | nb_rw_cycle_counter 33616 | nb_inter_pic_trame_counter 100849
Cycle 1 time: 712
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 963
Cycle 1 time: 744
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 999
Cycle 1 time: 922
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1189
Cycle 1 time: 873
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1132
Cycle 1 time: 716
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 980
Cycle 1 time: 785
Cycle 2 time: 256
Cycle 0 time: 20
RW cycle time: 1061
Cycle 1 time: 672
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 933
Cycle 1 time: 777
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 656
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 919
Cycle 1 time: 653
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 914
Cycle 1 time: 1034
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1298
Cycle 1 time: 800
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1052
Cycle 1 time: 756
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1020
Cycle 1 time: 638
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 902
Cycle 1 time: 754
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1009
Cycle 1 time: 802
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1054
Cycle 1 time: 704
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 961
Cycle 1 time: 895
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1159
Cycle 1 time: 831
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1087
Cycle 1 time: 814
clock 4326811 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 100908 | nb_rw_cycle_counter 33635 | nb_inter_pic_trame_counter 100907
Cycle 2 time: 245
Cycle 0 time: 14
RW cycle time: 1073
Cycle 1 time: 597
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 858
Cycle 1 time: 807
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 814
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1072
Cycle 1 time: 648
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 908
Cycle 1 time: 762
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1020
Cycle 1 time: 709
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 964
Cycle 1 time: 853
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1113
Cycle 1 time: 969
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1240
Cycle 1 time: 614
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 879
Cycle 1 time: 794
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1056
Cycle 1 time: 582
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 845
Cycle 1 time: 841
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1103
Cycle 1 time: 798
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1063
Cycle 1 time: 666
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 928
Cycle 1 time: 573
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 834
Cycle 1 time: 696
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 588
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 854
Cycle 1 time: 566
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 825
Cycle 1 time: 918
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1172
Cycle 1 time: 764
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1026
clock 4328867 ms | mcu 0 | user time 749 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 100970 | nb_rw_cycle_counter 33656 | nb_inter_pic_trame_counter 100969
Cycle 1 time: 756
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1013
Cycle 1 time: 837
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1093
Cycle 1 time: 707
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 758
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1020
Cycle 1 time: 772
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1033
Cycle 1 time: 719
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 986
Cycle 1 time: 921
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1184
Cycle 1 time: 850
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1107
Cycle 1 time: 902
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1157
Cycle 1 time: 778
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1029
Cycle 1 time: 715
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 973
Cycle 1 time: 870
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1123
Cycle 1 time: 685
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 949
Cycle 1 time: 849
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 1121
Cycle 1 time: 771
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1031
Cycle 1 time: 566
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 826
Cycle 1 time: 676
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 930
Cycle 1 time: 762
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1020
Cycle 1 time: 1038
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1297
Cycle 1 time: 901
clock 4330890 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 101028 | nb_rw_cycle_counter 33675 | nb_inter_pic_trame_counter 101027
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 1161
Cycle 1 time: 1002
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1266
Cycle 1 time: 780
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 812
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1070
Cycle 1 time: 906
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1157
Cycle 1 time: 740
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1002
Cycle 1 time: 920
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 744
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1012
Cycle 1 time: 566
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 830
Cycle 1 time: 774
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1043
Cycle 1 time: 858
Cycle 2 time: 230
Cycle 0 time: 18
RW cycle time: 1106
Cycle 1 time: 838
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1093
Cycle 1 time: 884
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1149
Cycle 1 time: 745
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 751
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1012
Cycle 1 time: 938
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1196
Cycle 1 time: 789
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1040
Cycle 1 time: 804
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1061
Cycle 1 time: 624
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 875
Cycle 1 time: 822
clock 4332911 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 101085 | nb_rw_cycle_counter 33694 | nb_inter_pic_trame_counter 101084
Cycle 2 time: 247
Cycle 0 time: 14
RW cycle time: 1083
Cycle 1 time: 840
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1099
Cycle 1 time: 808
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1067
Cycle 1 time: 569
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 835
Cycle 1 time: 740
Cycle 2 time: 273
Cycle 0 time: 16
RW cycle time: 1029
Cycle 1 time: 705
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 962
Cycle 1 time: 864
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1115
Cycle 1 time: 1038
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1295
Cycle 1 time: 799
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 568
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 827
Cycle 1 time: 850
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 796
Cycle 2 time: 247
Cycle 0 time: 15
RW cycle time: 1058
Cycle 1 time: 729
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 979
Cycle 1 time: 812
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1070
Cycle 1 time: 833
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1090
Cycle 1 time: 802
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1060
Cycle 1 time: 872
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1125
Cycle 1 time: 959
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1219
Cycle 1 time: 859
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1108
clock 4334915 ms | mcu 0 | user time 921 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 101141 | nb_rw_cycle_counter 33713 | nb_inter_pic_trame_counter 101140
Cycle 1 time: 927
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1181
Cycle 1 time: 722
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 979
Cycle 1 time: 591
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 846
Cycle 1 time: 630
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 880
Cycle 1 time: 1035
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1278
Cycle 1 time: 618
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 870
Cycle 1 time: 873
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 770
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 678
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 931
Cycle 1 time: 738
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1001
Cycle 1 time: 633
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 884
Cycle 1 time: 903
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1161
Cycle 1 time: 885
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1134
Cycle 1 time: 667
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 920
Cycle 1 time: 910
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 802
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 729
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 991
Cycle 1 time: 648
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 915
Cycle 1 time: 802
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 670
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 929
clock 4336942 ms | mcu 0 | user time 861 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 101201 | nb_rw_cycle_counter 33733 | nb_inter_pic_trame_counter 101200
Cycle 1 time: 867
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 874
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1133
Cycle 1 time: 868
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1122
Cycle 1 time: 766
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1020
Cycle 1 time: 621
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 879
Cycle 1 time: 708
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 956
Cycle 1 time: 675
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 935
Cycle 1 time: 715
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 966
Cycle 1 time: 929
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 665
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 925
Cycle 1 time: 1001
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1260
Cycle 1 time: 923
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 978
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1236
Cycle 1 time: 795
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 960
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1222
Cycle 1 time: 821
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1083
Cycle 1 time: 695
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 785
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1051
Cycle 1 time: 877
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1137
clock 4338979 ms | mcu 0 | user time 822 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 101258 | nb_rw_cycle_counter 33752 | nb_inter_pic_trame_counter 101257
Cycle 1 time: 828
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1077
Cycle 1 time: 768
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1027
Cycle 1 time: 838
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1088
Cycle 1 time: 703
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 960
Cycle 1 time: 861
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 910
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 919
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1183
Cycle 1 time: 720
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 985
Cycle 1 time: 862
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 625
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 894
Cycle 1 time: 901
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1162
Cycle 1 time: 639
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 905
Cycle 1 time: 709
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 961
Cycle 1 time: 758
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1010
Cycle 1 time: 1021
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1281
Cycle 1 time: 882
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1139
Cycle 1 time: 765
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1024
Cycle 1 time: 854
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 803
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1063
clock 4340996 ms | mcu 0 | user time 716 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 101315 | nb_rw_cycle_counter 33771 | nb_inter_pic_trame_counter 101314
Cycle 1 time: 723
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 976
Cycle 1 time: 750
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1010
Cycle 1 time: 688
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 945
Cycle 1 time: 912
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1171
Cycle 1 time: 694
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 952
Cycle 1 time: 846
Cycle 2 time: 245
Cycle 0 time: 23
RW cycle time: 1114
Cycle 1 time: 736
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 994
Cycle 1 time: 795
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1055
Cycle 1 time: 849
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 807
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1065
Cycle 1 time: 782
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1041
Cycle 1 time: 903
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1167
Cycle 1 time: 870
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1138
Cycle 1 time: 873
Cycle 2 time: 239
Cycle 0 time: 23
RW cycle time: 1135
Cycle 1 time: 746
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1004
Cycle 1 time: 976
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1242
Cycle 1 time: 849
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 800
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1064
Cycle 1 time: 776
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1035
clock 4343033 ms | mcu 0 | user time 753 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 101372 | nb_rw_cycle_counter 33790 | nb_inter_pic_trame_counter 101371
Cycle 1 time: 759
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1013
Cycle 1 time: 971
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1232
Cycle 1 time: 947
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1207
Cycle 1 time: 594
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 847
Cycle 1 time: 603
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 859
Cycle 1 time: 831
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1088
Cycle 1 time: 800
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1067
Cycle 1 time: 830
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1091
Cycle 1 time: 947
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1209
Cycle 1 time: 910
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 728
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 991
Cycle 1 time: 907
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 804
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1073
Cycle 1 time: 775
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1034
Cycle 1 time: 746
Cycle 2 time: 245
Cycle 0 time: 23
RW cycle time: 1014
Cycle 1 time: 686
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 947
Cycle 1 time: 835
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1097
Cycle 1 time: 754
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1008
Cycle 1 time: 603
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 859
Cycle 1 time: 589
clock 4345038 ms | mcu 0 | user time 246 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 101430 | nb_rw_cycle_counter 33809 | nb_inter_pic_trame_counter 101429
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 858
Cycle 1 time: 681
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 945
Cycle 1 time: 696
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 947
Cycle 1 time: 785
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1045
Cycle 1 time: 802
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1060
Cycle 1 time: 699
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 955
Cycle 1 time: 907
Cycle 2 time: 236
Cycle 0 time: 22
RW cycle time: 1165
Cycle 1 time: 745
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1003
Cycle 1 time: 557
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 819
Cycle 1 time: 692
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 951
Cycle 1 time: 863
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 752
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1006
Cycle 1 time: 918
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1182
Cycle 1 time: 618
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 877
Cycle 1 time: 734
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 996
Cycle 1 time: 496
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 761
Cycle 1 time: 756
Cycle 2 time: 330
Cycle 0 time: 25
RW cycle time: 1111
Cycle 1 time: 908
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1167
Cycle 1 time: 819
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1080
Cycle 1 time: 923
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1173
clock 4347060 ms | mcu 0 | user time 840 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 101489 | nb_rw_cycle_counter 33829 | nb_inter_pic_trame_counter 101488
Cycle 1 time: 846
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1092
Cycle 1 time: 875
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1124
Cycle 1 time: 763
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1020
Cycle 1 time: 765
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1025
Cycle 1 time: 907
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1167
Cycle 1 time: 623
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 882
Cycle 1 time: 713
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 973
Cycle 1 time: 717
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 970
Cycle 1 time: 803
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 964
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1229
Cycle 1 time: 630
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 894
Cycle 1 time: 796
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 735
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 999
Cycle 1 time: 672
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 938
Cycle 1 time: 899
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1155
Cycle 1 time: 796
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1056
Cycle 1 time: 579
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 838
Cycle 1 time: 684
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 938
Cycle 1 time: 968
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1227
Cycle 1 time: 568
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 835
clock 4349104 ms | mcu 0 | user time 805 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 101549 | nb_rw_cycle_counter 33849 | nb_inter_pic_trame_counter 101548
Cycle 1 time: 811
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 1108
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1371
Cycle 1 time: 893
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1148
Cycle 1 time: 633
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 894
Cycle 1 time: 838
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1097
Cycle 1 time: 744
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1003
Cycle 1 time: 874
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1139
Cycle 1 time: 721
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 981
Cycle 1 time: 707
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 965
Cycle 1 time: 755
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1012
Cycle 1 time: 959
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1219
Cycle 1 time: 909
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 855
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 1100
Cycle 1 time: 810
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1072
Cycle 1 time: 660
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 923
Cycle 1 time: 784
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1045
Cycle 1 time: 749
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1011
Cycle 1 time: 794
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1052
Cycle 1 time: 928
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1182
clock 4351148 ms | mcu 0 | user time 798 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 101606 | nb_rw_cycle_counter 33868 | nb_inter_pic_trame_counter 101605
Cycle 1 time: 804
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 806
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1069
Cycle 1 time: 770
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1037
Cycle 1 time: 1008
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1272
Cycle 1 time: 869
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1136
Cycle 1 time: 877
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1138
Cycle 1 time: 696
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 959
Cycle 1 time: 620
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 878
Cycle 1 time: 681
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 941
Cycle 1 time: 691
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 950
Cycle 1 time: 633
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 900
Cycle 1 time: 842
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1102
Cycle 1 time: 741
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 995
Cycle 1 time: 610
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 868
Cycle 1 time: 671
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 934
Cycle 1 time: 746
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1000
Cycle 1 time: 833
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1094
Cycle 1 time: 636
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 898
Cycle 1 time: 705
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 953
Cycle 1 time: 700
Cycle 2 time: 258
Cycle 0 time: 17
RW cycle time: 975
clock 4353153 ms | mcu 0 | user time 694 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 101666 | nb_rw_cycle_counter 33888 | nb_inter_pic_trame_counter 101665
Cycle 1 time: 700
Cycle 2 time: 228
Cycle 0 time: 20
RW cycle time: 948
Cycle 1 time: 697
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 950
Cycle 1 time: 938
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1197
Cycle 1 time: 875
Cycle 2 time: 225
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 869
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1124
Cycle 1 time: 616
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 864
Cycle 1 time: 904
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1162
Cycle 1 time: 796
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1048
Cycle 1 time: 747
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 996
Cycle 1 time: 814
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1070
Cycle 1 time: 801
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 856
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1109
Cycle 1 time: 690
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 946
Cycle 1 time: 1032
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1284
Cycle 1 time: 795
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1045
Cycle 1 time: 833
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1091
Cycle 1 time: 710
Cycle 2 time: 228
Cycle 0 time: 18
RW cycle time: 956
Cycle 1 time: 771
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1031
Cycle 1 time: 817
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1068
clock 4355178 ms | mcu 0 | user time 880 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 101723 | nb_rw_cycle_counter 33907 | nb_inter_pic_trame_counter 101722
Cycle 1 time: 886
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1141
Cycle 1 time: 839
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1097
Cycle 1 time: 606
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 868
Cycle 1 time: 1037
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1289
Cycle 1 time: 917
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 939
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 768
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1019
Cycle 1 time: 693
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 951
Cycle 1 time: 643
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 904
Cycle 1 time: 782
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1043
Cycle 1 time: 694
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 948
Cycle 1 time: 752
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 726
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 979
Cycle 1 time: 812
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1068
Cycle 1 time: 931
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 997
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1253
Cycle 1 time: 575
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 826
Cycle 1 time: 696
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 949
Cycle 1 time: 584
Cycle 2 time: 240
Cycle 0 time: 25
RW cycle time: 849
Cycle 1 time: 694
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 949
clock 4357227 ms | mcu 0 | user time 687 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 101783 | nb_rw_cycle_counter 33927 | nb_inter_pic_trame_counter 101782
Cycle 1 time: 693
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 952
Cycle 1 time: 619
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 883
Cycle 1 time: 685
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 941
Cycle 1 time: 680
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 940
Cycle 1 time: 629
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 894
Cycle 1 time: 802
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1065
Cycle 1 time: 1007
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1266
Cycle 1 time: 977
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1237
Cycle 1 time: 764
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1024
Cycle 1 time: 720
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 978
Cycle 1 time: 699
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 957
Cycle 1 time: 663
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 917
Cycle 1 time: 788
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 710
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 894
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1152
Cycle 1 time: 663
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 920
Cycle 1 time: 805
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1057
Cycle 1 time: 693
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 949
Cycle 1 time: 727
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 987
Cycle 1 time: 838
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1093
clock 4359246 ms | mcu 0 | user time 656 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 101843 | nb_rw_cycle_counter 33947 | nb_inter_pic_trame_counter 101842
Cycle 1 time: 662
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 918
Cycle 1 time: 611
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 872
Cycle 1 time: 729
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 987
Cycle 1 time: 748
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1007
Cycle 1 time: 643
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 898
Cycle 1 time: 736
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 988
Cycle 1 time: 685
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 941
Cycle 1 time: 862
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 868
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1122
Cycle 1 time: 655
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 909
Cycle 1 time: 708
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 958
Cycle 1 time: 820
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 1070
Cycle 1 time: 678
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 939
Cycle 1 time: 625
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 891
Cycle 1 time: 790
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1058
Cycle 1 time: 781
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1046
Cycle 1 time: 812
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1073
Cycle 1 time: 674
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 935
Cycle 1 time: 754
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1014
Cycle 1 time: 718
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 972
Cycle 1 time: 630
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 896
clock 4361305 ms | mcu 0 | user time 637 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 101906 | nb_rw_cycle_counter 33968 | nb_inter_pic_trame_counter 101905
Cycle 1 time: 643
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 898
Cycle 1 time: 798
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 726
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 985
Cycle 1 time: 751
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1006
Cycle 1 time: 937
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1198
Cycle 1 time: 912
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 841
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1101
Cycle 1 time: 737
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 761
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1017
Cycle 1 time: 644
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 907
Cycle 1 time: 575
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 831
Cycle 1 time: 664
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 927
Cycle 1 time: 661
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 926
Cycle 1 time: 893
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1144
Cycle 1 time: 752
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1012
Cycle 1 time: 637
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 893
Cycle 1 time: 682
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 946
Cycle 1 time: 692
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 944
Cycle 1 time: 564
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 817
Cycle 1 time: 759
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1015
clock 4363322 ms | mcu 0 | user time 1029 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 101966 | nb_rw_cycle_counter 33988 | nb_inter_pic_trame_counter 101965
Cycle 1 time: 1035
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1283
Cycle 1 time: 729
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 985
Cycle 1 time: 579
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 838
Cycle 1 time: 683
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 940
Cycle 1 time: 699
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 960
Cycle 1 time: 589
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 850
Cycle 1 time: 661
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 922
Cycle 1 time: 578
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 842
Cycle 1 time: 492
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 752
Cycle 1 time: 732
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 998
Cycle 1 time: 603
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 855
Cycle 1 time: 685
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 942
Cycle 1 time: 688
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 947
Cycle 1 time: 786
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1047
Cycle 1 time: 812
Cycle 2 time: 265
Cycle 0 time: 18
RW cycle time: 1095
Cycle 1 time: 885
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1153
Cycle 1 time: 744
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1002
Cycle 1 time: 670
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 930
Cycle 1 time: 862
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 672
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 930
Cycle 1 time: 859
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1121
clock 4365342 ms | mcu 0 | user time 721 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 102029 | nb_rw_cycle_counter 34009 | nb_inter_pic_trame_counter 102028
Cycle 1 time: 728
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 977
Cycle 1 time: 523
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 780
Cycle 1 time: 794
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 591
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 847
Cycle 1 time: 739
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 997
Cycle 1 time: 535
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 793
Cycle 1 time: 603
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 867
Cycle 1 time: 872
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1131
Cycle 1 time: 799
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1053
Cycle 1 time: 858
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 679
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 942
Cycle 1 time: 673
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 936
Cycle 1 time: 577
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 833
Cycle 1 time: 857
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 908
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 743
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 744
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1001
Cycle 1 time: 974
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1234
Cycle 1 time: 672
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 934
Cycle 1 time: 669
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 925
Cycle 1 time: 658
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 913
clock 4367421 ms | mcu 0 | user time 907 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 102092 | nb_rw_cycle_counter 34030 | nb_inter_pic_trame_counter 102091
Cycle 1 time: 913
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1166
Cycle 1 time: 800
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 977
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1230
Cycle 1 time: 642
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 898
Cycle 1 time: 676
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 938
Cycle 1 time: 726
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 990
Cycle 1 time: 919
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 612
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 872
Cycle 1 time: 857
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 667
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 924
Cycle 1 time: 578
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 836
Cycle 1 time: 748
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1003
Cycle 1 time: 965
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1229
Cycle 1 time: 821
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1085
Cycle 1 time: 789
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1058
Cycle 1 time: 727
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 985
Cycle 1 time: 688
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 945
Cycle 1 time: 868
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1122
Cycle 1 time: 752
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1011
Cycle 1 time: 648
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 914
clock 4369449 ms | mcu 0 | user time 630 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 102152 | nb_rw_cycle_counter 34050 | nb_inter_pic_trame_counter 102151
Cycle 1 time: 636
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 891
Cycle 1 time: 705
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 963
Cycle 1 time: 810
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 575
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 834
Cycle 1 time: 941
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1200
Cycle 1 time: 665
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 928
Cycle 1 time: 812
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1074
Cycle 1 time: 734
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 989
Cycle 1 time: 602
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 860
Cycle 1 time: 607
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 865
Cycle 1 time: 855
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1116
Cycle 1 time: 740
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 999
Cycle 1 time: 793
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1056
Cycle 1 time: 667
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 929
Cycle 1 time: 754
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1017
Cycle 1 time: 739
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1003
Cycle 1 time: 749
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1008
Cycle 1 time: 646
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 905
Cycle 1 time: 581
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 838
Cycle 1 time: 863
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1115
Cycle 1 time: 605
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 864
clock 4371506 ms | mcu 0 | user time 671 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 102215 | nb_rw_cycle_counter 34071 | nb_inter_pic_trame_counter 102214
Cycle 1 time: 678
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 929
Cycle 1 time: 818
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1075
Cycle 1 time: 879
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1141
Cycle 1 time: 682
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 943
Cycle 1 time: 628
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 887
Cycle 1 time: 780
Cycle 2 time: 256
Cycle 0 time: 17
RW cycle time: 1053
Cycle 1 time: 694
Cycle 2 time: 286
Cycle 0 time: 18
RW cycle time: 998
Cycle 1 time: 683
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 944
Cycle 1 time: 744
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 583
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 840
Cycle 1 time: 743
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 999
Cycle 1 time: 805
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1058
Cycle 1 time: 684
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 941
Cycle 1 time: 587
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 849
Cycle 1 time: 609
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 869
Cycle 1 time: 646
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 900
Cycle 1 time: 590
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 845
Cycle 1 time: 1012
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1273
Cycle 1 time: 646
Cycle 2 time: 234
Cycle 0 time: 20
RW cycle time: 900
Cycle 1 time: 693
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 947
Cycle 1 time: 625
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 886
clock 4373534 ms | mcu 0 | user time 681 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 102278 | nb_rw_cycle_counter 34092 | nb_inter_pic_trame_counter 102277
Cycle 1 time: 687
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 938
Cycle 1 time: 901
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 680
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 946
Cycle 1 time: 779
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1034
Cycle 1 time: 913
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1167
Cycle 1 time: 756
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1016
Cycle 1 time: 640
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 906
Cycle 1 time: 739
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 996
Cycle 1 time: 533
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 791
Cycle 1 time: 645
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 907
Cycle 1 time: 783
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 770
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1028
Cycle 1 time: 744
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1006
Cycle 1 time: 775
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 730
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 989
Cycle 1 time: 611
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 875
Cycle 1 time: 661
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 922
Cycle 1 time: 733
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 994
Cycle 1 time: 792
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1051
Cycle 1 time: 635
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 893
Cycle 1 time: 616
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 876
clock 4375604 ms | mcu 0 | user time 806 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 102341 | nb_rw_cycle_counter 34113 | nb_inter_pic_trame_counter 102340
Cycle 1 time: 812
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1062
Cycle 1 time: 525
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 783
Cycle 1 time: 711
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 965
Cycle 1 time: 696
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 958
Cycle 1 time: 660
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 919
Cycle 1 time: 654
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 911
Cycle 1 time: 601
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 859
Cycle 1 time: 876
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1142
Cycle 1 time: 812
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1071
Cycle 1 time: 977
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1237
Cycle 1 time: 963
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1222
Cycle 1 time: 790
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1049
Cycle 1 time: 974
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1227
Cycle 1 time: 721
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 986
Cycle 1 time: 707
Cycle 2 time: 228
Cycle 0 time: 19
RW cycle time: 954
Cycle 1 time: 734
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 990
Cycle 1 time: 809
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 811
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1071
Cycle 1 time: 679
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 939
Cycle 1 time: 698
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 959
clock 4377627 ms | mcu 0 | user time 662 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 102401 | nb_rw_cycle_counter 34133 | nb_inter_pic_trame_counter 102400
Cycle 1 time: 668
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 923
Cycle 1 time: 915
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1172
Cycle 1 time: 618
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 881
Cycle 1 time: 800
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1065
Cycle 1 time: 747
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1008
Cycle 1 time: 620
Cycle 2 time: 257
Cycle 0 time: 20
RW cycle time: 897
Cycle 1 time: 708
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 965
Cycle 1 time: 672
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 926
Cycle 1 time: 888
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1149
Cycle 1 time: 734
Cycle 2 time: 238
Cycle 0 time: 22
RW cycle time: 994
Cycle 1 time: 859
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 680
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 941
Cycle 1 time: 818
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1080
Cycle 1 time: 591
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 848
Cycle 1 time: 937
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1200
Cycle 1 time: 903
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1162
Cycle 1 time: 769
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1024
Cycle 1 time: 604
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 861
Cycle 1 time: 568
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 824
Cycle 1 time: 683
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 942
clock 4379633 ms | mcu 0 | user time 747 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 102461 | nb_rw_cycle_counter 34153 | nb_inter_pic_trame_counter 102460
Cycle 1 time: 754
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1009
Cycle 1 time: 781
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1037
Cycle 1 time: 994
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1252
Cycle 1 time: 867
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1139
Cycle 1 time: 642
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 897
Cycle 1 time: 833
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1088
Cycle 1 time: 586
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 836
Cycle 1 time: 648
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 913
Cycle 1 time: 595
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 859
Cycle 1 time: 648
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 911
Cycle 1 time: 684
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 943
Cycle 1 time: 695
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 952
Cycle 1 time: 798
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 801
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1058
Cycle 1 time: 681
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 940
Cycle 1 time: 606
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 861
Cycle 1 time: 761
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1020
Cycle 1 time: 782
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 759
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1016
Cycle 1 time: 755
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1014
Cycle 1 time: 778
clock 4381644 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 102522 | nb_rw_cycle_counter 34173 | nb_inter_pic_trame_counter 102521
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 1038
Cycle 1 time: 906
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1168
Cycle 1 time: 1038
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1296
Cycle 1 time: 809
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1057
Cycle 1 time: 656
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 913
Cycle 1 time: 744
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1000
Cycle 1 time: 707
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 953
Cycle 1 time: 648
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 900
Cycle 1 time: 941
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1207
Cycle 1 time: 977
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1232
Cycle 1 time: 809
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1067
Cycle 1 time: 926
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1181
Cycle 1 time: 721
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 976
Cycle 1 time: 756
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1015
Cycle 1 time: 920
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1177
Cycle 1 time: 845
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1098
Cycle 1 time: 855
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1104
Cycle 1 time: 719
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 969
Cycle 1 time: 649
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 899
clock 4383644 ms | mcu 0 | user time 768 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 102578 | nb_rw_cycle_counter 34192 | nb_inter_pic_trame_counter 102577
Cycle 1 time: 774
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1021
Cycle 1 time: 627
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 880
Cycle 1 time: 814
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1070
Cycle 1 time: 793
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1047
Cycle 1 time: 809
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1067
Cycle 1 time: 663
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 927
Cycle 1 time: 971
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1232
Cycle 1 time: 742
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1001
Cycle 1 time: 642
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 896
Cycle 1 time: 599
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 860
Cycle 1 time: 671
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 931
Cycle 1 time: 728
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 987
Cycle 1 time: 777
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1035
Cycle 1 time: 749
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1013
Cycle 1 time: 677
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 935
Cycle 1 time: 582
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 844
Cycle 1 time: 719
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 974
Cycle 1 time: 754
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1012
Cycle 1 time: 737
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 986
Cycle 1 time: 766
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1018
Cycle 1 time: 818
clock 4385646 ms | mcu 0 | user time 235 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 102639 | nb_rw_cycle_counter 34212 | nb_inter_pic_trame_counter 102638
Cycle 2 time: 242
Cycle 0 time: 14
RW cycle time: 1074
Cycle 1 time: 761
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1014
Cycle 1 time: 540
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 799
Cycle 1 time: 632
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 889
Cycle 1 time: 848
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1112
Cycle 1 time: 733
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 994
Cycle 1 time: 638
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 891
Cycle 1 time: 693
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 952
Cycle 1 time: 799
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 1061
Cycle 1 time: 732
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 990
Cycle 1 time: 870
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1117
Cycle 1 time: 784
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1045
Cycle 1 time: 874
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1127
Cycle 1 time: 612
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 868
Cycle 1 time: 825
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1094
Cycle 1 time: 698
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 958
Cycle 1 time: 805
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 809
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 669
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 928
Cycle 1 time: 641
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 899
Cycle 1 time: 702
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 959
clock 4387708 ms | mcu 0 | user time 769 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 102701 | nb_rw_cycle_counter 34233 | nb_inter_pic_trame_counter 102700
Cycle 1 time: 775
Cycle 2 time: 235
Cycle 0 time: 20
RW cycle time: 1030
Cycle 1 time: 697
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 958
Cycle 1 time: 731
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 584
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 851
Cycle 1 time: 610
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 870
Cycle 1 time: 753
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1015
Cycle 1 time: 579
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 840
Cycle 1 time: 803
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1065
Cycle 1 time: 681
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 943
Cycle 1 time: 641
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 902
Cycle 1 time: 632
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 886
Cycle 1 time: 768
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1037
Cycle 1 time: 742
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1004
Cycle 1 time: 547
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 804
Cycle 1 time: 709
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 975
Cycle 1 time: 843
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1102
Cycle 1 time: 682
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 939
Cycle 1 time: 851
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 848
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 589
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 849
Cycle 1 time: 801
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1055
clock 4389737 ms | mcu 0 | user time 728 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 102764 | nb_rw_cycle_counter 34254 | nb_inter_pic_trame_counter 102763
Cycle 1 time: 734
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 985
Cycle 1 time: 813
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1073
Cycle 1 time: 672
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 930
Cycle 1 time: 895
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1153
Cycle 1 time: 826
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1083
Cycle 1 time: 710
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 966
Cycle 1 time: 720
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 982
Cycle 1 time: 692
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 953
Cycle 1 time: 626
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 883
Cycle 1 time: 580
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 839
Cycle 1 time: 660
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 920
Cycle 1 time: 741
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1002
Cycle 1 time: 728
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 983
Cycle 1 time: 683
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 946
Cycle 1 time: 797
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1052
Cycle 1 time: 628
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 888
Cycle 1 time: 704
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 959
Cycle 1 time: 740
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1003
Cycle 1 time: 675
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 929
Cycle 1 time: 861
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1120
clock 4391739 ms | mcu 0 | user time 1099 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 102824 | nb_rw_cycle_counter 34274 | nb_inter_pic_trame_counter 102823
Cycle 1 time: 1105
Cycle 2 time: 240
Cycle 0 time: 23
RW cycle time: 1368
Cycle 1 time: 649
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 908
Cycle 1 time: 735
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 999
Cycle 1 time: 584
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 846
Cycle 1 time: 622
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 886
Cycle 1 time: 690
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 952
Cycle 1 time: 788
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 733
Cycle 2 time: 375
Cycle 0 time: 16
RW cycle time: 1124
Cycle 1 time: 738
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 675
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 928
Cycle 1 time: 1026
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1277
Cycle 1 time: 635
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 894
Cycle 1 time: 666
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 928
Cycle 1 time: 686
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 940
Cycle 1 time: 822
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1078
Cycle 1 time: 846
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 520
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 774
Cycle 1 time: 809
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1065
Cycle 1 time: 764
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1024
Cycle 1 time: 819
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1079
Cycle 1 time: 472
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 733
clock 4393815 ms | mcu 0 | user time 907 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 102887 | nb_rw_cycle_counter 34295 | nb_inter_pic_trame_counter 102886
Cycle 1 time: 913
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 848
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1103
Cycle 1 time: 809
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1072
Cycle 1 time: 1079
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1337
Cycle 1 time: 887
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1147
Cycle 1 time: 709
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 952
Cycle 1 time: 596
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 862
Cycle 1 time: 608
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 864
Cycle 1 time: 826
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1081
Cycle 1 time: 733
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 994
Cycle 1 time: 703
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 727
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 992
Cycle 1 time: 696
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 959
Cycle 1 time: 712
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 975
Cycle 1 time: 606
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 862
Cycle 1 time: 554
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 803
Cycle 1 time: 654
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 911
Cycle 1 time: 631
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 889
Cycle 1 time: 745
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1000
Cycle 1 time: 804
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1060
Cycle 1 time: 681
clock 4395816 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 102948 | nb_rw_cycle_counter 34315 | nb_inter_pic_trame_counter 102947
Cycle 2 time: 251
Cycle 0 time: 14
RW cycle time: 946
Cycle 1 time: 788
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1045
Cycle 1 time: 1091
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1346
Cycle 1 time: 884
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1139
Cycle 1 time: 670
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 928
Cycle 1 time: 723
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 980
Cycle 1 time: 590
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 851
Cycle 1 time: 561
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 819
Cycle 1 time: 804
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 610
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 881
Cycle 1 time: 637
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 897
Cycle 1 time: 534
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 792
Cycle 1 time: 637
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 898
Cycle 1 time: 817
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1073
Cycle 1 time: 703
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 860
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1123
Cycle 1 time: 672
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 936
Cycle 1 time: 593
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 852
Cycle 1 time: 701
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 958
Cycle 1 time: 634
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 902
Cycle 1 time: 601
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 866
Cycle 1 time: 613
clock 4397834 ms | mcu 0 | user time 249 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 103011 | nb_rw_cycle_counter 34336 | nb_inter_pic_trame_counter 103010
Cycle 2 time: 255
Cycle 0 time: 15
RW cycle time: 883
Cycle 1 time: 719
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 981
Cycle 1 time: 787
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1044
Cycle 1 time: 695
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 797
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1057
Cycle 1 time: 1044
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1302
Cycle 1 time: 897
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1154
Cycle 1 time: 701
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 951
Cycle 1 time: 697
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 951
Cycle 1 time: 882
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1136
Cycle 1 time: 1029
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1278
Cycle 1 time: 850
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 963
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1219
Cycle 1 time: 657
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 909
Cycle 1 time: 842
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 782
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1040
Cycle 1 time: 620
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 878
Cycle 1 time: 704
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 961
Cycle 1 time: 708
Cycle 2 time: 231
Cycle 0 time: 19
RW cycle time: 958
Cycle 1 time: 782
clock 4399837 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 103068 | nb_rw_cycle_counter 34355 | nb_inter_pic_trame_counter 103067
Cycle 2 time: 251
Cycle 0 time: 14
RW cycle time: 1047
Cycle 1 time: 613
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 873
Cycle 1 time: 819
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1078
Cycle 1 time: 661
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 917
Cycle 1 time: 712
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 966
Cycle 1 time: 750
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1007
Cycle 1 time: 738
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 994
Cycle 1 time: 627
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 886
Cycle 1 time: 744
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1003
Cycle 1 time: 589
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 846
Cycle 1 time: 637
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 907
Cycle 1 time: 647
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 909
Cycle 1 time: 535
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 792
Cycle 1 time: 648
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 908
Cycle 1 time: 711
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 707
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 966
Cycle 1 time: 771
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 715
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 976
Cycle 1 time: 723
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 982
Cycle 1 time: 587
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 844
Cycle 1 time: 572
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 830
Cycle 1 time: 577
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 835
clock 4401849 ms | mcu 0 | user time 594 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 103133 | nb_rw_cycle_counter 34377 | nb_inter_pic_trame_counter 103132
Cycle 1 time: 600
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 862
Cycle 1 time: 710
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 966
Cycle 1 time: 814
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1071
Cycle 1 time: 655
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 906
Cycle 1 time: 714
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 965
Cycle 1 time: 742
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1001
Cycle 1 time: 735
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 993
Cycle 1 time: 687
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 946
Cycle 1 time: 590
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 851
Cycle 1 time: 741
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 999
Cycle 1 time: 745
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1010
Cycle 1 time: 659
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 921
Cycle 1 time: 629
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 889
Cycle 1 time: 574
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 835
Cycle 1 time: 685
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 948
Cycle 1 time: 790
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1049
Cycle 1 time: 858
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1116
Cycle 1 time: 803
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1065
Cycle 1 time: 799
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 727
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 977
Cycle 1 time: 528
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 782
clock 4403875 ms | mcu 0 | user time 643 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 103196 | nb_rw_cycle_counter 34398 | nb_inter_pic_trame_counter 103195
Cycle 1 time: 649
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 907
Cycle 1 time: 700
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 961
Cycle 1 time: 800
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1053
Cycle 1 time: 833
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1095
Cycle 1 time: 905
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1157
Cycle 1 time: 632
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 887
Cycle 1 time: 742
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 999
Cycle 1 time: 678
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 939
Cycle 1 time: 969
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1232
Cycle 1 time: 787
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1048
Cycle 1 time: 749
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1005
Cycle 1 time: 747
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 999
Cycle 1 time: 625
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 883
Cycle 1 time: 634
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 893
Cycle 1 time: 875
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1130
Cycle 1 time: 904
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 686
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 937
Cycle 1 time: 856
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 1033
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 1278
Cycle 1 time: 892
clock 4405891 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 103254 | nb_rw_cycle_counter 34417 | nb_inter_pic_trame_counter 103253
Cycle 2 time: 247
Cycle 0 time: 14
RW cycle time: 1153
Cycle 1 time: 926
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1185
Cycle 1 time: 893
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1153
Cycle 1 time: 533
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 790
Cycle 1 time: 795
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1056
Cycle 1 time: 663
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 919
Cycle 1 time: 676
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 937
Cycle 1 time: 817
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1073
Cycle 1 time: 575
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 838
Cycle 1 time: 576
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 842
Cycle 1 time: 632
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 903
Cycle 1 time: 800
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 502
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 761
Cycle 1 time: 926
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 865
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 887
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1150
Cycle 1 time: 871
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1131
Cycle 1 time: 578
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 833
Cycle 1 time: 765
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1016
Cycle 1 time: 880
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1142
Cycle 1 time: 588
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 849
clock 4407955 ms | mcu 0 | user time 689 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 103316 | nb_rw_cycle_counter 34438 | nb_inter_pic_trame_counter 103315
Cycle 1 time: 695
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 949
Cycle 1 time: 742
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 996
Cycle 1 time: 654
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 912
Cycle 1 time: 576
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 837
Cycle 1 time: 735
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 996
Cycle 1 time: 633
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 889
Cycle 1 time: 800
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 850
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 688
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 952
Cycle 1 time: 645
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 907
Cycle 1 time: 783
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1034
Cycle 1 time: 846
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1101
Cycle 1 time: 858
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 639
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 901
Cycle 1 time: 860
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1118
Cycle 1 time: 588
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 847
Cycle 1 time: 671
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 927
Cycle 1 time: 689
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 949
Cycle 1 time: 983
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1239
Cycle 1 time: 614
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 867
Cycle 1 time: 741
clock 4409955 ms | mcu 0 | user time 245 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 103377 | nb_rw_cycle_counter 34458 | nb_inter_pic_trame_counter 103376
Cycle 2 time: 252
Cycle 0 time: 14
RW cycle time: 1007
Cycle 1 time: 953
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1211
Cycle 1 time: 600
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 860
Cycle 1 time: 727
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 983
Cycle 1 time: 789
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1050
Cycle 1 time: 625
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 876
Cycle 1 time: 692
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 952
Cycle 1 time: 917
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1175
Cycle 1 time: 890
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 588
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 842
Cycle 1 time: 587
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 837
Cycle 1 time: 939
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1200
Cycle 1 time: 600
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 860
Cycle 1 time: 733
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 990
Cycle 1 time: 629
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 888
Cycle 1 time: 642
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 904
Cycle 1 time: 639
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 892
Cycle 1 time: 854
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1114
Cycle 1 time: 828
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1081
Cycle 1 time: 598
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 851
Cycle 1 time: 829
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1080
clock 4412008 ms | mcu 0 | user time 721 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 103439 | nb_rw_cycle_counter 34479 | nb_inter_pic_trame_counter 103438
Cycle 1 time: 727
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 978
Cycle 1 time: 833
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1095
Cycle 1 time: 747
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1006
Cycle 1 time: 637
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 896
Cycle 1 time: 583
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 841
Cycle 1 time: 1021
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1275
Cycle 1 time: 566
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 821
Cycle 1 time: 1077
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1341
Cycle 1 time: 741
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 995
Cycle 1 time: 940
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1199
Cycle 1 time: 918
Cycle 2 time: 233
Cycle 0 time: 19
RW cycle time: 1170
Cycle 1 time: 818
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1077
Cycle 1 time: 1023
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1276
Cycle 1 time: 762
Cycle 2 time: 257
Cycle 0 time: 18
RW cycle time: 1037
Cycle 1 time: 712
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 975
Cycle 1 time: 736
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 994
Cycle 1 time: 863
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1126
Cycle 1 time: 718
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 987
Cycle 1 time: 747
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1010
clock 4414015 ms | mcu 0 | user time 689 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 103496 | nb_rw_cycle_counter 34498 | nb_inter_pic_trame_counter 103495
Cycle 1 time: 695
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 948
Cycle 1 time: 656
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 920
Cycle 1 time: 809
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1062
Cycle 1 time: 867
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1122
Cycle 1 time: 624
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 877
Cycle 1 time: 750
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1014
Cycle 1 time: 796
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1059
Cycle 1 time: 893
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 1163
Cycle 1 time: 677
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 932
Cycle 1 time: 763
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 516
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 771
Cycle 1 time: 806
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1071
Cycle 1 time: 696
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 764
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1020
Cycle 1 time: 959
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1220
Cycle 1 time: 702
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 955
Cycle 1 time: 639
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 901
Cycle 1 time: 731
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 993
Cycle 1 time: 877
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1138
Cycle 1 time: 990
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1244
clock 4416071 ms | mcu 0 | user time 869 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 103556 | nb_rw_cycle_counter 34518 | nb_inter_pic_trame_counter 103555
Cycle 1 time: 875
Cycle 2 time: 230
Cycle 0 time: 20
RW cycle time: 1125
Cycle 1 time: 583
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 846
Cycle 1 time: 848
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1108
Cycle 1 time: 752
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1005
Cycle 1 time: 715
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 971
Cycle 1 time: 608
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 870
Cycle 1 time: 833
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1088
Cycle 1 time: 587
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 852
Cycle 1 time: 565
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 827
Cycle 1 time: 704
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 953
Cycle 1 time: 530
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 786
Cycle 1 time: 748
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1006
Cycle 1 time: 792
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1047
Cycle 1 time: 643
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 900
Cycle 1 time: 578
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 847
Cycle 1 time: 708
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 959
Cycle 1 time: 661
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 914
Cycle 1 time: 641
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 898
Cycle 1 time: 649
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 906
Cycle 1 time: 662
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 923
Cycle 1 time: 750
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1005
Cycle 1 time: 640
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 901
clock 4418120 ms | mcu 0 | user time 627 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 103622 | nb_rw_cycle_counter 34540 | nb_inter_pic_trame_counter 103621
Cycle 1 time: 633
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 887
Cycle 1 time: 615
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 872
Cycle 1 time: 1020
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1274
Cycle 1 time: 801
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1060
Cycle 1 time: 683
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 941
Cycle 1 time: 575
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 828
Cycle 1 time: 754
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1012
Cycle 1 time: 731
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 985
Cycle 1 time: 867
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1129
Cycle 1 time: 890
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1148
Cycle 1 time: 752
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1010
Cycle 1 time: 745
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 996
Cycle 1 time: 679
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 942
Cycle 1 time: 898
Cycle 2 time: 256
Cycle 0 time: 18
RW cycle time: 1172
Cycle 1 time: 887
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1144
Cycle 1 time: 633
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 892
Cycle 1 time: 1028
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 1274
Cycle 1 time: 869
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 772
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1031
Cycle 1 time: 701
clock 4420123 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 103680 | nb_rw_cycle_counter 34559 | nb_inter_pic_trame_counter 103679
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 962
Cycle 1 time: 589
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 844
Cycle 1 time: 758
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1027
Cycle 1 time: 835
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1091
Cycle 1 time: 856
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 842
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1099
Cycle 1 time: 772
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1026
Cycle 1 time: 981
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1238
Cycle 1 time: 862
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 483
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 741
Cycle 1 time: 718
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 969
Cycle 1 time: 830
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1086
Cycle 1 time: 778
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1032
Cycle 1 time: 696
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 951
Cycle 1 time: 633
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 896
Cycle 1 time: 840
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1099
Cycle 1 time: 716
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 979
Cycle 1 time: 856
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1115
Cycle 1 time: 623
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 882
Cycle 1 time: 731
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 992
clock 4422131 ms | mcu 0 | user time 761 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 103739 | nb_rw_cycle_counter 34579 | nb_inter_pic_trame_counter 103738
Cycle 1 time: 768
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1020
Cycle 1 time: 669
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 925
Cycle 1 time: 737
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1002
Cycle 1 time: 810
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1070
Cycle 1 time: 689
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 948
Cycle 1 time: 670
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 929
Cycle 1 time: 922
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 758
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1013
Cycle 1 time: 651
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 908
Cycle 1 time: 582
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 843
Cycle 1 time: 626
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 890
Cycle 1 time: 748
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1009
Cycle 1 time: 659
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 917
Cycle 1 time: 697
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 959
Cycle 1 time: 837
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1099
Cycle 1 time: 754
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1015
Cycle 1 time: 681
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 944
Cycle 1 time: 678
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 938
Cycle 1 time: 687
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 948
Cycle 1 time: 742
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1004
Cycle 1 time: 998
clock 4424135 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 103800 | nb_rw_cycle_counter 34599 | nb_inter_pic_trame_counter 103799
Cycle 2 time: 245
Cycle 0 time: 14
RW cycle time: 1257
Cycle 1 time: 860
Cycle 2 time: 238
Cycle 0 time: 23
RW cycle time: 1121
Cycle 1 time: 713
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 973
Cycle 1 time: 657
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 912
Cycle 1 time: 755
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 760
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1014
Cycle 1 time: 897
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1157
Cycle 1 time: 730
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 994
Cycle 1 time: 862
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1126
Cycle 1 time: 648
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 909
Cycle 1 time: 778
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 837
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1096
Cycle 1 time: 592
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 848
Cycle 1 time: 941
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1206
Cycle 1 time: 816
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1075
Cycle 1 time: 875
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1133
Cycle 1 time: 665
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 922
Cycle 1 time: 755
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1010
Cycle 1 time: 806
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1068
Cycle 1 time: 764
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1016
clock 4426173 ms | mcu 0 | user time 730 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 103859 | nb_rw_cycle_counter 34619 | nb_inter_pic_trame_counter 103858
Cycle 1 time: 736
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 989
Cycle 1 time: 968
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1229
Cycle 1 time: 681
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 941
Cycle 1 time: 634
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 896
Cycle 1 time: 857
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 1025
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1275
Cycle 1 time: 696
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 948
Cycle 1 time: 636
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 898
Cycle 1 time: 771
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1028
Cycle 1 time: 863
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 679
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 935
Cycle 1 time: 759
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1016
Cycle 1 time: 963
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1225
Cycle 1 time: 731
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 988
Cycle 1 time: 641
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 905
Cycle 1 time: 625
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 888
Cycle 1 time: 675
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 939
Cycle 1 time: 729
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 988
Cycle 1 time: 631
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 891
Cycle 1 time: 818
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1075
clock 4428218 ms | mcu 0 | user time 894 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 103919 | nb_rw_cycle_counter 34639 | nb_inter_pic_trame_counter 103918
Cycle 1 time: 900
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1148
Cycle 1 time: 768
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1025
Cycle 1 time: 888
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1140
Cycle 1 time: 588
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 850
Cycle 1 time: 902
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1161
Cycle 1 time: 1019
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1276
Cycle 1 time: 651
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 909
Cycle 1 time: 661
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 923
Cycle 1 time: 597
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 855
Cycle 1 time: 994
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1251
Cycle 1 time: 626
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 890
Cycle 1 time: 640
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 901
Cycle 1 time: 629
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 895
Cycle 1 time: 620
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 881
Cycle 1 time: 851
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1120
Cycle 1 time: 720
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 990
Cycle 1 time: 710
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 973
Cycle 1 time: 764
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1019
Cycle 1 time: 921
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1182
Cycle 1 time: 917
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1177
clock 4430269 ms | mcu 0 | user time 843 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 103979 | nb_rw_cycle_counter 34659 | nb_inter_pic_trame_counter 103978
Cycle 1 time: 849
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 807
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1062
Cycle 1 time: 726
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 986
Cycle 1 time: 946
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1203
Cycle 1 time: 638
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 902
Cycle 1 time: 744
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1002
Cycle 1 time: 795
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1048
Cycle 1 time: 851
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 1109
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1366
Cycle 1 time: 852
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 780
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1043
Cycle 1 time: 639
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 899
Cycle 1 time: 800
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1056
Cycle 1 time: 995
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1261
Cycle 1 time: 901
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1154
Cycle 1 time: 744
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1003
Cycle 1 time: 796
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1055
Cycle 1 time: 980
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1240
Cycle 1 time: 963
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1218
clock 4432358 ms | mcu 0 | user time 907 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 104036 | nb_rw_cycle_counter 34678 | nb_inter_pic_trame_counter 104035
Cycle 1 time: 913
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 718
Cycle 2 time: 247
Cycle 0 time: 15
RW cycle time: 980
Cycle 1 time: 666
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 931
Cycle 1 time: 736
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 999
Cycle 1 time: 874
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1139
Cycle 1 time: 636
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 899
Cycle 1 time: 690
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 946
Cycle 1 time: 853
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 856
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 580
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 842
Cycle 1 time: 696
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 955
Cycle 1 time: 753
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1009
Cycle 1 time: 583
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 837
Cycle 1 time: 702
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 971
Cycle 1 time: 1066
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1330
Cycle 1 time: 1005
Cycle 2 time: 235
Cycle 0 time: 20
RW cycle time: 1260
Cycle 1 time: 679
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 937
Cycle 1 time: 800
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 639
Cycle 2 time: 235
Cycle 0 time: 22
RW cycle time: 896
Cycle 1 time: 742
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1003
clock 4434384 ms | mcu 0 | user time 789 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 104096 | nb_rw_cycle_counter 34698 | nb_inter_pic_trame_counter 104095
Cycle 1 time: 795
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1054
Cycle 1 time: 631
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 888
Cycle 1 time: 691
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 945
Cycle 1 time: 704
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 798
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1060
Cycle 1 time: 649
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 911
Cycle 1 time: 869
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1124
Cycle 1 time: 694
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 953
Cycle 1 time: 702
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 960
Cycle 1 time: 620
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 880
Cycle 1 time: 719
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 979
Cycle 1 time: 648
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 907
Cycle 1 time: 811
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1069
Cycle 1 time: 654
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 921
Cycle 1 time: 818
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1074
Cycle 1 time: 664
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 918
Cycle 1 time: 846
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1102
Cycle 1 time: 687
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 947
Cycle 1 time: 957
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1220
Cycle 1 time: 724
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 984
Cycle 1 time: 589
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 850
clock 4436464 ms | mcu 0 | user time 889 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 104159 | nb_rw_cycle_counter 34719 | nb_inter_pic_trame_counter 104158
Cycle 1 time: 895
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1154
Cycle 1 time: 882
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1148
Cycle 1 time: 589
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 852
Cycle 1 time: 745
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1010
Cycle 1 time: 567
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 820
Cycle 1 time: 704
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 957
Cycle 1 time: 944
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1200
Cycle 1 time: 947
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1201
Cycle 1 time: 856
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1121
Cycle 1 time: 686
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 948
Cycle 1 time: 737
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 999
Cycle 1 time: 852
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 738
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1001
Cycle 1 time: 625
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 892
Cycle 1 time: 796
Cycle 2 time: 243
Cycle 0 time: 23
RW cycle time: 1062
Cycle 1 time: 660
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 923
Cycle 1 time: 807
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1070
Cycle 1 time: 746
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1006
Cycle 1 time: 717
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 980
Cycle 1 time: 640
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 901
clock 4438500 ms | mcu 0 | user time 899 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 104219 | nb_rw_cycle_counter 34739 | nb_inter_pic_trame_counter 104218
Cycle 1 time: 905
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 1155
Cycle 1 time: 633
Cycle 2 time: 241
Cycle 0 time: 22
RW cycle time: 896
Cycle 1 time: 966
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1219
Cycle 1 time: 797
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1053
Cycle 1 time: 858
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1122
Cycle 1 time: 903
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1162
Cycle 1 time: 744
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1000
Cycle 1 time: 867
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 875
Cycle 2 time: 227
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 899
Cycle 2 time: 258
Cycle 0 time: 17
RW cycle time: 1174
Cycle 1 time: 632
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 890
Cycle 1 time: 655
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 916
Cycle 1 time: 665
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 918
Cycle 1 time: 856
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 714
Cycle 2 time: 227
Cycle 0 time: 18
RW cycle time: 959
Cycle 1 time: 653
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 913
Cycle 1 time: 595
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 856
Cycle 1 time: 728
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 988
Cycle 1 time: 612
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 871
Cycle 1 time: 674
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 934
clock 4440516 ms | mcu 0 | user time 674 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 104279 | nb_rw_cycle_counter 34759 | nb_inter_pic_trame_counter 104278
Cycle 1 time: 680
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 929
Cycle 1 time: 643
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 900
Cycle 1 time: 806
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1072
Cycle 1 time: 932
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1184
Cycle 1 time: 958
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1216
Cycle 1 time: 715
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 975
Cycle 1 time: 764
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1028
Cycle 1 time: 691
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 950
Cycle 1 time: 633
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 894
Cycle 1 time: 733
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 996
Cycle 1 time: 741
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 994
Cycle 1 time: 779
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1041
Cycle 1 time: 922
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 997
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1256
Cycle 1 time: 689
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 951
Cycle 1 time: 685
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 948
Cycle 1 time: 541
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 801
Cycle 1 time: 806
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1066
Cycle 1 time: 636
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 888
Cycle 1 time: 817
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1078
clock 4442560 ms | mcu 0 | user time 774 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 104339 | nb_rw_cycle_counter 34779 | nb_inter_pic_trame_counter 104338
Cycle 1 time: 781
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1028
Cycle 1 time: 578
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 843
Cycle 1 time: 835
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1103
Cycle 1 time: 724
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 983
Cycle 1 time: 721
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 982
Cycle 1 time: 588
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 847
Cycle 1 time: 805
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 901
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1159
Cycle 1 time: 822
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1084
Cycle 1 time: 663
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 922
Cycle 1 time: 772
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1029
Cycle 1 time: 917
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1172
Cycle 1 time: 656
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 910
Cycle 1 time: 948
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1204
Cycle 1 time: 743
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1005
Cycle 1 time: 627
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 888
Cycle 1 time: 790
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1051
Cycle 1 time: 736
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 992
Cycle 1 time: 695
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 951
Cycle 1 time: 903
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1157
clock 4444611 ms | mcu 0 | user time 917 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 104399 | nb_rw_cycle_counter 34799 | nb_inter_pic_trame_counter 104398
Cycle 1 time: 923
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 586
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 837
Cycle 1 time: 810
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1061
Cycle 1 time: 517
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 769
Cycle 1 time: 692
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 950
Cycle 1 time: 762
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1023
Cycle 1 time: 753
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1002
Cycle 1 time: 610
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 869
Cycle 1 time: 805
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1064
Cycle 1 time: 812
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1068
Cycle 1 time: 829
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1086
Cycle 1 time: 742
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1000
Cycle 1 time: 968
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1226
Cycle 1 time: 748
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1006
Cycle 1 time: 869
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 618
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 871
Cycle 1 time: 815
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 1027
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1282
Cycle 1 time: 696
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 945
Cycle 1 time: 783
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1039
clock 4446630 ms | mcu 0 | user time 651 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 104459 | nb_rw_cycle_counter 34819 | nb_inter_pic_trame_counter 104458
Cycle 1 time: 657
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 909
Cycle 1 time: 859
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1121
Cycle 1 time: 721
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 977
Cycle 1 time: 645
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 902
Cycle 1 time: 1010
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1266
Cycle 1 time: 797
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1062
Cycle 1 time: 893
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1155
Cycle 1 time: 724
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 977
Cycle 1 time: 919
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1185
Cycle 1 time: 983
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1234
Cycle 1 time: 804
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1064
Cycle 1 time: 832
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1093
Cycle 1 time: 839
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1104
Cycle 1 time: 749
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1005
Cycle 1 time: 642
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 899
Cycle 1 time: 669
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 932
Cycle 1 time: 918
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1180
Cycle 1 time: 722
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 983
Cycle 1 time: 823
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1080
clock 4448671 ms | mcu 0 | user time 935 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 104516 | nb_rw_cycle_counter 34838 | nb_inter_pic_trame_counter 104515
Cycle 1 time: 942
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1195
Cycle 1 time: 858
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1116
Cycle 1 time: 855
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 686
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 945
Cycle 1 time: 852
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1114
Cycle 1 time: 639
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 900
Cycle 1 time: 792
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1058
Cycle 1 time: 654
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 914
Cycle 1 time: 920
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1171
Cycle 1 time: 750
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1012
Cycle 1 time: 734
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1000
Cycle 1 time: 983
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 1245
Cycle 1 time: 726
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 996
Cycle 1 time: 611
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 875
Cycle 1 time: 786
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1042
Cycle 1 time: 701
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 960
Cycle 1 time: 682
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 941
Cycle 1 time: 737
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1000
Cycle 1 time: 574
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 832
Cycle 1 time: 732
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 985
clock 4450706 ms | mcu 0 | user time 866 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 104576 | nb_rw_cycle_counter 34858 | nb_inter_pic_trame_counter 104575
Cycle 1 time: 872
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 738
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 999
Cycle 1 time: 681
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 942
Cycle 1 time: 754
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1010
Cycle 1 time: 801
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1062
Cycle 1 time: 675
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 931
Cycle 1 time: 857
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 690
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 939
Cycle 1 time: 856
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 971
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1225
Cycle 1 time: 982
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1243
Cycle 1 time: 774
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1034
Cycle 1 time: 841
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1102
Cycle 1 time: 606
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 873
Cycle 1 time: 1052
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1315
Cycle 1 time: 678
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 943
Cycle 1 time: 788
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1058
Cycle 1 time: 835
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1092
Cycle 1 time: 702
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 964
clock 4452735 ms | mcu 0 | user time 1081 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 104633 | nb_rw_cycle_counter 34877 | nb_inter_pic_trame_counter 104632
Cycle 1 time: 1087
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1346
Cycle 1 time: 833
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1093
Cycle 1 time: 654
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 915
Cycle 1 time: 738
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1006
Cycle 1 time: 653
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 918
Cycle 1 time: 784
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 710
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 961
Cycle 1 time: 674
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 940
Cycle 1 time: 675
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 943
Cycle 1 time: 670
Cycle 2 time: 245
Cycle 0 time: 23
RW cycle time: 938
Cycle 1 time: 581
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 837
Cycle 1 time: 802
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1063
Cycle 1 time: 843
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 810
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1071
Cycle 1 time: 721
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 977
Cycle 1 time: 987
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1242
Cycle 1 time: 787
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1037
Cycle 1 time: 716
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 966
Cycle 1 time: 838
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1095
Cycle 1 time: 625
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 888
clock 4454739 ms | mcu 0 | user time 745 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 104693 | nb_rw_cycle_counter 34897 | nb_inter_pic_trame_counter 104692
Cycle 1 time: 751
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1002
Cycle 1 time: 763
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1023
Cycle 1 time: 650
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 909
Cycle 1 time: 1098
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1362
Cycle 1 time: 939
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1200
Cycle 1 time: 804
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1063
Cycle 1 time: 633
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 893
Cycle 1 time: 1012
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1268
Cycle 1 time: 802
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1058
Cycle 1 time: 986
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1238
Cycle 1 time: 841
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 757
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 876
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1141
Cycle 1 time: 833
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1098
Cycle 1 time: 988
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1249
Cycle 1 time: 801
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1068
Cycle 1 time: 562
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 818
Cycle 1 time: 865
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 768
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1026
clock 4456810 ms | mcu 0 | user time 814 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 104750 | nb_rw_cycle_counter 34916 | nb_inter_pic_trame_counter 104749
Cycle 1 time: 821
Cycle 2 time: 230
Cycle 0 time: 19
RW cycle time: 1070
Cycle 1 time: 780
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 656
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 918
Cycle 1 time: 692
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 950
Cycle 1 time: 682
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 937
Cycle 1 time: 957
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1219
Cycle 1 time: 783
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 648
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 899
Cycle 1 time: 822
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 741
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1002
Cycle 1 time: 728
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 987
Cycle 1 time: 798
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1061
Cycle 1 time: 790
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1045
Cycle 1 time: 710
Cycle 2 time: 228
Cycle 0 time: 19
RW cycle time: 957
Cycle 1 time: 693
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 955
Cycle 1 time: 679
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 936
Cycle 1 time: 790
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 635
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 891
Cycle 1 time: 805
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1065
Cycle 1 time: 658
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 912
clock 4458834 ms | mcu 0 | user time 1046 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 104810 | nb_rw_cycle_counter 34936 | nb_inter_pic_trame_counter 104809
Cycle 1 time: 1052
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1315
Cycle 1 time: 736
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1000
Cycle 1 time: 914
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1182
Cycle 1 time: 1022
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1274
Cycle 1 time: 600
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 868
Cycle 1 time: 715
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 975
Cycle 1 time: 667
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 925
Cycle 1 time: 604
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 862
Cycle 1 time: 730
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 986
Cycle 1 time: 786
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 715
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 979
Cycle 1 time: 771
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 705
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 628
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 891
Cycle 1 time: 874
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1137
Cycle 1 time: 641
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 898
Cycle 1 time: 724
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 980
Cycle 1 time: 879
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1140
Cycle 1 time: 822
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1077
Cycle 1 time: 795
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1046
clock 4460855 ms | mcu 0 | user time 693 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 104870 | nb_rw_cycle_counter 34956 | nb_inter_pic_trame_counter 104869
Cycle 1 time: 700
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 948
Cycle 1 time: 696
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 952
Cycle 1 time: 827
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1081
Cycle 1 time: 673
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 928
Cycle 1 time: 580
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 842
Cycle 1 time: 727
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 984
Cycle 1 time: 678
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 941
Cycle 1 time: 673
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 929
Cycle 1 time: 769
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1027
Cycle 1 time: 776
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1029
Cycle 1 time: 924
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1181
Cycle 1 time: 702
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 959
Cycle 1 time: 858
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 741
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1001
Cycle 1 time: 806
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1057
Cycle 1 time: 580
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 835
Cycle 1 time: 825
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1079
Cycle 1 time: 838
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1092
Cycle 1 time: 835
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1088
Cycle 1 time: 829
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1087
clock 4462888 ms | mcu 0 | user time 866 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 104930 | nb_rw_cycle_counter 34976 | nb_inter_pic_trame_counter 104929
Cycle 1 time: 872
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 971
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1223
Cycle 1 time: 979
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1237
Cycle 1 time: 685
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 944
Cycle 1 time: 807
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1062
Cycle 1 time: 785
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 766
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1025
Cycle 1 time: 692
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 946
Cycle 1 time: 839
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1089
Cycle 1 time: 949
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1207
Cycle 1 time: 1031
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1274
Cycle 1 time: 882
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1132
Cycle 1 time: 686
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 941
Cycle 1 time: 680
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 941
Cycle 1 time: 740
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 998
Cycle 1 time: 986
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1242
Cycle 1 time: 746
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 744
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 999
Cycle 1 time: 728
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 987
clock 4464910 ms | mcu 0 | user time 689 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 104987 | nb_rw_cycle_counter 34995 | nb_inter_pic_trame_counter 104986
Cycle 1 time: 696
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 943
Cycle 1 time: 864
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1124
Cycle 1 time: 665
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 931
Cycle 1 time: 894
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1152
Cycle 1 time: 876
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1135
Cycle 1 time: 770
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1028
Cycle 1 time: 724
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 982
Cycle 1 time: 932
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1189
Cycle 1 time: 606
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 858
Cycle 1 time: 783
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 636
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 892
Cycle 1 time: 695
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 957
Cycle 1 time: 668
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 924
Cycle 1 time: 944
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1202
Cycle 1 time: 754
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1006
Cycle 1 time: 978
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 859
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 977
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1234
Cycle 1 time: 757
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1012
Cycle 1 time: 669
clock 4466929 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 105045 | nb_rw_cycle_counter 35014 | nb_inter_pic_trame_counter 105044
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 936
Cycle 1 time: 785
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1048
Cycle 1 time: 737
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 996
Cycle 1 time: 801
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1064
Cycle 1 time: 839
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1098
Cycle 1 time: 952
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1206
Cycle 1 time: 596
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 851
Cycle 1 time: 862
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1115
Cycle 1 time: 768
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1023
Cycle 1 time: 995
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1252
Cycle 1 time: 645
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 907
Cycle 1 time: 678
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 939
Cycle 1 time: 803
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1054
Cycle 1 time: 706
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 963
Cycle 1 time: 870
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1122
Cycle 1 time: 587
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 845
Cycle 1 time: 587
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 844
Cycle 1 time: 728
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 993
Cycle 1 time: 915
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1179
Cycle 1 time: 587
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 851
Cycle 1 time: 489
clock 4468939 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 105105 | nb_rw_cycle_counter 35034 | nb_inter_pic_trame_counter 105104
Cycle 2 time: 245
Cycle 0 time: 14
RW cycle time: 748
Cycle 1 time: 686
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 940
Cycle 1 time: 857
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 966
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1221
Cycle 1 time: 917
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 858
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 704
Cycle 2 time: 229
Cycle 0 time: 19
RW cycle time: 952
Cycle 1 time: 753
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1014
Cycle 1 time: 768
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1026
Cycle 1 time: 924
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 907
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 714
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 964
Cycle 1 time: 652
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 912
Cycle 1 time: 688
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 942
Cycle 1 time: 795
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1051
Cycle 1 time: 758
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1019
Cycle 1 time: 721
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 978
Cycle 1 time: 748
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1002
Cycle 1 time: 691
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 946
Cycle 1 time: 927
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1188
clock 4470989 ms | mcu 0 | user time 572 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 105164 | nb_rw_cycle_counter 35054 | nb_inter_pic_trame_counter 105163
Cycle 1 time: 579
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 831
Cycle 1 time: 601
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 856
Cycle 1 time: 896
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1151
Cycle 1 time: 777
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1035
Cycle 1 time: 919
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1174
Cycle 1 time: 911
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 968
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1220
Cycle 1 time: 589
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 850
Cycle 1 time: 722
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 981
Cycle 1 time: 689
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 955
Cycle 1 time: 802
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1059
Cycle 1 time: 674
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 933
Cycle 1 time: 901
Cycle 2 time: 244
Cycle 0 time: 23
RW cycle time: 1168
Cycle 1 time: 687
Cycle 2 time: 246
Cycle 0 time: 23
RW cycle time: 956
Cycle 1 time: 559
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 824
Cycle 1 time: 618
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 876
Cycle 1 time: 690
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 947
Cycle 1 time: 748
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 999
Cycle 1 time: 694
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 947
Cycle 1 time: 526
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 787
Cycle 1 time: 849
clock 4473011 ms | mcu 0 | user time 234 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 105225 | nb_rw_cycle_counter 35074 | nb_inter_pic_trame_counter 105224
Cycle 2 time: 242
Cycle 0 time: 14
RW cycle time: 1105
Cycle 1 time: 733
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 988
Cycle 1 time: 863
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 814
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 925
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1184
Cycle 1 time: 705
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 964
Cycle 1 time: 877
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1140
Cycle 1 time: 881
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1136
Cycle 1 time: 990
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1255
Cycle 1 time: 772
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1028
Cycle 1 time: 652
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 921
Cycle 1 time: 791
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 841
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1107
Cycle 1 time: 782
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1043
Cycle 1 time: 742
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1000
Cycle 1 time: 762
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1019
Cycle 1 time: 774
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1029
Cycle 1 time: 697
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 951
Cycle 1 time: 596
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 854
Cycle 1 time: 688
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 949
clock 4475065 ms | mcu 0 | user time 717 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 105284 | nb_rw_cycle_counter 35094 | nb_inter_pic_trame_counter 105283
Cycle 1 time: 723
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 980
Cycle 1 time: 646
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 910
Cycle 1 time: 717
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 978
Cycle 1 time: 738
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 992
Cycle 1 time: 868
Cycle 2 time: 226
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 707
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 964
Cycle 1 time: 707
Cycle 2 time: 229
Cycle 0 time: 15
RW cycle time: 951
Cycle 1 time: 893
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1143
Cycle 1 time: 956
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1209
Cycle 1 time: 796
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1054
Cycle 1 time: 705
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 955
Cycle 1 time: 695
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 954
Cycle 1 time: 678
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 941
Cycle 1 time: 630
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 883
Cycle 1 time: 993
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1251
Cycle 1 time: 724
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 621
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 879
Cycle 1 time: 686
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 939
Cycle 1 time: 570
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 830
Cycle 1 time: 584
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 836
Cycle 1 time: 771
clock 4477070 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 105345 | nb_rw_cycle_counter 35114 | nb_inter_pic_trame_counter 105344
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 1032
Cycle 1 time: 751
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1010
Cycle 1 time: 810
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1064
Cycle 1 time: 785
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1048
Cycle 1 time: 816
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1074
Cycle 1 time: 694
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 955
Cycle 1 time: 637
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 889
Cycle 1 time: 852
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1112
Cycle 1 time: 689
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 945
Cycle 1 time: 820
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1080
Cycle 1 time: 871
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1123
Cycle 1 time: 708
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 962
Cycle 1 time: 769
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1022
Cycle 1 time: 626
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 876
Cycle 1 time: 948
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1209
Cycle 1 time: 841
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1101
Cycle 1 time: 797
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 899
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1161
Cycle 1 time: 690
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 946
Cycle 1 time: 647
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 899
clock 4479110 ms | mcu 0 | user time 850 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 105404 | nb_rw_cycle_counter 35134 | nb_inter_pic_trame_counter 105403
Cycle 1 time: 856
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 965
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1221
Cycle 1 time: 915
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1170
Cycle 1 time: 666
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 926
Cycle 1 time: 893
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1157
Cycle 1 time: 689
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 941
Cycle 1 time: 759
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1017
Cycle 1 time: 872
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1135
Cycle 1 time: 727
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 984
Cycle 1 time: 582
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 840
Cycle 1 time: 583
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 839
Cycle 1 time: 633
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 891
Cycle 1 time: 724
Cycle 2 time: 253
Cycle 0 time: 23
RW cycle time: 1000
Cycle 1 time: 692
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 956
Cycle 1 time: 719
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 979
Cycle 1 time: 808
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1067
Cycle 1 time: 573
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 830
Cycle 1 time: 621
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 877
Cycle 1 time: 905
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 701
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 957
clock 4481110 ms | mcu 0 | user time 795 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 105464 | nb_rw_cycle_counter 35154 | nb_inter_pic_trame_counter 105463
Cycle 1 time: 801
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1053
Cycle 1 time: 688
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 949
Cycle 1 time: 792
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1050
Cycle 1 time: 800
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 914
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1171
Cycle 1 time: 841
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1100
Cycle 1 time: 822
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1085
Cycle 1 time: 745
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1008
Cycle 1 time: 866
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1120
Cycle 1 time: 650
Cycle 2 time: 246
Cycle 0 time: 23
RW cycle time: 919
Cycle 1 time: 739
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1003
Cycle 1 time: 686
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 955
Cycle 1 time: 581
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 847
Cycle 1 time: 652
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 913
Cycle 1 time: 936
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1200
Cycle 1 time: 957
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1221
Cycle 1 time: 706
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 963
Cycle 1 time: 710
Cycle 2 time: 252
Cycle 0 time: 22
RW cycle time: 984
Cycle 1 time: 903
Cycle 2 time: 254
Cycle 0 time: 18
RW cycle time: 1175
Cycle 1 time: 623
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 883
clock 4483159 ms | mcu 0 | user time 631 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 105524 | nb_rw_cycle_counter 35174 | nb_inter_pic_trame_counter 105523
Cycle 1 time: 637
Cycle 2 time: 241
Cycle 0 time: 22
RW cycle time: 900
Cycle 1 time: 733
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 992
Cycle 1 time: 716
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 979
Cycle 1 time: 597
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 860
Cycle 1 time: 711
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 972
Cycle 1 time: 556
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 811
Cycle 1 time: 635
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 888
Cycle 1 time: 799
Cycle 2 time: 287
Cycle 0 time: 20
RW cycle time: 1106
Cycle 1 time: 687
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 949
Cycle 1 time: 871
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1136
Cycle 1 time: 651
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 915
Cycle 1 time: 751
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1011
Cycle 1 time: 725
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 987
Cycle 1 time: 696
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 957
Cycle 1 time: 712
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 976
Cycle 1 time: 865
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1128
Cycle 1 time: 683
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 940
Cycle 1 time: 905
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1169
Cycle 1 time: 632
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 892
Cycle 1 time: 621
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 877
Cycle 1 time: 746
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1001
clock 4485216 ms | mcu 0 | user time 759 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 105587 | nb_rw_cycle_counter 35195 | nb_inter_pic_trame_counter 105586
Cycle 1 time: 766
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1017
Cycle 1 time: 856
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1114
Cycle 1 time: 684
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 944
Cycle 1 time: 664
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 921
Cycle 1 time: 749
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1009
Cycle 1 time: 819
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1078
Cycle 1 time: 659
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 921
Cycle 1 time: 565
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 827
Cycle 1 time: 642
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 897
Cycle 1 time: 688
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 936
Cycle 1 time: 813
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1072
Cycle 1 time: 891
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1151
Cycle 1 time: 638
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 900
Cycle 1 time: 973
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1225
Cycle 1 time: 861
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 969
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1230
Cycle 1 time: 920
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 748
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 929
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1190
Cycle 1 time: 678
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 937
clock 4487287 ms | mcu 0 | user time 794 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 105647 | nb_rw_cycle_counter 35215 | nb_inter_pic_trame_counter 105646
Cycle 1 time: 801
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 1051
Cycle 1 time: 745
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1004
Cycle 1 time: 746
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1006
Cycle 1 time: 685
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 944
Cycle 1 time: 732
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 679
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 929
Cycle 1 time: 764
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1024
Cycle 1 time: 788
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1046
Cycle 1 time: 587
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 835
Cycle 1 time: 784
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1042
Cycle 1 time: 760
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1019
Cycle 1 time: 708
Cycle 2 time: 227
Cycle 0 time: 17
RW cycle time: 952
Cycle 1 time: 733
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 986
Cycle 1 time: 651
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 906
Cycle 1 time: 950
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1207
Cycle 1 time: 968
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1220
Cycle 1 time: 868
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 843
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1096
Cycle 1 time: 952
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1211
Cycle 1 time: 787
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1040
clock 4489343 ms | mcu 0 | user time 723 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 105707 | nb_rw_cycle_counter 35235 | nb_inter_pic_trame_counter 105706
Cycle 1 time: 729
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 982
Cycle 1 time: 867
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1123
Cycle 1 time: 668
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 920
Cycle 1 time: 769
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1032
Cycle 1 time: 767
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1031
Cycle 1 time: 710
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 965
Cycle 1 time: 706
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 957
Cycle 1 time: 828
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 714
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 971
Cycle 1 time: 732
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 991
Cycle 1 time: 578
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 840
Cycle 1 time: 604
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 857
Cycle 1 time: 634
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 890
Cycle 1 time: 636
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 897
Cycle 1 time: 619
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 876
Cycle 1 time: 809
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1062
Cycle 1 time: 810
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 663
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 916
Cycle 1 time: 713
Cycle 2 time: 230
Cycle 0 time: 18
RW cycle time: 961
Cycle 1 time: 642
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 903
Cycle 1 time: 895
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1155
clock 4491387 ms | mcu 0 | user time 686 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 105770 | nb_rw_cycle_counter 35256 | nb_inter_pic_trame_counter 105769
Cycle 1 time: 692
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 942
Cycle 1 time: 870
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1127
Cycle 1 time: 839
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1104
Cycle 1 time: 802
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1063
Cycle 1 time: 692
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 947
Cycle 1 time: 920
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 717
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 974
Cycle 1 time: 857
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 684
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 949
Cycle 1 time: 809
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1068
Cycle 1 time: 644
Cycle 2 time: 238
Cycle 0 time: 23
RW cycle time: 905
Cycle 1 time: 655
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 913
Cycle 1 time: 931
Cycle 2 time: 245
Cycle 0 time: 24
RW cycle time: 1200
Cycle 1 time: 658
Cycle 2 time: 254
Cycle 0 time: 22
RW cycle time: 934
Cycle 1 time: 731
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 992
Cycle 1 time: 749
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1011
Cycle 1 time: 691
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 947
Cycle 1 time: 534
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 795
Cycle 1 time: 811
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1074
Cycle 1 time: 673
Cycle 2 time: 237
Cycle 0 time: 21
RW cycle time: 931
clock 4493405 ms | mcu 0 | user time 702 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 105830 | nb_rw_cycle_counter 35276 | nb_inter_pic_trame_counter 105829
Cycle 1 time: 708
Cycle 2 time: 227
Cycle 0 time: 21
RW cycle time: 956
Cycle 1 time: 677
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 936
Cycle 1 time: 735
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 995
Cycle 1 time: 747
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1005
Cycle 1 time: 741
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 998
Cycle 1 time: 805
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 800
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1060
Cycle 1 time: 556
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 821
Cycle 1 time: 690
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 952
Cycle 1 time: 581
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 846
Cycle 1 time: 589
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 854
Cycle 1 time: 720
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 979
Cycle 1 time: 708
Cycle 2 time: 229
Cycle 0 time: 18
RW cycle time: 955
Cycle 1 time: 755
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1016
Cycle 1 time: 773
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 1040
Cycle 1 time: 836
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1097
Cycle 1 time: 839
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1096
Cycle 1 time: 737
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 990
Cycle 1 time: 643
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 903
Cycle 1 time: 754
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1019
Cycle 1 time: 698
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 958
clock 4495471 ms | mcu 0 | user time 820 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 105893 | nb_rw_cycle_counter 35297 | nb_inter_pic_trame_counter 105892
Cycle 1 time: 827
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1091
Cycle 1 time: 767
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1026
Cycle 1 time: 593
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 854
Cycle 1 time: 686
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 944
Cycle 1 time: 835
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1102
Cycle 1 time: 625
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 880
Cycle 1 time: 931
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1191
Cycle 1 time: 651
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 910
Cycle 1 time: 760
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1021
Cycle 1 time: 768
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1027
Cycle 1 time: 711
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 973
Cycle 1 time: 687
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 947
Cycle 1 time: 813
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1073
Cycle 1 time: 751
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1008
Cycle 1 time: 760
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1028
Cycle 1 time: 620
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 875
Cycle 1 time: 699
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 955
Cycle 1 time: 714
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 972
Cycle 1 time: 687
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 951
Cycle 1 time: 813
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1073
clock 4497475 ms | mcu 0 | user time 958 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 105953 | nb_rw_cycle_counter 35317 | nb_inter_pic_trame_counter 105952
Cycle 1 time: 964
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1223
Cycle 1 time: 798
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 629
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 890
Cycle 1 time: 618
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 878
Cycle 1 time: 983
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1239
Cycle 1 time: 890
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1147
Cycle 1 time: 539
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 799
Cycle 1 time: 790
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 857
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1120
Cycle 1 time: 678
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 940
Cycle 1 time: 956
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1211
Cycle 1 time: 920
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 822
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1081
Cycle 1 time: 880
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1143
Cycle 1 time: 582
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 846
Cycle 1 time: 783
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1048
Cycle 1 time: 572
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 837
Cycle 1 time: 615
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 874
Cycle 1 time: 690
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 958
Cycle 1 time: 796
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1057
clock 4499537 ms | mcu 0 | user time 1007 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 106013 | nb_rw_cycle_counter 35337 | nb_inter_pic_trame_counter 106012
Cycle 1 time: 1013
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1266
Cycle 1 time: 728
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 981
Cycle 1 time: 830
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1094
Cycle 1 time: 751
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1012
Cycle 1 time: 765
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1018
Cycle 1 time: 798
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1065
Cycle 1 time: 635
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 902
Cycle 1 time: 858
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 761
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1020
Cycle 1 time: 679
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 938
Cycle 1 time: 819
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1080
Cycle 1 time: 814
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1084
Cycle 1 time: 759
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1016
Cycle 1 time: 849
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 604
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 861
Cycle 1 time: 721
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 979
Cycle 1 time: 589
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 849
Cycle 1 time: 713
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 970
Cycle 1 time: 724
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 993
Cycle 1 time: 813
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1072
clock 4501561 ms | mcu 0 | user time 832 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 106073 | nb_rw_cycle_counter 35357 | nb_inter_pic_trame_counter 106072
Cycle 1 time: 838
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1091
Cycle 1 time: 941
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1208
Cycle 1 time: 728
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 986
Cycle 1 time: 646
Cycle 2 time: 238
Cycle 0 time: 22
RW cycle time: 906
Cycle 1 time: 900
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1169
Cycle 1 time: 618
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 876
Cycle 1 time: 858
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 849
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 803
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1062
Cycle 1 time: 794
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1062
Cycle 1 time: 849
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1117
Cycle 1 time: 805
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1068
Cycle 1 time: 612
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 879
Cycle 1 time: 654
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 915
Cycle 1 time: 700
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 959
Cycle 1 time: 665
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 923
Cycle 1 time: 867
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1133
Cycle 1 time: 787
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1052
Cycle 1 time: 881
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1144
Cycle 1 time: 548
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 815
clock 4503616 ms | mcu 0 | user time 793 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 106133 | nb_rw_cycle_counter 35377 | nb_inter_pic_trame_counter 106132
Cycle 1 time: 799
Cycle 2 time: 231
Cycle 0 time: 19
RW cycle time: 1049
Cycle 1 time: 614
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 871
Cycle 1 time: 794
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1062
Cycle 1 time: 632
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 894
Cycle 1 time: 790
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1047
Cycle 1 time: 704
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 969
Cycle 1 time: 670
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 934
Cycle 1 time: 790
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1048
Cycle 1 time: 783
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1043
Cycle 1 time: 799
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 798
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 818
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1073
Cycle 1 time: 843
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 686
Cycle 2 time: 254
Cycle 0 time: 22
RW cycle time: 962
Cycle 1 time: 738
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 995
Cycle 1 time: 913
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 705
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 959
Cycle 1 time: 800
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 650
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 903
Cycle 1 time: 835
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1091
clock 4505660 ms | mcu 0 | user time 878 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 106193 | nb_rw_cycle_counter 35397 | nb_inter_pic_trame_counter 106192
Cycle 1 time: 885
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1136
Cycle 1 time: 772
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1031
Cycle 1 time: 592
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 856
Cycle 1 time: 768
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1038
Cycle 1 time: 602
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 867
Cycle 1 time: 858
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 822
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1074
Cycle 1 time: 690
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 946
Cycle 1 time: 1035
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1296
Cycle 1 time: 737
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1001
Cycle 1 time: 778
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1036
Cycle 1 time: 746
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1010
Cycle 1 time: 734
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 991
Cycle 1 time: 684
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 955
Cycle 1 time: 662
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 921
Cycle 1 time: 687
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 954
Cycle 1 time: 640
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 900
Cycle 1 time: 602
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 858
Cycle 1 time: 647
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 908
Cycle 1 time: 654
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 915
Cycle 1 time: 679
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 941
clock 4507731 ms | mcu 0 | user time 845 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 106256 | nb_rw_cycle_counter 35418 | nb_inter_pic_trame_counter 106255
Cycle 1 time: 852
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1105
Cycle 1 time: 683
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 943
Cycle 1 time: 680
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 947
Cycle 1 time: 738
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1002
Cycle 1 time: 570
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 838
Cycle 1 time: 712
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 980
Cycle 1 time: 707
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 963
Cycle 1 time: 559
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 823
Cycle 1 time: 866
Cycle 2 time: 227
Cycle 0 time: 19
RW cycle time: 1112
Cycle 1 time: 795
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1056
Cycle 1 time: 906
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1164
Cycle 1 time: 731
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 999
Cycle 1 time: 838
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 808
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1075
Cycle 1 time: 678
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 936
Cycle 1 time: 684
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 941
Cycle 1 time: 805
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1059
Cycle 1 time: 623
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 872
Cycle 1 time: 811
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1068
Cycle 1 time: 803
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1058
clock 4509750 ms | mcu 0 | user time 984 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 106316 | nb_rw_cycle_counter 35438 | nb_inter_pic_trame_counter 106315
Cycle 1 time: 990
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 760
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1012
Cycle 1 time: 705
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 960
Cycle 1 time: 831
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1090
Cycle 1 time: 651
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 914
Cycle 1 time: 828
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1086
Cycle 1 time: 771
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1022
Cycle 1 time: 713
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 964
Cycle 1 time: 773
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1037
Cycle 1 time: 652
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 910
Cycle 1 time: 911
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1172
Cycle 1 time: 619
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 873
Cycle 1 time: 807
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 1073
Cycle 1 time: 593
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 854
Cycle 1 time: 581
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 843
Cycle 1 time: 674
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 938
Cycle 1 time: 631
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 888
Cycle 1 time: 745
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1006
Cycle 1 time: 614
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 872
Cycle 1 time: 573
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 826
Cycle 1 time: 700
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 958
clock 4511768 ms | mcu 0 | user time 608 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 106379 | nb_rw_cycle_counter 35459 | nb_inter_pic_trame_counter 106378
Cycle 1 time: 614
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 873
Cycle 1 time: 864
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1126
Cycle 1 time: 589
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 846
Cycle 1 time: 840
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1098
Cycle 1 time: 637
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 891
Cycle 1 time: 850
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1104
Cycle 1 time: 868
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1122
Cycle 1 time: 736
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 991
Cycle 1 time: 845
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1100
Cycle 1 time: 707
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 958
Cycle 1 time: 576
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 830
Cycle 1 time: 599
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 859
Cycle 1 time: 595
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 847
Cycle 1 time: 584
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 842
Cycle 1 time: 680
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 939
Cycle 1 time: 782
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1042
Cycle 1 time: 649
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 904
Cycle 1 time: 705
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 955
Cycle 1 time: 567
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 827
Cycle 1 time: 697
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 573
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 832
Cycle 1 time: 625
clock 4513788 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 106443 | nb_rw_cycle_counter 35480 | nb_inter_pic_trame_counter 106442
Cycle 2 time: 249
Cycle 0 time: 15
RW cycle time: 889
Cycle 1 time: 615
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 877
Cycle 1 time: 697
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 953
Cycle 1 time: 707
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 974
Cycle 1 time: 825
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1084
Cycle 1 time: 638
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 890
Cycle 1 time: 641
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 902
Cycle 1 time: 653
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 923
Cycle 1 time: 757
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1013
Cycle 1 time: 629
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 892
Cycle 1 time: 727
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 983
Cycle 1 time: 683
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 940
Cycle 1 time: 654
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 910
Cycle 1 time: 735
Cycle 2 time: 240
Cycle 0 time: 23
RW cycle time: 998
Cycle 1 time: 573
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 830
Cycle 1 time: 473
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 728
Cycle 1 time: 690
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 952
Cycle 1 time: 587
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 841
Cycle 1 time: 667
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 923
Cycle 1 time: 642
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 903
Cycle 1 time: 668
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 926
Cycle 1 time: 752
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1014
clock 4515825 ms | mcu 0 | user time 890 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 106508 | nb_rw_cycle_counter 35502 | nb_inter_pic_trame_counter 106507
Cycle 1 time: 897
Cycle 2 time: 232
Cycle 0 time: 19
RW cycle time: 1148
Cycle 1 time: 754
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1014
Cycle 1 time: 684
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 939
Cycle 1 time: 684
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 943
Cycle 1 time: 750
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1004
Cycle 1 time: 869
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 619
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 881
Cycle 1 time: 637
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 901
Cycle 1 time: 608
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 867
Cycle 1 time: 683
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 937
Cycle 1 time: 638
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 900
Cycle 1 time: 789
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 687
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 945
Cycle 1 time: 582
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 844
Cycle 1 time: 592
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 847
Cycle 1 time: 589
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 853
Cycle 1 time: 765
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1030
Cycle 1 time: 624
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 882
Cycle 1 time: 554
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 821
Cycle 1 time: 813
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1084
Cycle 1 time: 616
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 879
Cycle 1 time: 725
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 991
clock 4517886 ms | mcu 0 | user time 628 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 106574 | nb_rw_cycle_counter 35524 | nb_inter_pic_trame_counter 106573
Cycle 1 time: 634
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 892
Cycle 1 time: 622
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 874
Cycle 1 time: 610
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 876
Cycle 1 time: 653
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 915
Cycle 1 time: 655
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 909
Cycle 1 time: 529
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 790
Cycle 1 time: 712
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 968
Cycle 1 time: 693
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 948
Cycle 1 time: 753
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1014
Cycle 1 time: 678
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 941
Cycle 1 time: 618
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 873
Cycle 1 time: 1036
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1297
Cycle 1 time: 718
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 980
Cycle 1 time: 746
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1010
Cycle 1 time: 850
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1122
Cycle 1 time: 914
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1171
Cycle 1 time: 648
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 917
Cycle 1 time: 949
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1206
Cycle 1 time: 603
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 871
Cycle 1 time: 583
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 847
Cycle 1 time: 689
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 950
clock 4519925 ms | mcu 0 | user time 645 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 106637 | nb_rw_cycle_counter 35545 | nb_inter_pic_trame_counter 106636
Cycle 1 time: 652
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 907
Cycle 1 time: 713
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 984
Cycle 1 time: 625
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 884
Cycle 1 time: 810
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1072
Cycle 1 time: 802
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1062
Cycle 1 time: 785
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1040
Cycle 1 time: 704
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 957
Cycle 1 time: 677
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 946
Cycle 1 time: 840
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1103
Cycle 1 time: 567
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 838
Cycle 1 time: 745
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1004
Cycle 1 time: 741
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1007
Cycle 1 time: 620
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 880
Cycle 1 time: 678
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 940
Cycle 1 time: 695
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 770
Cycle 2 time: 258
Cycle 0 time: 20
RW cycle time: 1048
Cycle 1 time: 730
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 989
Cycle 1 time: 819
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1077
Cycle 1 time: 722
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 986
Cycle 1 time: 737
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 995
Cycle 1 time: 693
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 954
clock 4522002 ms | mcu 0 | user time 780 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 106700 | nb_rw_cycle_counter 35566 | nb_inter_pic_trame_counter 106699
Cycle 1 time: 787
Cycle 2 time: 234
Cycle 0 time: 20
RW cycle time: 1041
Cycle 1 time: 688
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 948
Cycle 1 time: 906
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1169
Cycle 1 time: 718
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 975
Cycle 1 time: 708
Cycle 2 time: 231
Cycle 0 time: 19
RW cycle time: 958
Cycle 1 time: 769
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1022
Cycle 1 time: 791
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1048
Cycle 1 time: 626
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 881
Cycle 1 time: 631
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 892
Cycle 1 time: 696
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 956
Cycle 1 time: 727
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 989
Cycle 1 time: 851
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 634
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 892
Cycle 1 time: 805
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1057
Cycle 1 time: 726
Cycle 2 time: 246
Cycle 0 time: 24
RW cycle time: 996
Cycle 1 time: 748
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1004
Cycle 1 time: 571
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 828
Cycle 1 time: 646
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 903
Cycle 1 time: 705
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 950
Cycle 1 time: 652
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 917
Cycle 1 time: 593
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 856
clock 4524024 ms | mcu 0 | user time 615 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 106763 | nb_rw_cycle_counter 35587 | nb_inter_pic_trame_counter 106762
Cycle 1 time: 622
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 874
Cycle 1 time: 693
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 954
Cycle 1 time: 778
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1033
Cycle 1 time: 665
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 919
Cycle 1 time: 879
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1131
Cycle 1 time: 837
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1086
Cycle 1 time: 610
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 869
Cycle 1 time: 795
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1057
Cycle 1 time: 766
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1028
Cycle 1 time: 727
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 989
Cycle 1 time: 670
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 925
Cycle 1 time: 645
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 903
Cycle 1 time: 680
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 945
Cycle 1 time: 714
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 975
Cycle 1 time: 705
Cycle 2 time: 224
Cycle 0 time: 16
RW cycle time: 945
Cycle 1 time: 875
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1126
Cycle 1 time: 714
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 976
Cycle 1 time: 561
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 820
Cycle 1 time: 567
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 821
Cycle 1 time: 605
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 871
Cycle 1 time: 617
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 878
clock 4526040 ms | mcu 0 | user time 652 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 106826 | nb_rw_cycle_counter 35608 | nb_inter_pic_trame_counter 106825
Cycle 1 time: 659
Cycle 2 time: 232
Cycle 0 time: 19
RW cycle time: 910
Cycle 1 time: 590
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 851
Cycle 1 time: 621
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 876
Cycle 1 time: 792
Cycle 2 time: 256
Cycle 0 time: 20
RW cycle time: 1068
Cycle 1 time: 677
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 936
Cycle 1 time: 680
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 937
Cycle 1 time: 768
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1023
Cycle 1 time: 761
Cycle 2 time: 242
Cycle 0 time: 23
RW cycle time: 1026
Cycle 1 time: 585
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 845
Cycle 1 time: 743
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1008
Cycle 1 time: 791
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1052
Cycle 1 time: 568
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 824
Cycle 1 time: 740
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1006
Cycle 1 time: 584
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 844
Cycle 1 time: 583
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 848
Cycle 1 time: 869
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1134
Cycle 1 time: 580
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 840
Cycle 1 time: 640
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 899
Cycle 1 time: 658
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 909
Cycle 1 time: 611
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 874
Cycle 1 time: 663
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 933
Cycle 1 time: 755
clock 4528040 ms | mcu 0 | user time 245 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 106890 | nb_rw_cycle_counter 35629 | nb_inter_pic_trame_counter 106889
Cycle 2 time: 252
Cycle 0 time: 14
RW cycle time: 1021
Cycle 1 time: 657
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 911
Cycle 1 time: 633
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 896
Cycle 1 time: 670
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 933
Cycle 1 time: 645
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 905
Cycle 1 time: 684
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 941
Cycle 1 time: 680
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 945
Cycle 1 time: 794
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 656
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 915
Cycle 1 time: 699
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 952
Cycle 1 time: 790
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1053
Cycle 1 time: 586
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 847
Cycle 1 time: 644
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 906
Cycle 1 time: 654
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 919
Cycle 1 time: 701
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 963
Cycle 1 time: 739
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 996
Cycle 1 time: 715
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 979
Cycle 1 time: 616
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 877
Cycle 1 time: 728
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 990
Cycle 1 time: 742
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 998
Cycle 1 time: 755
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1012
Cycle 1 time: 833
clock 4530047 ms | mcu 0 | user time 237 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 106953 | nb_rw_cycle_counter 35650 | nb_inter_pic_trame_counter 106952
Cycle 2 time: 245
Cycle 0 time: 14
RW cycle time: 1092
Cycle 1 time: 758
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1017
Cycle 1 time: 674
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 934
Cycle 1 time: 683
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 942
Cycle 1 time: 807
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1070
Cycle 1 time: 714
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 973
Cycle 1 time: 713
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 975
Cycle 1 time: 747
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1007
Cycle 1 time: 657
Cycle 2 time: 257
Cycle 0 time: 15
RW cycle time: 929
Cycle 1 time: 740
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1004
Cycle 1 time: 625
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 883
Cycle 1 time: 726
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 987
Cycle 1 time: 746
Cycle 2 time: 254
Cycle 0 time: 17
RW cycle time: 1017
Cycle 1 time: 731
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 994
Cycle 1 time: 803
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1061
Cycle 1 time: 681
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 937
Cycle 1 time: 693
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 956
Cycle 1 time: 671
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 937
Cycle 1 time: 805
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 888
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 752
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1015
clock 4532103 ms | mcu 0 | user time 695 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 107015 | nb_rw_cycle_counter 35671 | nb_inter_pic_trame_counter 107014
Cycle 1 time: 701
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 957
Cycle 1 time: 607
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 867
Cycle 1 time: 641
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 904
Cycle 1 time: 954
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1222
Cycle 1 time: 675
Cycle 2 time: 258
Cycle 0 time: 17
RW cycle time: 950
Cycle 1 time: 612
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 866
Cycle 1 time: 750
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1010
Cycle 1 time: 789
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1044
Cycle 1 time: 816
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1074
Cycle 1 time: 732
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 998
Cycle 1 time: 732
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 990
Cycle 1 time: 573
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 830
Cycle 1 time: 544
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 798
Cycle 1 time: 594
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 860
Cycle 1 time: 655
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 915
Cycle 1 time: 810
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1065
Cycle 1 time: 644
Cycle 2 time: 278
Cycle 0 time: 24
RW cycle time: 946
Cycle 1 time: 893
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1155
Cycle 1 time: 694
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 952
Cycle 1 time: 770
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1028
Cycle 1 time: 1034
clock 4534104 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 107076 | nb_rw_cycle_counter 35691 | nb_inter_pic_trame_counter 107075
Cycle 2 time: 248
Cycle 0 time: 14
RW cycle time: 1296
Cycle 1 time: 961
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1216
Cycle 1 time: 1080
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1330
Cycle 1 time: 859
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 977
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1240
Cycle 1 time: 944
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1197
Cycle 1 time: 852
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1102
Cycle 1 time: 911
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1164
Cycle 1 time: 1126
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1379
Cycle 1 time: 991
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1243
Cycle 1 time: 931
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1185
Cycle 1 time: 896
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1153
Cycle 1 time: 622
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 879
Cycle 1 time: 380
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 638
Cycle 1 time: 717
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 977
Cycle 1 time: 748
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1002
Cycle 1 time: 975
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1233
Cycle 1 time: 844
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1112
clock 4536118 ms | mcu 0 | user time 946 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 107129 | nb_rw_cycle_counter 35709 | nb_inter_pic_trame_counter 107128
Cycle 1 time: 952
Cycle 2 time: 231
Cycle 0 time: 19
RW cycle time: 1202
Cycle 1 time: 689
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 953
Cycle 1 time: 675
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 938
Cycle 1 time: 694
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 957
Cycle 1 time: 1032
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 1302
Cycle 1 time: 855
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 916
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 875
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1135
Cycle 1 time: 850
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 1117
Cycle 1 time: 967
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1230
Cycle 1 time: 790
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1048
Cycle 1 time: 910
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1171
Cycle 1 time: 752
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1019
Cycle 1 time: 848
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 774
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1039
Cycle 1 time: 934
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1196
Cycle 1 time: 648
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 908
Cycle 1 time: 1020
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1278
Cycle 1 time: 903
clock 4538126 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 107184 | nb_rw_cycle_counter 35727 | nb_inter_pic_trame_counter 107183
Cycle 2 time: 248
Cycle 0 time: 15
RW cycle time: 1166
Cycle 1 time: 840
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 856
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1116
Cycle 1 time: 733
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 992
Cycle 1 time: 792
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1054
Cycle 1 time: 767
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1023
Cycle 1 time: 716
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 977
Cycle 1 time: 640
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 896
Cycle 1 time: 572
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 823
Cycle 1 time: 749
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 740
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 993
Cycle 1 time: 694
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 958
Cycle 1 time: 615
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 876
Cycle 1 time: 588
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 853
Cycle 1 time: 673
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 937
Cycle 1 time: 897
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1165
Cycle 1 time: 793
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1048
Cycle 1 time: 792
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1054
Cycle 1 time: 857
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1119
Cycle 1 time: 782
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1041
Cycle 1 time: 795
clock 4540136 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 107244 | nb_rw_cycle_counter 35747 | nb_inter_pic_trame_counter 107243
Cycle 2 time: 249
Cycle 0 time: 14
RW cycle time: 1058
Cycle 1 time: 698
Cycle 2 time: 262
Cycle 0 time: 18
RW cycle time: 978
Cycle 1 time: 889
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1143
Cycle 1 time: 871
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1127
Cycle 1 time: 650
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 908
Cycle 1 time: 823
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1078
Cycle 1 time: 806
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1071
Cycle 1 time: 565
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 828
Cycle 1 time: 727
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 993
Cycle 1 time: 900
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1162
Cycle 1 time: 594
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 862
Cycle 1 time: 712
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 971
Cycle 1 time: 745
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1012
Cycle 1 time: 848
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1113
Cycle 1 time: 560
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 822
Cycle 1 time: 688
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 942
Cycle 1 time: 958
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1220
Cycle 1 time: 805
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1070
Cycle 1 time: 927
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1185
Cycle 1 time: 651
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 912
clock 4542159 ms | mcu 0 | user time 817 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 107303 | nb_rw_cycle_counter 35767 | nb_inter_pic_trame_counter 107302
Cycle 1 time: 823
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1079
Cycle 1 time: 831
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1087
Cycle 1 time: 849
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 786
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1037
Cycle 1 time: 866
Cycle 2 time: 229
Cycle 0 time: 19
RW cycle time: 1114
Cycle 1 time: 642
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 899
Cycle 1 time: 798
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1054
Cycle 1 time: 901
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 817
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1074
Cycle 1 time: 794
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1056
Cycle 1 time: 976
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1237
Cycle 1 time: 788
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1046
Cycle 1 time: 638
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 904
Cycle 1 time: 614
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 881
Cycle 1 time: 730
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 986
Cycle 1 time: 612
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 866
Cycle 1 time: 833
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1101
Cycle 1 time: 597
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 854
Cycle 1 time: 1037
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1296
Cycle 1 time: 902
clock 4544176 ms | mcu 0 | user time 245 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 107361 | nb_rw_cycle_counter 35786 | nb_inter_pic_trame_counter 107360
Cycle 2 time: 251
Cycle 0 time: 15
RW cycle time: 1168
Cycle 1 time: 790
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1049
Cycle 1 time: 574
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 843
Cycle 1 time: 570
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 833
Cycle 1 time: 674
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 940
Cycle 1 time: 697
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 958
Cycle 1 time: 604
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 871
Cycle 1 time: 1029
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1287
Cycle 1 time: 861
Cycle 2 time: 233
Cycle 0 time: 19
RW cycle time: 1113
Cycle 1 time: 784
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1043
Cycle 1 time: 807
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1072
Cycle 1 time: 718
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 981
Cycle 1 time: 644
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 916
Cycle 1 time: 766
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1030
Cycle 1 time: 757
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1024
Cycle 1 time: 716
Cycle 2 time: 341
Cycle 0 time: 17
RW cycle time: 1074
Cycle 1 time: 884
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1149
Cycle 1 time: 647
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 904
Cycle 1 time: 864
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1123
Cycle 1 time: 919
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1177
clock 4546208 ms | mcu 0 | user time 906 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 107420 | nb_rw_cycle_counter 35806 | nb_inter_pic_trame_counter 107419
Cycle 1 time: 912
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1167
Cycle 1 time: 843
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1101
Cycle 1 time: 626
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 888
Cycle 1 time: 798
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1054
Cycle 1 time: 693
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 955
Cycle 1 time: 619
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 879
Cycle 1 time: 641
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 905
Cycle 1 time: 786
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1039
Cycle 1 time: 914
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 805
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1067
Cycle 1 time: 839
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1104
Cycle 1 time: 965
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1221
Cycle 1 time: 833
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1094
Cycle 1 time: 735
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1001
Cycle 1 time: 759
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1024
Cycle 1 time: 588
Cycle 2 time: 246
Cycle 0 time: 23
RW cycle time: 857
Cycle 1 time: 588
Cycle 2 time: 234
Cycle 0 time: 20
RW cycle time: 842
Cycle 1 time: 860
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1122
Cycle 1 time: 640
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 893
Cycle 1 time: 963
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1220
clock 4548260 ms | mcu 0 | user time 825 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 107480 | nb_rw_cycle_counter 35826 | nb_inter_pic_trame_counter 107479
Cycle 1 time: 831
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1090
Cycle 1 time: 700
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 961
Cycle 1 time: 587
Cycle 2 time: 241
Cycle 0 time: 23
RW cycle time: 851
Cycle 1 time: 709
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 975
Cycle 1 time: 821
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1078
Cycle 1 time: 750
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1008
Cycle 1 time: 893
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1150
Cycle 1 time: 768
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1026
Cycle 1 time: 624
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 879
Cycle 1 time: 992
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1253
Cycle 1 time: 912
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1166
Cycle 1 time: 764
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1029
Cycle 1 time: 713
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 980
Cycle 1 time: 902
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1169
Cycle 1 time: 925
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1192
Cycle 1 time: 793
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1058
Cycle 1 time: 833
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1097
Cycle 1 time: 691
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 943
Cycle 1 time: 832
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1095
clock 4550279 ms | mcu 0 | user time 1015 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 107537 | nb_rw_cycle_counter 35845 | nb_inter_pic_trame_counter 107536
Cycle 1 time: 1021
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1276
Cycle 1 time: 907
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1169
Cycle 1 time: 912
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1175
Cycle 1 time: 842
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1103
Cycle 1 time: 526
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 790
Cycle 1 time: 786
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1043
Cycle 1 time: 743
Cycle 2 time: 241
Cycle 0 time: 22
RW cycle time: 1006
Cycle 1 time: 613
Cycle 2 time: 268
Cycle 0 time: 20
RW cycle time: 901
Cycle 1 time: 836
Cycle 2 time: 232
Cycle 0 time: 20
RW cycle time: 1088
Cycle 1 time: 748
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1005
Cycle 1 time: 514
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 781
Cycle 1 time: 723
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 983
Cycle 1 time: 817
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1081
Cycle 1 time: 931
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1190
Cycle 1 time: 890
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 1161
Cycle 1 time: 1000
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1262
Cycle 1 time: 866
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 883
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1146
Cycle 1 time: 597
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 857
Cycle 1 time: 881
clock 4552303 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 107595 | nb_rw_cycle_counter 35864 | nb_inter_pic_trame_counter 107594
Cycle 2 time: 248
Cycle 0 time: 15
RW cycle time: 1144
Cycle 1 time: 866
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1125
Cycle 1 time: 717
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 964
Cycle 1 time: 892
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1152
Cycle 1 time: 842
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1105
Cycle 1 time: 788
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1046
Cycle 1 time: 748
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1011
Cycle 1 time: 776
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1040
Cycle 1 time: 694
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 954
Cycle 1 time: 797
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 745
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1003
Cycle 1 time: 682
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 944
Cycle 1 time: 829
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1088
Cycle 1 time: 748
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1008
Cycle 1 time: 890
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1148
Cycle 1 time: 653
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 910
Cycle 1 time: 963
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1228
Cycle 1 time: 754
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1011
Cycle 1 time: 825
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1084
Cycle 1 time: 658
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 919
clock 4554373 ms | mcu 0 | user time 879 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 107654 | nb_rw_cycle_counter 35884 | nb_inter_pic_trame_counter 107653
Cycle 1 time: 886
Cycle 2 time: 303
Cycle 0 time: 26
RW cycle time: 1215
Cycle 1 time: 664
Cycle 2 time: 314
Cycle 0 time: 18
RW cycle time: 996
Cycle 1 time: 900
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1160
Cycle 1 time: 800
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 1073
Cycle 1 time: 818
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1075
Cycle 1 time: 898
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1152
Cycle 1 time: 783
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1044
Cycle 1 time: 851
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 850
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1102
Cycle 1 time: 831
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1084
Cycle 1 time: 776
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1031
Cycle 1 time: 843
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 790
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1049
Cycle 1 time: 912
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 931
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1188
Cycle 1 time: 840
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 978
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1238
Cycle 1 time: 999
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1258
Cycle 1 time: 700
clock 4556392 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 107709 | nb_rw_cycle_counter 35902 | nb_inter_pic_trame_counter 107708
Cycle 2 time: 248
Cycle 0 time: 14
RW cycle time: 962
Cycle 1 time: 786
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1044
Cycle 1 time: 714
Cycle 2 time: 347
Cycle 0 time: 19
RW cycle time: 1080
Cycle 1 time: 998
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1263
Cycle 1 time: 576
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 835
Cycle 1 time: 905
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 774
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1036
Cycle 1 time: 576
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 837
Cycle 1 time: 757
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1017
Cycle 1 time: 730
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 990
Cycle 1 time: 807
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1067
Cycle 1 time: 795
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1056
Cycle 1 time: 864
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1118
Cycle 1 time: 565
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 831
Cycle 1 time: 680
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 945
Cycle 1 time: 853
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1119
Cycle 1 time: 774
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1032
Cycle 1 time: 733
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 990
Cycle 1 time: 888
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1155
Cycle 1 time: 675
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 936
clock 4558424 ms | mcu 0 | user time 782 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 107768 | nb_rw_cycle_counter 35922 | nb_inter_pic_trame_counter 107767
Cycle 1 time: 788
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1048
Cycle 1 time: 742
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 998
Cycle 1 time: 791
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1048
Cycle 1 time: 799
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1062
Cycle 1 time: 789
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1044
Cycle 1 time: 867
Cycle 2 time: 230
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 675
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 934
Cycle 1 time: 782
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1035
Cycle 1 time: 744
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1002
Cycle 1 time: 706
Cycle 2 time: 235
Cycle 0 time: 20
RW cycle time: 961
Cycle 1 time: 624
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 886
Cycle 1 time: 757
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1007
Cycle 1 time: 696
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 948
Cycle 1 time: 863
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1128
Cycle 1 time: 799
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1052
Cycle 1 time: 710
Cycle 2 time: 226
Cycle 0 time: 18
RW cycle time: 954
Cycle 1 time: 807
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1064
Cycle 1 time: 974
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1231
Cycle 1 time: 811
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1077
Cycle 1 time: 657
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 918
clock 4560472 ms | mcu 0 | user time 755 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 107828 | nb_rw_cycle_counter 35942 | nb_inter_pic_trame_counter 107827
Cycle 1 time: 761
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1021
Cycle 1 time: 903
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1159
Cycle 1 time: 643
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 904
Cycle 1 time: 898
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1149
Cycle 1 time: 859
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1122
Cycle 1 time: 855
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1120
Cycle 1 time: 1045
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1303
Cycle 1 time: 924
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1184
Cycle 1 time: 695
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 956
Cycle 1 time: 840
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1098
Cycle 1 time: 741
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 737
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1008
Cycle 1 time: 584
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 850
Cycle 1 time: 766
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1022
Cycle 1 time: 714
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 966
Cycle 1 time: 650
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 914
Cycle 1 time: 1041
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1293
Cycle 1 time: 593
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 852
Cycle 1 time: 642
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 899
Cycle 1 time: 742
clock 4562476 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 107886 | nb_rw_cycle_counter 35961 | nb_inter_pic_trame_counter 107885
Cycle 2 time: 245
Cycle 0 time: 14
RW cycle time: 1001
Cycle 1 time: 686
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 946
Cycle 1 time: 772
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1028
Cycle 1 time: 815
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1082
Cycle 1 time: 872
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1130
Cycle 1 time: 922
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 635
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 895
Cycle 1 time: 601
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 865
Cycle 1 time: 673
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 931
Cycle 1 time: 687
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 949
Cycle 1 time: 580
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 846
Cycle 1 time: 764
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1028
Cycle 1 time: 882
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1142
Cycle 1 time: 841
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1110
Cycle 1 time: 791
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1046
Cycle 1 time: 767
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1022
Cycle 1 time: 797
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1057
Cycle 1 time: 661
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 920
Cycle 1 time: 703
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 958
Cycle 1 time: 682
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 942
Cycle 1 time: 708
clock 4564481 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 107946 | nb_rw_cycle_counter 35981 | nb_inter_pic_trame_counter 107945
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 968
Cycle 1 time: 571
Cycle 2 time: 241
Cycle 0 time: 22
RW cycle time: 834
Cycle 1 time: 662
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 923
Cycle 1 time: 711
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 970
Cycle 1 time: 910
Cycle 2 time: 254
Cycle 0 time: 19
RW cycle time: 1183
Cycle 1 time: 685
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 944
Cycle 1 time: 768
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1031
Cycle 1 time: 669
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 934
Cycle 1 time: 803
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1062
Cycle 1 time: 854
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 777
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 676
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 939
Cycle 1 time: 656
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 908
Cycle 1 time: 938
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1203
Cycle 1 time: 765
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1032
Cycle 1 time: 900
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 1170
Cycle 1 time: 1000
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1259
Cycle 1 time: 694
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 950
Cycle 1 time: 1025
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1276
Cycle 1 time: 757
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1011
clock 4566522 ms | mcu 0 | user time 620 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 108005 | nb_rw_cycle_counter 36001 | nb_inter_pic_trame_counter 108004
Cycle 1 time: 626
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 878
Cycle 1 time: 681
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 941
Cycle 1 time: 951
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1210
Cycle 1 time: 701
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 956
Cycle 1 time: 655
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 911
Cycle 1 time: 720
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 991
Cycle 1 time: 687
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 948
Cycle 1 time: 620
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 875
Cycle 1 time: 1129
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1389
Cycle 1 time: 638
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 898
Cycle 1 time: 682
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 939
Cycle 1 time: 914
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1172
Cycle 1 time: 811
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1076
Cycle 1 time: 865
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1133
Cycle 1 time: 922
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1187
Cycle 1 time: 714
Cycle 2 time: 349
Cycle 0 time: 20
RW cycle time: 1083
Cycle 1 time: 639
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 904
Cycle 1 time: 744
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1011
Cycle 1 time: 676
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 936
Cycle 1 time: 801
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1057
clock 4568593 ms | mcu 0 | user time 829 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 108065 | nb_rw_cycle_counter 36021 | nb_inter_pic_trame_counter 108064
Cycle 1 time: 836
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1090
Cycle 1 time: 649
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 905
Cycle 1 time: 827
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1082
Cycle 1 time: 647
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 911
Cycle 1 time: 690
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 943
Cycle 1 time: 739
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 990
Cycle 1 time: 852
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1112
Cycle 1 time: 805
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 755
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1013
Cycle 1 time: 869
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1125
Cycle 1 time: 629
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 896
Cycle 1 time: 667
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 926
Cycle 1 time: 962
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1218
Cycle 1 time: 793
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1057
Cycle 1 time: 714
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 965
Cycle 1 time: 839
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1091
Cycle 1 time: 646
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 901
Cycle 1 time: 670
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 927
Cycle 1 time: 807
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 868
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1125
clock 4570601 ms | mcu 0 | user time 520 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 108125 | nb_rw_cycle_counter 36041 | nb_inter_pic_trame_counter 108124
Cycle 1 time: 526
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 776
Cycle 1 time: 744
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1001
Cycle 1 time: 778
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 647
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 910
Cycle 1 time: 735
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1001
Cycle 1 time: 852
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 733
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 995
Cycle 1 time: 625
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 888
Cycle 1 time: 566
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 828
Cycle 1 time: 962
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1220
Cycle 1 time: 629
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 889
Cycle 1 time: 799
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1066
Cycle 1 time: 956
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1218
Cycle 1 time: 847
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 980
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1238
Cycle 1 time: 648
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 905
Cycle 1 time: 725
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 986
Cycle 1 time: 869
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1126
Cycle 1 time: 771
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1030
Cycle 1 time: 635
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 887
clock 4572637 ms | mcu 0 | user time 655 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 108185 | nb_rw_cycle_counter 36061 | nb_inter_pic_trame_counter 108184
Cycle 1 time: 661
Cycle 2 time: 233
Cycle 0 time: 19
RW cycle time: 913
Cycle 1 time: 613
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 877
Cycle 1 time: 707
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 972
Cycle 1 time: 620
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 873
Cycle 1 time: 757
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1013
Cycle 1 time: 759
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1019
Cycle 1 time: 929
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1185
Cycle 1 time: 975
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1231
Cycle 1 time: 771
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1027
Cycle 1 time: 672
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 928
Cycle 1 time: 554
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 797
Cycle 1 time: 1099
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1351
Cycle 1 time: 539
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 797
Cycle 1 time: 880
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1142
Cycle 1 time: 843
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1104
Cycle 1 time: 881
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1133
Cycle 1 time: 883
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1148
Cycle 1 time: 785
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1047
Cycle 1 time: 900
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1164
Cycle 1 time: 789
clock 4574646 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 108243 | nb_rw_cycle_counter 36080 | nb_inter_pic_trame_counter 108242
Cycle 2 time: 247
Cycle 0 time: 14
RW cycle time: 1050
Cycle 1 time: 871
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1133
Cycle 1 time: 628
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 887
Cycle 1 time: 841
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1091
Cycle 1 time: 982
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1242
Cycle 1 time: 768
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1028
Cycle 1 time: 705
Cycle 2 time: 241
Cycle 0 time: 22
RW cycle time: 968
Cycle 1 time: 534
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 791
Cycle 1 time: 726
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 991
Cycle 1 time: 883
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1149
Cycle 1 time: 802
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1064
Cycle 1 time: 667
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 927
Cycle 1 time: 962
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1221
Cycle 1 time: 863
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 821
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1082
Cycle 1 time: 674
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 942
Cycle 1 time: 785
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1047
Cycle 1 time: 734
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 994
Cycle 1 time: 971
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1230
Cycle 1 time: 626
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 897
clock 4576696 ms | mcu 0 | user time 683 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 108302 | nb_rw_cycle_counter 36100 | nb_inter_pic_trame_counter 108301
Cycle 1 time: 689
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 941
Cycle 1 time: 620
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 879
Cycle 1 time: 689
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 952
Cycle 1 time: 722
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 979
Cycle 1 time: 688
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 945
Cycle 1 time: 744
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1005
Cycle 1 time: 628
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 889
Cycle 1 time: 760
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1023
Cycle 1 time: 680
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 938
Cycle 1 time: 690
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 952
Cycle 1 time: 875
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1137
Cycle 1 time: 761
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1019
Cycle 1 time: 773
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 712
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 982
Cycle 1 time: 828
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1086
Cycle 1 time: 975
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1233
Cycle 1 time: 1004
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1266
Cycle 1 time: 815
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1084
Cycle 1 time: 861
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 596
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 858
clock 4578744 ms | mcu 0 | user time 851 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 108362 | nb_rw_cycle_counter 36120 | nb_inter_pic_trame_counter 108361
Cycle 1 time: 857
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1113
Cycle 1 time: 976
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1235
Cycle 1 time: 700
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 955
Cycle 1 time: 884
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1146
Cycle 1 time: 838
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1100
Cycle 1 time: 800
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1057
Cycle 1 time: 921
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 795
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1054
Cycle 1 time: 744
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1002
Cycle 1 time: 748
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1011
Cycle 1 time: 1019
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1280
Cycle 1 time: 629
Cycle 2 time: 239
Cycle 0 time: 23
RW cycle time: 891
Cycle 1 time: 716
Cycle 2 time: 255
Cycle 0 time: 19
RW cycle time: 990
Cycle 1 time: 684
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 943
Cycle 1 time: 677
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 940
Cycle 1 time: 908
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 776
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 605
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 864
Cycle 1 time: 740
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 997
Cycle 1 time: 666
clock 4580745 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 108420 | nb_rw_cycle_counter 36139 | nb_inter_pic_trame_counter 108419
Cycle 2 time: 248
Cycle 0 time: 14
RW cycle time: 928
Cycle 1 time: 698
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 953
Cycle 1 time: 730
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 981
Cycle 1 time: 712
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 961
Cycle 1 time: 737
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 997
Cycle 1 time: 684
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 942
Cycle 1 time: 772
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1026
Cycle 1 time: 612
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 874
Cycle 1 time: 835
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1093
Cycle 1 time: 642
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 900
Cycle 1 time: 681
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 941
Cycle 1 time: 688
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 947
Cycle 1 time: 911
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 802
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1057
Cycle 1 time: 755
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1020
Cycle 1 time: 720
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 979
Cycle 1 time: 849
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1111
Cycle 1 time: 806
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 1034
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1291
Cycle 1 time: 928
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1193
clock 4582789 ms | mcu 0 | user time 927 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 108479 | nb_rw_cycle_counter 36159 | nb_inter_pic_trame_counter 108478
Cycle 1 time: 933
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1182
Cycle 1 time: 914
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1171
Cycle 1 time: 691
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 949
Cycle 1 time: 727
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 975
Cycle 1 time: 818
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 868
Cycle 2 time: 231
Cycle 0 time: 15
RW cycle time: 1114
Cycle 1 time: 846
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 758
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1018
Cycle 1 time: 753
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1008
Cycle 1 time: 784
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1042
Cycle 1 time: 801
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 924
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 998
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1261
Cycle 1 time: 674
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 926
Cycle 1 time: 906
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1161
Cycle 1 time: 706
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 750
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 791
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 616
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 874
clock 4584805 ms | mcu 0 | user time 986 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 108536 | nb_rw_cycle_counter 36178 | nb_inter_pic_trame_counter 108535
Cycle 1 time: 992
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1244
Cycle 1 time: 943
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1197
Cycle 1 time: 578
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 840
Cycle 1 time: 713
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 969
Cycle 1 time: 728
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 992
Cycle 1 time: 719
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 975
Cycle 1 time: 706
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 960
Cycle 1 time: 862
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 788
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1051
Cycle 1 time: 912
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 757
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1023
Cycle 1 time: 825
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1087
Cycle 1 time: 695
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 958
Cycle 1 time: 581
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 849
Cycle 1 time: 610
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 867
Cycle 1 time: 903
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1164
Cycle 1 time: 568
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 832
Cycle 1 time: 687
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 942
Cycle 1 time: 684
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 942
Cycle 1 time: 908
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1165
clock 4586826 ms | mcu 0 | user time 848 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 108596 | nb_rw_cycle_counter 36198 | nb_inter_pic_trame_counter 108595
Cycle 1 time: 855
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 714
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 966
Cycle 1 time: 737
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 996
Cycle 1 time: 783
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1044
Cycle 1 time: 746
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1010
Cycle 1 time: 676
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 932
Cycle 1 time: 635
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 902
Cycle 1 time: 844
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1103
Cycle 1 time: 959
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1217
Cycle 1 time: 754
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1019
Cycle 1 time: 803
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1069
Cycle 1 time: 991
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1256
Cycle 1 time: 901
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1162
Cycle 1 time: 808
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1077
Cycle 1 time: 763
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1021
Cycle 1 time: 646
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 904
Cycle 1 time: 958
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1212
Cycle 1 time: 922
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 562
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 822
clock 4588827 ms | mcu 0 | user time 869 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 108653 | nb_rw_cycle_counter 36217 | nb_inter_pic_trame_counter 108652
Cycle 1 time: 875
Cycle 2 time: 223
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 768
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1024
Cycle 1 time: 543
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 800
Cycle 1 time: 707
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 965
Cycle 1 time: 728
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 989
Cycle 1 time: 783
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 929
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1195
Cycle 1 time: 622
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 883
Cycle 1 time: 901
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1160
Cycle 1 time: 577
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 845
Cycle 1 time: 628
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 880
Cycle 1 time: 653
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 910
Cycle 1 time: 951
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1213
Cycle 1 time: 848
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 726
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 982
Cycle 1 time: 826
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1083
Cycle 1 time: 796
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 746
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1007
Cycle 1 time: 711
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 972
Cycle 1 time: 906
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1162
clock 4590845 ms | mcu 0 | user time 657 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 108713 | nb_rw_cycle_counter 36237 | nb_inter_pic_trame_counter 108712
Cycle 1 time: 663
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 920
Cycle 1 time: 859
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 731
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 990
Cycle 1 time: 962
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1223
Cycle 1 time: 983
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1241
Cycle 1 time: 840
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1109
Cycle 1 time: 802
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1065
Cycle 1 time: 1043
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1297
Cycle 1 time: 852
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1107
Cycle 1 time: 745
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 998
Cycle 1 time: 911
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1171
Cycle 1 time: 535
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 795
Cycle 1 time: 826
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1081
Cycle 1 time: 708
Cycle 2 time: 232
Cycle 0 time: 19
RW cycle time: 959
Cycle 1 time: 602
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 858
Cycle 1 time: 960
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1224
Cycle 1 time: 823
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1085
Cycle 1 time: 665
Cycle 2 time: 237
Cycle 0 time: 21
RW cycle time: 923
Cycle 1 time: 686
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 942
clock 4592859 ms | mcu 0 | user time 704 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 108770 | nb_rw_cycle_counter 36256 | nb_inter_pic_trame_counter 108769
Cycle 1 time: 710
Cycle 2 time: 233
Cycle 0 time: 20
RW cycle time: 963
Cycle 1 time: 800
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1056
Cycle 1 time: 848
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1114
Cycle 1 time: 655
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 915
Cycle 1 time: 728
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 991
Cycle 1 time: 753
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1015
Cycle 1 time: 700
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 678
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 942
Cycle 1 time: 761
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1016
Cycle 1 time: 493
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 756
Cycle 1 time: 891
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1143
Cycle 1 time: 767
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1019
Cycle 1 time: 979
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1237
Cycle 1 time: 654
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 915
Cycle 1 time: 725
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 987
Cycle 1 time: 790
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1049
Cycle 1 time: 674
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 924
Cycle 1 time: 872
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 1121
Cycle 1 time: 915
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 813
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1071
clock 4594900 ms | mcu 0 | user time 751 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 108830 | nb_rw_cycle_counter 36276 | nb_inter_pic_trame_counter 108829
Cycle 1 time: 757
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1006
Cycle 1 time: 682
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 941
Cycle 1 time: 570
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 832
Cycle 1 time: 688
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 951
Cycle 1 time: 897
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1157
Cycle 1 time: 730
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 986
Cycle 1 time: 966
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1232
Cycle 1 time: 981
Cycle 2 time: 237
Cycle 0 time: 21
RW cycle time: 1239
Cycle 1 time: 618
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 872
Cycle 1 time: 1059
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1327
Cycle 1 time: 574
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 838
Cycle 1 time: 914
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1176
Cycle 1 time: 785
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1049
Cycle 1 time: 1026
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 1272
Cycle 1 time: 1029
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1285
Cycle 1 time: 852
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1112
Cycle 1 time: 748
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1008
Cycle 1 time: 664
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 926
Cycle 1 time: 682
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 938
Cycle 1 time: 594
clock 4596923 ms | mcu 0 | user time 237 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 108888 | nb_rw_cycle_counter 36295 | nb_inter_pic_trame_counter 108887
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 854
Cycle 1 time: 633
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 880
Cycle 1 time: 636
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 892
Cycle 1 time: 743
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 999
Cycle 1 time: 744
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 996
Cycle 1 time: 667
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 920
Cycle 1 time: 594
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 847
Cycle 1 time: 718
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 985
Cycle 1 time: 591
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 857
Cycle 1 time: 585
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 852
Cycle 1 time: 852
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 738
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 992
Cycle 1 time: 1080
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1339
Cycle 1 time: 798
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1054
Cycle 1 time: 689
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 953
Cycle 1 time: 773
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1024
Cycle 1 time: 647
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 903
Cycle 1 time: 852
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 737
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1000
Cycle 1 time: 652
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 914
Cycle 1 time: 632
Cycle 2 time: 241
Cycle 0 time: 22
RW cycle time: 895
clock 4598940 ms | mcu 0 | user time 630 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 108950 | nb_rw_cycle_counter 36316 | nb_inter_pic_trame_counter 108949
Cycle 1 time: 636
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 882
Cycle 1 time: 695
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 955
Cycle 1 time: 887
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1143
Cycle 1 time: 824
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1079
Cycle 1 time: 650
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 902
Cycle 1 time: 750
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1012
Cycle 1 time: 711
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 964
Cycle 1 time: 608
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 871
Cycle 1 time: 658
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 918
Cycle 1 time: 655
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 910
Cycle 1 time: 582
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 838
Cycle 1 time: 731
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 988
Cycle 1 time: 704
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 960
Cycle 1 time: 741
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1000
Cycle 1 time: 632
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 889
Cycle 1 time: 622
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 877
Cycle 1 time: 591
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 851
Cycle 1 time: 595
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 859
Cycle 1 time: 583
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 841
Cycle 1 time: 644
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 904
Cycle 1 time: 576
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 830
Cycle 1 time: 808
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1069
clock 4601005 ms | mcu 0 | user time 739 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 109016 | nb_rw_cycle_counter 36338 | nb_inter_pic_trame_counter 109015
Cycle 1 time: 745
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1001
Cycle 1 time: 633
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 885
Cycle 1 time: 678
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 941
Cycle 1 time: 851
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1112
Cycle 1 time: 681
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 933
Cycle 1 time: 752
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1011
Cycle 1 time: 689
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 952
Cycle 1 time: 727
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 987
Cycle 1 time: 567
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 827
Cycle 1 time: 727
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 979
Cycle 1 time: 566
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 819
Cycle 1 time: 648
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 908
Cycle 1 time: 707
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 958
Cycle 1 time: 771
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1036
Cycle 1 time: 642
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 903
Cycle 1 time: 792
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1053
Cycle 1 time: 716
Cycle 2 time: 346
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 635
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 897
Cycle 1 time: 628
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 889
Cycle 1 time: 869
Cycle 2 time: 232
Cycle 0 time: 19
RW cycle time: 1120
Cycle 1 time: 738
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 999
clock 4603026 ms | mcu 0 | user time 664 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 109079 | nb_rw_cycle_counter 36359 | nb_inter_pic_trame_counter 109078
Cycle 1 time: 671
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 930
Cycle 1 time: 642
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 906
Cycle 1 time: 720
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 980
Cycle 1 time: 911
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1171
Cycle 1 time: 794
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1055
Cycle 1 time: 936
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1197
Cycle 1 time: 853
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1116
Cycle 1 time: 706
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 960
Cycle 1 time: 751
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1013
Cycle 1 time: 944
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1196
Cycle 1 time: 588
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 842
Cycle 1 time: 857
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1116
Cycle 1 time: 735
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 993
Cycle 1 time: 783
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1045
Cycle 1 time: 642
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 900
Cycle 1 time: 855
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 591
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 851
Cycle 1 time: 639
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 900
Cycle 1 time: 813
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1075
Cycle 1 time: 868
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1119
clock 4605094 ms | mcu 0 | user time 869 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 109139 | nb_rw_cycle_counter 36379 | nb_inter_pic_trame_counter 109138
Cycle 1 time: 875
Cycle 2 time: 225
Cycle 0 time: 19
RW cycle time: 1119
Cycle 1 time: 742
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1003
Cycle 1 time: 572
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 825
Cycle 1 time: 860
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1121
Cycle 1 time: 906
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1166
Cycle 1 time: 754
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1012
Cycle 1 time: 895
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1154
Cycle 1 time: 568
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 821
Cycle 1 time: 813
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1073
Cycle 1 time: 667
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 929
Cycle 1 time: 737
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1000
Cycle 1 time: 754
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1017
Cycle 1 time: 913
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1175
Cycle 1 time: 830
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1093
Cycle 1 time: 809
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1067
Cycle 1 time: 605
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 868
Cycle 1 time: 1008
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1266
Cycle 1 time: 593
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 852
Cycle 1 time: 659
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 922
Cycle 1 time: 768
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1024
clock 4607138 ms | mcu 0 | user time 802 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 109199 | nb_rw_cycle_counter 36399 | nb_inter_pic_trame_counter 109198
Cycle 1 time: 809
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1061
Cycle 1 time: 760
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1018
Cycle 1 time: 749
Cycle 2 time: 240
Cycle 0 time: 23
RW cycle time: 1012
Cycle 1 time: 575
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 837
Cycle 1 time: 752
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1007
Cycle 1 time: 717
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 976
Cycle 1 time: 721
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 978
Cycle 1 time: 633
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 895
Cycle 1 time: 716
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 972
Cycle 1 time: 593
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 850
Cycle 1 time: 803
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 745
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 999
Cycle 1 time: 734
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 988
Cycle 1 time: 793
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 807
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1073
Cycle 1 time: 783
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1034
Cycle 1 time: 823
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1084
Cycle 1 time: 673
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 935
Cycle 1 time: 734
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 998
Cycle 1 time: 851
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1109
clock 4609155 ms | mcu 0 | user time 1040 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 109259 | nb_rw_cycle_counter 36419 | nb_inter_pic_trame_counter 109258
Cycle 1 time: 1046
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1301
Cycle 1 time: 823
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1077
Cycle 1 time: 756
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1020
Cycle 1 time: 849
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 630
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 891
Cycle 1 time: 686
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 945
Cycle 1 time: 825
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1089
Cycle 1 time: 754
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1010
Cycle 1 time: 724
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 983
Cycle 1 time: 930
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1186
Cycle 1 time: 574
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 827
Cycle 1 time: 703
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 963
Cycle 1 time: 733
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 996
Cycle 1 time: 580
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 840
Cycle 1 time: 708
Cycle 2 time: 227
Cycle 0 time: 18
RW cycle time: 953
Cycle 1 time: 766
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1023
Cycle 1 time: 704
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 962
Cycle 1 time: 707
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 960
Cycle 1 time: 613
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 874
Cycle 1 time: 805
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1061
Cycle 1 time: 625
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 888
clock 4611216 ms | mcu 0 | user time 689 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 109322 | nb_rw_cycle_counter 36440 | nb_inter_pic_trame_counter 109321
Cycle 1 time: 695
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 949
Cycle 1 time: 521
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 780
Cycle 1 time: 785
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1044
Cycle 1 time: 630
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 891
Cycle 1 time: 575
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 835
Cycle 1 time: 645
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 903
Cycle 1 time: 598
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 853
Cycle 1 time: 571
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 828
Cycle 1 time: 724
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 976
Cycle 1 time: 695
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 713
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 973
Cycle 1 time: 684
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 941
Cycle 1 time: 703
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 955
Cycle 1 time: 625
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 882
Cycle 1 time: 525
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 787
Cycle 1 time: 791
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1052
Cycle 1 time: 913
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1170
Cycle 1 time: 852
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 940
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1193
Cycle 1 time: 712
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 965
Cycle 1 time: 700
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 969
Cycle 1 time: 607
clock 4613233 ms | mcu 0 | user time 247 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 109386 | nb_rw_cycle_counter 36461 | nb_inter_pic_trame_counter 109385
Cycle 2 time: 254
Cycle 0 time: 14
RW cycle time: 875
Cycle 1 time: 848
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1108
Cycle 1 time: 803
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 677
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 938
Cycle 1 time: 680
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 940
Cycle 1 time: 943
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1204
Cycle 1 time: 650
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 910
Cycle 1 time: 807
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1063
Cycle 1 time: 896
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1152
Cycle 1 time: 811
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1064
Cycle 1 time: 702
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 959
Cycle 1 time: 638
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 898
Cycle 1 time: 638
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 897
Cycle 1 time: 702
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 683
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 946
Cycle 1 time: 750
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1009
Cycle 1 time: 623
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 883
Cycle 1 time: 641
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 906
Cycle 1 time: 626
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 885
Cycle 1 time: 616
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 875
Cycle 1 time: 606
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 868
clock 4615245 ms | mcu 0 | user time 573 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 109448 | nb_rw_cycle_counter 36482 | nb_inter_pic_trame_counter 109447
Cycle 1 time: 580
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 835
Cycle 1 time: 699
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 955
Cycle 1 time: 631
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 888
Cycle 1 time: 610
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 866
Cycle 1 time: 837
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1101
Cycle 1 time: 690
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 950
Cycle 1 time: 978
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1236
Cycle 1 time: 665
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 923
Cycle 1 time: 746
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1009
Cycle 1 time: 701
Cycle 2 time: 233
Cycle 0 time: 19
RW cycle time: 953
Cycle 1 time: 625
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 882
Cycle 1 time: 949
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1207
Cycle 1 time: 874
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1138
Cycle 1 time: 1048
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1313
Cycle 1 time: 853
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1114
Cycle 1 time: 903
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1164
Cycle 1 time: 681
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 940
Cycle 1 time: 748
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1006
Cycle 1 time: 863
Cycle 2 time: 230
Cycle 0 time: 18
RW cycle time: 1111
Cycle 1 time: 762
clock 4617247 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 109506 | nb_rw_cycle_counter 36501 | nb_inter_pic_trame_counter 109505
Cycle 2 time: 250
Cycle 0 time: 14
RW cycle time: 1026
Cycle 1 time: 597
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 860
Cycle 1 time: 779
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 723
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 980
Cycle 1 time: 795
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1059
Cycle 1 time: 822
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1078
Cycle 1 time: 913
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1171
Cycle 1 time: 586
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 851
Cycle 1 time: 707
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 973
Cycle 1 time: 816
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1070
Cycle 1 time: 937
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1193
Cycle 1 time: 984
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1240
Cycle 1 time: 803
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 925
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 856
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 921
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 775
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1030
Cycle 1 time: 701
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 959
Cycle 1 time: 918
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1177
clock 4619252 ms | mcu 0 | user time 820 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 109562 | nb_rw_cycle_counter 36520 | nb_inter_pic_trame_counter 109561
Cycle 1 time: 826
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1085
Cycle 1 time: 763
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1022
Cycle 1 time: 1011
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1265
Cycle 1 time: 1029
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1282
Cycle 1 time: 856
Cycle 2 time: 265
Cycle 0 time: 15
RW cycle time: 1136
Cycle 1 time: 659
Cycle 2 time: 238
Cycle 0 time: 21
RW cycle time: 918
Cycle 1 time: 1043
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1299
Cycle 1 time: 1106
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1361
Cycle 1 time: 596
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 850
Cycle 1 time: 768
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1019
Cycle 1 time: 767
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1019
Cycle 1 time: 967
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1228
Cycle 1 time: 849
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1113
Cycle 1 time: 1079
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1350
Cycle 1 time: 967
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1226
Cycle 1 time: 942
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1194
Cycle 1 time: 637
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 895
Cycle 1 time: 793
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1047
clock 4621287 ms | mcu 0 | user time 865 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 109616 | nb_rw_cycle_counter 36538 | nb_inter_pic_trame_counter 109615
Cycle 1 time: 871
Cycle 2 time: 226
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 693
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 951
Cycle 1 time: 630
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 894
Cycle 1 time: 652
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 907
Cycle 1 time: 1004
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1254
Cycle 1 time: 1036
Cycle 2 time: 254
Cycle 0 time: 18
RW cycle time: 1308
Cycle 1 time: 864
Cycle 2 time: 226
Cycle 0 time: 18
RW cycle time: 1108
Cycle 1 time: 763
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1018
Cycle 1 time: 1042
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1303
Cycle 1 time: 647
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 907
Cycle 1 time: 701
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 961
Cycle 1 time: 764
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1020
Cycle 1 time: 756
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1014
Cycle 1 time: 711
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 962
Cycle 1 time: 937
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1194
Cycle 1 time: 882
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1140
Cycle 1 time: 805
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1066
Cycle 1 time: 741
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1006
Cycle 1 time: 670
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 929
clock 4623297 ms | mcu 0 | user time 910 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 109673 | nb_rw_cycle_counter 36557 | nb_inter_pic_trame_counter 109672
Cycle 1 time: 916
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1166
Cycle 1 time: 806
Cycle 2 time: 237
Cycle 0 time: 21
RW cycle time: 1064
Cycle 1 time: 1058
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1320
Cycle 1 time: 923
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1190
Cycle 1 time: 881
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1136
Cycle 1 time: 809
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1063
Cycle 1 time: 744
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1000
Cycle 1 time: 984
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1241
Cycle 1 time: 1069
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1327
Cycle 1 time: 727
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 990
Cycle 1 time: 648
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 906
Cycle 1 time: 672
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 931
Cycle 1 time: 819
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1077
Cycle 1 time: 839
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1099
Cycle 1 time: 692
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 959
Cycle 1 time: 728
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 992
Cycle 1 time: 670
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 923
Cycle 1 time: 741
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1002
Cycle 1 time: 757
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1016
clock 4625313 ms | mcu 0 | user time 671 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 109730 | nb_rw_cycle_counter 36576 | nb_inter_pic_trame_counter 109729
Cycle 1 time: 677
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 930
Cycle 1 time: 876
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1130
Cycle 1 time: 968
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1225
Cycle 1 time: 868
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1127
Cycle 1 time: 651
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 910
Cycle 1 time: 850
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 849
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1105
Cycle 1 time: 853
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1114
Cycle 1 time: 691
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 949
Cycle 1 time: 973
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1233
Cycle 1 time: 668
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 928
Cycle 1 time: 635
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 895
Cycle 1 time: 685
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 945
Cycle 1 time: 973
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1231
Cycle 1 time: 798
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1054
Cycle 1 time: 616
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 875
Cycle 1 time: 700
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 964
Cycle 1 time: 844
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 854
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1121
clock 4627340 ms | mcu 0 | user time 987 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 109787 | nb_rw_cycle_counter 36595 | nb_inter_pic_trame_counter 109786
Cycle 1 time: 993
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1251
Cycle 1 time: 667
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 927
Cycle 1 time: 581
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 843
Cycle 1 time: 813
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1075
Cycle 1 time: 968
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1225
Cycle 1 time: 644
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 902
Cycle 1 time: 592
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 851
Cycle 1 time: 774
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 670
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 929
Cycle 1 time: 745
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1007
Cycle 1 time: 804
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1068
Cycle 1 time: 664
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 920
Cycle 1 time: 920
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 795
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1055
Cycle 1 time: 949
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1206
Cycle 1 time: 710
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 975
Cycle 1 time: 991
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1256
Cycle 1 time: 738
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 996
Cycle 1 time: 693
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 955
Cycle 1 time: 735
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 991
clock 4629381 ms | mcu 0 | user time 751 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 109847 | nb_rw_cycle_counter 36615 | nb_inter_pic_trame_counter 109846
Cycle 1 time: 758
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1007
Cycle 1 time: 854
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 693
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 952
Cycle 1 time: 901
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1158
Cycle 1 time: 991
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 1259
Cycle 1 time: 716
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 980
Cycle 1 time: 652
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 905
Cycle 1 time: 598
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 861
Cycle 1 time: 841
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1109
Cycle 1 time: 744
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1005
Cycle 1 time: 915
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 778
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1039
Cycle 1 time: 796
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1057
Cycle 1 time: 733
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 988
Cycle 1 time: 968
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1236
Cycle 1 time: 664
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 925
Cycle 1 time: 924
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1178
Cycle 1 time: 1013
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1280
Cycle 1 time: 641
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 910
clock 4631382 ms | mcu 0 | user time 631 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 109904 | nb_rw_cycle_counter 36634 | nb_inter_pic_trame_counter 109903
Cycle 1 time: 637
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 902
Cycle 1 time: 713
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 974
Cycle 1 time: 788
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1060
Cycle 1 time: 827
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1089
Cycle 1 time: 754
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1016
Cycle 1 time: 792
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 815
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1081
Cycle 1 time: 904
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1158
Cycle 1 time: 916
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1172
Cycle 1 time: 753
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1015
Cycle 1 time: 876
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1139
Cycle 1 time: 960
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1221
Cycle 1 time: 793
Cycle 2 time: 267
Cycle 0 time: 16
RW cycle time: 1076
Cycle 1 time: 678
Cycle 2 time: 261
Cycle 0 time: 17
RW cycle time: 956
Cycle 1 time: 577
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 843
Cycle 1 time: 604
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 864
Cycle 1 time: 640
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 891
Cycle 1 time: 579
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 832
Cycle 1 time: 997
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1263
Cycle 1 time: 905
clock 4633393 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 109962 | nb_rw_cycle_counter 36653 | nb_inter_pic_trame_counter 109961
Cycle 2 time: 249
Cycle 0 time: 14
RW cycle time: 1168
Cycle 1 time: 838
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1096
Cycle 1 time: 693
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 960
Cycle 1 time: 732
Cycle 2 time: 307
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 671
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 931
Cycle 1 time: 742
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 995
Cycle 1 time: 754
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1014
Cycle 1 time: 660
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 918
Cycle 1 time: 694
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 962
Cycle 1 time: 923
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1172
Cycle 1 time: 689
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 953
Cycle 1 time: 588
Cycle 2 time: 241
Cycle 0 time: 22
RW cycle time: 851
Cycle 1 time: 598
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 857
Cycle 1 time: 569
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 832
Cycle 1 time: 627
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 886
Cycle 1 time: 642
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 901
Cycle 1 time: 734
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1000
Cycle 1 time: 752
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1018
Cycle 1 time: 801
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 786
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1048
Cycle 1 time: 677
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 942
clock 4635402 ms | mcu 0 | user time 624 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 110024 | nb_rw_cycle_counter 36674 | nb_inter_pic_trame_counter 110023
Cycle 1 time: 631
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 892
Cycle 1 time: 687
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 943
Cycle 1 time: 730
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 994
Cycle 1 time: 671
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 934
Cycle 1 time: 876
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1140
Cycle 1 time: 661
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 920
Cycle 1 time: 913
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1180
Cycle 1 time: 696
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 957
Cycle 1 time: 656
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 921
Cycle 1 time: 690
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 958
Cycle 1 time: 917
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1175
Cycle 1 time: 781
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1040
Cycle 1 time: 804
Cycle 2 time: 239
Cycle 0 time: 22
RW cycle time: 1065
Cycle 1 time: 813
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 1077
Cycle 1 time: 592
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 856
Cycle 1 time: 786
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1045
Cycle 1 time: 930
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1192
Cycle 1 time: 567
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 828
Cycle 1 time: 601
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 857
Cycle 1 time: 584
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 839
Cycle 1 time: 751
clock 4637421 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 110085 | nb_rw_cycle_counter 36694 | nb_inter_pic_trame_counter 110084
Cycle 2 time: 250
Cycle 0 time: 14
RW cycle time: 1015
Cycle 1 time: 908
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1164
Cycle 1 time: 678
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 936
Cycle 1 time: 628
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 884
Cycle 1 time: 641
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 908
Cycle 1 time: 779
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1050
Cycle 1 time: 681
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 938
Cycle 1 time: 578
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 838
Cycle 1 time: 655
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 920
Cycle 1 time: 571
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 827
Cycle 1 time: 585
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 848
Cycle 1 time: 592
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 854
Cycle 1 time: 576
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 835
Cycle 1 time: 625
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 893
Cycle 1 time: 847
Cycle 2 time: 241
Cycle 0 time: 22
RW cycle time: 1110
Cycle 1 time: 567
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 821
Cycle 1 time: 841
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1102
Cycle 1 time: 748
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1011
Cycle 1 time: 688
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 947
Cycle 1 time: 797
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 787
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 533
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 788
clock 4639474 ms | mcu 0 | user time 745 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 110150 | nb_rw_cycle_counter 36716 | nb_inter_pic_trame_counter 110149
Cycle 1 time: 751
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1000
Cycle 1 time: 640
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 898
Cycle 1 time: 766
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1023
Cycle 1 time: 582
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 839
Cycle 1 time: 580
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 837
Cycle 1 time: 683
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 938
Cycle 1 time: 718
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 982
Cycle 1 time: 664
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 912
Cycle 1 time: 699
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 954
Cycle 1 time: 641
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 910
Cycle 1 time: 781
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1041
Cycle 1 time: 693
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 958
Cycle 1 time: 767
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1026
Cycle 1 time: 710
Cycle 2 time: 227
Cycle 0 time: 17
RW cycle time: 954
Cycle 1 time: 693
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 944
Cycle 1 time: 742
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 997
Cycle 1 time: 703
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 960
Cycle 1 time: 573
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 829
Cycle 1 time: 902
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1159
Cycle 1 time: 917
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 526
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 784
clock 4641474 ms | mcu 0 | user time 627 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 110213 | nb_rw_cycle_counter 36737 | nb_inter_pic_trame_counter 110212
Cycle 1 time: 633
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 886
Cycle 1 time: 745
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 997
Cycle 1 time: 600
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 860
Cycle 1 time: 646
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 900
Cycle 1 time: 577
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 836
Cycle 1 time: 640
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 904
Cycle 1 time: 702
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 959
Cycle 1 time: 780
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1039
Cycle 1 time: 706
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 961
Cycle 1 time: 664
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 920
Cycle 1 time: 821
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1078
Cycle 1 time: 753
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1012
Cycle 1 time: 829
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1092
Cycle 1 time: 640
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 898
Cycle 1 time: 609
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 863
Cycle 1 time: 596
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 852
Cycle 1 time: 684
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 941
Cycle 1 time: 747
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 684
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 936
Cycle 1 time: 850
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1112
Cycle 1 time: 627
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 887
Cycle 1 time: 635
clock 4643492 ms | mcu 0 | user time 237 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 110277 | nb_rw_cycle_counter 36758 | nb_inter_pic_trame_counter 110276
Cycle 2 time: 244
Cycle 0 time: 14
RW cycle time: 893
Cycle 1 time: 843
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1103
Cycle 1 time: 970
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1229
Cycle 1 time: 671
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 927
Cycle 1 time: 744
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1000
Cycle 1 time: 767
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1031
Cycle 1 time: 722
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 981
Cycle 1 time: 688
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 949
Cycle 1 time: 684
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 947
Cycle 1 time: 630
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 891
Cycle 1 time: 600
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 862
Cycle 1 time: 593
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 853
Cycle 1 time: 606
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 867
Cycle 1 time: 595
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 856
Cycle 1 time: 734
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 992
Cycle 1 time: 680
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 947
Cycle 1 time: 841
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 648
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 914
Cycle 1 time: 726
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 992
Cycle 1 time: 827
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1092
Cycle 1 time: 659
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 916
clock 4645534 ms | mcu 0 | user time 939 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 110339 | nb_rw_cycle_counter 36779 | nb_inter_pic_trame_counter 110338
Cycle 1 time: 945
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1196
Cycle 1 time: 645
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 906
Cycle 1 time: 788
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1044
Cycle 1 time: 877
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1135
Cycle 1 time: 612
Cycle 2 time: 241
Cycle 0 time: 24
RW cycle time: 877
Cycle 1 time: 849
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 849
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1104
Cycle 1 time: 974
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1232
Cycle 1 time: 790
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1045
Cycle 1 time: 853
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 578
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 838
Cycle 1 time: 611
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 866
Cycle 1 time: 689
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 948
Cycle 1 time: 762
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1027
Cycle 1 time: 603
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 861
Cycle 1 time: 823
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1085
Cycle 1 time: 691
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 945
Cycle 1 time: 586
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 848
Cycle 1 time: 614
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 876
Cycle 1 time: 621
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 881
Cycle 1 time: 802
clock 4647538 ms | mcu 0 | user time 245 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 110400 | nb_rw_cycle_counter 36799 | nb_inter_pic_trame_counter 110399
Cycle 2 time: 252
Cycle 0 time: 14
RW cycle time: 1068
Cycle 1 time: 669
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 931
Cycle 1 time: 813
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1073
Cycle 1 time: 685
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 943
Cycle 1 time: 622
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 881
Cycle 1 time: 734
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 993
Cycle 1 time: 793
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1051
Cycle 1 time: 960
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1222
Cycle 1 time: 637
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 895
Cycle 1 time: 609
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 871
Cycle 1 time: 814
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1072
Cycle 1 time: 1040
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1295
Cycle 1 time: 751
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1005
Cycle 1 time: 659
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 919
Cycle 1 time: 744
Cycle 2 time: 241
Cycle 0 time: 22
RW cycle time: 1007
Cycle 1 time: 465
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 721
Cycle 1 time: 921
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 671
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 933
Cycle 1 time: 671
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 928
Cycle 1 time: 991
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1261
Cycle 1 time: 642
clock 4649547 ms | mcu 0 | user time 250 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 110460 | nb_rw_cycle_counter 36819 | nb_inter_pic_trame_counter 110459
Cycle 2 time: 256
Cycle 0 time: 15
RW cycle time: 913
Cycle 1 time: 927
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1184
Cycle 1 time: 837
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1099
Cycle 1 time: 846
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 962
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1221
Cycle 1 time: 629
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 885
Cycle 1 time: 696
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 899
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1154
Cycle 1 time: 871
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 1139
Cycle 1 time: 719
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 982
Cycle 1 time: 835
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1093
Cycle 1 time: 927
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1183
Cycle 1 time: 698
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 954
Cycle 1 time: 653
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 923
Cycle 1 time: 540
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 799
Cycle 1 time: 746
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1002
Cycle 1 time: 748
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1012
Cycle 1 time: 677
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 939
Cycle 1 time: 775
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1026
Cycle 1 time: 544
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 806
clock 4651591 ms | mcu 0 | user time 954 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 110519 | nb_rw_cycle_counter 36839 | nb_inter_pic_trame_counter 110518
Cycle 1 time: 960
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1211
Cycle 1 time: 846
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1102
Cycle 1 time: 740
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 811
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1065
Cycle 1 time: 963
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1225
Cycle 1 time: 921
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1178
Cycle 1 time: 691
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 950
Cycle 1 time: 958
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1220
Cycle 1 time: 901
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1160
Cycle 1 time: 626
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 885
Cycle 1 time: 600
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 858
Cycle 1 time: 885
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1140
Cycle 1 time: 803
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 1095
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1349
Cycle 1 time: 917
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1183
Cycle 1 time: 660
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 929
Cycle 1 time: 949
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1206
Cycle 1 time: 685
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 939
Cycle 1 time: 822
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1078
clock 4653643 ms | mcu 0 | user time 742 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 110576 | nb_rw_cycle_counter 36858 | nb_inter_pic_trame_counter 110575
Cycle 1 time: 749
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1002
Cycle 1 time: 987
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1248
Cycle 1 time: 753
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1004
Cycle 1 time: 591
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 855
Cycle 1 time: 788
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1048
Cycle 1 time: 748
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1006
Cycle 1 time: 650
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 914
Cycle 1 time: 708
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 964
Cycle 1 time: 1019
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1277
Cycle 1 time: 793
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 610
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 875
Cycle 1 time: 644
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 907
Cycle 1 time: 593
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 855
Cycle 1 time: 697
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 962
Cycle 1 time: 687
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 947
Cycle 1 time: 770
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1029
Cycle 1 time: 873
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1143
Cycle 1 time: 617
Cycle 2 time: 240
Cycle 0 time: 24
RW cycle time: 881
Cycle 1 time: 742
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1000
Cycle 1 time: 862
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1123
clock 4655649 ms | mcu 0 | user time 713 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 110636 | nb_rw_cycle_counter 36878 | nb_inter_pic_trame_counter 110635
Cycle 1 time: 719
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 974
Cycle 1 time: 606
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 866
Cycle 1 time: 581
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 844
Cycle 1 time: 923
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1181
Cycle 1 time: 714
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 966
Cycle 1 time: 590
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 855
Cycle 1 time: 670
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 933
Cycle 1 time: 693
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 949
Cycle 1 time: 852
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1107
Cycle 1 time: 920
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 965
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1223
Cycle 1 time: 686
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 942
Cycle 1 time: 835
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1103
Cycle 1 time: 728
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 986
Cycle 1 time: 594
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 852
Cycle 1 time: 729
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 989
Cycle 1 time: 791
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1050
Cycle 1 time: 963
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1227
Cycle 1 time: 903
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1159
Cycle 1 time: 685
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 952
clock 4657674 ms | mcu 0 | user time 623 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 110696 | nb_rw_cycle_counter 36898 | nb_inter_pic_trame_counter 110695
Cycle 1 time: 630
Cycle 2 time: 248
Cycle 0 time: 15
RW cycle time: 893
Cycle 1 time: 681
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 940
Cycle 1 time: 631
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 891
Cycle 1 time: 956
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1221
Cycle 1 time: 798
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1058
Cycle 1 time: 905
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1167
Cycle 1 time: 843
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1095
Cycle 1 time: 710
Cycle 2 time: 229
Cycle 0 time: 18
RW cycle time: 957
Cycle 1 time: 809
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1070
Cycle 1 time: 744
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1004
Cycle 1 time: 934
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1197
Cycle 1 time: 628
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 890
Cycle 1 time: 817
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1079
Cycle 1 time: 846
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 885
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1145
Cycle 1 time: 660
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 922
Cycle 1 time: 733
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 998
Cycle 1 time: 893
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1156
Cycle 1 time: 992
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1248
clock 4659708 ms | mcu 0 | user time 931 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 110753 | nb_rw_cycle_counter 36917 | nb_inter_pic_trame_counter 110752
Cycle 1 time: 937
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1187
Cycle 1 time: 813
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1074
Cycle 1 time: 728
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 986
Cycle 1 time: 683
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 939
Cycle 1 time: 622
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 879
Cycle 1 time: 753
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1014
Cycle 1 time: 854
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 724
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 994
Cycle 1 time: 796
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1065
Cycle 1 time: 877
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1136
Cycle 1 time: 757
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1020
Cycle 1 time: 822
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1087
Cycle 1 time: 970
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1233
Cycle 1 time: 971
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1234
Cycle 1 time: 676
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 935
Cycle 1 time: 750
Cycle 2 time: 251
Cycle 0 time: 21
RW cycle time: 1022
Cycle 1 time: 884
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1141
Cycle 1 time: 902
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1166
Cycle 1 time: 762
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1021
clock 4661738 ms | mcu 0 | user time 978 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 110810 | nb_rw_cycle_counter 36936 | nb_inter_pic_trame_counter 110809
Cycle 1 time: 984
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1237
Cycle 1 time: 830
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1092
Cycle 1 time: 774
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1037
Cycle 1 time: 641
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 908
Cycle 1 time: 956
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1215
Cycle 1 time: 965
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 854
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1107
Cycle 1 time: 684
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 947
Cycle 1 time: 736
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 990
Cycle 1 time: 801
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1062
Cycle 1 time: 683
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 950
Cycle 1 time: 669
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 927
Cycle 1 time: 638
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 895
Cycle 1 time: 861
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 915
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1176
Cycle 1 time: 900
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1167
Cycle 1 time: 732
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 995
Cycle 1 time: 840
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1100
Cycle 1 time: 817
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1075
Cycle 1 time: 711
clock 4663758 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 110868 | nb_rw_cycle_counter 36955 | nb_inter_pic_trame_counter 110867
Cycle 2 time: 249
Cycle 0 time: 14
RW cycle time: 974
Cycle 1 time: 714
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 978
Cycle 1 time: 773
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1035
Cycle 1 time: 930
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1185
Cycle 1 time: 812
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1069
Cycle 1 time: 575
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 844
Cycle 1 time: 587
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 851
Cycle 1 time: 759
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1025
Cycle 1 time: 666
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 927
Cycle 1 time: 627
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 889
Cycle 1 time: 858
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 620
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 882
Cycle 1 time: 1018
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1274
Cycle 1 time: 935
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1191
Cycle 1 time: 875
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1127
Cycle 1 time: 916
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1178
Cycle 1 time: 782
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1041
Cycle 1 time: 755
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1005
Cycle 1 time: 867
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1122
Cycle 1 time: 829
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1083
clock 4665801 ms | mcu 0 | user time 591 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 110927 | nb_rw_cycle_counter 36975 | nb_inter_pic_trame_counter 110926
Cycle 1 time: 597
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 844
Cycle 1 time: 711
Cycle 2 time: 227
Cycle 0 time: 18
RW cycle time: 956
Cycle 1 time: 731
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 991
Cycle 1 time: 699
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 960
Cycle 1 time: 680
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 939
Cycle 1 time: 906
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1162
Cycle 1 time: 746
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1005
Cycle 1 time: 630
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 885
Cycle 1 time: 908
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1172
Cycle 1 time: 846
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1115
Cycle 1 time: 1004
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1265
Cycle 1 time: 806
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1073
Cycle 1 time: 649
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 904
Cycle 1 time: 877
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1135
Cycle 1 time: 654
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 912
Cycle 1 time: 997
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1254
Cycle 1 time: 744
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 997
Cycle 1 time: 691
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 947
Cycle 1 time: 1016
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1270
Cycle 1 time: 752
clock 4667820 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 110985 | nb_rw_cycle_counter 36994 | nb_inter_pic_trame_counter 110984
Cycle 2 time: 248
Cycle 0 time: 14
RW cycle time: 1014
Cycle 1 time: 628
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 885
Cycle 1 time: 799
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1056
Cycle 1 time: 913
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1170
Cycle 1 time: 841
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1095
Cycle 1 time: 653
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 919
Cycle 1 time: 783
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1043
Cycle 1 time: 651
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 904
Cycle 1 time: 829
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1086
Cycle 1 time: 810
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1073
Cycle 1 time: 796
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1051
Cycle 1 time: 755
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1018
Cycle 1 time: 1034
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1291
Cycle 1 time: 1035
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1288
Cycle 1 time: 789
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1047
Cycle 1 time: 700
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 955
Cycle 1 time: 807
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1065
Cycle 1 time: 790
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1049
Cycle 1 time: 744
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1006
Cycle 1 time: 689
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 945
clock 4669889 ms | mcu 0 | user time 721 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 111044 | nb_rw_cycle_counter 37014 | nb_inter_pic_trame_counter 111043
Cycle 1 time: 727
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 983
Cycle 1 time: 812
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1076
Cycle 1 time: 674
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 930
Cycle 1 time: 804
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1063
Cycle 1 time: 629
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 884
Cycle 1 time: 797
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1051
Cycle 1 time: 577
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 839
Cycle 1 time: 633
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 897
Cycle 1 time: 596
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 855
Cycle 1 time: 705
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 1029
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1282
Cycle 1 time: 744
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1002
Cycle 1 time: 969
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1221
Cycle 1 time: 1053
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1313
Cycle 1 time: 974
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1228
Cycle 1 time: 932
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1193
Cycle 1 time: 693
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 944
Cycle 1 time: 695
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 954
Cycle 1 time: 771
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1026
Cycle 1 time: 641
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 897
clock 4671964 ms | mcu 0 | user time 879 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 111104 | nb_rw_cycle_counter 37034 | nb_inter_pic_trame_counter 111103
Cycle 1 time: 885
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1139
Cycle 1 time: 944
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1200
Cycle 1 time: 850
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1111
Cycle 1 time: 810
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1079
Cycle 1 time: 1046
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1312
Cycle 1 time: 635
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 895
Cycle 1 time: 894
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 814
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1074
Cycle 1 time: 1018
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1280
Cycle 1 time: 661
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 915
Cycle 1 time: 709
Cycle 2 time: 227
Cycle 0 time: 15
RW cycle time: 951
Cycle 1 time: 984
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1243
Cycle 1 time: 801
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1063
Cycle 1 time: 906
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 828
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1083
Cycle 1 time: 838
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1093
Cycle 1 time: 729
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 992
Cycle 1 time: 783
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1046
Cycle 1 time: 730
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 990
clock 4674051 ms | mcu 0 | user time 970 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 111161 | nb_rw_cycle_counter 37053 | nb_inter_pic_trame_counter 111160
Cycle 1 time: 977
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1233
Cycle 1 time: 950
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1210
Cycle 1 time: 801
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1062
Cycle 1 time: 856
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 860
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 723
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 981
Cycle 1 time: 982
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1242
Cycle 1 time: 671
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 929
Cycle 1 time: 819
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1081
Cycle 1 time: 1169
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 1442
Cycle 1 time: 939
Cycle 2 time: 254
Cycle 0 time: 18
RW cycle time: 1211
Cycle 1 time: 725
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 995
Cycle 1 time: 621
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 884
Cycle 1 time: 912
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1164
Cycle 1 time: 927
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 660
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 921
Cycle 1 time: 764
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1019
Cycle 1 time: 903
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1154
Cycle 1 time: 923
clock 4676065 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 111216 | nb_rw_cycle_counter 37071 | nb_inter_pic_trame_counter 111215
Cycle 2 time: 251
Cycle 0 time: 14
RW cycle time: 1188
Cycle 1 time: 851
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1100
Cycle 1 time: 869
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 841
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1096
Cycle 1 time: 752
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1008
Cycle 1 time: 795
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1059
Cycle 1 time: 592
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 850
Cycle 1 time: 598
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 860
Cycle 1 time: 647
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 906
Cycle 1 time: 636
Cycle 2 time: 238
Cycle 0 time: 21
RW cycle time: 895
Cycle 1 time: 792
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1050
Cycle 1 time: 997
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1257
Cycle 1 time: 917
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1174
Cycle 1 time: 812
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1078
Cycle 1 time: 775
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1032
Cycle 1 time: 803
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1064
Cycle 1 time: 692
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 952
Cycle 1 time: 736
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 997
Cycle 1 time: 576
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 834
Cycle 1 time: 641
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 905
clock 4678084 ms | mcu 0 | user time 941 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 111275 | nb_rw_cycle_counter 37091 | nb_inter_pic_trame_counter 111274
Cycle 1 time: 947
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1197
Cycle 1 time: 695
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 778
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1039
Cycle 1 time: 967
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1230
Cycle 1 time: 1088
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1349
Cycle 1 time: 966
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1225
Cycle 1 time: 941
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1204
Cycle 1 time: 676
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 936
Cycle 1 time: 692
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 949
Cycle 1 time: 805
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1072
Cycle 1 time: 903
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 730
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 989
Cycle 1 time: 631
Cycle 2 time: 244
Cycle 0 time: 23
RW cycle time: 898
Cycle 1 time: 679
Cycle 2 time: 236
Cycle 0 time: 21
RW cycle time: 936
Cycle 1 time: 523
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 781
Cycle 1 time: 1104
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1359
Cycle 1 time: 947
Cycle 2 time: 237
Cycle 0 time: 21
RW cycle time: 1205
Cycle 1 time: 1080
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1346
Cycle 1 time: 818
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1075
clock 4680163 ms | mcu 0 | user time 816 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 111332 | nb_rw_cycle_counter 37110 | nb_inter_pic_trame_counter 111331
Cycle 1 time: 823
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1071
Cycle 1 time: 753
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1010
Cycle 1 time: 901
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1158
Cycle 1 time: 623
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 880
Cycle 1 time: 1071
Cycle 2 time: 250
Cycle 0 time: 23
RW cycle time: 1344
Cycle 1 time: 980
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1244
Cycle 1 time: 1060
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1321
Cycle 1 time: 939
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1192
Cycle 1 time: 1211
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1476
Cycle 1 time: 962
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1228
Cycle 1 time: 988
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1254
Cycle 1 time: 743
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1009
Cycle 1 time: 729
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 989
Cycle 1 time: 1071
Cycle 2 time: 252
Cycle 0 time: 22
RW cycle time: 1345
Cycle 1 time: 1136
Cycle 2 time: 248
Cycle 0 time: 23
RW cycle time: 1407
Cycle 1 time: 762
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 1030
Cycle 1 time: 1017
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1262
clock 4682201 ms | mcu 0 | user time 976 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 111383 | nb_rw_cycle_counter 37127 | nb_inter_pic_trame_counter 111382
Cycle 1 time: 982
Cycle 2 time: 260
Cycle 0 time: 22
RW cycle time: 1264
Cycle 1 time: 1243
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1503
Cycle 1 time: 923
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1190
Cycle 1 time: 853
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1121
Cycle 1 time: 952
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1212
Cycle 1 time: 748
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1011
Cycle 1 time: 655
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 921
Cycle 1 time: 590
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 854
Cycle 1 time: 564
Cycle 2 time: 253
Cycle 0 time: 22
RW cycle time: 839
Cycle 1 time: 633
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 893
Cycle 1 time: 566
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 831
Cycle 1 time: 599
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 858
Cycle 1 time: 600
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 868
Cycle 1 time: 649
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 908
Cycle 1 time: 585
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 853
Cycle 1 time: 629
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 897
Cycle 1 time: 831
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1097
Cycle 1 time: 686
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 950
Cycle 1 time: 616
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 880
Cycle 1 time: 837
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1101
Cycle 1 time: 811
clock 4684214 ms | mcu 0 | user time 245 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 111444 | nb_rw_cycle_counter 37147 | nb_inter_pic_trame_counter 111443
Cycle 2 time: 252
Cycle 0 time: 14
RW cycle time: 1077
Cycle 1 time: 955
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1218
Cycle 1 time: 1052
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1316
Cycle 1 time: 875
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1139
Cycle 1 time: 942
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1194
Cycle 1 time: 1042
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1302
Cycle 1 time: 783
Cycle 2 time: 251
Cycle 0 time: 22
RW cycle time: 1056
Cycle 1 time: 823
Cycle 2 time: 256
Cycle 0 time: 23
RW cycle time: 1102
Cycle 1 time: 790
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1062
Cycle 1 time: 848
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1115
Cycle 1 time: 918
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 820
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1079
Cycle 1 time: 702
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 957
Cycle 1 time: 1014
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1267
Cycle 1 time: 800
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 639
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 900
Cycle 1 time: 864
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 846
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1103
Cycle 1 time: 617
clock 4686218 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 111498 | nb_rw_cycle_counter 37165 | nb_inter_pic_trame_counter 111497
Cycle 2 time: 250
Cycle 0 time: 14
RW cycle time: 881
Cycle 1 time: 918
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 822
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1082
Cycle 1 time: 893
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1147
Cycle 1 time: 935
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1191
Cycle 1 time: 866
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 745
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 996
Cycle 1 time: 818
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1072
Cycle 1 time: 653
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 907
Cycle 1 time: 830
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1086
Cycle 1 time: 930
Cycle 2 time: 264
Cycle 0 time: 16
RW cycle time: 1210
Cycle 1 time: 1055
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1308
Cycle 1 time: 913
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1173
Cycle 1 time: 824
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1075
Cycle 1 time: 920
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1179
Cycle 1 time: 911
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1175
Cycle 1 time: 854
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 796
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 623
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 885
clock 4688301 ms | mcu 0 | user time 867 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 111554 | nb_rw_cycle_counter 37184 | nb_inter_pic_trame_counter 111553
Cycle 1 time: 874
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1135
Cycle 1 time: 851
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 1006
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1265
Cycle 1 time: 980
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1237
Cycle 1 time: 887
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1145
Cycle 1 time: 736
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 999
Cycle 1 time: 847
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1109
Cycle 1 time: 696
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 773
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1034
Cycle 1 time: 926
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 751
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 631
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 888
Cycle 1 time: 561
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 819
Cycle 1 time: 683
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 941
Cycle 1 time: 697
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 957
Cycle 1 time: 784
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1038
Cycle 1 time: 813
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1074
Cycle 1 time: 673
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 935
Cycle 1 time: 746
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1002
Cycle 1 time: 653
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 916
clock 4690354 ms | mcu 0 | user time 648 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 111614 | nb_rw_cycle_counter 37204 | nb_inter_pic_trame_counter 111613
Cycle 1 time: 655
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 906
Cycle 1 time: 969
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1225
Cycle 1 time: 816
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1074
Cycle 1 time: 620
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 881
Cycle 1 time: 741
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1006
Cycle 1 time: 985
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1240
Cycle 1 time: 712
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 970
Cycle 1 time: 923
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 796
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1059
Cycle 1 time: 907
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1169
Cycle 1 time: 760
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1019
Cycle 1 time: 841
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1097
Cycle 1 time: 862
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1124
Cycle 1 time: 758
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1019
Cycle 1 time: 803
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1062
Cycle 1 time: 897
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1163
Cycle 1 time: 846
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1105
Cycle 1 time: 799
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1063
Cycle 1 time: 747
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1012
clock 4692401 ms | mcu 0 | user time 742 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 111671 | nb_rw_cycle_counter 37223 | nb_inter_pic_trame_counter 111670
Cycle 1 time: 749
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1004
Cycle 1 time: 813
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1075
Cycle 1 time: 700
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 819
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1081
Cycle 1 time: 746
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1012
Cycle 1 time: 666
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 931
Cycle 1 time: 692
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 957
Cycle 1 time: 879
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1142
Cycle 1 time: 856
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1120
Cycle 1 time: 843
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 776
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1043
Cycle 1 time: 936
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1202
Cycle 1 time: 1026
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1273
Cycle 1 time: 664
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 928
Cycle 1 time: 736
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 998
Cycle 1 time: 840
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1094
Cycle 1 time: 861
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 986
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1246
Cycle 1 time: 887
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1148
clock 4694448 ms | mcu 0 | user time 776 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 111728 | nb_rw_cycle_counter 37242 | nb_inter_pic_trame_counter 111727
Cycle 1 time: 782
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1037
Cycle 1 time: 763
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1020
Cycle 1 time: 1010
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1267
Cycle 1 time: 616
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 872
Cycle 1 time: 657
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 920
Cycle 1 time: 712
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 972
Cycle 1 time: 707
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 966
Cycle 1 time: 968
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1226
Cycle 1 time: 735
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 994
Cycle 1 time: 622
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 884
Cycle 1 time: 655
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 920
Cycle 1 time: 655
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 922
Cycle 1 time: 800
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1062
Cycle 1 time: 776
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1034
Cycle 1 time: 751
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1012
Cycle 1 time: 569
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 828
Cycle 1 time: 811
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1072
Cycle 1 time: 819
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1084
Cycle 1 time: 872
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1131
Cycle 1 time: 897
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 1169
clock 4696496 ms | mcu 0 | user time 861 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 111788 | nb_rw_cycle_counter 37262 | nb_inter_pic_trame_counter 111787
Cycle 1 time: 868
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 663
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 917
Cycle 1 time: 868
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 647
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 907
Cycle 1 time: 625
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 876
Cycle 1 time: 868
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1120
Cycle 1 time: 789
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 801
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1060
Cycle 1 time: 752
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1008
Cycle 1 time: 911
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 976
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1234
Cycle 1 time: 683
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 943
Cycle 1 time: 826
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 748
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1003
Cycle 1 time: 868
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 837
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 1110
Cycle 1 time: 748
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1003
Cycle 1 time: 801
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1060
Cycle 1 time: 590
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 852
Cycle 1 time: 838
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1093
clock 4698557 ms | mcu 0 | user time 647 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 111848 | nb_rw_cycle_counter 37282 | nb_inter_pic_trame_counter 111847
Cycle 1 time: 653
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 899
Cycle 1 time: 897
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1148
Cycle 1 time: 810
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 1078
Cycle 1 time: 570
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 836
Cycle 1 time: 958
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1215
Cycle 1 time: 838
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1100
Cycle 1 time: 855
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1118
Cycle 1 time: 1084
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1336
Cycle 1 time: 876
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1142
Cycle 1 time: 815
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1080
Cycle 1 time: 973
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1224
Cycle 1 time: 846
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1102
Cycle 1 time: 806
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1072
Cycle 1 time: 909
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1165
Cycle 1 time: 972
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1236
Cycle 1 time: 724
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 978
Cycle 1 time: 863
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1122
Cycle 1 time: 708
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 954
clock 4700566 ms | mcu 0 | user time 930 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 111902 | nb_rw_cycle_counter 37300 | nb_inter_pic_trame_counter 111901
Cycle 1 time: 937
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1194
Cycle 1 time: 977
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1237
Cycle 1 time: 621
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 882
Cycle 1 time: 571
Cycle 2 time: 290
Cycle 0 time: 24
RW cycle time: 885
Cycle 1 time: 676
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 934
Cycle 1 time: 656
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 913
Cycle 1 time: 812
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1072
Cycle 1 time: 877
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1134
Cycle 1 time: 1039
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1295
Cycle 1 time: 501
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 762
Cycle 1 time: 918
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1172
Cycle 1 time: 748
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1004
Cycle 1 time: 1080
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1331
Cycle 1 time: 822
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 909
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1161
Cycle 1 time: 880
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1139
Cycle 1 time: 908
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1166
Cycle 1 time: 873
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1126
Cycle 1 time: 961
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1213
clock 4702628 ms | mcu 0 | user time 849 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 111959 | nb_rw_cycle_counter 37319 | nb_inter_pic_trame_counter 111958
Cycle 1 time: 855
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 867
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 773
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 602
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 865
Cycle 1 time: 680
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 934
Cycle 1 time: 677
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 939
Cycle 1 time: 748
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1010
Cycle 1 time: 906
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 946
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1200
Cycle 1 time: 758
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 816
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1074
Cycle 1 time: 652
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 910
Cycle 1 time: 699
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 953
Cycle 1 time: 918
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1182
Cycle 1 time: 565
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 830
Cycle 1 time: 748
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1010
Cycle 1 time: 818
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1075
Cycle 1 time: 651
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 914
Cycle 1 time: 874
Cycle 2 time: 277
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 687
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 945
clock 4704672 ms | mcu 0 | user time 852 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 112019 | nb_rw_cycle_counter 37339 | nb_inter_pic_trame_counter 112018
Cycle 1 time: 858
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 856
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 907
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 814
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1072
Cycle 1 time: 623
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 875
Cycle 1 time: 680
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 948
Cycle 1 time: 807
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1063
Cycle 1 time: 727
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 983
Cycle 1 time: 629
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 882
Cycle 1 time: 825
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1080
Cycle 1 time: 793
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 1024
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1280
Cycle 1 time: 872
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1131
Cycle 1 time: 801
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 769
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1031
Cycle 1 time: 586
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 853
Cycle 1 time: 716
Cycle 2 time: 257
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 793
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1059
Cycle 1 time: 871
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1123
Cycle 1 time: 849
clock 4706682 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 112077 | nb_rw_cycle_counter 37358 | nb_inter_pic_trame_counter 112076
Cycle 2 time: 249
Cycle 0 time: 14
RW cycle time: 1112
Cycle 1 time: 779
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1038
Cycle 1 time: 714
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 971
Cycle 1 time: 730
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 995
Cycle 1 time: 940
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1201
Cycle 1 time: 730
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 984
Cycle 1 time: 854
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 1017
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1276
Cycle 1 time: 871
Cycle 2 time: 259
Cycle 0 time: 18
RW cycle time: 1148
Cycle 1 time: 788
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1042
Cycle 1 time: 767
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1020
Cycle 1 time: 827
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1085
Cycle 1 time: 890
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1140
Cycle 1 time: 805
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1060
Cycle 1 time: 815
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 674
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 938
Cycle 1 time: 580
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 844
Cycle 1 time: 598
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 858
Cycle 1 time: 586
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 853
Cycle 1 time: 649
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 900
clock 4708710 ms | mcu 0 | user time 733 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 112136 | nb_rw_cycle_counter 37378 | nb_inter_pic_trame_counter 112135
Cycle 1 time: 739
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 991
Cycle 1 time: 769
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1031
Cycle 1 time: 827
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1086
Cycle 1 time: 1016
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1276
Cycle 1 time: 1010
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1271
Cycle 1 time: 908
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 728
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 991
Cycle 1 time: 732
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 996
Cycle 1 time: 886
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1149
Cycle 1 time: 960
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1221
Cycle 1 time: 677
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 944
Cycle 1 time: 632
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 898
Cycle 1 time: 761
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1013
Cycle 1 time: 844
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 794
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1053
Cycle 1 time: 545
Cycle 2 time: 226
Cycle 0 time: 20
RW cycle time: 791
Cycle 1 time: 727
Cycle 2 time: 346
Cycle 0 time: 17
RW cycle time: 1090
Cycle 1 time: 759
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1014
Cycle 1 time: 713
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 970
Cycle 1 time: 568
clock 4710724 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 112194 | nb_rw_cycle_counter 37397 | nb_inter_pic_trame_counter 112193
Cycle 2 time: 248
Cycle 0 time: 14
RW cycle time: 830
Cycle 1 time: 753
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1018
Cycle 1 time: 885
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1147
Cycle 1 time: 957
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1217
Cycle 1 time: 706
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 955
Cycle 1 time: 778
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 876
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1141
Cycle 1 time: 718
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 980
Cycle 1 time: 861
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1121
Cycle 1 time: 624
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 893
Cycle 1 time: 713
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 966
Cycle 1 time: 661
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 919
Cycle 1 time: 664
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 928
Cycle 1 time: 988
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1247
Cycle 1 time: 950
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1203
Cycle 1 time: 799
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 921
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 550
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 814
Cycle 1 time: 581
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 836
Cycle 1 time: 849
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1103
clock 4712807 ms | mcu 0 | user time 1047 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 112253 | nb_rw_cycle_counter 37417 | nb_inter_pic_trame_counter 112252
Cycle 1 time: 1053
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1313
Cycle 1 time: 724
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 984
Cycle 1 time: 676
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 935
Cycle 1 time: 690
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 951
Cycle 1 time: 785
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1047
Cycle 1 time: 790
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1050
Cycle 1 time: 766
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1021
Cycle 1 time: 955
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1211
Cycle 1 time: 626
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 881
Cycle 1 time: 761
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1020
Cycle 1 time: 979
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1238
Cycle 1 time: 877
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1136
Cycle 1 time: 1019
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1277
Cycle 1 time: 953
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1206
Cycle 1 time: 480
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 738
Cycle 1 time: 632
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 891
Cycle 1 time: 857
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 889
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1147
Cycle 1 time: 888
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1147
Cycle 1 time: 672
clock 4714824 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 112311 | nb_rw_cycle_counter 37436 | nb_inter_pic_trame_counter 112310
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 932
Cycle 1 time: 964
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1223
Cycle 1 time: 665
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 913
Cycle 1 time: 766
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1025
Cycle 1 time: 735
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 998
Cycle 1 time: 1026
Cycle 2 time: 227
Cycle 0 time: 17
RW cycle time: 1270
Cycle 1 time: 815
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1076
Cycle 1 time: 767
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1030
Cycle 1 time: 968
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1228
Cycle 1 time: 683
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 937
Cycle 1 time: 602
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 867
Cycle 1 time: 770
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1024
Cycle 1 time: 1028
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1285
Cycle 1 time: 858
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 684
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 942
Cycle 1 time: 696
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 946
Cycle 1 time: 915
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 721
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 979
Cycle 1 time: 807
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1062
Cycle 1 time: 669
clock 4716828 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 112368 | nb_rw_cycle_counter 37455 | nb_inter_pic_trame_counter 112367
Cycle 2 time: 250
Cycle 0 time: 14
RW cycle time: 933
Cycle 1 time: 779
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1043
Cycle 1 time: 916
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1181
Cycle 1 time: 823
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1079
Cycle 1 time: 864
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 759
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1014
Cycle 1 time: 822
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1087
Cycle 1 time: 782
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1045
Cycle 1 time: 911
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1172
Cycle 1 time: 678
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 938
Cycle 1 time: 922
Cycle 2 time: 250
Cycle 0 time: 15
RW cycle time: 1187
Cycle 1 time: 793
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1043
Cycle 1 time: 911
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1176
Cycle 1 time: 721
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 988
Cycle 1 time: 615
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 878
Cycle 1 time: 639
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 901
Cycle 1 time: 737
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 992
Cycle 1 time: 813
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1070
Cycle 1 time: 854
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 850
clock 4718840 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 112425 | nb_rw_cycle_counter 37474 | nb_inter_pic_trame_counter 112424
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 849
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1111
Cycle 1 time: 747
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1006
Cycle 1 time: 692
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 951
Cycle 1 time: 679
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 940
Cycle 1 time: 844
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1098
Cycle 1 time: 753
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1012
Cycle 1 time: 790
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1044
Cycle 1 time: 770
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1023
Cycle 1 time: 751
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1007
Cycle 1 time: 678
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 943
Cycle 1 time: 684
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 946
Cycle 1 time: 636
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 900
Cycle 1 time: 876
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1136
Cycle 1 time: 743
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 996
Cycle 1 time: 875
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1137
Cycle 1 time: 686
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 942
Cycle 1 time: 834
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 897
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1148
Cycle 1 time: 847
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1108
clock 4720883 ms | mcu 0 | user time 859 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 112484 | nb_rw_cycle_counter 37494 | nb_inter_pic_trame_counter 112483
Cycle 1 time: 865
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 918
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1183
Cycle 1 time: 818
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1084
Cycle 1 time: 706
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 964
Cycle 1 time: 828
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1092
Cycle 1 time: 764
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1025
Cycle 1 time: 794
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 677
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 930
Cycle 1 time: 801
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1062
Cycle 1 time: 613
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 881
Cycle 1 time: 757
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1016
Cycle 1 time: 698
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 823
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1090
Cycle 1 time: 712
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 974
Cycle 1 time: 900
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1167
Cycle 1 time: 630
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 895
Cycle 1 time: 813
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1064
Cycle 1 time: 661
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 917
Cycle 1 time: 652
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 913
Cycle 1 time: 699
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 958
clock 4722928 ms | mcu 0 | user time 978 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 112544 | nb_rw_cycle_counter 37514 | nb_inter_pic_trame_counter 112543
Cycle 1 time: 984
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1238
Cycle 1 time: 686
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 952
Cycle 1 time: 669
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 933
Cycle 1 time: 690
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 948
Cycle 1 time: 763
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1023
Cycle 1 time: 605
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 859
Cycle 1 time: 772
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1033
Cycle 1 time: 655
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 920
Cycle 1 time: 886
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1143
Cycle 1 time: 869
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 879
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1143
Cycle 1 time: 801
Cycle 2 time: 283
Cycle 0 time: 16
RW cycle time: 1100
Cycle 1 time: 999
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1259
Cycle 1 time: 787
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1043
Cycle 1 time: 965
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1223
Cycle 1 time: 885
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1145
Cycle 1 time: 670
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 931
Cycle 1 time: 792
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 790
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1051
Cycle 1 time: 624
clock 4724929 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 112602 | nb_rw_cycle_counter 37533 | nb_inter_pic_trame_counter 112601
Cycle 2 time: 250
Cycle 0 time: 14
RW cycle time: 888
Cycle 1 time: 632
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 886
Cycle 1 time: 805
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1063
Cycle 1 time: 796
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1060
Cycle 1 time: 628
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 900
Cycle 1 time: 702
Cycle 2 time: 230
Cycle 0 time: 20
RW cycle time: 952
Cycle 1 time: 879
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1140
Cycle 1 time: 737
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 997
Cycle 1 time: 844
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 736
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 1008
Cycle 1 time: 783
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1047
Cycle 1 time: 814
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1071
Cycle 1 time: 556
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 821
Cycle 1 time: 740
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1003
Cycle 1 time: 780
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1034
Cycle 1 time: 758
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1020
Cycle 1 time: 844
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1105
Cycle 1 time: 709
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 975
Cycle 1 time: 669
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 933
Cycle 1 time: 851
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 616
clock 4726941 ms | mcu 0 | user time 248 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 112662 | nb_rw_cycle_counter 37553 | nb_inter_pic_trame_counter 112661
Cycle 2 time: 254
Cycle 0 time: 18
RW cycle time: 888
Cycle 1 time: 665
Cycle 2 time: 251
Cycle 0 time: 22
RW cycle time: 938
Cycle 1 time: 728
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 989
Cycle 1 time: 699
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 961
Cycle 1 time: 904
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1161
Cycle 1 time: 971
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1232
Cycle 1 time: 627
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 886
Cycle 1 time: 803
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1068
Cycle 1 time: 659
Cycle 2 time: 251
Cycle 0 time: 15
RW cycle time: 925
Cycle 1 time: 681
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 945
Cycle 1 time: 729
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 998
Cycle 1 time: 631
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 889
Cycle 1 time: 946
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1202
Cycle 1 time: 809
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1074
Cycle 1 time: 583
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 846
Cycle 1 time: 684
Cycle 2 time: 248
Cycle 0 time: 23
RW cycle time: 955
Cycle 1 time: 762
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1019
Cycle 1 time: 681
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 950
Cycle 1 time: 653
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 920
Cycle 1 time: 673
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 938
Cycle 1 time: 714
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 977
clock 4729015 ms | mcu 0 | user time 846 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 112724 | nb_rw_cycle_counter 37574 | nb_inter_pic_trame_counter 112723
Cycle 1 time: 852
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1115
Cycle 1 time: 797
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1058
Cycle 1 time: 694
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 956
Cycle 1 time: 841
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1096
Cycle 1 time: 808
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1064
Cycle 1 time: 987
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1250
Cycle 1 time: 980
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1245
Cycle 1 time: 729
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 994
Cycle 1 time: 959
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1220
Cycle 1 time: 977
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1238
Cycle 1 time: 684
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 939
Cycle 1 time: 750
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1019
Cycle 1 time: 602
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 866
Cycle 1 time: 871
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1126
Cycle 1 time: 777
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1041
Cycle 1 time: 669
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 933
Cycle 1 time: 703
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 959
Cycle 1 time: 734
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 988
Cycle 1 time: 667
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 930
clock 4731026 ms | mcu 0 | user time 922 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 112781 | nb_rw_cycle_counter 37593 | nb_inter_pic_trame_counter 112780
Cycle 1 time: 928
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 790
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1045
Cycle 1 time: 867
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 969
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1228
Cycle 1 time: 791
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1047
Cycle 1 time: 982
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1236
Cycle 1 time: 735
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 996
Cycle 1 time: 963
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1224
Cycle 1 time: 693
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 958
Cycle 1 time: 896
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1161
Cycle 1 time: 739
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 994
Cycle 1 time: 698
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 949
Cycle 1 time: 905
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1159
Cycle 1 time: 764
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1023
Cycle 1 time: 656
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 911
Cycle 1 time: 1048
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1309
Cycle 1 time: 951
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1215
Cycle 1 time: 679
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 933
Cycle 1 time: 624
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 886
clock 4733070 ms | mcu 0 | user time 790 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 112838 | nb_rw_cycle_counter 37612 | nb_inter_pic_trame_counter 112837
Cycle 1 time: 796
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 796
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 642
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 897
Cycle 1 time: 707
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 687
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 945
Cycle 1 time: 606
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 858
Cycle 1 time: 652
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 912
Cycle 1 time: 746
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1002
Cycle 1 time: 782
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 977
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1233
Cycle 1 time: 856
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1113
Cycle 1 time: 740
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 996
Cycle 1 time: 914
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 746
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1002
Cycle 1 time: 842
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1102
Cycle 1 time: 907
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1161
Cycle 1 time: 799
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 699
Cycle 2 time: 263
Cycle 0 time: 20
RW cycle time: 982
Cycle 1 time: 654
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 920
Cycle 1 time: 749
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1002
clock 4735132 ms | mcu 0 | user time 960 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 112898 | nb_rw_cycle_counter 37632 | nb_inter_pic_trame_counter 112897
Cycle 1 time: 966
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1221
Cycle 1 time: 709
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 967
Cycle 1 time: 658
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 923
Cycle 1 time: 779
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1031
Cycle 1 time: 637
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 895
Cycle 1 time: 699
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 963
Cycle 1 time: 670
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 923
Cycle 1 time: 759
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 732
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 991
Cycle 1 time: 918
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 928
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 684
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 942
Cycle 1 time: 618
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 880
Cycle 1 time: 759
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1018
Cycle 1 time: 662
Cycle 2 time: 244
Cycle 0 time: 25
RW cycle time: 931
Cycle 1 time: 670
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 932
Cycle 1 time: 852
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1103
Cycle 1 time: 875
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1130
Cycle 1 time: 582
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 847
Cycle 1 time: 890
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1147
clock 4737144 ms | mcu 0 | user time 863 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 112958 | nb_rw_cycle_counter 37652 | nb_inter_pic_trame_counter 112957
Cycle 1 time: 869
Cycle 2 time: 339
Cycle 0 time: 16
RW cycle time: 1224
Cycle 1 time: 910
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1171
Cycle 1 time: 853
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1121
Cycle 1 time: 882
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1146
Cycle 1 time: 922
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1184
Cycle 1 time: 795
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1053
Cycle 1 time: 1093
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1354
Cycle 1 time: 926
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1184
Cycle 1 time: 573
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 830
Cycle 1 time: 681
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 942
Cycle 1 time: 733
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 990
Cycle 1 time: 701
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 837
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 743
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1001
Cycle 1 time: 928
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1184
Cycle 1 time: 851
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1116
Cycle 1 time: 734
Cycle 2 time: 236
Cycle 0 time: 21
RW cycle time: 991
Cycle 1 time: 792
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 882
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1139
clock 4739230 ms | mcu 0 | user time 992 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 113015 | nb_rw_cycle_counter 37671 | nb_inter_pic_trame_counter 113014
Cycle 1 time: 998
Cycle 2 time: 233
Cycle 0 time: 19
RW cycle time: 1250
Cycle 1 time: 711
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 967
Cycle 1 time: 848
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 812
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 857
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1122
Cycle 1 time: 695
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 961
Cycle 1 time: 717
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 974
Cycle 1 time: 743
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 998
Cycle 1 time: 821
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 714
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 965
Cycle 1 time: 899
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1152
Cycle 1 time: 875
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1141
Cycle 1 time: 786
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1050
Cycle 1 time: 958
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1216
Cycle 1 time: 782
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1043
Cycle 1 time: 648
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 912
Cycle 1 time: 713
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 972
Cycle 1 time: 586
Cycle 2 time: 233
Cycle 0 time: 21
RW cycle time: 840
Cycle 1 time: 809
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1072
Cycle 1 time: 819
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1077
clock 4741292 ms | mcu 0 | user time 649 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 113075 | nb_rw_cycle_counter 37691 | nb_inter_pic_trame_counter 113074
Cycle 1 time: 656
Cycle 2 time: 233
Cycle 0 time: 19
RW cycle time: 908
Cycle 1 time: 921
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1175
Cycle 1 time: 845
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1099
Cycle 1 time: 761
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1017
Cycle 1 time: 747
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1018
Cycle 1 time: 615
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 877
Cycle 1 time: 625
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 890
Cycle 1 time: 860
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 873
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 673
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 940
Cycle 1 time: 787
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1043
Cycle 1 time: 748
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1010
Cycle 1 time: 689
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 950
Cycle 1 time: 797
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1060
Cycle 1 time: 554
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 809
Cycle 1 time: 755
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1016
Cycle 1 time: 903
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1157
Cycle 1 time: 928
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1190
Cycle 1 time: 994
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1258
Cycle 1 time: 958
clock 4743311 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 113133 | nb_rw_cycle_counter 37710 | nb_inter_pic_trame_counter 113132
Cycle 2 time: 251
Cycle 0 time: 14
RW cycle time: 1223
Cycle 1 time: 801
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1067
Cycle 1 time: 886
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 988
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1253
Cycle 1 time: 836
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1095
Cycle 1 time: 728
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 993
Cycle 1 time: 840
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1107
Cycle 1 time: 705
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 967
Cycle 1 time: 749
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1009
Cycle 1 time: 605
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 869
Cycle 1 time: 719
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 980
Cycle 1 time: 964
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1218
Cycle 1 time: 797
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 662
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 921
Cycle 1 time: 936
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1200
Cycle 1 time: 846
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1108
Cycle 1 time: 849
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 952
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1209
Cycle 1 time: 709
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 971
clock 4745315 ms | mcu 0 | user time 740 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 113189 | nb_rw_cycle_counter 37729 | nb_inter_pic_trame_counter 113188
Cycle 1 time: 747
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1004
Cycle 1 time: 745
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1000
Cycle 1 time: 799
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 846
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1098
Cycle 1 time: 882
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1144
Cycle 1 time: 703
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 955
Cycle 1 time: 584
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 838
Cycle 1 time: 843
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1102
Cycle 1 time: 865
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 801
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 784
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1041
Cycle 1 time: 810
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 801
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1058
Cycle 1 time: 860
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 792
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 748
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1015
Cycle 1 time: 795
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1052
Cycle 1 time: 783
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 988
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1249
clock 4747327 ms | mcu 0 | user time 799 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 113246 | nb_rw_cycle_counter 37748 | nb_inter_pic_trame_counter 113245
Cycle 1 time: 805
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1068
Cycle 1 time: 656
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 921
Cycle 1 time: 1027
Cycle 2 time: 227
Cycle 0 time: 17
RW cycle time: 1271
Cycle 1 time: 966
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1226
Cycle 1 time: 643
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 904
Cycle 1 time: 585
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 854
Cycle 1 time: 910
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1168
Cycle 1 time: 812
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 852
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 925
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 668
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 929
Cycle 1 time: 751
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1010
Cycle 1 time: 524
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 789
Cycle 1 time: 729
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 985
Cycle 1 time: 970
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1219
Cycle 1 time: 794
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1052
Cycle 1 time: 695
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 963
Cycle 1 time: 669
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 925
Cycle 1 time: 744
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1000
Cycle 1 time: 698
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 955
clock 4749387 ms | mcu 0 | user time 805 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 113306 | nb_rw_cycle_counter 37768 | nb_inter_pic_trame_counter 113305
Cycle 1 time: 811
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1071
Cycle 1 time: 605
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 860
Cycle 1 time: 628
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 890
Cycle 1 time: 715
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 974
Cycle 1 time: 587
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 841
Cycle 1 time: 822
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1084
Cycle 1 time: 799
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1065
Cycle 1 time: 894
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1146
Cycle 1 time: 762
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1020
Cycle 1 time: 838
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1087
Cycle 1 time: 749
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1011
Cycle 1 time: 642
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 902
Cycle 1 time: 678
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 940
Cycle 1 time: 907
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1168
Cycle 1 time: 622
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 880
Cycle 1 time: 588
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 860
Cycle 1 time: 774
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1037
Cycle 1 time: 643
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 898
Cycle 1 time: 951
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1207
Cycle 1 time: 974
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1241
clock 4751397 ms | mcu 0 | user time 721 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 113366 | nb_rw_cycle_counter 37788 | nb_inter_pic_trame_counter 113365
Cycle 1 time: 728
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 990
Cycle 1 time: 747
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1004
Cycle 1 time: 1018
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1280
Cycle 1 time: 840
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1101
Cycle 1 time: 902
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1166
Cycle 1 time: 1011
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1269
Cycle 1 time: 1035
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1283
Cycle 1 time: 921
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1187
Cycle 1 time: 735
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1001
Cycle 1 time: 761
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1011
Cycle 1 time: 916
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 898
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1157
Cycle 1 time: 757
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 651
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 907
Cycle 1 time: 829
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1082
Cycle 1 time: 829
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1089
Cycle 1 time: 907
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1158
Cycle 1 time: 743
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1002
Cycle 1 time: 525
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 789
clock 4753460 ms | mcu 0 | user time 695 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 113423 | nb_rw_cycle_counter 37807 | nb_inter_pic_trame_counter 113422
Cycle 1 time: 702
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 836
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1090
Cycle 1 time: 1023
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1282
Cycle 1 time: 643
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 908
Cycle 1 time: 956
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1221
Cycle 1 time: 567
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 829
Cycle 1 time: 740
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 994
Cycle 1 time: 801
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1062
Cycle 1 time: 554
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 814
Cycle 1 time: 896
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1152
Cycle 1 time: 655
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 920
Cycle 1 time: 614
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 870
Cycle 1 time: 797
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1059
Cycle 1 time: 639
Cycle 2 time: 253
Cycle 0 time: 22
RW cycle time: 914
Cycle 1 time: 651
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 911
Cycle 1 time: 972
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1240
Cycle 1 time: 967
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1228
Cycle 1 time: 1018
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1277
Cycle 1 time: 722
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 978
Cycle 1 time: 652
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 911
clock 4755501 ms | mcu 0 | user time 495 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 113483 | nb_rw_cycle_counter 37827 | nb_inter_pic_trame_counter 113482
Cycle 1 time: 501
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 746
Cycle 1 time: 806
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1072
Cycle 1 time: 751
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1014
Cycle 1 time: 976
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 642
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 906
Cycle 1 time: 899
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1162
Cycle 1 time: 825
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1078
Cycle 1 time: 652
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 910
Cycle 1 time: 707
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 958
Cycle 1 time: 670
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 930
Cycle 1 time: 654
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 911
Cycle 1 time: 708
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 969
Cycle 1 time: 556
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 816
Cycle 1 time: 647
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 899
Cycle 1 time: 918
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 810
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1072
Cycle 1 time: 724
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 983
Cycle 1 time: 1014
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1279
Cycle 1 time: 558
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 816
Cycle 1 time: 799
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1056
clock 4757518 ms | mcu 0 | user time 686 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 113543 | nb_rw_cycle_counter 37847 | nb_inter_pic_trame_counter 113542
Cycle 1 time: 693
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 957
Cycle 1 time: 812
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1076
Cycle 1 time: 663
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 927
Cycle 1 time: 813
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1081
Cycle 1 time: 672
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 934
Cycle 1 time: 720
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 982
Cycle 1 time: 699
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 959
Cycle 1 time: 612
Cycle 2 time: 239
Cycle 0 time: 22
RW cycle time: 873
Cycle 1 time: 871
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1131
Cycle 1 time: 959
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1223
Cycle 1 time: 698
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 965
Cycle 1 time: 841
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1099
Cycle 1 time: 882
Cycle 2 time: 248
Cycle 0 time: 15
RW cycle time: 1145
Cycle 1 time: 899
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1167
Cycle 1 time: 599
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 862
Cycle 1 time: 873
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1138
Cycle 1 time: 810
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1070
Cycle 1 time: 761
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1019
Cycle 1 time: 641
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 905
Cycle 1 time: 904
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1162
clock 4759592 ms | mcu 0 | user time 754 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 113603 | nb_rw_cycle_counter 37867 | nb_inter_pic_trame_counter 113602
Cycle 1 time: 761
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1008
Cycle 1 time: 974
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1233
Cycle 1 time: 969
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1227
Cycle 1 time: 823
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1091
Cycle 1 time: 868
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1125
Cycle 1 time: 888
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1151
Cycle 1 time: 799
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1055
Cycle 1 time: 684
Cycle 2 time: 241
Cycle 0 time: 22
RW cycle time: 947
Cycle 1 time: 693
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 951
Cycle 1 time: 733
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 739
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 1000
Cycle 1 time: 799
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 1022
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1281
Cycle 1 time: 704
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 956
Cycle 1 time: 972
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1233
Cycle 1 time: 730
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 993
Cycle 1 time: 672
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 931
Cycle 1 time: 793
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 1098
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1364
clock 4761685 ms | mcu 0 | user time 1039 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 113660 | nb_rw_cycle_counter 37886 | nb_inter_pic_trame_counter 113659
Cycle 1 time: 1045
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1301
Cycle 1 time: 869
Cycle 2 time: 233
Cycle 0 time: 20
RW cycle time: 1122
Cycle 1 time: 694
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 788
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1053
Cycle 1 time: 656
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 918
Cycle 1 time: 586
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 851
Cycle 1 time: 860
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1124
Cycle 1 time: 957
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1220
Cycle 1 time: 684
Cycle 2 time: 257
Cycle 0 time: 20
RW cycle time: 961
Cycle 1 time: 811
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1080
Cycle 1 time: 871
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1130
Cycle 1 time: 830
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1094
Cycle 1 time: 627
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 889
Cycle 1 time: 570
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 838
Cycle 1 time: 668
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 931
Cycle 1 time: 750
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1016
Cycle 1 time: 682
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 942
Cycle 1 time: 890
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 1157
Cycle 1 time: 635
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 891
Cycle 1 time: 696
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 957
clock 4763738 ms | mcu 0 | user time 1140 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 113720 | nb_rw_cycle_counter 37906 | nb_inter_pic_trame_counter 113719
Cycle 1 time: 1147
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1399
Cycle 1 time: 935
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1193
Cycle 1 time: 806
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1065
Cycle 1 time: 595
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 849
Cycle 1 time: 861
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 662
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 927
Cycle 1 time: 676
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 944
Cycle 1 time: 741
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1001
Cycle 1 time: 672
Cycle 2 time: 254
Cycle 0 time: 19
RW cycle time: 945
Cycle 1 time: 559
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 819
Cycle 1 time: 743
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1007
Cycle 1 time: 897
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1155
Cycle 1 time: 885
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1144
Cycle 1 time: 601
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 861
Cycle 1 time: 883
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1144
Cycle 1 time: 753
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1018
Cycle 1 time: 805
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1070
Cycle 1 time: 959
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1223
Cycle 1 time: 842
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 960
clock 4765743 ms | mcu 0 | user time 246 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 113778 | nb_rw_cycle_counter 37925 | nb_inter_pic_trame_counter 113777
Cycle 2 time: 253
Cycle 0 time: 14
RW cycle time: 1227
Cycle 1 time: 820
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1088
Cycle 1 time: 816
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1074
Cycle 1 time: 853
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 743
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 999
Cycle 1 time: 845
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 910
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1177
Cycle 1 time: 744
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1004
Cycle 1 time: 1010
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1272
Cycle 1 time: 747
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1004
Cycle 1 time: 915
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1179
Cycle 1 time: 1069
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1327
Cycle 1 time: 580
Cycle 2 time: 278
Cycle 0 time: 17
RW cycle time: 875
Cycle 1 time: 565
Cycle 2 time: 247
Cycle 0 time: 24
RW cycle time: 836
Cycle 1 time: 638
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 894
Cycle 1 time: 615
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 885
Cycle 1 time: 804
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1064
Cycle 1 time: 884
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1149
Cycle 1 time: 976
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1232
clock 4767768 ms | mcu 0 | user time 951 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 113834 | nb_rw_cycle_counter 37944 | nb_inter_pic_trame_counter 113833
Cycle 1 time: 958
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1210
Cycle 1 time: 856
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1116
Cycle 1 time: 688
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 945
Cycle 1 time: 691
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 953
Cycle 1 time: 574
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 838
Cycle 1 time: 593
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 857
Cycle 1 time: 952
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1212
Cycle 1 time: 836
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1102
Cycle 1 time: 943
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1198
Cycle 1 time: 1031
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 1303
Cycle 1 time: 830
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1086
Cycle 1 time: 651
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 916
Cycle 1 time: 863
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 813
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1070
Cycle 1 time: 894
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1163
Cycle 1 time: 664
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 930
Cycle 1 time: 696
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 951
Cycle 1 time: 536
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 795
Cycle 1 time: 878
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1135
Cycle 1 time: 824
clock 4769769 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 113892 | nb_rw_cycle_counter 37963 | nb_inter_pic_trame_counter 113891
Cycle 2 time: 249
Cycle 0 time: 14
RW cycle time: 1087
Cycle 1 time: 758
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1028
Cycle 1 time: 790
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1055
Cycle 1 time: 768
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1025
Cycle 1 time: 778
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1028
Cycle 1 time: 943
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1199
Cycle 1 time: 646
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 908
Cycle 1 time: 784
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1044
Cycle 1 time: 746
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1008
Cycle 1 time: 982
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1237
Cycle 1 time: 656
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 916
Cycle 1 time: 814
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1070
Cycle 1 time: 914
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1177
Cycle 1 time: 728
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 988
Cycle 1 time: 889
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1153
Cycle 1 time: 691
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 954
Cycle 1 time: 689
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 952
Cycle 1 time: 850
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 866
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1122
Cycle 1 time: 906
clock 4771783 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 113949 | nb_rw_cycle_counter 37982 | nb_inter_pic_trame_counter 113948
Cycle 2 time: 251
Cycle 0 time: 14
RW cycle time: 1171
Cycle 1 time: 773
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1027
Cycle 1 time: 586
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 846
Cycle 1 time: 717
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 974
Cycle 1 time: 698
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 953
Cycle 1 time: 816
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1078
Cycle 1 time: 845
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1106
Cycle 1 time: 1131
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1393
Cycle 1 time: 827
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1087
Cycle 1 time: 813
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 752
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1013
Cycle 1 time: 655
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 919
Cycle 1 time: 805
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1062
Cycle 1 time: 624
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 884
Cycle 1 time: 793
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1048
Cycle 1 time: 704
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 962
Cycle 1 time: 702
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 960
Cycle 1 time: 840
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1093
Cycle 1 time: 768
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1020
Cycle 1 time: 679
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 946
clock 4773814 ms | mcu 0 | user time 850 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 114008 | nb_rw_cycle_counter 38002 | nb_inter_pic_trame_counter 114007
Cycle 1 time: 856
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1102
Cycle 1 time: 573
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 829
Cycle 1 time: 809
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 734
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 991
Cycle 1 time: 878
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1138
Cycle 1 time: 951
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1206
Cycle 1 time: 781
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1041
Cycle 1 time: 707
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 713
Cycle 2 time: 226
Cycle 0 time: 15
RW cycle time: 954
Cycle 1 time: 768
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1025
Cycle 1 time: 603
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 860
Cycle 1 time: 674
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 925
Cycle 1 time: 871
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 928
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 1012
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1267
Cycle 1 time: 985
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1249
Cycle 1 time: 1024
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1279
Cycle 1 time: 853
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1121
Cycle 1 time: 915
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1167
clock 4775868 ms | mcu 0 | user time 927 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 114065 | nb_rw_cycle_counter 38021 | nb_inter_pic_trame_counter 114064
Cycle 1 time: 933
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 967
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1231
Cycle 1 time: 741
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1000
Cycle 1 time: 903
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1170
Cycle 1 time: 779
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1033
Cycle 1 time: 646
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 900
Cycle 1 time: 689
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 949
Cycle 1 time: 849
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 745
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1002
Cycle 1 time: 638
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 898
Cycle 1 time: 749
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1007
Cycle 1 time: 767
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1023
Cycle 1 time: 647
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 906
Cycle 1 time: 756
Cycle 2 time: 235
Cycle 0 time: 20
RW cycle time: 1011
Cycle 1 time: 733
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 994
Cycle 1 time: 614
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 873
Cycle 1 time: 859
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 584
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 841
Cycle 1 time: 689
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 947
Cycle 1 time: 748
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1001
Cycle 1 time: 584
clock 4777876 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 114126 | nb_rw_cycle_counter 38041 | nb_inter_pic_trame_counter 114125
Cycle 2 time: 247
Cycle 0 time: 14
RW cycle time: 845
Cycle 1 time: 776
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1035
Cycle 1 time: 706
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 967
Cycle 1 time: 661
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 925
Cycle 1 time: 912
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1174
Cycle 1 time: 849
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1109
Cycle 1 time: 576
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 834
Cycle 1 time: 604
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 864
Cycle 1 time: 989
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1247
Cycle 1 time: 854
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1111
Cycle 1 time: 623
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 876
Cycle 1 time: 855
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1112
Cycle 1 time: 812
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1076
Cycle 1 time: 850
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 889
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1154
Cycle 1 time: 818
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1082
Cycle 1 time: 750
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1007
Cycle 1 time: 946
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1206
Cycle 1 time: 700
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 954
Cycle 1 time: 873
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1123
clock 4779961 ms | mcu 0 | user time 858 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 114185 | nb_rw_cycle_counter 38061 | nb_inter_pic_trame_counter 114184
Cycle 1 time: 864
Cycle 2 time: 233
Cycle 0 time: 19
RW cycle time: 1116
Cycle 1 time: 867
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 1079
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1335
Cycle 1 time: 631
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 893
Cycle 1 time: 878
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1136
Cycle 1 time: 783
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1036
Cycle 1 time: 894
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1154
Cycle 1 time: 639
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 892
Cycle 1 time: 817
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1078
Cycle 1 time: 743
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1003
Cycle 1 time: 739
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1001
Cycle 1 time: 621
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 877
Cycle 1 time: 958
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1216
Cycle 1 time: 823
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1085
Cycle 1 time: 910
Cycle 2 time: 250
Cycle 0 time: 15
RW cycle time: 1175
Cycle 1 time: 930
Cycle 2 time: 273
Cycle 0 time: 18
RW cycle time: 1221
Cycle 1 time: 758
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1017
Cycle 1 time: 911
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1167
Cycle 1 time: 894
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1147
clock 4782036 ms | mcu 0 | user time 939 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 114242 | nb_rw_cycle_counter 38080 | nb_inter_pic_trame_counter 114241
Cycle 1 time: 945
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1197
Cycle 1 time: 906
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1162
Cycle 1 time: 893
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1149
Cycle 1 time: 634
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 890
Cycle 1 time: 857
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 908
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 876
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 1146
Cycle 1 time: 844
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1107
Cycle 1 time: 742
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1004
Cycle 1 time: 707
Cycle 2 time: 224
Cycle 0 time: 16
RW cycle time: 947
Cycle 1 time: 889
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 888
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1141
Cycle 1 time: 776
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1031
Cycle 1 time: 896
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1157
Cycle 1 time: 836
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1091
Cycle 1 time: 973
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1226
Cycle 1 time: 828
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1084
Cycle 1 time: 567
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 826
Cycle 1 time: 683
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 939
clock 4784084 ms | mcu 0 | user time 907 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 114299 | nb_rw_cycle_counter 38099 | nb_inter_pic_trame_counter 114298
Cycle 1 time: 913
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1166
Cycle 1 time: 683
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 940
Cycle 1 time: 632
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 894
Cycle 1 time: 976
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1237
Cycle 1 time: 834
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1095
Cycle 1 time: 774
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1030
Cycle 1 time: 774
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1036
Cycle 1 time: 755
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1011
Cycle 1 time: 962
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1217
Cycle 1 time: 853
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 618
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 870
Cycle 1 time: 836
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1091
Cycle 1 time: 652
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 910
Cycle 1 time: 697
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 960
Cycle 1 time: 564
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 831
Cycle 1 time: 841
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1093
Cycle 1 time: 630
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 892
Cycle 1 time: 949
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1206
Cycle 1 time: 614
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 872
Cycle 1 time: 731
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 993
clock 4786129 ms | mcu 0 | user time 902 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 114359 | nb_rw_cycle_counter 38119 | nb_inter_pic_trame_counter 114358
Cycle 1 time: 909
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1162
Cycle 1 time: 802
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 916
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1169
Cycle 1 time: 890
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1146
Cycle 1 time: 859
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 703
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 972
Cycle 1 time: 662
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 923
Cycle 1 time: 658
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 917
Cycle 1 time: 709
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 951
Cycle 1 time: 723
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 982
Cycle 1 time: 938
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1202
Cycle 1 time: 975
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1226
Cycle 1 time: 904
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1160
Cycle 1 time: 698
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 800
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1064
Cycle 1 time: 674
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 921
Cycle 1 time: 695
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 951
Cycle 1 time: 574
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 831
Cycle 1 time: 804
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 777
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1029
clock 4788190 ms | mcu 0 | user time 715 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 114419 | nb_rw_cycle_counter 38139 | nb_inter_pic_trame_counter 114418
Cycle 1 time: 722
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 976
Cycle 1 time: 752
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1013
Cycle 1 time: 615
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 879
Cycle 1 time: 736
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 992
Cycle 1 time: 787
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1044
Cycle 1 time: 695
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 952
Cycle 1 time: 863
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 808
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1073
Cycle 1 time: 709
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 967
Cycle 1 time: 762
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1022
Cycle 1 time: 771
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1024
Cycle 1 time: 826
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 802
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1059
Cycle 1 time: 735
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1006
Cycle 1 time: 838
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1095
Cycle 1 time: 760
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1019
Cycle 1 time: 713
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 980
Cycle 1 time: 868
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1137
Cycle 1 time: 620
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 874
Cycle 1 time: 800
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1058
clock 4790224 ms | mcu 0 | user time 686 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 114479 | nb_rw_cycle_counter 38159 | nb_inter_pic_trame_counter 114478
Cycle 1 time: 692
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 949
Cycle 1 time: 671
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 931
Cycle 1 time: 905
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1174
Cycle 1 time: 870
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1125
Cycle 1 time: 941
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1200
Cycle 1 time: 654
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 907
Cycle 1 time: 955
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1207
Cycle 1 time: 625
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 885
Cycle 1 time: 796
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1055
Cycle 1 time: 632
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 886
Cycle 1 time: 790
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1048
Cycle 1 time: 813
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1070
Cycle 1 time: 676
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 930
Cycle 1 time: 869
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 1098
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1354
Cycle 1 time: 982
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 714
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 979
Cycle 1 time: 768
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1017
Cycle 1 time: 889
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1141
clock 4792241 ms | mcu 0 | user time 651 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 114536 | nb_rw_cycle_counter 38178 | nb_inter_pic_trame_counter 114535
Cycle 1 time: 658
Cycle 2 time: 233
Cycle 0 time: 19
RW cycle time: 910
Cycle 1 time: 852
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1112
Cycle 1 time: 785
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1042
Cycle 1 time: 706
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 1000
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1262
Cycle 1 time: 622
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 881
Cycle 1 time: 578
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 843
Cycle 1 time: 577
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 833
Cycle 1 time: 533
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 792
Cycle 1 time: 719
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 983
Cycle 1 time: 843
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1100
Cycle 1 time: 769
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1020
Cycle 1 time: 797
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1065
Cycle 1 time: 643
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 911
Cycle 1 time: 907
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1162
Cycle 1 time: 950
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1207
Cycle 1 time: 590
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 854
Cycle 1 time: 1027
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1290
Cycle 1 time: 738
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 994
Cycle 1 time: 808
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1067
clock 4794294 ms | mcu 0 | user time 897 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 114596 | nb_rw_cycle_counter 38198 | nb_inter_pic_trame_counter 114595
Cycle 1 time: 904
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1162
Cycle 1 time: 1011
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1266
Cycle 1 time: 689
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 946
Cycle 1 time: 855
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 814
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1070
Cycle 1 time: 821
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1079
Cycle 1 time: 866
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 821
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1080
Cycle 1 time: 740
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 995
Cycle 1 time: 698
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 957
Cycle 1 time: 776
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1033
Cycle 1 time: 872
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1126
Cycle 1 time: 1012
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1268
Cycle 1 time: 933
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1186
Cycle 1 time: 798
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1060
Cycle 1 time: 622
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 879
Cycle 1 time: 900
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1163
Cycle 1 time: 860
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 657
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 925
clock 4796337 ms | mcu 0 | user time 793 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 114653 | nb_rw_cycle_counter 38217 | nb_inter_pic_trame_counter 114652
Cycle 1 time: 799
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1056
Cycle 1 time: 698
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 957
Cycle 1 time: 714
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 980
Cycle 1 time: 732
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 987
Cycle 1 time: 841
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1098
Cycle 1 time: 763
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1025
Cycle 1 time: 877
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1131
Cycle 1 time: 969
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1220
Cycle 1 time: 852
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1110
Cycle 1 time: 967
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1229
Cycle 1 time: 657
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 916
Cycle 1 time: 854
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1115
Cycle 1 time: 706
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 963
Cycle 1 time: 748
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 638
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 896
Cycle 1 time: 738
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 1010
Cycle 1 time: 959
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1220
Cycle 1 time: 638
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 904
Cycle 1 time: 670
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 928
Cycle 1 time: 726
Cycle 2 time: 245
Cycle 0 time: 23
RW cycle time: 994
clock 4798412 ms | mcu 0 | user time 793 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 114713 | nb_rw_cycle_counter 38237 | nb_inter_pic_trame_counter 114712
Cycle 1 time: 799
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1055
Cycle 1 time: 631
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 892
Cycle 1 time: 640
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 905
Cycle 1 time: 781
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1043
Cycle 1 time: 961
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1223
Cycle 1 time: 715
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 971
Cycle 1 time: 857
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 674
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 939
Cycle 1 time: 934
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1203
Cycle 1 time: 763
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1021
Cycle 1 time: 838
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1098
Cycle 1 time: 829
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1095
Cycle 1 time: 784
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1042
Cycle 1 time: 651
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 908
Cycle 1 time: 635
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 895
Cycle 1 time: 859
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 822
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1086
Cycle 1 time: 784
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 883
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1139
Cycle 1 time: 798
clock 4800415 ms | mcu 0 | user time 246 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 114771 | nb_rw_cycle_counter 38256 | nb_inter_pic_trame_counter 114770
Cycle 2 time: 252
Cycle 0 time: 14
RW cycle time: 1064
Cycle 1 time: 548
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 802
Cycle 1 time: 756
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1017
Cycle 1 time: 836
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1103
Cycle 1 time: 804
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1069
Cycle 1 time: 460
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 728
Cycle 1 time: 156
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 417
Cycle 1 time: 164
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 429
Cycle 1 time: 709
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 976
Cycle 1 time: 688
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 942
Cycle 1 time: 819
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1075
Cycle 1 time: 771
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1039
Cycle 1 time: 707
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 962
Cycle 1 time: 904
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1158
Cycle 1 time: 808
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1066
Cycle 1 time: 631
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 900
Cycle 1 time: 704
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 964
Cycle 1 time: 632
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 893
Cycle 1 time: 588
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 856
Cycle 1 time: 988
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 622
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 882
Cycle 1 time: 600
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 864
clock 4802419 ms | mcu 0 | user time 633 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 114836 | nb_rw_cycle_counter 38278 | nb_inter_pic_trame_counter 114835
Cycle 1 time: 639
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 891
Cycle 1 time: 684
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 942
Cycle 1 time: 798
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 896
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1153
Cycle 1 time: 790
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1045
Cycle 1 time: 746
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 999
Cycle 1 time: 856
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 750
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1004
Cycle 1 time: 703
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 957
Cycle 1 time: 541
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 799
Cycle 1 time: 563
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 818
Cycle 1 time: 760
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1017
Cycle 1 time: 719
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 984
Cycle 1 time: 820
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1076
Cycle 1 time: 745
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1010
Cycle 1 time: 974
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 699
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 967
Cycle 1 time: 598
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 861
Cycle 1 time: 744
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1011
Cycle 1 time: 805
Cycle 2 time: 252
Cycle 0 time: 21
RW cycle time: 1078
Cycle 1 time: 554
clock 4804436 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 114897 | nb_rw_cycle_counter 38298 | nb_inter_pic_trame_counter 114896
Cycle 2 time: 251
Cycle 0 time: 14
RW cycle time: 819
Cycle 1 time: 757
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1019
Cycle 1 time: 810
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1066
Cycle 1 time: 730
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 993
Cycle 1 time: 1038
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1294
Cycle 1 time: 880
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1138
Cycle 1 time: 601
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 860
Cycle 1 time: 1071
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1332
Cycle 1 time: 885
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1143
Cycle 1 time: 986
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1240
Cycle 1 time: 707
Cycle 2 time: 234
Cycle 0 time: 24
RW cycle time: 965
Cycle 1 time: 535
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 795
Cycle 1 time: 704
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 1084
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1347
Cycle 1 time: 548
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 815
Cycle 1 time: 710
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 964
Cycle 1 time: 708
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 759
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1011
Cycle 1 time: 638
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 903
Cycle 1 time: 749
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1005
clock 4806486 ms | mcu 0 | user time 674 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 114956 | nb_rw_cycle_counter 38318 | nb_inter_pic_trame_counter 114955
Cycle 1 time: 680
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 928
Cycle 1 time: 858
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1120
Cycle 1 time: 790
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 945
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1200
Cycle 1 time: 730
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 992
Cycle 1 time: 712
Cycle 2 time: 225
Cycle 0 time: 16
RW cycle time: 953
Cycle 1 time: 855
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 615
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 869
Cycle 1 time: 681
Cycle 2 time: 247
Cycle 0 time: 15
RW cycle time: 943
Cycle 1 time: 685
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 951
Cycle 1 time: 634
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 897
Cycle 1 time: 784
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1042
Cycle 1 time: 684
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 945
Cycle 1 time: 691
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 946
Cycle 1 time: 802
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 624
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 891
Cycle 1 time: 725
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 993
Cycle 1 time: 798
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 621
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 883
Cycle 1 time: 795
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1056
Cycle 1 time: 685
clock 4808498 ms | mcu 0 | user time 235 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 115017 | nb_rw_cycle_counter 38338 | nb_inter_pic_trame_counter 115016
Cycle 2 time: 243
Cycle 0 time: 14
RW cycle time: 942
Cycle 1 time: 687
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 946
Cycle 1 time: 613
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 875
Cycle 1 time: 926
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1182
Cycle 1 time: 613
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 873
Cycle 1 time: 871
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1134
Cycle 1 time: 602
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 866
Cycle 1 time: 588
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 846
Cycle 1 time: 586
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 849
Cycle 1 time: 818
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1073
Cycle 1 time: 762
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1021
Cycle 1 time: 641
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 899
Cycle 1 time: 755
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1015
Cycle 1 time: 791
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1045
Cycle 1 time: 938
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1198
Cycle 1 time: 639
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 901
Cycle 1 time: 880
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1135
Cycle 1 time: 690
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 949
Cycle 1 time: 992
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1253
Cycle 1 time: 683
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 943
Cycle 1 time: 790
clock 4810504 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 115077 | nb_rw_cycle_counter 38358 | nb_inter_pic_trame_counter 115076
Cycle 2 time: 249
Cycle 0 time: 14
RW cycle time: 1053
Cycle 1 time: 738
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 993
Cycle 1 time: 825
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1094
Cycle 1 time: 831
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1083
Cycle 1 time: 756
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1009
Cycle 1 time: 836
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1090
Cycle 1 time: 687
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 940
Cycle 1 time: 586
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 849
Cycle 1 time: 692
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 948
Cycle 1 time: 755
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1011
Cycle 1 time: 613
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 874
Cycle 1 time: 902
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1171
Cycle 1 time: 699
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 948
Cycle 1 time: 729
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 995
Cycle 1 time: 683
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 947
Cycle 1 time: 903
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1165
Cycle 1 time: 801
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 785
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1039
Cycle 1 time: 870
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1126
Cycle 1 time: 617
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 874
Cycle 1 time: 753
clock 4812526 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 115137 | nb_rw_cycle_counter 38378 | nb_inter_pic_trame_counter 115136
Cycle 2 time: 243
Cycle 0 time: 14
RW cycle time: 1010
Cycle 1 time: 812
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1074
Cycle 1 time: 808
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1073
Cycle 1 time: 711
Cycle 2 time: 342
Cycle 0 time: 20
RW cycle time: 1073
Cycle 1 time: 705
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 959
Cycle 1 time: 780
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1045
Cycle 1 time: 756
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1017
Cycle 1 time: 622
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 878
Cycle 1 time: 726
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 992
Cycle 1 time: 620
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 886
Cycle 1 time: 743
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 998
Cycle 1 time: 864
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 881
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1144
Cycle 1 time: 828
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1086
Cycle 1 time: 820
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1077
Cycle 1 time: 658
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 916
Cycle 1 time: 875
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1129
Cycle 1 time: 658
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 911
Cycle 1 time: 656
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 908
Cycle 1 time: 849
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1109
clock 4814549 ms | mcu 0 | user time 811 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 115196 | nb_rw_cycle_counter 38398 | nb_inter_pic_trame_counter 115195
Cycle 1 time: 817
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1075
Cycle 1 time: 856
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 687
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 948
Cycle 1 time: 655
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 923
Cycle 1 time: 724
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 987
Cycle 1 time: 970
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1238
Cycle 1 time: 721
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 977
Cycle 1 time: 646
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 912
Cycle 1 time: 843
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1093
Cycle 1 time: 863
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1121
Cycle 1 time: 672
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 928
Cycle 1 time: 871
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 790
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1054
Cycle 1 time: 863
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 648
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 904
Cycle 1 time: 793
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1049
Cycle 1 time: 637
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 896
Cycle 1 time: 791
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1050
Cycle 1 time: 632
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 895
Cycle 1 time: 801
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1066
clock 4816585 ms | mcu 0 | user time 710 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 115256 | nb_rw_cycle_counter 38418 | nb_inter_pic_trame_counter 115255
Cycle 1 time: 716
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 972
Cycle 1 time: 758
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1021
Cycle 1 time: 784
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1042
Cycle 1 time: 798
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1058
Cycle 1 time: 749
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1010
Cycle 1 time: 623
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 880
Cycle 1 time: 745
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1007
Cycle 1 time: 803
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1057
Cycle 1 time: 731
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 993
Cycle 1 time: 747
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1010
Cycle 1 time: 787
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1045
Cycle 1 time: 852
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1111
Cycle 1 time: 630
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 900
Cycle 1 time: 677
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 935
Cycle 1 time: 685
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 947
Cycle 1 time: 563
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 824
Cycle 1 time: 644
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 911
Cycle 1 time: 779
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1034
Cycle 1 time: 595
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 849
Cycle 1 time: 619
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 877
Cycle 1 time: 804
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1065
clock 4818634 ms | mcu 0 | user time 656 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 115319 | nb_rw_cycle_counter 38439 | nb_inter_pic_trame_counter 115318
Cycle 1 time: 662
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 920
Cycle 1 time: 864
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 535
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 799
Cycle 1 time: 572
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 837
Cycle 1 time: 719
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 979
Cycle 1 time: 638
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 900
Cycle 1 time: 625
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 890
Cycle 1 time: 741
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1004
Cycle 1 time: 722
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 981
Cycle 1 time: 646
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 907
Cycle 1 time: 685
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 937
Cycle 1 time: 867
Cycle 2 time: 232
Cycle 0 time: 20
RW cycle time: 1119
Cycle 1 time: 616
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 878
Cycle 1 time: 740
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1002
Cycle 1 time: 927
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1192
Cycle 1 time: 721
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 977
Cycle 1 time: 694
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 959
Cycle 1 time: 709
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 962
Cycle 1 time: 707
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 963
Cycle 1 time: 693
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 953
Cycle 1 time: 975
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1235
clock 4820691 ms | mcu 0 | user time 723 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 115382 | nb_rw_cycle_counter 38460 | nb_inter_pic_trame_counter 115381
Cycle 1 time: 729
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 984
Cycle 1 time: 684
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 948
Cycle 1 time: 683
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 945
Cycle 1 time: 630
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 885
Cycle 1 time: 741
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 908
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1161
Cycle 1 time: 850
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 706
Cycle 2 time: 239
Cycle 0 time: 22
RW cycle time: 967
Cycle 1 time: 942
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1204
Cycle 1 time: 858
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 794
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 762
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1024
Cycle 1 time: 636
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 894
Cycle 1 time: 703
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 952
Cycle 1 time: 705
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 964
Cycle 1 time: 942
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1204
Cycle 1 time: 683
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 940
Cycle 1 time: 595
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 855
Cycle 1 time: 827
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1090
Cycle 1 time: 816
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1073
clock 4822749 ms | mcu 0 | user time 934 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 115442 | nb_rw_cycle_counter 38480 | nb_inter_pic_trame_counter 115441
Cycle 1 time: 940
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1195
Cycle 1 time: 813
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 1083
Cycle 1 time: 585
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 849
Cycle 1 time: 738
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1005
Cycle 1 time: 690
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 951
Cycle 1 time: 828
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1090
Cycle 1 time: 870
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1133
Cycle 1 time: 826
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1084
Cycle 1 time: 663
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 929
Cycle 1 time: 683
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 949
Cycle 1 time: 612
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 872
Cycle 1 time: 636
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 902
Cycle 1 time: 594
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 854
Cycle 1 time: 729
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 990
Cycle 1 time: 795
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 636
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 894
Cycle 1 time: 602
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 863
Cycle 1 time: 892
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1149
Cycle 1 time: 713
Cycle 2 time: 230
Cycle 0 time: 18
RW cycle time: 961
Cycle 1 time: 771
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1034
Cycle 1 time: 850
clock 4824749 ms | mcu 0 | user time 247 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 115503 | nb_rw_cycle_counter 38500 | nb_inter_pic_trame_counter 115502
Cycle 2 time: 254
Cycle 0 time: 15
RW cycle time: 1119
Cycle 1 time: 870
Cycle 2 time: 259
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 762
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1029
Cycle 1 time: 696
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 956
Cycle 1 time: 648
Cycle 2 time: 238
Cycle 0 time: 21
RW cycle time: 907
Cycle 1 time: 928
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1186
Cycle 1 time: 653
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 914
Cycle 1 time: 650
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 905
Cycle 1 time: 825
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1081
Cycle 1 time: 768
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1027
Cycle 1 time: 706
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 960
Cycle 1 time: 797
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1059
Cycle 1 time: 811
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 623
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 877
Cycle 1 time: 692
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 949
Cycle 1 time: 693
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 948
Cycle 1 time: 715
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 978
Cycle 1 time: 689
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 952
Cycle 1 time: 790
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1050
Cycle 1 time: 515
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 778
Cycle 1 time: 570
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 828
clock 4826791 ms | mcu 0 | user time 800 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 115565 | nb_rw_cycle_counter 38521 | nb_inter_pic_trame_counter 115564
Cycle 1 time: 807
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1063
Cycle 1 time: 727
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 984
Cycle 1 time: 652
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 913
Cycle 1 time: 670
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 923
Cycle 1 time: 749
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1005
Cycle 1 time: 903
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1154
Cycle 1 time: 830
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1087
Cycle 1 time: 760
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1024
Cycle 1 time: 819
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1076
Cycle 1 time: 750
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1010
Cycle 1 time: 633
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 891
Cycle 1 time: 671
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 937
Cycle 1 time: 677
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 941
Cycle 1 time: 735
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1003
Cycle 1 time: 860
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 665
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 931
Cycle 1 time: 810
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1067
Cycle 1 time: 767
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 1029
Cycle 1 time: 643
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 909
Cycle 1 time: 612
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 870
Cycle 1 time: 815
clock 4828811 ms | mcu 0 | user time 245 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 115626 | nb_rw_cycle_counter 38541 | nb_inter_pic_trame_counter 115625
Cycle 2 time: 252
Cycle 0 time: 14
RW cycle time: 1081
Cycle 1 time: 950
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1207
Cycle 1 time: 515
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 778
Cycle 1 time: 677
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 938
Cycle 1 time: 803
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1061
Cycle 1 time: 625
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 892
Cycle 1 time: 723
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 984
Cycle 1 time: 759
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1018
Cycle 1 time: 913
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1173
Cycle 1 time: 687
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 955
Cycle 1 time: 655
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 914
Cycle 1 time: 690
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 943
Cycle 1 time: 750
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 735
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 991
Cycle 1 time: 916
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 722
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 983
Cycle 1 time: 713
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 977
Cycle 1 time: 662
Cycle 2 time: 243
Cycle 0 time: 23
RW cycle time: 928
Cycle 1 time: 688
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 948
Cycle 1 time: 674
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 933
Cycle 1 time: 857
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1118
clock 4830869 ms | mcu 0 | user time 631 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 115688 | nb_rw_cycle_counter 38562 | nb_inter_pic_trame_counter 115687
Cycle 1 time: 637
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 885
Cycle 1 time: 790
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1047
Cycle 1 time: 641
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 897
Cycle 1 time: 746
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1005
Cycle 1 time: 651
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 915
Cycle 1 time: 639
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 901
Cycle 1 time: 738
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 1000
Cycle 1 time: 697
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 955
Cycle 1 time: 636
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 900
Cycle 1 time: 509
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 770
Cycle 1 time: 728
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 989
Cycle 1 time: 807
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1067
Cycle 1 time: 812
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 873
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1128
Cycle 1 time: 648
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 911
Cycle 1 time: 800
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1063
Cycle 1 time: 834
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1094
Cycle 1 time: 662
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 917
Cycle 1 time: 781
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 660
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 927
Cycle 1 time: 1070
clock 4832885 ms | mcu 0 | user time 245 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 115749 | nb_rw_cycle_counter 38582 | nb_inter_pic_trame_counter 115748
Cycle 2 time: 252
Cycle 0 time: 14
RW cycle time: 1336
Cycle 1 time: 637
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 905
Cycle 1 time: 601
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 858
Cycle 1 time: 378
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 633
Cycle 1 time: 764
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1031
Cycle 1 time: 548
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 810
Cycle 1 time: 978
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1235
Cycle 1 time: 805
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1060
Cycle 1 time: 918
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 905
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 703
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 959
Cycle 1 time: 587
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 849
Cycle 1 time: 988
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1248
Cycle 1 time: 718
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 979
Cycle 1 time: 904
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1170
Cycle 1 time: 789
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 614
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 877
Cycle 1 time: 587
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 847
Cycle 1 time: 705
Cycle 2 time: 231
Cycle 0 time: 20
RW cycle time: 956
Cycle 1 time: 934
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1188
Cycle 1 time: 695
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 951
clock 4834953 ms | mcu 0 | user time 709 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 115811 | nb_rw_cycle_counter 38603 | nb_inter_pic_trame_counter 115810
Cycle 1 time: 716
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 968
Cycle 1 time: 785
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 660
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 920
Cycle 1 time: 999
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1261
Cycle 1 time: 899
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1157
Cycle 1 time: 727
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 992
Cycle 1 time: 851
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 580
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 840
Cycle 1 time: 624
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 885
Cycle 1 time: 688
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 944
Cycle 1 time: 590
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 849
Cycle 1 time: 600
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 861
Cycle 1 time: 860
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1120
Cycle 1 time: 816
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1078
Cycle 1 time: 837
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1097
Cycle 1 time: 840
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1099
Cycle 1 time: 577
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 839
Cycle 1 time: 953
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1222
Cycle 1 time: 693
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 949
Cycle 1 time: 686
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 946
clock 4836958 ms | mcu 0 | user time 585 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 115871 | nb_rw_cycle_counter 38623 | nb_inter_pic_trame_counter 115870
Cycle 1 time: 591
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 847
Cycle 1 time: 779
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1043
Cycle 1 time: 1018
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1273
Cycle 1 time: 760
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1020
Cycle 1 time: 853
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 783
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 564
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 822
Cycle 1 time: 700
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 952
Cycle 1 time: 742
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1004
Cycle 1 time: 635
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 898
Cycle 1 time: 883
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1140
Cycle 1 time: 820
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1082
Cycle 1 time: 665
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 922
Cycle 1 time: 807
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1070
Cycle 1 time: 634
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 892
Cycle 1 time: 517
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 779
Cycle 1 time: 731
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 983
Cycle 1 time: 686
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 947
Cycle 1 time: 581
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 835
Cycle 1 time: 1029
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 1274
clock 4838979 ms | mcu 0 | user time 859 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 115931 | nb_rw_cycle_counter 38643 | nb_inter_pic_trame_counter 115930
Cycle 1 time: 865
Cycle 2 time: 230
Cycle 0 time: 18
RW cycle time: 1113
Cycle 1 time: 747
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1009
Cycle 1 time: 941
Cycle 2 time: 237
Cycle 0 time: 21
RW cycle time: 1199
Cycle 1 time: 823
Cycle 2 time: 247
Cycle 0 time: 23
RW cycle time: 1093
Cycle 1 time: 1009
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1274
Cycle 1 time: 976
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1235
Cycle 1 time: 585
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 846
Cycle 1 time: 875
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1131
Cycle 1 time: 691
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 950
Cycle 1 time: 770
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1030
Cycle 1 time: 633
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 888
Cycle 1 time: 717
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 982
Cycle 1 time: 741
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 994
Cycle 1 time: 946
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1201
Cycle 1 time: 806
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 857
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 626
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 881
Cycle 1 time: 644
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 896
Cycle 1 time: 583
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 840
Cycle 1 time: 662
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 920
clock 4841035 ms | mcu 0 | user time 761 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 115991 | nb_rw_cycle_counter 38663 | nb_inter_pic_trame_counter 115990
Cycle 1 time: 767
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1019
Cycle 1 time: 717
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 976
Cycle 1 time: 949
Cycle 2 time: 233
Cycle 0 time: 21
RW cycle time: 1203
Cycle 1 time: 833
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1087
Cycle 1 time: 694
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 947
Cycle 1 time: 918
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 627
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 885
Cycle 1 time: 697
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 958
Cycle 1 time: 827
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1086
Cycle 1 time: 645
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 897
Cycle 1 time: 653
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 913
Cycle 1 time: 761
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1017
Cycle 1 time: 606
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 860
Cycle 1 time: 707
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 950
Cycle 1 time: 794
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1049
Cycle 1 time: 644
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 906
Cycle 1 time: 725
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 980
Cycle 1 time: 746
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1010
Cycle 1 time: 785
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 921
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1177
clock 4843053 ms | mcu 0 | user time 808 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 116051 | nb_rw_cycle_counter 38683 | nb_inter_pic_trame_counter 116050
Cycle 1 time: 814
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 698
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 952
Cycle 1 time: 866
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1118
Cycle 1 time: 923
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 764
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1020
Cycle 1 time: 957
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1217
Cycle 1 time: 835
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1091
Cycle 1 time: 649
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 904
Cycle 1 time: 985
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1243
Cycle 1 time: 633
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 891
Cycle 1 time: 559
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 816
Cycle 1 time: 808
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1062
Cycle 1 time: 603
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 859
Cycle 1 time: 924
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1180
Cycle 1 time: 865
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1128
Cycle 1 time: 638
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 897
Cycle 1 time: 791
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1046
Cycle 1 time: 654
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 910
Cycle 1 time: 987
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1237
Cycle 1 time: 657
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 911
clock 4845114 ms | mcu 0 | user time 686 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 116111 | nb_rw_cycle_counter 38703 | nb_inter_pic_trame_counter 116110
Cycle 1 time: 692
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 950
Cycle 1 time: 878
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1136
Cycle 1 time: 813
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1072
Cycle 1 time: 979
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1237
Cycle 1 time: 897
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1149
Cycle 1 time: 678
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 937
Cycle 1 time: 968
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1229
Cycle 1 time: 866
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 1130
Cycle 1 time: 811
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1067
Cycle 1 time: 952
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1215
Cycle 1 time: 729
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 987
Cycle 1 time: 614
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 879
Cycle 1 time: 890
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 783
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 769
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1032
Cycle 1 time: 693
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 950
Cycle 1 time: 770
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1030
Cycle 1 time: 597
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 861
Cycle 1 time: 892
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1152
clock 4847151 ms | mcu 0 | user time 867 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 116168 | nb_rw_cycle_counter 38722 | nb_inter_pic_trame_counter 116167
Cycle 1 time: 873
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 611
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 873
Cycle 1 time: 852
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 782
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1037
Cycle 1 time: 579
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 847
Cycle 1 time: 593
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 856
Cycle 1 time: 693
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 954
Cycle 1 time: 861
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 601
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 862
Cycle 1 time: 850
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 670
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 931
Cycle 1 time: 959
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1219
Cycle 1 time: 652
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 909
Cycle 1 time: 884
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 598
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 850
Cycle 1 time: 834
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1090
Cycle 1 time: 861
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 710
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 961
Cycle 1 time: 764
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1019
Cycle 1 time: 668
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 927
Cycle 1 time: 663
clock 4849159 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 116229 | nb_rw_cycle_counter 38742 | nb_inter_pic_trame_counter 116228
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 923
Cycle 1 time: 721
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 976
Cycle 1 time: 804
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1060
Cycle 1 time: 886
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1142
Cycle 1 time: 807
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1065
Cycle 1 time: 809
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1066
Cycle 1 time: 697
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 959
Cycle 1 time: 683
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 947
Cycle 1 time: 632
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 891
Cycle 1 time: 592
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 853
Cycle 1 time: 675
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 930
Cycle 1 time: 682
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 949
Cycle 1 time: 795
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1052
Cycle 1 time: 832
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1088
Cycle 1 time: 770
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1033
Cycle 1 time: 819
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1084
Cycle 1 time: 863
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 746
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1010
Cycle 1 time: 834
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1094
Cycle 1 time: 743
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 998
clock 4851183 ms | mcu 0 | user time 904 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 116288 | nb_rw_cycle_counter 38762 | nb_inter_pic_trame_counter 116287
Cycle 1 time: 910
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1173
Cycle 1 time: 719
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 977
Cycle 1 time: 694
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 962
Cycle 1 time: 926
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1187
Cycle 1 time: 890
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1146
Cycle 1 time: 636
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 886
Cycle 1 time: 794
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1053
Cycle 1 time: 630
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 891
Cycle 1 time: 816
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1081
Cycle 1 time: 872
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1131
Cycle 1 time: 813
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1072
Cycle 1 time: 522
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 780
Cycle 1 time: 753
Cycle 2 time: 284
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 842
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1103
Cycle 1 time: 694
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 959
Cycle 1 time: 953
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1217
Cycle 1 time: 652
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 914
Cycle 1 time: 952
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1212
Cycle 1 time: 944
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1204
Cycle 1 time: 852
clock 4853202 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 116346 | nb_rw_cycle_counter 38781 | nb_inter_pic_trame_counter 116345
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1110
Cycle 1 time: 799
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 750
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1018
Cycle 1 time: 607
Cycle 2 time: 284
Cycle 0 time: 17
RW cycle time: 908
Cycle 1 time: 533
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 797
Cycle 1 time: 898
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1159
Cycle 1 time: 861
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 975
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 945
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1200
Cycle 1 time: 985
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1243
Cycle 1 time: 962
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1221
Cycle 1 time: 594
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 854
Cycle 1 time: 741
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 994
Cycle 1 time: 701
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 963
Cycle 1 time: 979
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1235
Cycle 1 time: 840
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1100
Cycle 1 time: 528
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 794
Cycle 1 time: 795
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1058
Cycle 1 time: 731
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 986
Cycle 1 time: 754
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1017
clock 4855306 ms | mcu 0 | user time 1071 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 116405 | nb_rw_cycle_counter 38801 | nb_inter_pic_trame_counter 116404
Cycle 1 time: 1078
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1327
Cycle 1 time: 956
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1214
Cycle 1 time: 823
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1088
Cycle 1 time: 762
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1014
Cycle 1 time: 780
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1043
Cycle 1 time: 941
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1198
Cycle 1 time: 905
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 952
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1206
Cycle 1 time: 733
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 993
Cycle 1 time: 907
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1171
Cycle 1 time: 848
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 821
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1079
Cycle 1 time: 750
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1008
Cycle 1 time: 710
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 959
Cycle 1 time: 808
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1071
Cycle 1 time: 835
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1096
Cycle 1 time: 858
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1122
Cycle 1 time: 827
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1087
Cycle 1 time: 868
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1118
clock 4857372 ms | mcu 0 | user time 674 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 116462 | nb_rw_cycle_counter 38820 | nb_inter_pic_trame_counter 116461
Cycle 1 time: 680
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 944
Cycle 1 time: 1022
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1272
Cycle 1 time: 665
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 928
Cycle 1 time: 706
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 752
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1019
Cycle 1 time: 733
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 991
Cycle 1 time: 576
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 839
Cycle 1 time: 727
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 984
Cycle 1 time: 897
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1166
Cycle 1 time: 691
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 954
Cycle 1 time: 790
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1048
Cycle 1 time: 917
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 725
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 982
Cycle 1 time: 907
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1173
Cycle 1 time: 809
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 700
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 958
Cycle 1 time: 729
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 987
Cycle 1 time: 862
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1118
Cycle 1 time: 952
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1215
clock 4859372 ms | mcu 0 | user time 887 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 116519 | nb_rw_cycle_counter 38839 | nb_inter_pic_trame_counter 116518
Cycle 1 time: 893
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1143
Cycle 1 time: 755
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1019
Cycle 1 time: 738
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 994
Cycle 1 time: 786
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1048
Cycle 1 time: 925
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1185
Cycle 1 time: 1022
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1276
Cycle 1 time: 744
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1004
Cycle 1 time: 711
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 968
Cycle 1 time: 835
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1097
Cycle 1 time: 697
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 952
Cycle 1 time: 815
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1084
Cycle 1 time: 990
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1254
Cycle 1 time: 744
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1004
Cycle 1 time: 643
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 910
Cycle 1 time: 1007
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1274
Cycle 1 time: 742
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1003
Cycle 1 time: 848
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 741
Cycle 2 time: 243
Cycle 0 time: 24
RW cycle time: 1008
Cycle 1 time: 565
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 826
Cycle 1 time: 595
clock 4861383 ms | mcu 0 | user time 247 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 116577 | nb_rw_cycle_counter 38858 | nb_inter_pic_trame_counter 116576
Cycle 2 time: 253
Cycle 0 time: 15
RW cycle time: 863
Cycle 1 time: 924
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1186
Cycle 1 time: 928
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1186
Cycle 1 time: 543
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 802
Cycle 1 time: 709
Cycle 2 time: 256
Cycle 0 time: 18
RW cycle time: 983
Cycle 1 time: 535
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 787
Cycle 1 time: 971
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1238
Cycle 1 time: 692
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 954
Cycle 1 time: 909
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1169
Cycle 1 time: 784
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1045
Cycle 1 time: 863
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 744
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1002
Cycle 1 time: 676
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 936
Cycle 1 time: 764
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1022
Cycle 1 time: 849
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 970
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1230
Cycle 1 time: 984
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1239
Cycle 1 time: 757
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1015
Cycle 1 time: 899
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1159
clock 4863399 ms | mcu 0 | user time 962 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 116633 | nb_rw_cycle_counter 38877 | nb_inter_pic_trame_counter 116632
Cycle 1 time: 968
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1223
Cycle 1 time: 690
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 949
Cycle 1 time: 811
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1071
Cycle 1 time: 843
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 958
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1213
Cycle 1 time: 823
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1077
Cycle 1 time: 1000
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1256
Cycle 1 time: 919
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1182
Cycle 1 time: 994
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1260
Cycle 1 time: 840
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1103
Cycle 1 time: 931
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1194
Cycle 1 time: 596
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 862
Cycle 1 time: 933
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1196
Cycle 1 time: 759
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1018
Cycle 1 time: 802
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1064
Cycle 1 time: 984
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1245
Cycle 1 time: 888
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1143
Cycle 1 time: 815
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1075
clock 4865416 ms | mcu 0 | user time 902 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 116687 | nb_rw_cycle_counter 38895 | nb_inter_pic_trame_counter 116686
Cycle 1 time: 908
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1163
Cycle 1 time: 949
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1214
Cycle 1 time: 1032
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1283
Cycle 1 time: 1071
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1339
Cycle 1 time: 1022
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1266
Cycle 1 time: 571
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 829
Cycle 1 time: 697
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 581
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 843
Cycle 1 time: 620
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 882
Cycle 1 time: 738
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 995
Cycle 1 time: 922
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 1043
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1299
Cycle 1 time: 778
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1035
Cycle 1 time: 778
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1037
Cycle 1 time: 727
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 983
Cycle 1 time: 788
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1046
Cycle 1 time: 886
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1143
Cycle 1 time: 839
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 703
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 962
clock 4867439 ms | mcu 0 | user time 570 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 116744 | nb_rw_cycle_counter 38914 | nb_inter_pic_trame_counter 116743
Cycle 1 time: 576
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 835
Cycle 1 time: 850
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1111
Cycle 1 time: 651
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 907
Cycle 1 time: 720
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 981
Cycle 1 time: 874
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1136
Cycle 1 time: 1000
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1258
Cycle 1 time: 688
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 955
Cycle 1 time: 763
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1023
Cycle 1 time: 806
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1071
Cycle 1 time: 898
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1160
Cycle 1 time: 873
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1125
Cycle 1 time: 680
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 947
Cycle 1 time: 791
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1055
Cycle 1 time: 1030
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1297
Cycle 1 time: 706
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 967
Cycle 1 time: 825
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1083
Cycle 1 time: 990
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1255
Cycle 1 time: 851
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1108
Cycle 1 time: 681
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 947
clock 4869490 ms | mcu 0 | user time 863 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 116801 | nb_rw_cycle_counter 38933 | nb_inter_pic_trame_counter 116800
Cycle 1 time: 869
Cycle 2 time: 223
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 694
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 951
Cycle 1 time: 846
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1108
Cycle 1 time: 620
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 878
Cycle 1 time: 747
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 1016
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1269
Cycle 1 time: 811
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 1028
Cycle 2 time: 231
Cycle 0 time: 19
RW cycle time: 1278
Cycle 1 time: 761
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1017
Cycle 1 time: 682
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 945
Cycle 1 time: 892
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1144
Cycle 1 time: 911
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1171
Cycle 1 time: 826
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1091
Cycle 1 time: 737
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 998
Cycle 1 time: 749
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1007
Cycle 1 time: 969
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1226
Cycle 1 time: 1025
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1283
Cycle 1 time: 952
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1203
Cycle 1 time: 1047
clock 4871508 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 116856 | nb_rw_cycle_counter 38951 | nb_inter_pic_trame_counter 116855
Cycle 2 time: 243
Cycle 0 time: 14
RW cycle time: 1304
Cycle 1 time: 837
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1093
Cycle 1 time: 863
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1122
Cycle 1 time: 699
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 953
Cycle 1 time: 727
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 987
Cycle 1 time: 743
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1007
Cycle 1 time: 688
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 944
Cycle 1 time: 976
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1232
Cycle 1 time: 684
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 941
Cycle 1 time: 973
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1232
Cycle 1 time: 820
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1080
Cycle 1 time: 784
Cycle 2 time: 243
Cycle 0 time: 23
RW cycle time: 1050
Cycle 1 time: 714
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 971
Cycle 1 time: 658
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 920
Cycle 1 time: 643
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 907
Cycle 1 time: 653
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 917
Cycle 1 time: 755
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1022
Cycle 1 time: 799
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1057
Cycle 1 time: 734
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 989
Cycle 1 time: 721
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 979
clock 4873521 ms | mcu 0 | user time 713 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 116915 | nb_rw_cycle_counter 38971 | nb_inter_pic_trame_counter 116914
Cycle 1 time: 719
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 972
Cycle 1 time: 597
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 861
Cycle 1 time: 714
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 974
Cycle 1 time: 778
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1042
Cycle 1 time: 869
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 774
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1035
Cycle 1 time: 821
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1075
Cycle 1 time: 807
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1070
Cycle 1 time: 879
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1144
Cycle 1 time: 933
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1195
Cycle 1 time: 723
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 983
Cycle 1 time: 746
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1002
Cycle 1 time: 640
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 902
Cycle 1 time: 720
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 989
Cycle 1 time: 912
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1174
Cycle 1 time: 737
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1001
Cycle 1 time: 843
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1103
Cycle 1 time: 753
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1020
Cycle 1 time: 618
Cycle 2 time: 251
Cycle 0 time: 21
RW cycle time: 890
Cycle 1 time: 988
clock 4875528 ms | mcu 0 | user time 246 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 116973 | nb_rw_cycle_counter 38990 | nb_inter_pic_trame_counter 116972
Cycle 2 time: 253
Cycle 0 time: 14
RW cycle time: 1255
Cycle 1 time: 801
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1062
Cycle 1 time: 891
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1146
Cycle 1 time: 796
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1053
Cycle 1 time: 708
Cycle 2 time: 232
Cycle 0 time: 19
RW cycle time: 959
Cycle 1 time: 597
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 858
Cycle 1 time: 670
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 930
Cycle 1 time: 875
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1135
Cycle 1 time: 790
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1043
Cycle 1 time: 742
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 999
Cycle 1 time: 622
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 877
Cycle 1 time: 946
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1200
Cycle 1 time: 751
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 703
Cycle 2 time: 238
Cycle 0 time: 22
RW cycle time: 963
Cycle 1 time: 758
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1012
Cycle 1 time: 779
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1041
Cycle 1 time: 629
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 894
Cycle 1 time: 981
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1240
Cycle 1 time: 757
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1011
Cycle 1 time: 806
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1061
clock 4877545 ms | mcu 0 | user time 654 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 117032 | nb_rw_cycle_counter 39010 | nb_inter_pic_trame_counter 117031
Cycle 1 time: 660
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 920
Cycle 1 time: 820
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1077
Cycle 1 time: 866
Cycle 2 time: 230
Cycle 0 time: 18
RW cycle time: 1114
Cycle 1 time: 797
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 1061
Cycle 1 time: 600
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 858
Cycle 1 time: 948
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1213
Cycle 1 time: 731
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 988
Cycle 1 time: 683
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 940
Cycle 1 time: 1038
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1296
Cycle 1 time: 1030
Cycle 2 time: 227
Cycle 0 time: 20
RW cycle time: 1277
Cycle 1 time: 984
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1242
Cycle 1 time: 937
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1199
Cycle 1 time: 844
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 745
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1015
Cycle 1 time: 676
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 936
Cycle 1 time: 822
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1086
Cycle 1 time: 769
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1031
Cycle 1 time: 770
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1029
Cycle 1 time: 585
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 840
clock 4879589 ms | mcu 0 | user time 866 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 117089 | nb_rw_cycle_counter 39029 | nb_inter_pic_trame_counter 117088
Cycle 1 time: 873
Cycle 2 time: 223
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 916
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1177
Cycle 1 time: 978
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1235
Cycle 1 time: 627
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 888
Cycle 1 time: 853
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1111
Cycle 1 time: 864
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 996
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1258
Cycle 1 time: 681
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 944
Cycle 1 time: 908
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1168
Cycle 1 time: 899
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1159
Cycle 1 time: 731
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 996
Cycle 1 time: 758
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1017
Cycle 1 time: 798
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1064
Cycle 1 time: 903
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1171
Cycle 1 time: 786
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1041
Cycle 1 time: 886
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1153
Cycle 1 time: 702
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 967
Cycle 1 time: 648
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 910
Cycle 1 time: 903
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1159
clock 4881647 ms | mcu 0 | user time 800 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 117146 | nb_rw_cycle_counter 39048 | nb_inter_pic_trame_counter 117145
Cycle 1 time: 807
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1064
Cycle 1 time: 599
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 860
Cycle 1 time: 855
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 866
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1127
Cycle 1 time: 884
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1148
Cycle 1 time: 849
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1102
Cycle 1 time: 775
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1027
Cycle 1 time: 660
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 917
Cycle 1 time: 801
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1055
Cycle 1 time: 585
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 839
Cycle 1 time: 1006
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1269
Cycle 1 time: 752
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1016
Cycle 1 time: 766
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 911
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1169
Cycle 1 time: 1045
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1296
Cycle 1 time: 603
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 860
Cycle 1 time: 818
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1070
Cycle 1 time: 573
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 829
Cycle 1 time: 691
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 947
Cycle 1 time: 660
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 921
clock 4883716 ms | mcu 0 | user time 833 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 117206 | nb_rw_cycle_counter 39068 | nb_inter_pic_trame_counter 117205
Cycle 1 time: 839
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1102
Cycle 1 time: 571
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 831
Cycle 1 time: 834
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1093
Cycle 1 time: 1066
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1320
Cycle 1 time: 697
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 958
Cycle 1 time: 589
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 847
Cycle 1 time: 510
Cycle 2 time: 257
Cycle 0 time: 17
RW cycle time: 784
Cycle 1 time: 616
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 879
Cycle 1 time: 910
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1166
Cycle 1 time: 997
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1260
Cycle 1 time: 799
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 835
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1088
Cycle 1 time: 953
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1211
Cycle 1 time: 683
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 938
Cycle 1 time: 910
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1169
Cycle 1 time: 808
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 669
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 929
Cycle 1 time: 800
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1061
Cycle 1 time: 680
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 939
Cycle 1 time: 740
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 997
clock 4885766 ms | mcu 0 | user time 640 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 117266 | nb_rw_cycle_counter 39088 | nb_inter_pic_trame_counter 117265
Cycle 1 time: 646
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 901
Cycle 1 time: 730
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 997
Cycle 1 time: 585
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 846
Cycle 1 time: 896
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1149
Cycle 1 time: 686
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 945
Cycle 1 time: 855
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1116
Cycle 1 time: 894
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1152
Cycle 1 time: 699
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 958
Cycle 1 time: 799
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1056
Cycle 1 time: 621
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 877
Cycle 1 time: 756
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1008
Cycle 1 time: 739
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1006
Cycle 1 time: 684
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 943
Cycle 1 time: 579
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 840
Cycle 1 time: 597
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 856
Cycle 1 time: 587
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 852
Cycle 1 time: 821
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1080
Cycle 1 time: 876
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1132
Cycle 1 time: 837
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1095
Cycle 1 time: 822
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1077
clock 4887787 ms | mcu 0 | user time 969 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 117326 | nb_rw_cycle_counter 39108 | nb_inter_pic_trame_counter 117325
Cycle 1 time: 975
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1232
Cycle 1 time: 688
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 947
Cycle 1 time: 796
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1059
Cycle 1 time: 788
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1051
Cycle 1 time: 957
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1217
Cycle 1 time: 954
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1214
Cycle 1 time: 771
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1035
Cycle 1 time: 992
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1255
Cycle 1 time: 842
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1103
Cycle 1 time: 923
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 805
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1061
Cycle 1 time: 886
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1148
Cycle 1 time: 639
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 901
Cycle 1 time: 744
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1000
Cycle 1 time: 747
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1007
Cycle 1 time: 746
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 952
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1211
Cycle 1 time: 635
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 893
Cycle 1 time: 742
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1001
clock 4889822 ms | mcu 0 | user time 796 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 117383 | nb_rw_cycle_counter 39127 | nb_inter_pic_trame_counter 117382
Cycle 1 time: 802
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1061
Cycle 1 time: 964
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1223
Cycle 1 time: 685
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 939
Cycle 1 time: 854
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 814
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1076
Cycle 1 time: 923
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1180
Cycle 1 time: 744
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1003
Cycle 1 time: 628
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 893
Cycle 1 time: 793
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1054
Cycle 1 time: 688
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 946
Cycle 1 time: 737
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 999
Cycle 1 time: 617
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 874
Cycle 1 time: 672
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 928
Cycle 1 time: 603
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 865
Cycle 1 time: 644
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 912
Cycle 1 time: 725
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 983
Cycle 1 time: 628
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 889
Cycle 1 time: 844
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1102
Cycle 1 time: 829
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1095
Cycle 1 time: 760
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1023
clock 4891854 ms | mcu 0 | user time 953 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 117443 | nb_rw_cycle_counter 39147 | nb_inter_pic_trame_counter 117442
Cycle 1 time: 959
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1211
Cycle 1 time: 852
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 958
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1216
Cycle 1 time: 808
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 734
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 997
Cycle 1 time: 1083
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1338
Cycle 1 time: 873
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1131
Cycle 1 time: 994
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1253
Cycle 1 time: 836
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1096
Cycle 1 time: 819
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1077
Cycle 1 time: 779
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1044
Cycle 1 time: 914
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1169
Cycle 1 time: 736
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 995
Cycle 1 time: 912
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1172
Cycle 1 time: 496
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 759
Cycle 1 time: 828
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1087
Cycle 1 time: 833
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1092
Cycle 1 time: 735
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 990
Cycle 1 time: 652
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 912
clock 4893902 ms | mcu 0 | user time 723 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 117500 | nb_rw_cycle_counter 39166 | nb_inter_pic_trame_counter 117499
Cycle 1 time: 729
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 983
Cycle 1 time: 761
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1022
Cycle 1 time: 735
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 994
Cycle 1 time: 838
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1104
Cycle 1 time: 900
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1157
Cycle 1 time: 865
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 858
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 779
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 1035
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1294
Cycle 1 time: 626
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 885
Cycle 1 time: 1038
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1296
Cycle 1 time: 668
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 937
Cycle 1 time: 1028
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1285
Cycle 1 time: 702
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 848
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1113
Cycle 1 time: 938
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1195
Cycle 1 time: 957
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1214
Cycle 1 time: 931
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1193
Cycle 1 time: 772
clock 4895921 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 117555 | nb_rw_cycle_counter 39184 | nb_inter_pic_trame_counter 117554
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 1032
Cycle 1 time: 865
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 767
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1027
Cycle 1 time: 894
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1147
Cycle 1 time: 975
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1229
Cycle 1 time: 779
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 779
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 815
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1075
Cycle 1 time: 967
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1224
Cycle 1 time: 838
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1095
Cycle 1 time: 753
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1012
Cycle 1 time: 797
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1060
Cycle 1 time: 999
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1259
Cycle 1 time: 869
Cycle 2 time: 233
Cycle 0 time: 20
RW cycle time: 1122
Cycle 1 time: 1019
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1285
Cycle 1 time: 571
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 828
Cycle 1 time: 915
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 588
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 842
Cycle 1 time: 950
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1209
clock 4897980 ms | mcu 0 | user time 792 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 117611 | nb_rw_cycle_counter 39203 | nb_inter_pic_trame_counter 117610
Cycle 1 time: 798
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1050
Cycle 1 time: 924
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 649
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 905
Cycle 1 time: 711
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 963
Cycle 1 time: 837
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1094
Cycle 1 time: 719
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 976
Cycle 1 time: 587
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 839
Cycle 1 time: 803
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 969
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1227
Cycle 1 time: 912
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 770
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1029
Cycle 1 time: 827
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1079
Cycle 1 time: 792
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1049
Cycle 1 time: 893
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1151
Cycle 1 time: 872
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1130
Cycle 1 time: 867
Cycle 2 time: 225
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 968
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1226
Cycle 1 time: 748
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1009
Cycle 1 time: 720
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 980
clock 4900003 ms | mcu 0 | user time 810 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 117668 | nb_rw_cycle_counter 39222 | nb_inter_pic_trame_counter 117667
Cycle 1 time: 816
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1070
Cycle 1 time: 689
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 947
Cycle 1 time: 890
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1153
Cycle 1 time: 837
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1094
Cycle 1 time: 928
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1188
Cycle 1 time: 828
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1087
Cycle 1 time: 980
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1244
Cycle 1 time: 746
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1008
Cycle 1 time: 849
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 972
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1229
Cycle 1 time: 751
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1013
Cycle 1 time: 771
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 860
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 882
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1141
Cycle 1 time: 795
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1058
Cycle 1 time: 802
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1062
Cycle 1 time: 936
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1195
Cycle 1 time: 970
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1231
clock 4902014 ms | mcu 0 | user time 949 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 117722 | nb_rw_cycle_counter 39240 | nb_inter_pic_trame_counter 117721
Cycle 1 time: 955
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1205
Cycle 1 time: 799
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 843
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1104
Cycle 1 time: 994
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1253
Cycle 1 time: 520
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 781
Cycle 1 time: 869
Cycle 2 time: 224
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 865
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1125
Cycle 1 time: 872
Cycle 2 time: 227
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 806
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1063
Cycle 1 time: 853
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 813
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1078
Cycle 1 time: 964
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1225
Cycle 1 time: 607
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 857
Cycle 1 time: 773
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1033
Cycle 1 time: 1076
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1338
Cycle 1 time: 641
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 895
Cycle 1 time: 878
Cycle 2 time: 247
Cycle 0 time: 15
RW cycle time: 1140
Cycle 1 time: 638
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 904
Cycle 1 time: 712
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 976
clock 4904048 ms | mcu 0 | user time 916 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 117779 | nb_rw_cycle_counter 39259 | nb_inter_pic_trame_counter 117778
Cycle 1 time: 922
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 1063
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1320
Cycle 1 time: 965
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1224
Cycle 1 time: 765
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1025
Cycle 1 time: 867
Cycle 2 time: 230
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 1003
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1263
Cycle 1 time: 958
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1213
Cycle 1 time: 685
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 943
Cycle 1 time: 961
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1216
Cycle 1 time: 1048
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1311
Cycle 1 time: 796
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 760
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1020
Cycle 1 time: 821
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1080
Cycle 1 time: 967
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1231
Cycle 1 time: 999
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1262
Cycle 1 time: 793
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1052
Cycle 1 time: 617
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 870
Cycle 1 time: 608
Cycle 2 time: 247
Cycle 0 time: 23
RW cycle time: 878
Cycle 1 time: 589
clock 4906065 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 117834 | nb_rw_cycle_counter 39277 | nb_inter_pic_trame_counter 117833
Cycle 2 time: 250
Cycle 0 time: 14
RW cycle time: 853
Cycle 1 time: 744
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 994
Cycle 1 time: 601
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 865
Cycle 1 time: 773
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1037
Cycle 1 time: 682
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 938
Cycle 1 time: 773
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1027
Cycle 1 time: 766
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1026
Cycle 1 time: 936
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1197
Cycle 1 time: 872
Cycle 2 time: 346
Cycle 0 time: 16
RW cycle time: 1234
Cycle 1 time: 766
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1015
Cycle 1 time: 804
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1062
Cycle 1 time: 679
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 939
Cycle 1 time: 735
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 988
Cycle 1 time: 751
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1009
Cycle 1 time: 805
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 1024
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1280
Cycle 1 time: 688
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 950
Cycle 1 time: 867
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 722
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 982
Cycle 1 time: 755
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1015
clock 4908114 ms | mcu 0 | user time 738 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 117893 | nb_rw_cycle_counter 39297 | nb_inter_pic_trame_counter 117892
Cycle 1 time: 744
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 998
Cycle 1 time: 743
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1005
Cycle 1 time: 729
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 983
Cycle 1 time: 643
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 898
Cycle 1 time: 954
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1213
Cycle 1 time: 1013
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1276
Cycle 1 time: 760
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1021
Cycle 1 time: 638
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 902
Cycle 1 time: 732
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 983
Cycle 1 time: 711
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 972
Cycle 1 time: 682
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 943
Cycle 1 time: 706
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 656
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 909
Cycle 1 time: 812
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 862
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1120
Cycle 1 time: 1025
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1282
Cycle 1 time: 760
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1020
Cycle 1 time: 856
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1116
Cycle 1 time: 791
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 643
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 901
clock 4910193 ms | mcu 0 | user time 906 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 117953 | nb_rw_cycle_counter 39317 | nb_inter_pic_trame_counter 117952
Cycle 1 time: 912
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1167
Cycle 1 time: 738
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 996
Cycle 1 time: 803
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1066
Cycle 1 time: 560
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 817
Cycle 1 time: 580
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 839
Cycle 1 time: 974
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1226
Cycle 1 time: 842
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1108
Cycle 1 time: 793
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1054
Cycle 1 time: 851
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1105
Cycle 1 time: 768
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1027
Cycle 1 time: 758
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1017
Cycle 1 time: 763
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1018
Cycle 1 time: 853
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1116
Cycle 1 time: 845
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 882
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1142
Cycle 1 time: 725
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 991
Cycle 1 time: 497
Cycle 2 time: 257
Cycle 0 time: 19
RW cycle time: 773
Cycle 1 time: 887
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1148
Cycle 1 time: 706
Cycle 2 time: 232
Cycle 0 time: 19
RW cycle time: 957
Cycle 1 time: 851
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1109
clock 4912258 ms | mcu 0 | user time 780 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 118013 | nb_rw_cycle_counter 39337 | nb_inter_pic_trame_counter 118012
Cycle 1 time: 786
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1042
Cycle 1 time: 706
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 956
Cycle 1 time: 657
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 923
Cycle 1 time: 827
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1088
Cycle 1 time: 697
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 958
Cycle 1 time: 925
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 743
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 999
Cycle 1 time: 920
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 797
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1054
Cycle 1 time: 623
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 885
Cycle 1 time: 684
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 952
Cycle 1 time: 677
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 937
Cycle 1 time: 845
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1106
Cycle 1 time: 804
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1061
Cycle 1 time: 679
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 936
Cycle 1 time: 636
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 893
Cycle 1 time: 751
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1010
Cycle 1 time: 795
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 741
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1001
Cycle 1 time: 910
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1167
clock 4914314 ms | mcu 0 | user time 960 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 118073 | nb_rw_cycle_counter 39357 | nb_inter_pic_trame_counter 118072
Cycle 1 time: 966
Cycle 2 time: 258
Cycle 0 time: 16
RW cycle time: 1240
Cycle 1 time: 943
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1203
Cycle 1 time: 888
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1146
Cycle 1 time: 864
Cycle 2 time: 231
Cycle 0 time: 19
RW cycle time: 1114
Cycle 1 time: 919
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1175
Cycle 1 time: 756
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1018
Cycle 1 time: 616
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 878
Cycle 1 time: 680
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 938
Cycle 1 time: 913
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 686
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 948
Cycle 1 time: 888
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1149
Cycle 1 time: 946
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1211
Cycle 1 time: 820
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1072
Cycle 1 time: 636
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 896
Cycle 1 time: 944
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1206
Cycle 1 time: 686
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 942
Cycle 1 time: 647
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 905
Cycle 1 time: 686
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 941
Cycle 1 time: 769
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1027
Cycle 1 time: 561
clock 4916316 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 118131 | nb_rw_cycle_counter 39376 | nb_inter_pic_trame_counter 118130
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 822
Cycle 1 time: 779
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 801
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 815
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1070
Cycle 1 time: 1044
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1304
Cycle 1 time: 643
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 901
Cycle 1 time: 897
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1158
Cycle 1 time: 774
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1036
Cycle 1 time: 953
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1210
Cycle 1 time: 738
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 993
Cycle 1 time: 782
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1040
Cycle 1 time: 933
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1185
Cycle 1 time: 869
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 517
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 779
Cycle 1 time: 738
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 959
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1219
Cycle 1 time: 759
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1016
Cycle 1 time: 869
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1121
Cycle 1 time: 719
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 975
clock 4918332 ms | mcu 0 | user time 931 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 118187 | nb_rw_cycle_counter 39395 | nb_inter_pic_trame_counter 118186
Cycle 1 time: 938
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1195
Cycle 1 time: 852
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 605
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 867
Cycle 1 time: 813
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 824
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1084
Cycle 1 time: 800
Cycle 2 time: 253
Cycle 0 time: 20
RW cycle time: 1073
Cycle 1 time: 765
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1026
Cycle 1 time: 879
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1136
Cycle 1 time: 849
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1107
Cycle 1 time: 908
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1164
Cycle 1 time: 743
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1005
Cycle 1 time: 697
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 581
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 839
Cycle 1 time: 563
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 819
Cycle 1 time: 792
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1050
Cycle 1 time: 695
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 655
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 915
Cycle 1 time: 792
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1050
Cycle 1 time: 1060
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1313
Cycle 1 time: 806
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1059
clock 4920396 ms | mcu 0 | user time 785 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 118247 | nb_rw_cycle_counter 39415 | nb_inter_pic_trame_counter 118246
Cycle 1 time: 791
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1039
Cycle 1 time: 931
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1183
Cycle 1 time: 743
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1003
Cycle 1 time: 854
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1111
Cycle 1 time: 942
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1201
Cycle 1 time: 861
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1118
Cycle 1 time: 1069
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1324
Cycle 1 time: 820
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1074
Cycle 1 time: 945
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1200
Cycle 1 time: 859
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 703
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 963
Cycle 1 time: 591
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 846
Cycle 1 time: 622
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 880
Cycle 1 time: 745
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1008
Cycle 1 time: 887
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1148
Cycle 1 time: 711
Cycle 2 time: 229
Cycle 0 time: 18
RW cycle time: 958
Cycle 1 time: 841
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1100
Cycle 1 time: 744
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 835
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1092
clock 4922444 ms | mcu 0 | user time 901 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 118304 | nb_rw_cycle_counter 39434 | nb_inter_pic_trame_counter 118303
Cycle 1 time: 907
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1159
Cycle 1 time: 1003
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1269
Cycle 1 time: 898
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 616
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 868
Cycle 1 time: 1033
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1288
Cycle 1 time: 808
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1071
Cycle 1 time: 1050
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1304
Cycle 1 time: 770
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1020
Cycle 1 time: 1009
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1270
Cycle 1 time: 859
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 849
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 794
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1057
Cycle 1 time: 884
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1143
Cycle 1 time: 805
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1062
Cycle 1 time: 702
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 959
Cycle 1 time: 933
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1185
Cycle 1 time: 876
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1130
Cycle 1 time: 636
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 886
clock 4924462 ms | mcu 0 | user time 1028 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 118358 | nb_rw_cycle_counter 39452 | nb_inter_pic_trame_counter 118357
Cycle 1 time: 1035
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1279
Cycle 1 time: 697
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 949
Cycle 1 time: 1023
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1283
Cycle 1 time: 870
Cycle 2 time: 228
Cycle 0 time: 18
RW cycle time: 1116
Cycle 1 time: 735
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 986
Cycle 1 time: 803
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 852
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 914
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 981
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 754
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 699
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 966
Cycle 1 time: 787
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1044
Cycle 1 time: 1000
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1257
Cycle 1 time: 1009
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1267
Cycle 1 time: 742
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1003
Cycle 1 time: 726
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 985
Cycle 1 time: 761
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1025
Cycle 1 time: 801
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1052
Cycle 1 time: 575
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 834
clock 4926516 ms | mcu 0 | user time 937 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 118415 | nb_rw_cycle_counter 39471 | nb_inter_pic_trame_counter 118414
Cycle 1 time: 944
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1196
Cycle 1 time: 717
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 973
Cycle 1 time: 796
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 575
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 829
Cycle 1 time: 693
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 948
Cycle 1 time: 714
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 972
Cycle 1 time: 769
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1025
Cycle 1 time: 776
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1027
Cycle 1 time: 762
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1025
Cycle 1 time: 1013
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1264
Cycle 1 time: 642
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 900
Cycle 1 time: 635
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 886
Cycle 1 time: 910
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1162
Cycle 1 time: 701
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 795
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1056
Cycle 1 time: 846
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 863
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 765
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1029
Cycle 1 time: 693
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 953
Cycle 1 time: 833
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1090
clock 4928563 ms | mcu 0 | user time 831 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 118475 | nb_rw_cycle_counter 39491 | nb_inter_pic_trame_counter 118474
Cycle 1 time: 837
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1084
Cycle 1 time: 673
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 926
Cycle 1 time: 871
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1129
Cycle 1 time: 755
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 1016
Cycle 1 time: 487
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 744
Cycle 1 time: 655
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 918
Cycle 1 time: 706
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 952
Cycle 1 time: 718
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 973
Cycle 1 time: 545
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 803
Cycle 1 time: 711
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 971
Cycle 1 time: 775
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1034
Cycle 1 time: 742
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 685
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 945
Cycle 1 time: 806
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1062
Cycle 1 time: 667
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 926
Cycle 1 time: 679
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 936
Cycle 1 time: 846
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1098
Cycle 1 time: 545
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 800
Cycle 1 time: 982
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1237
Cycle 1 time: 796
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1051
Cycle 1 time: 726
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 988
clock 4930627 ms | mcu 0 | user time 881 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 118538 | nb_rw_cycle_counter 39512 | nb_inter_pic_trame_counter 118537
Cycle 1 time: 887
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1141
Cycle 1 time: 647
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 911
Cycle 1 time: 914
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1176
Cycle 1 time: 759
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 830
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1082
Cycle 1 time: 591
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 846
Cycle 1 time: 826
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1079
Cycle 1 time: 647
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 901
Cycle 1 time: 702
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 809
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 695
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 951
Cycle 1 time: 712
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 688
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 941
Cycle 1 time: 766
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1021
Cycle 1 time: 863
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 585
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 841
Cycle 1 time: 699
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 918
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1179
Cycle 1 time: 670
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 928
Cycle 1 time: 646
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 898
Cycle 1 time: 632
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 892
clock 4932690 ms | mcu 0 | user time 666 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 118601 | nb_rw_cycle_counter 39533 | nb_inter_pic_trame_counter 118600
Cycle 1 time: 672
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 929
Cycle 1 time: 733
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 988
Cycle 1 time: 661
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 919
Cycle 1 time: 781
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1033
Cycle 1 time: 859
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1110
Cycle 1 time: 1059
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1312
Cycle 1 time: 698
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 596
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 856
Cycle 1 time: 617
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 870
Cycle 1 time: 758
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1020
Cycle 1 time: 742
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1000
Cycle 1 time: 912
Cycle 2 time: 236
Cycle 0 time: 22
RW cycle time: 1170
Cycle 1 time: 781
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1037
Cycle 1 time: 651
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 905
Cycle 1 time: 829
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1092
Cycle 1 time: 753
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1010
Cycle 1 time: 689
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 945
Cycle 1 time: 974
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 657
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 913
Cycle 1 time: 592
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 856
clock 4934691 ms | mcu 0 | user time 522 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 118661 | nb_rw_cycle_counter 39553 | nb_inter_pic_trame_counter 118660
Cycle 1 time: 529
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 782
Cycle 1 time: 631
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 891
Cycle 1 time: 682
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 937
Cycle 1 time: 685
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 937
Cycle 1 time: 826
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1092
Cycle 1 time: 946
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1205
Cycle 1 time: 889
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1147
Cycle 1 time: 960
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1219
Cycle 1 time: 874
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1133
Cycle 1 time: 954
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1215
Cycle 1 time: 743
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 998
Cycle 1 time: 743
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 857
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 808
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1064
Cycle 1 time: 752
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1015
Cycle 1 time: 719
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 983
Cycle 1 time: 741
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 995
Cycle 1 time: 699
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 958
Cycle 1 time: 1005
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1265
clock 4936707 ms | mcu 0 | user time 736 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 118718 | nb_rw_cycle_counter 39572 | nb_inter_pic_trame_counter 118717
Cycle 1 time: 743
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 997
Cycle 1 time: 795
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1052
Cycle 1 time: 579
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 834
Cycle 1 time: 1148
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1405
Cycle 1 time: 719
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 984
Cycle 1 time: 776
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 833
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1091
Cycle 1 time: 681
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 944
Cycle 1 time: 888
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1151
Cycle 1 time: 712
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 975
Cycle 1 time: 810
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1071
Cycle 1 time: 582
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 842
Cycle 1 time: 549
Cycle 2 time: 228
Cycle 0 time: 19
RW cycle time: 796
Cycle 1 time: 752
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 817
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 585
Cycle 2 time: 239
Cycle 0 time: 22
RW cycle time: 846
Cycle 1 time: 927
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1183
Cycle 1 time: 754
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1010
Cycle 1 time: 777
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1037
Cycle 1 time: 681
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 941
clock 4938739 ms | mcu 0 | user time 774 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 118778 | nb_rw_cycle_counter 39592 | nb_inter_pic_trame_counter 118777
Cycle 1 time: 780
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1039
Cycle 1 time: 825
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1084
Cycle 1 time: 943
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1200
Cycle 1 time: 801
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1065
Cycle 1 time: 735
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 996
Cycle 1 time: 745
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1008
Cycle 1 time: 849
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 913
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1176
Cycle 1 time: 571
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 836
Cycle 1 time: 668
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 929
Cycle 1 time: 867
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 675
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 932
Cycle 1 time: 887
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1150
Cycle 1 time: 871
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1133
Cycle 1 time: 705
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 963
Cycle 1 time: 670
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 930
Cycle 1 time: 749
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1005
Cycle 1 time: 863
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 863
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 696
clock 4940746 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 118836 | nb_rw_cycle_counter 39611 | nb_inter_pic_trame_counter 118835
Cycle 2 time: 245
Cycle 0 time: 14
RW cycle time: 955
Cycle 1 time: 818
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1075
Cycle 1 time: 638
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 897
Cycle 1 time: 749
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1013
Cycle 1 time: 888
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1146
Cycle 1 time: 629
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 892
Cycle 1 time: 720
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 988
Cycle 1 time: 593
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 853
Cycle 1 time: 742
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1004
Cycle 1 time: 733
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1002
Cycle 1 time: 783
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1048
Cycle 1 time: 891
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1143
Cycle 1 time: 713
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 710
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 968
Cycle 1 time: 610
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 868
Cycle 1 time: 755
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1010
Cycle 1 time: 965
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1228
Cycle 1 time: 696
Cycle 2 time: 292
Cycle 0 time: 16
RW cycle time: 1004
Cycle 1 time: 942
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1194
Cycle 1 time: 546
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 800
Cycle 1 time: 783
clock 4942759 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 118896 | nb_rw_cycle_counter 39631 | nb_inter_pic_trame_counter 118895
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 1043
Cycle 1 time: 778
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1033
Cycle 1 time: 876
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1132
Cycle 1 time: 718
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 986
Cycle 1 time: 1097
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1360
Cycle 1 time: 772
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1025
Cycle 1 time: 749
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1001
Cycle 1 time: 637
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 900
Cycle 1 time: 958
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1214
Cycle 1 time: 1042
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1297
Cycle 1 time: 657
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 921
Cycle 1 time: 547
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 804
Cycle 1 time: 623
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 877
Cycle 1 time: 625
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 884
Cycle 1 time: 817
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1083
Cycle 1 time: 663
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 918
Cycle 1 time: 580
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 838
Cycle 1 time: 630
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 883
Cycle 1 time: 1026
Cycle 2 time: 232
Cycle 0 time: 19
RW cycle time: 1277
Cycle 1 time: 751
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1006
clock 4944780 ms | mcu 0 | user time 750 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 118955 | nb_rw_cycle_counter 39651 | nb_inter_pic_trame_counter 118954
Cycle 1 time: 756
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1013
Cycle 1 time: 733
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 989
Cycle 1 time: 632
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 887
Cycle 1 time: 967
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1229
Cycle 1 time: 788
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1045
Cycle 1 time: 754
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1018
Cycle 1 time: 788
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1044
Cycle 1 time: 799
Cycle 2 time: 266
Cycle 0 time: 17
RW cycle time: 1082
Cycle 1 time: 781
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1047
Cycle 1 time: 876
Cycle 2 time: 344
Cycle 0 time: 18
RW cycle time: 1238
Cycle 1 time: 810
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1072
Cycle 1 time: 698
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 955
Cycle 1 time: 696
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 959
Cycle 1 time: 588
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 848
Cycle 1 time: 701
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 949
Cycle 1 time: 823
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1081
Cycle 1 time: 831
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1095
Cycle 1 time: 634
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 901
Cycle 1 time: 604
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 858
Cycle 1 time: 776
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1039
clock 4946808 ms | mcu 0 | user time 678 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 119015 | nb_rw_cycle_counter 39671 | nb_inter_pic_trame_counter 119014
Cycle 1 time: 684
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 930
Cycle 1 time: 735
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 998
Cycle 1 time: 647
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 909
Cycle 1 time: 951
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1210
Cycle 1 time: 731
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 988
Cycle 1 time: 740
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1004
Cycle 1 time: 749
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1003
Cycle 1 time: 632
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 889
Cycle 1 time: 893
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1151
Cycle 1 time: 649
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 903
Cycle 1 time: 918
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1176
Cycle 1 time: 990
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 698
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 1028
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 1277
Cycle 1 time: 748
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1016
Cycle 1 time: 1027
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 1276
Cycle 1 time: 886
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1143
Cycle 1 time: 811
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1063
Cycle 1 time: 884
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1138
clock 4948838 ms | mcu 0 | user time 703 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 119072 | nb_rw_cycle_counter 39690 | nb_inter_pic_trame_counter 119071
Cycle 1 time: 709
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 959
Cycle 1 time: 910
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 882
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1144
Cycle 1 time: 832
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1091
Cycle 1 time: 693
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 955
Cycle 1 time: 796
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 921
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 732
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 998
Cycle 1 time: 564
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 825
Cycle 1 time: 633
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 899
Cycle 1 time: 670
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 931
Cycle 1 time: 899
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1157
Cycle 1 time: 754
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1016
Cycle 1 time: 796
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 990
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 752
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1019
Cycle 1 time: 632
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 898
Cycle 1 time: 661
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 918
Cycle 1 time: 891
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 942
clock 4950852 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 119130 | nb_rw_cycle_counter 39709 | nb_inter_pic_trame_counter 119129
Cycle 2 time: 249
Cycle 0 time: 14
RW cycle time: 1205
Cycle 1 time: 804
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1062
Cycle 1 time: 674
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 930
Cycle 1 time: 862
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 872
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1132
Cycle 1 time: 696
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 959
Cycle 1 time: 875
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1130
Cycle 1 time: 811
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1070
Cycle 1 time: 893
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1156
Cycle 1 time: 738
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1001
Cycle 1 time: 627
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 891
Cycle 1 time: 641
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 902
Cycle 1 time: 650
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 907
Cycle 1 time: 947
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1208
Cycle 1 time: 706
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 955
Cycle 1 time: 819
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1079
Cycle 1 time: 953
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1208
Cycle 1 time: 716
Cycle 2 time: 350
Cycle 0 time: 19
RW cycle time: 1085
Cycle 1 time: 868
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1123
Cycle 1 time: 685
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 944
clock 4952913 ms | mcu 0 | user time 738 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 119189 | nb_rw_cycle_counter 39729 | nb_inter_pic_trame_counter 119188
Cycle 1 time: 744
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 994
Cycle 1 time: 665
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 927
Cycle 1 time: 708
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 953
Cycle 1 time: 579
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 843
Cycle 1 time: 731
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 987
Cycle 1 time: 744
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1008
Cycle 1 time: 920
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1178
Cycle 1 time: 612
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 874
Cycle 1 time: 800
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1055
Cycle 1 time: 723
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 981
Cycle 1 time: 741
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1002
Cycle 1 time: 702
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 946
Cycle 1 time: 710
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 974
Cycle 1 time: 780
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1042
Cycle 1 time: 696
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 958
Cycle 1 time: 763
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1026
Cycle 1 time: 533
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 788
Cycle 1 time: 749
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1001
Cycle 1 time: 923
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1185
Cycle 1 time: 824
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1080
Cycle 1 time: 573
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 836
clock 4954972 ms | mcu 0 | user time 684 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 119252 | nb_rw_cycle_counter 39750 | nb_inter_pic_trame_counter 119251
Cycle 1 time: 691
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 950
Cycle 1 time: 691
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 947
Cycle 1 time: 688
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 945
Cycle 1 time: 853
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 685
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 946
Cycle 1 time: 683
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 945
Cycle 1 time: 561
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 820
Cycle 1 time: 660
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 918
Cycle 1 time: 669
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 926
Cycle 1 time: 647
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 898
Cycle 1 time: 680
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 944
Cycle 1 time: 774
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1035
Cycle 1 time: 679
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 938
Cycle 1 time: 879
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1138
Cycle 1 time: 642
Cycle 2 time: 253
Cycle 0 time: 19
RW cycle time: 914
Cycle 1 time: 661
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 930
Cycle 1 time: 658
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 921
Cycle 1 time: 729
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 982
Cycle 1 time: 840
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1099
Cycle 1 time: 227
Cycle 2 time: 227
Cycle 0 time: 15
RW cycle time: 469
Cycle 1 time: 160
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 418
Cycle 1 time: 164
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 419
Cycle 1 time: 160
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 422
Cycle 1 time: 157
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 420
Cycle 1 time: 149
clock 4956987 ms | mcu 0 | user time 231 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 119325 | nb_rw_cycle_counter 39774 | nb_inter_pic_trame_counter 119324
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 401
Cycle 1 time: 830
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1087
Cycle 1 time: 695
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 949
Cycle 1 time: 802
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1056
Cycle 1 time: 862
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 682
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 946
Cycle 1 time: 583
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 841
Cycle 1 time: 692
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 951
Cycle 1 time: 777
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1042
Cycle 1 time: 848
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1108
Cycle 1 time: 665
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 934
Cycle 1 time: 803
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1061
Cycle 1 time: 862
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 732
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 992
Cycle 1 time: 690
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 949
Cycle 1 time: 684
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 943
Cycle 1 time: 855
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 572
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 825
Cycle 1 time: 912
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1172
Cycle 1 time: 859
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1117
clock 4959001 ms | mcu 0 | user time 792 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 119384 | nb_rw_cycle_counter 39794 | nb_inter_pic_trame_counter 119383
Cycle 1 time: 798
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 633
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 894
Cycle 1 time: 786
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1042
Cycle 1 time: 866
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 743
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 999
Cycle 1 time: 788
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 987
Cycle 2 time: 236
Cycle 0 time: 21
RW cycle time: 1244
Cycle 1 time: 807
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1069
Cycle 1 time: 806
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1060
Cycle 1 time: 782
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1043
Cycle 1 time: 773
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1031
Cycle 1 time: 858
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1122
Cycle 1 time: 587
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 844
Cycle 1 time: 701
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 961
Cycle 1 time: 810
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1065
Cycle 1 time: 911
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 851
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 965
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1213
Cycle 1 time: 747
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1004
Cycle 1 time: 682
clock 4961022 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 119442 | nb_rw_cycle_counter 39813 | nb_inter_pic_trame_counter 119441
Cycle 2 time: 245
Cycle 0 time: 14
RW cycle time: 941
Cycle 1 time: 590
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 853
Cycle 1 time: 738
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 992
Cycle 1 time: 989
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1251
Cycle 1 time: 734
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 996
Cycle 1 time: 729
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 991
Cycle 1 time: 687
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 952
Cycle 1 time: 558
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 816
Cycle 1 time: 532
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 788
Cycle 1 time: 674
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 927
Cycle 1 time: 918
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 608
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 867
Cycle 1 time: 811
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1071
Cycle 1 time: 680
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 939
Cycle 1 time: 769
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1028
Cycle 1 time: 692
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 949
Cycle 1 time: 822
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1091
Cycle 1 time: 887
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1144
Cycle 1 time: 758
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 842
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1099
Cycle 1 time: 963
clock 4963039 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 119502 | nb_rw_cycle_counter 39833 | nb_inter_pic_trame_counter 119501
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 1223
Cycle 1 time: 955
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1212
Cycle 1 time: 934
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1191
Cycle 1 time: 1024
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1278
Cycle 1 time: 801
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 851
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 794
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1051
Cycle 1 time: 706
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 959
Cycle 1 time: 688
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 952
Cycle 1 time: 672
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 942
Cycle 1 time: 508
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 761
Cycle 1 time: 740
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 991
Cycle 1 time: 691
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 719
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 983
Cycle 1 time: 647
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 902
Cycle 1 time: 855
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 775
Cycle 2 time: 281
Cycle 0 time: 16
RW cycle time: 1072
Cycle 1 time: 639
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 905
Cycle 1 time: 579
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 832
Cycle 1 time: 917
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1179
clock 4965056 ms | mcu 0 | user time 710 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 119561 | nb_rw_cycle_counter 39853 | nb_inter_pic_trame_counter 119560
Cycle 1 time: 717
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 971
Cycle 1 time: 676
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 938
Cycle 1 time: 586
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 836
Cycle 1 time: 766
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1018
Cycle 1 time: 953
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1213
Cycle 1 time: 1008
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1263
Cycle 1 time: 682
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 943
Cycle 1 time: 910
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 786
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1044
Cycle 1 time: 802
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 782
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1039
Cycle 1 time: 767
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1019
Cycle 1 time: 996
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1255
Cycle 1 time: 777
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1039
Cycle 1 time: 763
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1014
Cycle 1 time: 1046
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1297
Cycle 1 time: 863
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1122
Cycle 1 time: 625
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 876
Cycle 1 time: 783
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1044
clock 4967089 ms | mcu 0 | user time 874 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 119618 | nb_rw_cycle_counter 39872 | nb_inter_pic_trame_counter 119617
Cycle 1 time: 881
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1135
Cycle 1 time: 840
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1096
Cycle 1 time: 585
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 839
Cycle 1 time: 849
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 804
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 859
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1123
Cycle 1 time: 676
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 936
Cycle 1 time: 860
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 893
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1155
Cycle 1 time: 715
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 962
Cycle 1 time: 833
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1089
Cycle 1 time: 849
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1102
Cycle 1 time: 916
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 847
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 753
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1013
Cycle 1 time: 788
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1051
Cycle 1 time: 746
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1007
Cycle 1 time: 791
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1048
Cycle 1 time: 631
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 891
Cycle 1 time: 850
clock 4969112 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 119676 | nb_rw_cycle_counter 39891 | nb_inter_pic_trame_counter 119675
Cycle 2 time: 247
Cycle 0 time: 14
RW cycle time: 1111
Cycle 1 time: 752
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1013
Cycle 1 time: 791
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1045
Cycle 1 time: 778
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1031
Cycle 1 time: 912
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1175
Cycle 1 time: 809
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1069
Cycle 1 time: 916
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1178
Cycle 1 time: 581
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 834
Cycle 1 time: 848
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1108
Cycle 1 time: 871
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1128
Cycle 1 time: 756
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1011
Cycle 1 time: 865
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 557
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 812
Cycle 1 time: 998
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1259
Cycle 1 time: 963
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1216
Cycle 1 time: 627
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 882
Cycle 1 time: 699
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 962
Cycle 1 time: 639
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 898
Cycle 1 time: 678
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 942
Cycle 1 time: 766
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1021
clock 4971155 ms | mcu 0 | user time 704 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 119735 | nb_rw_cycle_counter 39911 | nb_inter_pic_trame_counter 119734
Cycle 1 time: 710
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 966
Cycle 1 time: 909
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1167
Cycle 1 time: 912
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1163
Cycle 1 time: 633
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 894
Cycle 1 time: 1082
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1349
Cycle 1 time: 1027
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1290
Cycle 1 time: 852
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1120
Cycle 1 time: 755
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1017
Cycle 1 time: 642
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 894
Cycle 1 time: 846
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1105
Cycle 1 time: 967
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1221
Cycle 1 time: 1043
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1314
Cycle 1 time: 821
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1090
Cycle 1 time: 657
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 928
Cycle 1 time: 1035
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1292
Cycle 1 time: 729
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 995
Cycle 1 time: 697
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 959
Cycle 1 time: 912
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1173
clock 4973157 ms | mcu 0 | user time 791 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 119789 | nb_rw_cycle_counter 39929 | nb_inter_pic_trame_counter 119788
Cycle 1 time: 797
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1055
Cycle 1 time: 794
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1057
Cycle 1 time: 816
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1076
Cycle 1 time: 855
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1112
Cycle 1 time: 790
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1050
Cycle 1 time: 689
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 959
Cycle 1 time: 571
Cycle 2 time: 323
Cycle 0 time: 21
RW cycle time: 915
Cycle 1 time: 587
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 851
Cycle 1 time: 670
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 928
Cycle 1 time: 764
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1021
Cycle 1 time: 796
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1055
Cycle 1 time: 590
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 849
Cycle 1 time: 821
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1078
Cycle 1 time: 755
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1007
Cycle 1 time: 832
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1084
Cycle 1 time: 588
Cycle 2 time: 255
Cycle 0 time: 16
RW cycle time: 859
Cycle 1 time: 1035
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1293
Cycle 1 time: 1055
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1315
Cycle 1 time: 763
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1014
Cycle 1 time: 760
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1019
clock 4975200 ms | mcu 0 | user time 619 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 119849 | nb_rw_cycle_counter 39949 | nb_inter_pic_trame_counter 119848
Cycle 1 time: 625
Cycle 2 time: 263
Cycle 0 time: 22
RW cycle time: 910
Cycle 1 time: 605
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 876
Cycle 1 time: 959
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1219
Cycle 1 time: 1072
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1334
Cycle 1 time: 996
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1257
Cycle 1 time: 656
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 908
Cycle 1 time: 638
Cycle 2 time: 269
Cycle 0 time: 22
RW cycle time: 929
Cycle 1 time: 588
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 858
Cycle 1 time: 818
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1065
Cycle 1 time: 975
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1232
Cycle 1 time: 609
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 878
Cycle 1 time: 585
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 841
Cycle 1 time: 594
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 856
Cycle 1 time: 506
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 765
Cycle 1 time: 791
Cycle 2 time: 241
Cycle 0 time: 22
RW cycle time: 1054
Cycle 1 time: 804
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1073
Cycle 1 time: 641
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 897
Cycle 1 time: 620
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 877
Cycle 1 time: 917
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1184
Cycle 1 time: 855
Cycle 2 time: 262
Cycle 0 time: 15
RW cycle time: 1132
clock 4977229 ms | mcu 0 | user time 766 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 119909 | nb_rw_cycle_counter 39969 | nb_inter_pic_trame_counter 119908
Cycle 1 time: 772
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1034
Cycle 1 time: 663
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 923
Cycle 1 time: 862
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1125
Cycle 1 time: 639
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 898
Cycle 1 time: 734
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 986
Cycle 1 time: 670
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 935
Cycle 1 time: 626
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 885
Cycle 1 time: 699
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 790
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 685
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 944
Cycle 1 time: 808
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1066
Cycle 1 time: 667
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 933
Cycle 1 time: 634
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 898
Cycle 1 time: 737
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 996
Cycle 1 time: 729
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 991
Cycle 1 time: 907
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1165
Cycle 1 time: 741
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1001
Cycle 1 time: 753
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1006
Cycle 1 time: 924
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 626
Cycle 2 time: 247
Cycle 0 time: 15
RW cycle time: 888
Cycle 1 time: 629
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 878
clock 4979304 ms | mcu 0 | user time 786 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 119972 | nb_rw_cycle_counter 39990 | nb_inter_pic_trame_counter 119971
Cycle 1 time: 793
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1042
Cycle 1 time: 843
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1101
Cycle 1 time: 641
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 900
Cycle 1 time: 585
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 834
Cycle 1 time: 857
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1113
Cycle 1 time: 679
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 933
Cycle 1 time: 767
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1027
Cycle 1 time: 879
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1150
Cycle 1 time: 669
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 927
Cycle 1 time: 778
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1040
Cycle 1 time: 668
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 928
Cycle 1 time: 683
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 942
Cycle 1 time: 792
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1054
Cycle 1 time: 576
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 834
Cycle 1 time: 627
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 877
Cycle 1 time: 602
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 861
Cycle 1 time: 1068
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1335
Cycle 1 time: 784
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1044
Cycle 1 time: 863
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 659
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 924
Cycle 1 time: 650
clock 4981313 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 120033 | nb_rw_cycle_counter 40010 | nb_inter_pic_trame_counter 120032
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 911
Cycle 1 time: 718
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 982
Cycle 1 time: 1017
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 1273
Cycle 1 time: 1113
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1374
Cycle 1 time: 925
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1182
Cycle 1 time: 659
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 915
Cycle 1 time: 949
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1200
Cycle 1 time: 1084
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1337
Cycle 1 time: 1044
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1299
Cycle 1 time: 591
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 855
Cycle 1 time: 664
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 924
Cycle 1 time: 957
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1210
Cycle 1 time: 1013
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1270
Cycle 1 time: 903
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1169
Cycle 1 time: 683
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 952
Cycle 1 time: 881
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1129
Cycle 1 time: 662
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 922
Cycle 1 time: 799
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 854
clock 4983329 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 120087 | nb_rw_cycle_counter 40028 | nb_inter_pic_trame_counter 120086
Cycle 2 time: 246
Cycle 0 time: 14
RW cycle time: 1114
Cycle 1 time: 677
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 939
Cycle 1 time: 799
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 863
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 796
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 880
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1138
Cycle 1 time: 822
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 1191
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1446
Cycle 1 time: 800
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 649
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 913
Cycle 1 time: 507
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 765
Cycle 1 time: 952
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1209
Cycle 1 time: 973
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1236
Cycle 1 time: 861
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1127
Cycle 1 time: 873
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1141
Cycle 1 time: 970
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 1242
Cycle 1 time: 924
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1190
Cycle 1 time: 968
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1223
Cycle 1 time: 796
Cycle 2 time: 244
clock 4985330 ms | mcu 0 | user time 18 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 120142 | nb_rw_cycle_counter 40047 | nb_inter_pic_trame_counter 120141
Cycle 0 time: 25
RW cycle time: 1065
Cycle 1 time: 846
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1111
Cycle 1 time: 679
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 932
Cycle 1 time: 801
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1062
Cycle 1 time: 804
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 781
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1049
Cycle 1 time: 745
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1010
Cycle 1 time: 1001
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1262
Cycle 1 time: 1037
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1303
Cycle 1 time: 734
Cycle 2 time: 255
Cycle 0 time: 18
RW cycle time: 1007
Cycle 1 time: 997
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1254
Cycle 1 time: 685
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 941
Cycle 1 time: 793
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1050
Cycle 1 time: 829
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1091
Cycle 1 time: 785
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1055
Cycle 1 time: 647
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 908
Cycle 1 time: 787
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1052
Cycle 1 time: 652
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 916
Cycle 1 time: 811
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1082
clock 4987331 ms | mcu 0 | user time 860 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 120197 | nb_rw_cycle_counter 40065 | nb_inter_pic_trame_counter 120196
Cycle 1 time: 867
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 769
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1032
Cycle 1 time: 1014
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1275
Cycle 1 time: 706
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 950
Cycle 1 time: 738
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1004
Cycle 1 time: 703
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 967
Cycle 1 time: 1070
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1334
Cycle 1 time: 884
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1154
Cycle 1 time: 976
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1246
Cycle 1 time: 549
Cycle 2 time: 347
Cycle 0 time: 20
RW cycle time: 916
Cycle 1 time: 765
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 1037
Cycle 1 time: 998
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1260
Cycle 1 time: 961
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1221
Cycle 1 time: 918
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 1190
Cycle 1 time: 1015
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 1264
Cycle 1 time: 701
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 967
Cycle 1 time: 928
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1198
Cycle 1 time: 950
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1214
clock 4989381 ms | mcu 0 | user time 1011 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 120251 | nb_rw_cycle_counter 40083 | nb_inter_pic_trame_counter 120250
Cycle 1 time: 1018
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1278
Cycle 1 time: 978
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1241
Cycle 1 time: 770
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1037
Cycle 1 time: 746
Cycle 2 time: 261
Cycle 0 time: 20
RW cycle time: 1027
Cycle 1 time: 673
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 945
Cycle 1 time: 855
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1111
Cycle 1 time: 769
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1029
Cycle 1 time: 1012
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1274
Cycle 1 time: 969
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1236
Cycle 1 time: 776
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1037
Cycle 1 time: 1031
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1293
Cycle 1 time: 794
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 1082
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 1349
Cycle 1 time: 822
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1082
Cycle 1 time: 910
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 687
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 937
Cycle 1 time: 915
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 578
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 837
Cycle 1 time: 847
clock 4991399 ms | mcu 0 | user time 232 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 120306 | nb_rw_cycle_counter 40101 | nb_inter_pic_trame_counter 120305
Cycle 2 time: 239
Cycle 0 time: 14
RW cycle time: 1100
Cycle 1 time: 856
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 750
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 860
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 677
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 945
Cycle 1 time: 722
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 984
Cycle 1 time: 750
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1011
Cycle 1 time: 665
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 934
Cycle 1 time: 682
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 944
Cycle 1 time: 748
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1006
Cycle 1 time: 790
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1055
Cycle 1 time: 856
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1119
Cycle 1 time: 667
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 928
Cycle 1 time: 689
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 953
Cycle 1 time: 682
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 939
Cycle 1 time: 692
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 951
Cycle 1 time: 589
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 848
Cycle 1 time: 639
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 902
Cycle 1 time: 986
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1234
Cycle 1 time: 981
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1242
clock 4993409 ms | mcu 0 | user time 845 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 120365 | nb_rw_cycle_counter 40121 | nb_inter_pic_trame_counter 120364
Cycle 1 time: 852
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1112
Cycle 1 time: 680
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 939
Cycle 1 time: 660
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 919
Cycle 1 time: 700
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 954
Cycle 1 time: 681
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 945
Cycle 1 time: 750
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1011
Cycle 1 time: 636
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 895
Cycle 1 time: 682
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 936
Cycle 1 time: 799
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1058
Cycle 1 time: 756
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1015
Cycle 1 time: 782
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1041
Cycle 1 time: 804
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 740
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 988
Cycle 1 time: 962
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1218
Cycle 1 time: 588
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 839
Cycle 1 time: 643
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 901
Cycle 1 time: 793
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1052
Cycle 1 time: 846
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1114
Cycle 1 time: 733
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 996
Cycle 1 time: 971
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1228
clock 4995413 ms | mcu 0 | user time 664 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 120425 | nb_rw_cycle_counter 40141 | nb_inter_pic_trame_counter 120424
Cycle 1 time: 670
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 923
Cycle 1 time: 649
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 915
Cycle 1 time: 1034
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1299
Cycle 1 time: 916
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1180
Cycle 1 time: 976
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1242
Cycle 1 time: 852
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 1020
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1278
Cycle 1 time: 905
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1167
Cycle 1 time: 908
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 952
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1213
Cycle 1 time: 911
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1174
Cycle 1 time: 886
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1157
Cycle 1 time: 914
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1175
Cycle 1 time: 608
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 871
Cycle 1 time: 986
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1251
Cycle 1 time: 623
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 882
Cycle 1 time: 965
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1232
Cycle 1 time: 936
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1195
clock 4997470 ms | mcu 0 | user time 802 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 120479 | nb_rw_cycle_counter 40159 | nb_inter_pic_trame_counter 120478
Cycle 1 time: 808
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1062
Cycle 1 time: 864
Cycle 2 time: 238
Cycle 0 time: 22
RW cycle time: 1124
Cycle 1 time: 789
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1055
Cycle 1 time: 947
Cycle 2 time: 256
Cycle 0 time: 21
RW cycle time: 1224
Cycle 1 time: 920
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1190
Cycle 1 time: 816
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1074
Cycle 1 time: 821
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 854
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1114
Cycle 1 time: 805
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1058
Cycle 1 time: 750
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1011
Cycle 1 time: 921
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 852
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 677
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 932
Cycle 1 time: 535
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 789
Cycle 1 time: 589
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 848
Cycle 1 time: 843
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1111
Cycle 1 time: 1011
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1270
Cycle 1 time: 878
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1138
Cycle 1 time: 698
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 954
clock 4999504 ms | mcu 0 | user time 811 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 120536 | nb_rw_cycle_counter 40178 | nb_inter_pic_trame_counter 120535
Cycle 1 time: 817
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1075
Cycle 1 time: 834
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1102
Cycle 1 time: 739
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1002
Cycle 1 time: 801
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1068
Cycle 1 time: 603
Cycle 2 time: 243
Cycle 0 time: 23
RW cycle time: 869
Cycle 1 time: 757
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1023
Cycle 1 time: 666
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 932
Cycle 1 time: 679
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 937
Cycle 1 time: 809
Cycle 2 time: 251
Cycle 0 time: 22
RW cycle time: 1082
Cycle 1 time: 937
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1199
Cycle 1 time: 853
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 572
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 837
Cycle 1 time: 702
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 954
Cycle 1 time: 679
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 944
Cycle 1 time: 654
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 919
Cycle 1 time: 712
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 975
Cycle 1 time: 986
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1253
Cycle 1 time: 887
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1151
Cycle 1 time: 635
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 905
Cycle 1 time: 594
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 862
clock 5001504 ms | mcu 0 | user time 610 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 120596 | nb_rw_cycle_counter 40198 | nb_inter_pic_trame_counter 120595
Cycle 1 time: 616
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 881
Cycle 1 time: 909
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1177
Cycle 1 time: 714
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 983
Cycle 1 time: 728
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 993
Cycle 1 time: 911
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1175
Cycle 1 time: 653
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 920
Cycle 1 time: 838
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1107
Cycle 1 time: 729
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 992
Cycle 1 time: 589
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 847
Cycle 1 time: 1025
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1283
Cycle 1 time: 817
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1080
Cycle 1 time: 948
Cycle 2 time: 249
Cycle 0 time: 23
RW cycle time: 1220
Cycle 1 time: 667
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 937
Cycle 1 time: 853
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1118
Cycle 1 time: 719
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 982
Cycle 1 time: 802
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1067
Cycle 1 time: 623
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 893
Cycle 1 time: 951
Cycle 2 time: 253
Cycle 0 time: 22
RW cycle time: 1226
Cycle 1 time: 651
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 918
Cycle 1 time: 762
clock 5003523 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 120654 | nb_rw_cycle_counter 40217 | nb_inter_pic_trame_counter 120653
Cycle 2 time: 249
Cycle 0 time: 15
RW cycle time: 1026
Cycle 1 time: 782
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1051
Cycle 1 time: 616
Cycle 2 time: 244
Cycle 0 time: 26
RW cycle time: 886
Cycle 1 time: 693
Cycle 2 time: 238
Cycle 0 time: 22
RW cycle time: 953
Cycle 1 time: 661
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 927
Cycle 1 time: 1106
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1370
Cycle 1 time: 772
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1040
Cycle 1 time: 693
Cycle 2 time: 245
Cycle 0 time: 24
RW cycle time: 962
Cycle 1 time: 742
Cycle 2 time: 248
Cycle 0 time: 24
RW cycle time: 1014
Cycle 1 time: 729
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 999
Cycle 1 time: 685
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 952
Cycle 1 time: 620
Cycle 2 time: 249
Cycle 0 time: 23
RW cycle time: 892
Cycle 1 time: 675
Cycle 2 time: 246
Cycle 0 time: 23
RW cycle time: 944
Cycle 1 time: 611
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 874
Cycle 1 time: 579
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 845
Cycle 1 time: 795
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1064
Cycle 1 time: 577
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 848
Cycle 1 time: 998
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 1266
Cycle 1 time: 819
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1081
Cycle 1 time: 754
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1015
Cycle 1 time: 802
clock 5005528 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 120714 | nb_rw_cycle_counter 40237 | nb_inter_pic_trame_counter 120713
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 600
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 863
Cycle 1 time: 746
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1016
Cycle 1 time: 679
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 943
Cycle 1 time: 522
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 793
Cycle 1 time: 601
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 868
Cycle 1 time: 1076
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1340
Cycle 1 time: 1032
Cycle 2 time: 350
Cycle 0 time: 21
RW cycle time: 1403
Cycle 1 time: 955
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1221
Cycle 1 time: 956
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1225
Cycle 1 time: 890
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1149
Cycle 1 time: 845
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1103
Cycle 1 time: 625
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 890
Cycle 1 time: 577
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 842
Cycle 1 time: 650
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 922
Cycle 1 time: 624
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 891
Cycle 1 time: 601
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 857
Cycle 1 time: 618
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 888
Cycle 1 time: 616
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 880
Cycle 1 time: 722
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 988
Cycle 1 time: 694
clock 5007532 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 120774 | nb_rw_cycle_counter 40257 | nb_inter_pic_trame_counter 120773
Cycle 2 time: 250
Cycle 0 time: 14
RW cycle time: 958
Cycle 1 time: 898
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1168
Cycle 1 time: 763
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1034
Cycle 1 time: 937
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1200
Cycle 1 time: 960
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1223
Cycle 1 time: 1003
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1269
Cycle 1 time: 903
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 1174
Cycle 1 time: 1045
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1310
Cycle 1 time: 1095
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1363
Cycle 1 time: 884
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1150
Cycle 1 time: 867
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1134
Cycle 1 time: 986
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1253
Cycle 1 time: 905
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 1170
Cycle 1 time: 967
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1234
Cycle 1 time: 887
Cycle 2 time: 246
Cycle 0 time: 22
RW cycle time: 1155
Cycle 1 time: 1015
Cycle 2 time: 235
Cycle 0 time: 20
RW cycle time: 1270
Cycle 1 time: 1002
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1268
clock 5009574 ms | mcu 0 | user time 1026 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 120824 | nb_rw_cycle_counter 40274 | nb_inter_pic_trame_counter 120823
Cycle 1 time: 1032
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1292
Cycle 1 time: 1039
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1300
Cycle 1 time: 785
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1055
Cycle 1 time: 1049
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1315
Cycle 1 time: 749
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1016
Cycle 1 time: 735
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 998
Cycle 1 time: 1009
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1276
Cycle 1 time: 771
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1041
Cycle 1 time: 970
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1230
Cycle 1 time: 767
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1035
Cycle 1 time: 795
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1060
Cycle 1 time: 774
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 977
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1242
Cycle 1 time: 754
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1018
Cycle 1 time: 938
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1196
Cycle 1 time: 866
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1132
Cycle 1 time: 952
Cycle 2 time: 254
Cycle 0 time: 20
RW cycle time: 1226
Cycle 1 time: 907
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1172
clock 5011615 ms | mcu 0 | user time 791 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 120878 | nb_rw_cycle_counter 40292 | nb_inter_pic_trame_counter 120877
Cycle 1 time: 797
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1051
Cycle 1 time: 737
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1005
Cycle 1 time: 607
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 868
Cycle 1 time: 628
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 887
Cycle 1 time: 590
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 855
Cycle 1 time: 575
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 835
Cycle 1 time: 638
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 899
Cycle 1 time: 583
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 848
Cycle 1 time: 735
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1000
Cycle 1 time: 701
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 967
Cycle 1 time: 954
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1222
Cycle 1 time: 1000
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1271
Cycle 1 time: 740
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1007
Cycle 1 time: 680
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 938
Cycle 1 time: 689
Cycle 2 time: 239
Cycle 0 time: 24
RW cycle time: 952
Cycle 1 time: 1107
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1375
Cycle 1 time: 984
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1254
Cycle 1 time: 996
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1259
Cycle 1 time: 835
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 848
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1106
clock 5013693 ms | mcu 0 | user time 874 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 120938 | nb_rw_cycle_counter 40312 | nb_inter_pic_trame_counter 120937
Cycle 1 time: 880
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1144
Cycle 1 time: 872
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1138
Cycle 1 time: 905
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1171
Cycle 1 time: 863
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1127
Cycle 1 time: 950
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1215
Cycle 1 time: 994
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 1265
Cycle 1 time: 1153
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1422
Cycle 1 time: 922
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1182
Cycle 1 time: 848
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1115
Cycle 1 time: 1018
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1277
Cycle 1 time: 1089
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1345
Cycle 1 time: 960
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1230
Cycle 1 time: 1010
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1266
Cycle 1 time: 975
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1243
Cycle 1 time: 963
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1228
Cycle 1 time: 821
Cycle 2 time: 255
Cycle 0 time: 19
RW cycle time: 1095
Cycle 1 time: 849
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1112
clock 5015758 ms | mcu 0 | user time 951 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 120989 | nb_rw_cycle_counter 40329 | nb_inter_pic_trame_counter 120988
Cycle 1 time: 957
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1218
Cycle 1 time: 850
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1111
Cycle 1 time: 908
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1176
Cycle 1 time: 1006
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1266
Cycle 1 time: 675
Cycle 2 time: 249
Cycle 0 time: 23
RW cycle time: 947
Cycle 1 time: 690
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 948
Cycle 1 time: 613
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 876
Cycle 1 time: 670
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 936
Cycle 1 time: 580
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 842
Cycle 1 time: 678
Cycle 2 time: 254
Cycle 0 time: 22
RW cycle time: 954
Cycle 1 time: 840
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1100
Cycle 1 time: 974
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1244
Cycle 1 time: 954
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1213
Cycle 1 time: 1061
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1318
Cycle 1 time: 757
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1018
Cycle 1 time: 556
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 822
Cycle 1 time: 576
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 837
Cycle 1 time: 1011
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1278
Cycle 1 time: 1009
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1265
clock 5017809 ms | mcu 0 | user time 1098 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 121046 | nb_rw_cycle_counter 40348 | nb_inter_pic_trame_counter 121045
Cycle 1 time: 1104
Cycle 2 time: 241
Cycle 0 time: 23
RW cycle time: 1368
Cycle 1 time: 888
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1155
Cycle 1 time: 675
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 941
Cycle 1 time: 832
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1093
Cycle 1 time: 560
Cycle 2 time: 247
Cycle 0 time: 24
RW cycle time: 831
Cycle 1 time: 1048
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1310
Cycle 1 time: 601
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 869
Cycle 1 time: 826
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1093
Cycle 1 time: 947
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1212
Cycle 1 time: 994
Cycle 2 time: 251
Cycle 0 time: 22
RW cycle time: 1267
Cycle 1 time: 1037
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1306
Cycle 1 time: 1011
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1279
Cycle 1 time: 977
Cycle 2 time: 253
Cycle 0 time: 23
RW cycle time: 1253
Cycle 1 time: 1000
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1264
Cycle 1 time: 998
Cycle 2 time: 250
Cycle 0 time: 23
RW cycle time: 1271
Cycle 1 time: 1011
Cycle 2 time: 239
Cycle 0 time: 22
RW cycle time: 1272
Cycle 1 time: 1023
Cycle 2 time: 239
Cycle 0 time: 24
RW cycle time: 1286
clock 5019809 ms | mcu 0 | user time 1027 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 121097 | nb_rw_cycle_counter 40365 | nb_inter_pic_trame_counter 121096
Cycle 1 time: 1033
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 1298
Cycle 1 time: 1040
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 1309
Cycle 1 time: 1073
Cycle 2 time: 248
Cycle 0 time: 23
RW cycle time: 1344
Cycle 1 time: 787
Cycle 2 time: 251
Cycle 0 time: 23
RW cycle time: 1061
Cycle 1 time: 664
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 926
Cycle 1 time: 895
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1154
Cycle 1 time: 1083
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1350
Cycle 1 time: 792
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 684
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 946
Cycle 1 time: 575
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 843
Cycle 1 time: 1055
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1323
Cycle 1 time: 904
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1167
Cycle 1 time: 946
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 1213
Cycle 1 time: 901
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1169
Cycle 1 time: 899
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1164
Cycle 1 time: 929
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1197
Cycle 1 time: 903
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1167
Cycle 1 time: 808
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1073
clock 5021858 ms | mcu 0 | user time 754 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 121151 | nb_rw_cycle_counter 40383 | nb_inter_pic_trame_counter 121150
Cycle 1 time: 760
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1015
Cycle 1 time: 579
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 845
Cycle 1 time: 649
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 916
Cycle 1 time: 594
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 854
Cycle 1 time: 680
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 944
Cycle 1 time: 1031
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1296
Cycle 1 time: 987
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 1259
Cycle 1 time: 916
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1180
Cycle 1 time: 1026
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1294
Cycle 1 time: 1017
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1280
Cycle 1 time: 687
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 958
Cycle 1 time: 1083
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1348
Cycle 1 time: 773
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1032
Cycle 1 time: 866
Cycle 2 time: 242
Cycle 0 time: 23
RW cycle time: 1131
Cycle 1 time: 683
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 948
Cycle 1 time: 736
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1006
Cycle 1 time: 892
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 1164
Cycle 1 time: 1154
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1415
clock 5023869 ms | mcu 0 | user time 976 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 121205 | nb_rw_cycle_counter 40401 | nb_inter_pic_trame_counter 121204
Cycle 1 time: 983
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1239
Cycle 1 time: 1134
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1400
Cycle 1 time: 1068
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1327
Cycle 1 time: 642
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 912
Cycle 1 time: 843
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1107
Cycle 1 time: 990
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1255
Cycle 1 time: 966
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1237
Cycle 1 time: 824
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1089
Cycle 1 time: 851
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1118
Cycle 1 time: 1092
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1358
Cycle 1 time: 979
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1233
Cycle 1 time: 916
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1178
Cycle 1 time: 1067
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1335
Cycle 1 time: 627
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 890
Cycle 1 time: 1090
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1353
Cycle 1 time: 1058
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1328
Cycle 1 time: 895
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1162
clock 5025917 ms | mcu 0 | user time 935 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 121256 | nb_rw_cycle_counter 40418 | nb_inter_pic_trame_counter 121255
Cycle 1 time: 942
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1200
Cycle 1 time: 705
Cycle 2 time: 303
Cycle 0 time: 21
RW cycle time: 1029
Cycle 1 time: 613
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 878
Cycle 1 time: 521
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 788
Cycle 1 time: 731
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 996
Cycle 1 time: 780
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1036
Cycle 1 time: 1067
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1325
Cycle 1 time: 758
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1023
Cycle 1 time: 636
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 892
Cycle 1 time: 674
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 935
Cycle 1 time: 674
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 942
Cycle 1 time: 789
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1049
Cycle 1 time: 854
Cycle 2 time: 248
Cycle 0 time: 23
RW cycle time: 1125
Cycle 1 time: 1020
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1281
Cycle 1 time: 1014
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1278
Cycle 1 time: 1073
Cycle 2 time: 252
Cycle 0 time: 23
RW cycle time: 1348
Cycle 1 time: 997
Cycle 2 time: 257
Cycle 0 time: 22
RW cycle time: 1276
Cycle 1 time: 838
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 1110
Cycle 1 time: 942
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1203
clock 5027997 ms | mcu 0 | user time 1025 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 121313 | nb_rw_cycle_counter 40437 | nb_inter_pic_trame_counter 121312
Cycle 1 time: 1031
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1300
Cycle 1 time: 1070
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1337
Cycle 1 time: 925
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1189
Cycle 1 time: 750
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1019
Cycle 1 time: 1122
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1384
Cycle 1 time: 765
Cycle 2 time: 251
Cycle 0 time: 21
RW cycle time: 1037
Cycle 1 time: 865
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1135
Cycle 1 time: 1077
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1332
Cycle 1 time: 862
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1126
Cycle 1 time: 1054
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1319
Cycle 1 time: 926
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1187
Cycle 1 time: 713
Cycle 2 time: 247
Cycle 0 time: 23
RW cycle time: 983
Cycle 1 time: 705
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 972
Cycle 1 time: 648
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 911
Cycle 1 time: 1110
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1374
Cycle 1 time: 690
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 955
Cycle 1 time: 608
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 865
Cycle 1 time: 874
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 1145
clock 5030048 ms | mcu 0 | user time 962 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 121367 | nb_rw_cycle_counter 40455 | nb_inter_pic_trame_counter 121366
Cycle 1 time: 968
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1225
Cycle 1 time: 854
Cycle 2 time: 279
Cycle 0 time: 17
RW cycle time: 1150
Cycle 1 time: 737
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 993
Cycle 1 time: 848
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 1084
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1352
Cycle 1 time: 792
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 1063
Cycle 1 time: 869
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1135
Cycle 1 time: 881
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1150
Cycle 1 time: 920
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1187
Cycle 1 time: 847
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1109
Cycle 1 time: 799
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1055
Cycle 1 time: 580
Cycle 2 time: 243
Cycle 0 time: 23
RW cycle time: 846
Cycle 1 time: 630
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 894
Cycle 1 time: 587
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 853
Cycle 1 time: 577
Cycle 2 time: 250
Cycle 0 time: 22
RW cycle time: 849
Cycle 1 time: 755
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1023
Cycle 1 time: 588
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 850
Cycle 1 time: 814
Cycle 2 time: 255
Cycle 0 time: 19
RW cycle time: 1088
Cycle 1 time: 741
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1002
Cycle 1 time: 573
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 833
clock 5032084 ms | mcu 0 | user time 558 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 121427 | nb_rw_cycle_counter 40475 | nb_inter_pic_trame_counter 121426
Cycle 1 time: 564
Cycle 2 time: 241
Cycle 0 time: 22
RW cycle time: 827
Cycle 1 time: 679
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 938
Cycle 1 time: 733
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 998
Cycle 1 time: 870
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1122
Cycle 1 time: 689
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 956
Cycle 1 time: 951
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1219
Cycle 1 time: 793
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1058
Cycle 1 time: 1066
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1325
Cycle 1 time: 1014
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1280
Cycle 1 time: 778
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 588
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 845
Cycle 1 time: 904
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1167
Cycle 1 time: 911
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1177
Cycle 1 time: 1082
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1351
Cycle 1 time: 971
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1240
Cycle 1 time: 1092
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1357
Cycle 1 time: 1057
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1327
Cycle 1 time: 793
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1059
clock 5034144 ms | mcu 0 | user time 875 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 121481 | nb_rw_cycle_counter 40493 | nb_inter_pic_trame_counter 121480
Cycle 1 time: 882
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1139
Cycle 1 time: 1023
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1287
Cycle 1 time: 1078
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1341
Cycle 1 time: 692
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 957
Cycle 1 time: 982
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1250
Cycle 1 time: 955
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1217
Cycle 1 time: 1108
Cycle 2 time: 252
Cycle 0 time: 22
RW cycle time: 1382
Cycle 1 time: 753
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1019
Cycle 1 time: 689
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 955
Cycle 1 time: 907
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1166
Cycle 1 time: 847
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1103
Cycle 1 time: 770
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1023
Cycle 1 time: 768
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1033
Cycle 1 time: 815
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1078
Cycle 1 time: 1010
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1280
Cycle 1 time: 886
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1147
Cycle 1 time: 1076
Cycle 2 time: 255
Cycle 0 time: 20
RW cycle time: 1351
Cycle 1 time: 1058
clock 5036160 ms | mcu 0 | user time 248 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 121533 | nb_rw_cycle_counter 40510 | nb_inter_pic_trame_counter 121532
Cycle 2 time: 255
Cycle 0 time: 14
RW cycle time: 1327
Cycle 1 time: 986
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1250
Cycle 1 time: 924
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 678
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 941
Cycle 1 time: 976
Cycle 2 time: 251
Cycle 0 time: 23
RW cycle time: 1250
Cycle 1 time: 667
Cycle 2 time: 244
Cycle 0 time: 23
RW cycle time: 934
Cycle 1 time: 666
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 928
Cycle 1 time: 618
Cycle 2 time: 253
Cycle 0 time: 21
RW cycle time: 892
Cycle 1 time: 1005
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1267
Cycle 1 time: 750
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 1014
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1277
Cycle 1 time: 641
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 905
Cycle 1 time: 872
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1140
Cycle 1 time: 859
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 603
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 857
Cycle 1 time: 603
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 861
Cycle 1 time: 1035
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1286
Cycle 1 time: 955
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1208
Cycle 1 time: 872
Cycle 2 time: 224
Cycle 0 time: 15
RW cycle time: 1111
clock 5038178 ms | mcu 0 | user time 744 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 121589 | nb_rw_cycle_counter 40529 | nb_inter_pic_trame_counter 121588
Cycle 1 time: 750
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1001
Cycle 1 time: 934
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1194
Cycle 1 time: 617
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 869
Cycle 1 time: 800
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1051
Cycle 1 time: 867
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1116
Cycle 1 time: 794
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 1003
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1260
Cycle 1 time: 658
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 906
Cycle 1 time: 933
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 877
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1126
Cycle 1 time: 715
Cycle 2 time: 225
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 832
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1084
Cycle 1 time: 824
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1077
Cycle 1 time: 549
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 798
Cycle 1 time: 822
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1069
Cycle 1 time: 778
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1029
Cycle 1 time: 723
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 980
Cycle 1 time: 729
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 979
Cycle 1 time: 953
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1208
Cycle 1 time: 637
clock 5040186 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 121647 | nb_rw_cycle_counter 40548 | nb_inter_pic_trame_counter 121646
Cycle 2 time: 245
Cycle 0 time: 14
RW cycle time: 896
Cycle 1 time: 660
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 911
Cycle 1 time: 881
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1139
Cycle 1 time: 929
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1182
Cycle 1 time: 951
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1211
Cycle 1 time: 859
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 985
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1237
Cycle 1 time: 725
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 984
Cycle 1 time: 640
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 896
Cycle 1 time: 476
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 730
Cycle 1 time: 687
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 948
Cycle 1 time: 732
Cycle 2 time: 241
Cycle 0 time: 23
RW cycle time: 996
Cycle 1 time: 723
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 981
Cycle 1 time: 824
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1078
Cycle 1 time: 664
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 918
Cycle 1 time: 873
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 987
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1245
Cycle 1 time: 752
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1012
Cycle 1 time: 819
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1082
Cycle 1 time: 666
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 922
clock 5042257 ms | mcu 0 | user time 983 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 121706 | nb_rw_cycle_counter 40568 | nb_inter_pic_trame_counter 121705
Cycle 1 time: 989
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1236
Cycle 1 time: 487
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 741
Cycle 1 time: 1016
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1269
Cycle 1 time: 657
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 911
Cycle 1 time: 792
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 602
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 859
Cycle 1 time: 717
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 970
Cycle 1 time: 478
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 729
Cycle 1 time: 685
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 940
Cycle 1 time: 730
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 987
Cycle 1 time: 634
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 891
Cycle 1 time: 779
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1036
Cycle 1 time: 758
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1011
Cycle 1 time: 930
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1186
Cycle 1 time: 789
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1045
Cycle 1 time: 752
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1005
Cycle 1 time: 860
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 673
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 922
Cycle 1 time: 483
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 736
Cycle 1 time: 509
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 760
Cycle 1 time: 808
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1058
clock 5044267 ms | mcu 0 | user time 634 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 121769 | nb_rw_cycle_counter 40589 | nb_inter_pic_trame_counter 121768
Cycle 1 time: 640
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 892
Cycle 1 time: 793
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 1044
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1300
Cycle 1 time: 972
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1229
Cycle 1 time: 795
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 826
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1079
Cycle 1 time: 888
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1140
Cycle 1 time: 825
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 602
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 854
Cycle 1 time: 731
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 983
Cycle 1 time: 823
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1083
Cycle 1 time: 651
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 907
Cycle 1 time: 943
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1196
Cycle 1 time: 914
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1169
Cycle 1 time: 799
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 846
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1097
Cycle 1 time: 811
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 946
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1196
Cycle 1 time: 841
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1104
clock 5046343 ms | mcu 0 | user time 874 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 121826 | nb_rw_cycle_counter 40608 | nb_inter_pic_trame_counter 121825
Cycle 1 time: 881
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1129
Cycle 1 time: 868
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1128
Cycle 1 time: 960
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1217
Cycle 1 time: 745
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1003
Cycle 1 time: 855
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 642
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 894
Cycle 1 time: 847
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 869
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1116
Cycle 1 time: 824
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1081
Cycle 1 time: 795
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1053
Cycle 1 time: 962
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1221
Cycle 1 time: 992
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 754
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1008
Cycle 1 time: 792
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 979
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1229
Cycle 1 time: 760
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1015
Cycle 1 time: 844
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1099
Cycle 1 time: 782
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 874
Cycle 2 time: 235
clock 5048343 ms | mcu 0 | user time 14 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 121882 | nb_rw_cycle_counter 40627 | nb_inter_pic_trame_counter 121881
Cycle 0 time: 21
RW cycle time: 1130
Cycle 1 time: 777
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1032
Cycle 1 time: 844
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 804
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 637
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 890
Cycle 1 time: 837
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1091
Cycle 1 time: 956
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1212
Cycle 1 time: 1023
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1282
Cycle 1 time: 745
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1000
Cycle 1 time: 734
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 997
Cycle 1 time: 804
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1067
Cycle 1 time: 783
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1050
Cycle 1 time: 927
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 872
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 799
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 991
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1250
Cycle 1 time: 702
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 904
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1166
Cycle 1 time: 686
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 944
clock 5050385 ms | mcu 0 | user time 972 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 121937 | nb_rw_cycle_counter 40645 | nb_inter_pic_trame_counter 121936
Cycle 1 time: 978
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1232
Cycle 1 time: 1069
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1325
Cycle 1 time: 994
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1247
Cycle 1 time: 664
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 923
Cycle 1 time: 756
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1019
Cycle 1 time: 760
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1017
Cycle 1 time: 1031
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 1278
Cycle 1 time: 615
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 875
Cycle 1 time: 936
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1194
Cycle 1 time: 740
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1003
Cycle 1 time: 682
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 939
Cycle 1 time: 933
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1193
Cycle 1 time: 927
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1184
Cycle 1 time: 1042
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1297
Cycle 1 time: 1005
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1261
Cycle 1 time: 879
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1130
Cycle 1 time: 954
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1213
Cycle 1 time: 735
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 990
clock 5052399 ms | mcu 0 | user time 796 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 121991 | nb_rw_cycle_counter 40663 | nb_inter_pic_trame_counter 121990
Cycle 1 time: 802
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1058
Cycle 1 time: 986
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1245
Cycle 1 time: 824
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1077
Cycle 1 time: 960
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1211
Cycle 1 time: 751
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1007
Cycle 1 time: 943
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1197
Cycle 1 time: 855
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 726
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 982
Cycle 1 time: 765
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1016
Cycle 1 time: 965
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1219
Cycle 1 time: 877
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1130
Cycle 1 time: 776
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 901
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1166
Cycle 1 time: 641
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 895
Cycle 1 time: 702
Cycle 2 time: 231
Cycle 0 time: 19
RW cycle time: 952
Cycle 1 time: 829
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1084
Cycle 1 time: 701
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 953
Cycle 1 time: 657
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 920
Cycle 1 time: 781
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1045
clock 5054422 ms | mcu 0 | user time 721 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 122048 | nb_rw_cycle_counter 40682 | nb_inter_pic_trame_counter 122047
Cycle 1 time: 727
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 987
Cycle 1 time: 531
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 789
Cycle 1 time: 687
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 949
Cycle 1 time: 759
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1017
Cycle 1 time: 876
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1130
Cycle 1 time: 948
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1210
Cycle 1 time: 944
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1213
Cycle 1 time: 939
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1189
Cycle 1 time: 808
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1074
Cycle 1 time: 817
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1077
Cycle 1 time: 809
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1068
Cycle 1 time: 746
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1001
Cycle 1 time: 802
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1059
Cycle 1 time: 796
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1059
Cycle 1 time: 622
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 883
Cycle 1 time: 742
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1006
Cycle 1 time: 567
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 824
Cycle 1 time: 851
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 797
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 739
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 995
clock 5056505 ms | mcu 0 | user time 855 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 122108 | nb_rw_cycle_counter 40702 | nb_inter_pic_trame_counter 122107
Cycle 1 time: 861
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 728
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 979
Cycle 1 time: 812
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1070
Cycle 1 time: 845
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1103
Cycle 1 time: 778
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1039
Cycle 1 time: 711
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 968
Cycle 1 time: 928
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1184
Cycle 1 time: 882
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1139
Cycle 1 time: 706
Cycle 2 time: 232
Cycle 0 time: 20
RW cycle time: 958
Cycle 1 time: 912
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 1014
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1283
Cycle 1 time: 900
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1168
Cycle 1 time: 687
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 950
Cycle 1 time: 787
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1043
Cycle 1 time: 919
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1184
Cycle 1 time: 810
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1072
Cycle 1 time: 666
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 936
Cycle 1 time: 727
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 988
Cycle 1 time: 828
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1091
clock 5058536 ms | mcu 0 | user time 721 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 122165 | nb_rw_cycle_counter 40721 | nb_inter_pic_trame_counter 122164
Cycle 1 time: 728
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 990
Cycle 1 time: 701
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 952
Cycle 1 time: 783
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1041
Cycle 1 time: 663
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 928
Cycle 1 time: 766
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1030
Cycle 1 time: 581
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 843
Cycle 1 time: 784
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1043
Cycle 1 time: 584
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 846
Cycle 1 time: 936
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1191
Cycle 1 time: 718
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 985
Cycle 1 time: 719
Cycle 2 time: 254
Cycle 0 time: 20
RW cycle time: 993
Cycle 1 time: 563
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 824
Cycle 1 time: 743
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1002
Cycle 1 time: 694
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 955
Cycle 1 time: 798
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1055
Cycle 1 time: 823
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1076
Cycle 1 time: 488
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 739
Cycle 1 time: 868
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 967
Cycle 2 time: 238
Cycle 0 time: 21
RW cycle time: 1226
Cycle 1 time: 864
Cycle 2 time: 230
Cycle 0 time: 18
RW cycle time: 1112
Cycle 1 time: 644
clock 5060548 ms | mcu 0 | user time 246 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 122226 | nb_rw_cycle_counter 40741 | nb_inter_pic_trame_counter 122225
Cycle 2 time: 253
Cycle 0 time: 13
RW cycle time: 910
Cycle 1 time: 764
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1021
Cycle 1 time: 739
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 998
Cycle 1 time: 865
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 767
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1029
Cycle 1 time: 767
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1026
Cycle 1 time: 829
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1095
Cycle 1 time: 532
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 797
Cycle 1 time: 1018
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1276
Cycle 1 time: 712
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 974
Cycle 1 time: 760
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1021
Cycle 1 time: 743
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1000
Cycle 1 time: 855
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 750
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1006
Cycle 1 time: 750
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1012
Cycle 1 time: 893
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1157
Cycle 1 time: 945
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1200
Cycle 1 time: 701
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 963
Cycle 1 time: 689
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 946
Cycle 1 time: 801
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1058
clock 5062599 ms | mcu 0 | user time 681 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 122285 | nb_rw_cycle_counter 40761 | nb_inter_pic_trame_counter 122284
Cycle 1 time: 687
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 940
Cycle 1 time: 790
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1046
Cycle 1 time: 704
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 965
Cycle 1 time: 906
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1163
Cycle 1 time: 883
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1147
Cycle 1 time: 777
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1032
Cycle 1 time: 784
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 818
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1076
Cycle 1 time: 653
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 909
Cycle 1 time: 764
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1020
Cycle 1 time: 951
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1207
Cycle 1 time: 807
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1062
Cycle 1 time: 628
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 886
Cycle 1 time: 858
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 868
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 925
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1184
Cycle 1 time: 896
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1154
Cycle 1 time: 781
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1036
Cycle 1 time: 766
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1019
clock 5064636 ms | mcu 0 | user time 933 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 122342 | nb_rw_cycle_counter 40780 | nb_inter_pic_trame_counter 122341
Cycle 1 time: 939
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1189
Cycle 1 time: 994
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1249
Cycle 1 time: 867
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 852
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 632
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 895
Cycle 1 time: 681
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 942
Cycle 1 time: 792
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1048
Cycle 1 time: 635
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 891
Cycle 1 time: 966
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1228
Cycle 1 time: 846
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1100
Cycle 1 time: 872
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1125
Cycle 1 time: 681
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 943
Cycle 1 time: 797
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1054
Cycle 1 time: 891
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1148
Cycle 1 time: 920
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 877
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1139
Cycle 1 time: 922
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 706
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 950
Cycle 1 time: 821
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1078
clock 5066666 ms | mcu 0 | user time 671 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 122399 | nb_rw_cycle_counter 40799 | nb_inter_pic_trame_counter 122398
Cycle 1 time: 678
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 930
Cycle 1 time: 848
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 575
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 836
Cycle 1 time: 713
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 970
Cycle 1 time: 651
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 903
Cycle 1 time: 591
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 854
Cycle 1 time: 590
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 850
Cycle 1 time: 725
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 987
Cycle 1 time: 760
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1016
Cycle 1 time: 608
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 868
Cycle 1 time: 757
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1007
Cycle 1 time: 621
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 881
Cycle 1 time: 680
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 944
Cycle 1 time: 861
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1119
Cycle 1 time: 906
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1165
Cycle 1 time: 874
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 691
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 956
Cycle 1 time: 770
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1031
Cycle 1 time: 765
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1025
Cycle 1 time: 655
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 920
Cycle 1 time: 834
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1098
clock 5068750 ms | mcu 0 | user time 927 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 122462 | nb_rw_cycle_counter 40820 | nb_inter_pic_trame_counter 122461
Cycle 1 time: 933
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1196
Cycle 1 time: 792
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1047
Cycle 1 time: 842
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 1011
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1269
Cycle 1 time: 613
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 873
Cycle 1 time: 939
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1199
Cycle 1 time: 871
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1129
Cycle 1 time: 543
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 802
Cycle 1 time: 573
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 833
Cycle 1 time: 680
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 938
Cycle 1 time: 814
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1076
Cycle 1 time: 841
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1100
Cycle 1 time: 1035
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1295
Cycle 1 time: 665
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 922
Cycle 1 time: 798
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1058
Cycle 1 time: 805
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 922
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 931
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1190
Cycle 1 time: 614
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 878
clock 5070765 ms | mcu 0 | user time 922 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 122519 | nb_rw_cycle_counter 40839 | nb_inter_pic_trame_counter 122518
Cycle 1 time: 928
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1186
Cycle 1 time: 854
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 860
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1120
Cycle 1 time: 691
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 958
Cycle 1 time: 877
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1138
Cycle 1 time: 828
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1089
Cycle 1 time: 759
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1023
Cycle 1 time: 512
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 778
Cycle 1 time: 750
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1011
Cycle 1 time: 744
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1002
Cycle 1 time: 853
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1122
Cycle 1 time: 771
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1033
Cycle 1 time: 917
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1171
Cycle 1 time: 740
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1000
Cycle 1 time: 694
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 956
Cycle 1 time: 890
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1150
Cycle 1 time: 659
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 916
Cycle 1 time: 962
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1224
Cycle 1 time: 807
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 818
clock 5072785 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 122577 | nb_rw_cycle_counter 40858 | nb_inter_pic_trame_counter 122576
Cycle 2 time: 247
Cycle 0 time: 13
RW cycle time: 1078
Cycle 1 time: 906
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 861
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 687
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 951
Cycle 1 time: 900
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1160
Cycle 1 time: 939
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1195
Cycle 1 time: 712
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 958
Cycle 1 time: 714
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 976
Cycle 1 time: 656
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 916
Cycle 1 time: 757
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 746
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 805
Cycle 2 time: 259
Cycle 0 time: 17
RW cycle time: 1081
Cycle 1 time: 750
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1007
Cycle 1 time: 962
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1225
Cycle 1 time: 696
Cycle 2 time: 242
Cycle 0 time: 23
RW cycle time: 961
Cycle 1 time: 963
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1222
Cycle 1 time: 596
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 849
Cycle 1 time: 830
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1092
Cycle 1 time: 807
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 962
clock 5074802 ms | mcu 0 | user time 235 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 122634 | nb_rw_cycle_counter 40877 | nb_inter_pic_trame_counter 122633
Cycle 2 time: 242
Cycle 0 time: 13
RW cycle time: 1217
Cycle 1 time: 795
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 767
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1031
Cycle 1 time: 707
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 955
Cycle 1 time: 680
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 942
Cycle 1 time: 635
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 898
Cycle 1 time: 1012
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1267
Cycle 1 time: 872
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1130
Cycle 1 time: 723
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 984
Cycle 1 time: 841
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1104
Cycle 1 time: 814
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1067
Cycle 1 time: 758
Cycle 2 time: 268
Cycle 0 time: 16
RW cycle time: 1042
Cycle 1 time: 710
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 968
Cycle 1 time: 724
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 980
Cycle 1 time: 634
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 897
Cycle 1 time: 954
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1210
Cycle 1 time: 960
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1225
Cycle 1 time: 796
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 1058
Cycle 1 time: 615
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 879
Cycle 1 time: 641
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 906
clock 5076820 ms | mcu 0 | user time 562 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 122693 | nb_rw_cycle_counter 40897 | nb_inter_pic_trame_counter 122692
Cycle 1 time: 568
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 827
Cycle 1 time: 935
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1198
Cycle 1 time: 815
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1080
Cycle 1 time: 905
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1158
Cycle 1 time: 600
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 859
Cycle 1 time: 647
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 906
Cycle 1 time: 642
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 904
Cycle 1 time: 737
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 998
Cycle 1 time: 574
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 837
Cycle 1 time: 762
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1018
Cycle 1 time: 1005
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1256
Cycle 1 time: 811
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1072
Cycle 1 time: 1081
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1338
Cycle 1 time: 721
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 980
Cycle 1 time: 654
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 921
Cycle 1 time: 994
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1257
Cycle 1 time: 1062
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1328
Cycle 1 time: 941
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1196
Cycle 1 time: 938
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1196
clock 5078894 ms | mcu 0 | user time 966 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 122750 | nb_rw_cycle_counter 40916 | nb_inter_pic_trame_counter 122749
Cycle 1 time: 972
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1226
Cycle 1 time: 839
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1096
Cycle 1 time: 1002
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1255
Cycle 1 time: 941
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1203
Cycle 1 time: 953
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1216
Cycle 1 time: 917
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1182
Cycle 1 time: 953
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1215
Cycle 1 time: 946
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1208
Cycle 1 time: 963
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1222
Cycle 1 time: 933
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1198
Cycle 1 time: 1053
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1308
Cycle 1 time: 993
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1251
Cycle 1 time: 993
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1253
Cycle 1 time: 747
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1011
Cycle 1 time: 692
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 949
Cycle 1 time: 955
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1209
Cycle 1 time: 838
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1098
Cycle 1 time: 853
clock 5080916 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 122802 | nb_rw_cycle_counter 40933 | nb_inter_pic_trame_counter 122801
Cycle 2 time: 243
Cycle 0 time: 13
RW cycle time: 1109
Cycle 1 time: 1039
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1297
Cycle 1 time: 853
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 937
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1199
Cycle 1 time: 743
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 996
Cycle 1 time: 879
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1137
Cycle 1 time: 951
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1208
Cycle 1 time: 813
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1070
Cycle 1 time: 908
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1160
Cycle 1 time: 890
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1148
Cycle 1 time: 962
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1218
Cycle 1 time: 826
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1077
Cycle 1 time: 849
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1099
Cycle 1 time: 808
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 695
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 952
Cycle 1 time: 587
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 849
Cycle 1 time: 694
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 950
Cycle 1 time: 592
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 860
Cycle 1 time: 758
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1012
clock 5082924 ms | mcu 0 | user time 658 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 122858 | nb_rw_cycle_counter 40952 | nb_inter_pic_trame_counter 122857
Cycle 1 time: 664
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 920
Cycle 1 time: 854
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1111
Cycle 1 time: 853
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1112
Cycle 1 time: 818
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1077
Cycle 1 time: 798
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 908
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 956
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1218
Cycle 1 time: 754
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1007
Cycle 1 time: 803
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 806
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 900
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 1150
Cycle 1 time: 821
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1076
Cycle 1 time: 813
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1070
Cycle 1 time: 802
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 759
Cycle 2 time: 234
Cycle 0 time: 21
RW cycle time: 1014
Cycle 1 time: 690
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 945
Cycle 1 time: 645
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 906
Cycle 1 time: 809
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 734
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 992
clock 5084938 ms | mcu 0 | user time 740 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 122915 | nb_rw_cycle_counter 40971 | nb_inter_pic_trame_counter 122914
Cycle 1 time: 746
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1002
Cycle 1 time: 916
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 836
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1089
Cycle 1 time: 595
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 860
Cycle 1 time: 570
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 825
Cycle 1 time: 647
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 911
Cycle 1 time: 645
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 899
Cycle 1 time: 780
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 880
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1139
Cycle 1 time: 834
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1093
Cycle 1 time: 872
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1127
Cycle 1 time: 978
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1240
Cycle 1 time: 850
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 793
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 796
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1049
Cycle 1 time: 918
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 858
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 759
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1018
Cycle 1 time: 734
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1000
clock 5086939 ms | mcu 0 | user time 835 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 122972 | nb_rw_cycle_counter 40990 | nb_inter_pic_trame_counter 122971
Cycle 1 time: 841
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1095
Cycle 1 time: 645
Cycle 2 time: 237
Cycle 0 time: 22
RW cycle time: 904
Cycle 1 time: 578
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 835
Cycle 1 time: 645
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 914
Cycle 1 time: 690
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 955
Cycle 1 time: 675
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 937
Cycle 1 time: 687
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 951
Cycle 1 time: 624
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 878
Cycle 1 time: 905
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 874
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1125
Cycle 1 time: 788
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1042
Cycle 1 time: 723
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 979
Cycle 1 time: 713
Cycle 2 time: 229
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 703
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 960
Cycle 1 time: 737
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1000
Cycle 1 time: 692
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 950
Cycle 1 time: 625
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 884
Cycle 1 time: 855
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 747
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1010
Cycle 1 time: 663
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 919
Cycle 1 time: 764
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1018
clock 5088994 ms | mcu 0 | user time 794 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 123035 | nb_rw_cycle_counter 41011 | nb_inter_pic_trame_counter 123034
Cycle 1 time: 800
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1058
Cycle 1 time: 894
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1149
Cycle 1 time: 869
Cycle 2 time: 231
Cycle 0 time: 19
RW cycle time: 1119
Cycle 1 time: 853
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 763
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1018
Cycle 1 time: 678
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 938
Cycle 1 time: 655
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 910
Cycle 1 time: 903
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1171
Cycle 1 time: 932
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1185
Cycle 1 time: 724
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 978
Cycle 1 time: 641
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 899
Cycle 1 time: 795
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1050
Cycle 1 time: 871
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1126
Cycle 1 time: 692
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 953
Cycle 1 time: 1021
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1276
Cycle 1 time: 1019
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1279
Cycle 1 time: 684
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 940
Cycle 1 time: 915
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1170
Cycle 1 time: 871
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1127
clock 5091054 ms | mcu 0 | user time 944 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 123092 | nb_rw_cycle_counter 41030 | nb_inter_pic_trame_counter 123091
Cycle 1 time: 950
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1206
Cycle 1 time: 765
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1023
Cycle 1 time: 830
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1089
Cycle 1 time: 734
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 995
Cycle 1 time: 737
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1003
Cycle 1 time: 896
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1159
Cycle 1 time: 800
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 854
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 1033
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1286
Cycle 1 time: 880
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1143
Cycle 1 time: 706
Cycle 2 time: 230
Cycle 0 time: 18
RW cycle time: 954
Cycle 1 time: 912
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 978
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1231
Cycle 1 time: 803
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 731
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 990
Cycle 1 time: 685
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 941
Cycle 1 time: 645
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 909
Cycle 1 time: 1022
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1279
Cycle 1 time: 805
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1065
clock 5093088 ms | mcu 0 | user time 620 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 123149 | nb_rw_cycle_counter 41049 | nb_inter_pic_trame_counter 123148
Cycle 1 time: 627
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 878
Cycle 1 time: 902
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1158
Cycle 1 time: 927
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 633
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 888
Cycle 1 time: 805
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1062
Cycle 1 time: 666
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 929
Cycle 1 time: 1016
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1276
Cycle 1 time: 637
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 891
Cycle 1 time: 624
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 881
Cycle 1 time: 839
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1100
Cycle 1 time: 713
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 961
Cycle 1 time: 957
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1213
Cycle 1 time: 841
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 874
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1125
Cycle 1 time: 854
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 744
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1000
Cycle 1 time: 1019
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1280
Cycle 1 time: 1027
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1271
Cycle 1 time: 951
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1218
clock 5095175 ms | mcu 0 | user time 967 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 123206 | nb_rw_cycle_counter 41068 | nb_inter_pic_trame_counter 123205
Cycle 1 time: 973
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1224
Cycle 1 time: 758
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1017
Cycle 1 time: 897
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1151
Cycle 1 time: 864
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 1039
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1299
Cycle 1 time: 818
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1077
Cycle 1 time: 822
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 819
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1076
Cycle 1 time: 818
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1078
Cycle 1 time: 846
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1104
Cycle 1 time: 802
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 847
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1103
Cycle 1 time: 831
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1098
Cycle 1 time: 905
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 717
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 972
Cycle 1 time: 933
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1193
Cycle 1 time: 1098
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1354
Cycle 1 time: 917
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1169
clock 5097176 ms | mcu 0 | user time 636 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 123260 | nb_rw_cycle_counter 41086 | nb_inter_pic_trame_counter 123259
Cycle 1 time: 643
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 889
Cycle 1 time: 695
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 952
Cycle 1 time: 905
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1168
Cycle 1 time: 844
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 763
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1023
Cycle 1 time: 857
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 881
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1136
Cycle 1 time: 898
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1158
Cycle 1 time: 706
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 701
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 959
Cycle 1 time: 998
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1264
Cycle 1 time: 1118
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1375
Cycle 1 time: 820
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1078
Cycle 1 time: 802
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1062
Cycle 1 time: 724
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 989
Cycle 1 time: 830
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1090
Cycle 1 time: 984
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1244
Cycle 1 time: 760
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1019
Cycle 1 time: 837
clock 5099177 ms | mcu 0 | user time 235 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 123315 | nb_rw_cycle_counter 41104 | nb_inter_pic_trame_counter 123314
Cycle 2 time: 242
Cycle 0 time: 13
RW cycle time: 1092
Cycle 1 time: 961
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1215
Cycle 1 time: 923
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1179
Cycle 1 time: 966
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 683
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 943
Cycle 1 time: 1033
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1294
Cycle 1 time: 602
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 862
Cycle 1 time: 867
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1125
Cycle 1 time: 1063
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1316
Cycle 1 time: 630
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 892
Cycle 1 time: 846
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1115
Cycle 1 time: 839
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1090
Cycle 1 time: 762
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1020
Cycle 1 time: 842
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1099
Cycle 1 time: 831
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1089
Cycle 1 time: 829
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1089
Cycle 1 time: 781
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 590
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 855
Cycle 1 time: 951
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1216
clock 5101221 ms | mcu 0 | user time 751 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 123371 | nb_rw_cycle_counter 41123 | nb_inter_pic_trame_counter 123370
Cycle 1 time: 757
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1017
Cycle 1 time: 791
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1052
Cycle 1 time: 860
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 710
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 972
Cycle 1 time: 1033
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1286
Cycle 1 time: 802
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1067
Cycle 1 time: 625
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 883
Cycle 1 time: 791
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1059
Cycle 1 time: 904
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1169
Cycle 1 time: 841
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1094
Cycle 1 time: 874
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1133
Cycle 1 time: 629
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 886
Cycle 1 time: 896
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1158
Cycle 1 time: 821
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1078
Cycle 1 time: 892
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1149
Cycle 1 time: 639
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 901
Cycle 1 time: 912
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 737
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 994
Cycle 1 time: 794
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1045
clock 5103265 ms | mcu 0 | user time 973 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 123428 | nb_rw_cycle_counter 41142 | nb_inter_pic_trame_counter 123427
Cycle 1 time: 979
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1243
Cycle 1 time: 887
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1147
Cycle 1 time: 860
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 582
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 839
Cycle 1 time: 685
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 951
Cycle 1 time: 948
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1210
Cycle 1 time: 749
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1015
Cycle 1 time: 970
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 1236
Cycle 1 time: 880
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1140
Cycle 1 time: 813
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 875
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1138
Cycle 1 time: 855
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1116
Cycle 1 time: 751
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1008
Cycle 1 time: 910
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 840
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1100
Cycle 1 time: 1085
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1348
Cycle 1 time: 712
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 814
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1079
Cycle 1 time: 949
clock 5105276 ms | mcu 0 | user time 249 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 123483 | nb_rw_cycle_counter 41160 | nb_inter_pic_trame_counter 123482
Cycle 2 time: 256
Cycle 0 time: 13
RW cycle time: 1218
Cycle 1 time: 987
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1249
Cycle 1 time: 965
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1229
Cycle 1 time: 727
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 984
Cycle 1 time: 1043
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1303
Cycle 1 time: 997
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1264
Cycle 1 time: 1021
Cycle 2 time: 233
Cycle 0 time: 21
RW cycle time: 1275
Cycle 1 time: 793
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1049
Cycle 1 time: 973
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1236
Cycle 1 time: 799
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1066
Cycle 1 time: 909
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 889
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1150
Cycle 1 time: 1007
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1266
Cycle 1 time: 738
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 992
Cycle 1 time: 752
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1013
Cycle 1 time: 793
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1055
Cycle 1 time: 852
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1114
Cycle 1 time: 813
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1074
clock 5107293 ms | mcu 0 | user time 665 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 123536 | nb_rw_cycle_counter 41178 | nb_inter_pic_trame_counter 123535
Cycle 1 time: 671
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 938
Cycle 1 time: 787
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 798
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 790
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1047
Cycle 1 time: 798
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1056
Cycle 1 time: 982
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1240
Cycle 1 time: 921
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1185
Cycle 1 time: 710
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 966
Cycle 1 time: 771
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1032
Cycle 1 time: 986
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1242
Cycle 1 time: 666
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 928
Cycle 1 time: 796
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 928
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1183
Cycle 1 time: 716
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 982
Cycle 1 time: 952
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1207
Cycle 1 time: 645
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 899
Cycle 1 time: 767
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1027
Cycle 1 time: 894
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1152
Cycle 1 time: 688
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 947
clock 5109333 ms | mcu 0 | user time 863 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 123593 | nb_rw_cycle_counter 41197 | nb_inter_pic_trame_counter 123592
Cycle 1 time: 869
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1122
Cycle 1 time: 728
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 986
Cycle 1 time: 718
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 978
Cycle 1 time: 780
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1041
Cycle 1 time: 676
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 941
Cycle 1 time: 756
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1013
Cycle 1 time: 659
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 921
Cycle 1 time: 819
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1078
Cycle 1 time: 873
Cycle 2 time: 226
Cycle 0 time: 15
RW cycle time: 1114
Cycle 1 time: 877
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 1122
Cycle 1 time: 673
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 934
Cycle 1 time: 698
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 956
Cycle 1 time: 586
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 844
Cycle 1 time: 768
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1025
Cycle 1 time: 663
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 934
Cycle 1 time: 659
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 911
Cycle 1 time: 816
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1072
Cycle 1 time: 773
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1026
Cycle 1 time: 761
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1020
Cycle 1 time: 693
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 955
Cycle 1 time: 563
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 821
clock 5111397 ms | mcu 0 | user time 693 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 123656 | nb_rw_cycle_counter 41218 | nb_inter_pic_trame_counter 123655
Cycle 1 time: 699
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 957
Cycle 1 time: 679
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 932
Cycle 1 time: 645
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 902
Cycle 1 time: 637
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 897
Cycle 1 time: 675
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 927
Cycle 1 time: 867
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 1021
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1281
Cycle 1 time: 757
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1021
Cycle 1 time: 889
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1150
Cycle 1 time: 551
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 802
Cycle 1 time: 663
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 923
Cycle 1 time: 746
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1011
Cycle 1 time: 948
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1207
Cycle 1 time: 1094
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1356
Cycle 1 time: 883
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1141
Cycle 1 time: 801
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1055
Cycle 1 time: 914
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1180
Cycle 1 time: 774
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1027
Cycle 1 time: 909
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1164
clock 5113414 ms | mcu 0 | user time 812 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 123713 | nb_rw_cycle_counter 41237 | nb_inter_pic_trame_counter 123712
Cycle 1 time: 818
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1079
Cycle 1 time: 748
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1006
Cycle 1 time: 909
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1171
Cycle 1 time: 606
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 867
Cycle 1 time: 701
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 956
Cycle 1 time: 922
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1182
Cycle 1 time: 918
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1174
Cycle 1 time: 737
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 991
Cycle 1 time: 688
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 951
Cycle 1 time: 648
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 905
Cycle 1 time: 898
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1155
Cycle 1 time: 794
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1052
Cycle 1 time: 813
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1074
Cycle 1 time: 917
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1177
Cycle 1 time: 570
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 833
Cycle 1 time: 853
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 790
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1053
Cycle 1 time: 789
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1047
Cycle 1 time: 759
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1017
Cycle 1 time: 559
Cycle 2 time: 233
Cycle 0 time: 19
RW cycle time: 811
clock 5115485 ms | mcu 0 | user time 913 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 123773 | nb_rw_cycle_counter 41257 | nb_inter_pic_trame_counter 123772
Cycle 1 time: 919
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1181
Cycle 1 time: 853
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1118
Cycle 1 time: 687
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 949
Cycle 1 time: 969
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1226
Cycle 1 time: 987
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1240
Cycle 1 time: 645
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 907
Cycle 1 time: 941
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1200
Cycle 1 time: 587
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 849
Cycle 1 time: 917
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1176
Cycle 1 time: 861
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1122
Cycle 1 time: 584
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 850
Cycle 1 time: 745
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1006
Cycle 1 time: 997
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1260
Cycle 1 time: 905
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1167
Cycle 1 time: 846
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1102
Cycle 1 time: 844
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 870
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 815
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1076
Cycle 1 time: 949
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1210
clock 5117545 ms | mcu 0 | user time 656 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 123830 | nb_rw_cycle_counter 41276 | nb_inter_pic_trame_counter 123829
Cycle 1 time: 662
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 917
Cycle 1 time: 611
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 870
Cycle 1 time: 782
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1040
Cycle 1 time: 659
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 919
Cycle 1 time: 875
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1134
Cycle 1 time: 1080
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1341
Cycle 1 time: 960
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1217
Cycle 1 time: 981
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1247
Cycle 1 time: 776
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1040
Cycle 1 time: 782
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1039
Cycle 1 time: 938
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1195
Cycle 1 time: 722
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 990
Cycle 1 time: 639
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 902
Cycle 1 time: 592
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 854
Cycle 1 time: 934
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1198
Cycle 1 time: 819
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1075
Cycle 1 time: 850
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 850
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 701
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 961
clock 5119575 ms | mcu 0 | user time 792 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 123887 | nb_rw_cycle_counter 41295 | nb_inter_pic_trame_counter 123886
Cycle 1 time: 798
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1057
Cycle 1 time: 956
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1214
Cycle 1 time: 919
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1181
Cycle 1 time: 667
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 927
Cycle 1 time: 875
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1133
Cycle 1 time: 614
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 876
Cycle 1 time: 755
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1019
Cycle 1 time: 845
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 607
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 865
Cycle 1 time: 761
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1018
Cycle 1 time: 792
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1054
Cycle 1 time: 795
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1049
Cycle 1 time: 983
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1242
Cycle 1 time: 702
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 948
Cycle 1 time: 693
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 956
Cycle 1 time: 772
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1030
Cycle 1 time: 866
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 610
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 871
Cycle 1 time: 767
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1030
Cycle 1 time: 938
clock 5121583 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 123945 | nb_rw_cycle_counter 41314 | nb_inter_pic_trame_counter 123944
Cycle 2 time: 251
Cycle 0 time: 13
RW cycle time: 1202
Cycle 1 time: 641
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 903
Cycle 1 time: 649
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 912
Cycle 1 time: 665
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 927
Cycle 1 time: 565
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 823
Cycle 1 time: 754
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1013
Cycle 1 time: 770
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1024
Cycle 1 time: 904
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1160
Cycle 1 time: 926
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1189
Cycle 1 time: 545
Cycle 2 time: 229
Cycle 0 time: 18
RW cycle time: 792
Cycle 1 time: 815
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1077
Cycle 1 time: 704
Cycle 2 time: 229
Cycle 0 time: 15
RW cycle time: 948
Cycle 1 time: 765
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1024
Cycle 1 time: 579
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 841
Cycle 1 time: 773
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 868
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 680
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 939
Cycle 1 time: 710
Cycle 2 time: 231
Cycle 0 time: 18
RW cycle time: 959
Cycle 1 time: 623
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 883
Cycle 1 time: 952
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1212
Cycle 1 time: 942
Cycle 2 time: 245
clock 5123583 ms | mcu 0 | user time 16 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 124006 | nb_rw_cycle_counter 41335 | nb_inter_pic_trame_counter 124005
Cycle 0 time: 23
RW cycle time: 1210
Cycle 1 time: 649
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 914
Cycle 1 time: 597
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 864
Cycle 1 time: 753
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1014
Cycle 1 time: 744
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 1014
Cycle 1 time: 852
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 881
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1137
Cycle 1 time: 851
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 631
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 893
Cycle 1 time: 737
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 991
Cycle 1 time: 646
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 907
Cycle 1 time: 748
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1007
Cycle 1 time: 601
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 861
Cycle 1 time: 749
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1011
Cycle 1 time: 659
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 921
Cycle 1 time: 715
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 975
Cycle 1 time: 1005
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1259
Cycle 1 time: 865
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 1116
Cycle 1 time: 747
Cycle 2 time: 236
Cycle 0 time: 25
RW cycle time: 1008
Cycle 1 time: 850
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1111
Cycle 1 time: 731
clock 5125604 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 124065 | nb_rw_cycle_counter 41354 | nb_inter_pic_trame_counter 124064
Cycle 2 time: 247
Cycle 0 time: 13
RW cycle time: 991
Cycle 1 time: 637
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 896
Cycle 1 time: 966
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1221
Cycle 1 time: 1041
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1297
Cycle 1 time: 612
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 872
Cycle 1 time: 617
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 880
Cycle 1 time: 926
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1184
Cycle 1 time: 815
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 741
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1002
Cycle 1 time: 784
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1050
Cycle 1 time: 770
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1028
Cycle 1 time: 709
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 966
Cycle 1 time: 709
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 953
Cycle 1 time: 908
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1168
Cycle 1 time: 990
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1250
Cycle 1 time: 921
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1187
Cycle 1 time: 613
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 877
Cycle 1 time: 680
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 938
Cycle 1 time: 638
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 901
Cycle 1 time: 707
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 958
clock 5127658 ms | mcu 0 | user time 829 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 124124 | nb_rw_cycle_counter 41374 | nb_inter_pic_trame_counter 124123
Cycle 1 time: 835
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1093
Cycle 1 time: 703
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 961
Cycle 1 time: 833
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1092
Cycle 1 time: 1029
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1283
Cycle 1 time: 622
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 887
Cycle 1 time: 843
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1102
Cycle 1 time: 680
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 941
Cycle 1 time: 520
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 776
Cycle 1 time: 1014
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1268
Cycle 1 time: 1040
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1304
Cycle 1 time: 873
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1128
Cycle 1 time: 750
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1008
Cycle 1 time: 894
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1152
Cycle 1 time: 694
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 949
Cycle 1 time: 753
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 762
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1019
Cycle 1 time: 970
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1229
Cycle 1 time: 674
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 930
Cycle 1 time: 925
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1182
clock 5129700 ms | mcu 0 | user time 939 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 124181 | nb_rw_cycle_counter 41393 | nb_inter_pic_trame_counter 124180
Cycle 1 time: 945
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1207
Cycle 1 time: 874
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1134
Cycle 1 time: 623
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 879
Cycle 1 time: 845
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1101
Cycle 1 time: 691
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 957
Cycle 1 time: 1066
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1327
Cycle 1 time: 688
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 946
Cycle 1 time: 847
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 712
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 962
Cycle 1 time: 861
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1122
Cycle 1 time: 821
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1081
Cycle 1 time: 985
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1240
Cycle 1 time: 787
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1044
Cycle 1 time: 771
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 941
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1197
Cycle 1 time: 696
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 952
Cycle 1 time: 867
Cycle 2 time: 228
Cycle 0 time: 15
RW cycle time: 1110
Cycle 1 time: 785
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1053
Cycle 1 time: 765
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1021
clock 5131713 ms | mcu 0 | user time 595 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 124238 | nb_rw_cycle_counter 41412 | nb_inter_pic_trame_counter 124237
Cycle 1 time: 601
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 859
Cycle 1 time: 854
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 1114
Cycle 1 time: 647
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 907
Cycle 1 time: 610
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 865
Cycle 1 time: 864
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1120
Cycle 1 time: 852
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 879
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1134
Cycle 1 time: 805
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1066
Cycle 1 time: 699
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 958
Cycle 1 time: 861
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 675
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 936
Cycle 1 time: 704
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 956
Cycle 1 time: 782
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1038
Cycle 1 time: 980
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1236
Cycle 1 time: 1014
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1270
Cycle 1 time: 1022
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1282
Cycle 1 time: 887
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1151
Cycle 1 time: 905
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1160
Cycle 1 time: 923
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1185
clock 5133797 ms | mcu 0 | user time 967 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 124295 | nb_rw_cycle_counter 41431 | nb_inter_pic_trame_counter 124294
Cycle 1 time: 973
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1234
Cycle 1 time: 1154
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1415
Cycle 1 time: 589
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 844
Cycle 1 time: 633
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 889
Cycle 1 time: 986
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1245
Cycle 1 time: 820
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1078
Cycle 1 time: 623
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 877
Cycle 1 time: 880
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1139
Cycle 1 time: 832
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1088
Cycle 1 time: 981
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1245
Cycle 1 time: 853
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1114
Cycle 1 time: 806
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 869
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1127
Cycle 1 time: 806
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1061
Cycle 1 time: 609
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 870
Cycle 1 time: 624
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 879
Cycle 1 time: 693
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 957
Cycle 1 time: 720
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 982
Cycle 1 time: 858
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 624
clock 5135809 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 124353 | nb_rw_cycle_counter 41450 | nb_inter_pic_trame_counter 124352
Cycle 2 time: 248
Cycle 0 time: 13
RW cycle time: 885
Cycle 1 time: 768
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1024
Cycle 1 time: 825
Cycle 2 time: 237
Cycle 0 time: 23
RW cycle time: 1085
Cycle 1 time: 639
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 896
Cycle 1 time: 798
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1054
Cycle 1 time: 837
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1103
Cycle 1 time: 726
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 985
Cycle 1 time: 434
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 689
Cycle 1 time: 901
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1162
Cycle 1 time: 696
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 950
Cycle 1 time: 685
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 945
Cycle 1 time: 738
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 991
Cycle 1 time: 911
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1171
Cycle 1 time: 921
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1177
Cycle 1 time: 725
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 977
Cycle 1 time: 757
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1017
Cycle 1 time: 686
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 942
Cycle 1 time: 1037
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1299
Cycle 1 time: 800
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1062
Cycle 1 time: 732
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 984
clock 5137848 ms | mcu 0 | user time 854 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 124412 | nb_rw_cycle_counter 41470 | nb_inter_pic_trame_counter 124411
Cycle 1 time: 861
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 706
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 960
Cycle 1 time: 985
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1237
Cycle 1 time: 803
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 801
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1068
Cycle 1 time: 720
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 977
Cycle 1 time: 760
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1017
Cycle 1 time: 856
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1118
Cycle 1 time: 736
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 631
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 887
Cycle 1 time: 732
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 987
Cycle 1 time: 702
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 958
Cycle 1 time: 849
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1109
Cycle 1 time: 690
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 949
Cycle 1 time: 807
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1062
Cycle 1 time: 900
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1159
Cycle 1 time: 808
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 668
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 932
Cycle 1 time: 744
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 999
Cycle 1 time: 923
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1180
clock 5139926 ms | mcu 0 | user time 805 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 124472 | nb_rw_cycle_counter 41490 | nb_inter_pic_trame_counter 124471
Cycle 1 time: 811
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 937
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1199
Cycle 1 time: 910
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 850
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1105
Cycle 1 time: 700
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 959
Cycle 1 time: 738
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 994
Cycle 1 time: 898
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1152
Cycle 1 time: 757
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1013
Cycle 1 time: 807
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1062
Cycle 1 time: 820
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1078
Cycle 1 time: 1012
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1271
Cycle 1 time: 759
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1017
Cycle 1 time: 694
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 951
Cycle 1 time: 964
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1220
Cycle 1 time: 926
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1187
Cycle 1 time: 850
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1111
Cycle 1 time: 784
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1035
Cycle 1 time: 760
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1019
Cycle 1 time: 748
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1012
clock 5141988 ms | mcu 0 | user time 819 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 124529 | nb_rw_cycle_counter 41509 | nb_inter_pic_trame_counter 124528
Cycle 1 time: 825
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1074
Cycle 1 time: 540
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 790
Cycle 1 time: 818
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 790
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1055
Cycle 1 time: 906
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1162
Cycle 1 time: 751
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1017
Cycle 1 time: 833
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1089
Cycle 1 time: 750
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1004
Cycle 1 time: 1017
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1275
Cycle 1 time: 873
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1130
Cycle 1 time: 951
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1210
Cycle 1 time: 628
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 887
Cycle 1 time: 896
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1155
Cycle 1 time: 1068
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1326
Cycle 1 time: 748
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1006
Cycle 1 time: 816
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1077
Cycle 1 time: 909
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1166
Cycle 1 time: 699
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 953
Cycle 1 time: 649
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 905
clock 5144012 ms | mcu 0 | user time 707 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 124586 | nb_rw_cycle_counter 41528 | nb_inter_pic_trame_counter 124585
Cycle 1 time: 714
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 960
Cycle 1 time: 987
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1241
Cycle 1 time: 766
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1027
Cycle 1 time: 975
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1230
Cycle 1 time: 929
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1193
Cycle 1 time: 779
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1042
Cycle 1 time: 1003
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1267
Cycle 1 time: 852
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1114
Cycle 1 time: 806
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 826
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1084
Cycle 1 time: 680
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 937
Cycle 1 time: 673
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 940
Cycle 1 time: 717
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 973
Cycle 1 time: 968
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1227
Cycle 1 time: 711
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 970
Cycle 1 time: 635
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 890
Cycle 1 time: 654
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 918
Cycle 1 time: 776
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1030
Cycle 1 time: 763
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1019
clock 5146018 ms | mcu 0 | user time 641 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 124643 | nb_rw_cycle_counter 41547 | nb_inter_pic_trame_counter 124642
Cycle 1 time: 647
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 902
Cycle 1 time: 863
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1118
Cycle 1 time: 606
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 871
Cycle 1 time: 660
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 914
Cycle 1 time: 746
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1009
Cycle 1 time: 836
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 618
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 868
Cycle 1 time: 821
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1084
Cycle 1 time: 748
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1012
Cycle 1 time: 868
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1123
Cycle 1 time: 841
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1096
Cycle 1 time: 691
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 955
Cycle 1 time: 893
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1144
Cycle 1 time: 807
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 892
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1154
Cycle 1 time: 847
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1106
Cycle 1 time: 868
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1133
Cycle 1 time: 663
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 928
Cycle 1 time: 781
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1033
Cycle 1 time: 859
clock 5148024 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 124701 | nb_rw_cycle_counter 41566 | nb_inter_pic_trame_counter 124700
Cycle 2 time: 251
Cycle 0 time: 13
RW cycle time: 1123
Cycle 1 time: 527
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 784
Cycle 1 time: 751
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1010
Cycle 1 time: 683
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 942
Cycle 1 time: 570
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 833
Cycle 1 time: 899
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1159
Cycle 1 time: 732
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 984
Cycle 1 time: 703
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 961
Cycle 1 time: 743
Cycle 2 time: 238
Cycle 0 time: 21
RW cycle time: 1002
Cycle 1 time: 674
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 934
Cycle 1 time: 803
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 812
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1072
Cycle 1 time: 622
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 879
Cycle 1 time: 801
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 795
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 807
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 782
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1038
Cycle 1 time: 700
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 960
Cycle 1 time: 746
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 999
Cycle 1 time: 679
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 934
Cycle 1 time: 801
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1066
clock 5150079 ms | mcu 0 | user time 747 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 124763 | nb_rw_cycle_counter 41587 | nb_inter_pic_trame_counter 124762
Cycle 1 time: 754
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1010
Cycle 1 time: 634
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 891
Cycle 1 time: 789
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1047
Cycle 1 time: 965
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1231
Cycle 1 time: 659
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 916
Cycle 1 time: 704
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 959
Cycle 1 time: 643
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 898
Cycle 1 time: 745
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1005
Cycle 1 time: 679
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 933
Cycle 1 time: 577
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 837
Cycle 1 time: 913
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1169
Cycle 1 time: 1024
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1281
Cycle 1 time: 802
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 918
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1180
Cycle 1 time: 906
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1170
Cycle 1 time: 800
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 819
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1076
Cycle 1 time: 654
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 913
Cycle 1 time: 650
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 906
Cycle 1 time: 975
clock 5152079 ms | mcu 0 | user time 245 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 124821 | nb_rw_cycle_counter 41606 | nb_inter_pic_trame_counter 124820
Cycle 2 time: 252
Cycle 0 time: 14
RW cycle time: 1241
Cycle 1 time: 680
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 935
Cycle 1 time: 868
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1126
Cycle 1 time: 1028
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1277
Cycle 1 time: 843
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1098
Cycle 1 time: 798
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 651
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 905
Cycle 1 time: 683
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 940
Cycle 1 time: 800
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 732
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 993
Cycle 1 time: 763
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1016
Cycle 1 time: 806
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1064
Cycle 1 time: 830
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1095
Cycle 1 time: 852
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 923
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1188
Cycle 1 time: 737
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 995
Cycle 1 time: 893
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1155
Cycle 1 time: 851
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 844
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1108
Cycle 1 time: 697
clock 5154098 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 124878 | nb_rw_cycle_counter 41625 | nb_inter_pic_trame_counter 124877
Cycle 2 time: 249
Cycle 0 time: 13
RW cycle time: 959
Cycle 1 time: 853
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 845
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1099
Cycle 1 time: 964
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1224
Cycle 1 time: 861
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 925
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 587
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 845
Cycle 1 time: 819
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1080
Cycle 1 time: 878
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1137
Cycle 1 time: 713
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 969
Cycle 1 time: 637
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 895
Cycle 1 time: 959
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1219
Cycle 1 time: 1013
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1265
Cycle 1 time: 810
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1070
Cycle 1 time: 970
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1229
Cycle 1 time: 625
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 884
Cycle 1 time: 769
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1024
Cycle 1 time: 601
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 859
Cycle 1 time: 758
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1016
Cycle 1 time: 639
clock 5156111 ms | mcu 0 | user time 246 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 124935 | nb_rw_cycle_counter 41644 | nb_inter_pic_trame_counter 124934
Cycle 2 time: 253
Cycle 0 time: 13
RW cycle time: 905
Cycle 1 time: 903
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1164
Cycle 1 time: 953
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1214
Cycle 1 time: 1005
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1261
Cycle 1 time: 918
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 1034
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1297
Cycle 1 time: 893
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1153
Cycle 1 time: 920
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 655
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 914
Cycle 1 time: 703
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 959
Cycle 1 time: 520
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 775
Cycle 1 time: 1100
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1357
Cycle 1 time: 810
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 1033
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1281
Cycle 1 time: 793
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 830
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1092
Cycle 1 time: 561
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 815
Cycle 1 time: 1081
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1343
clock 5158118 ms | mcu 0 | user time 960 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 124988 | nb_rw_cycle_counter 41662 | nb_inter_pic_trame_counter 124987
Cycle 1 time: 966
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1234
Cycle 1 time: 864
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1122
Cycle 1 time: 751
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1011
Cycle 1 time: 817
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1073
Cycle 1 time: 954
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1211
Cycle 1 time: 806
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1065
Cycle 1 time: 848
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1101
Cycle 1 time: 898
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1155
Cycle 1 time: 660
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 922
Cycle 1 time: 684
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 943
Cycle 1 time: 682
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 940
Cycle 1 time: 1037
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1296
Cycle 1 time: 682
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 937
Cycle 1 time: 956
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1218
Cycle 1 time: 683
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 943
Cycle 1 time: 994
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 1031
Cycle 2 time: 228
Cycle 0 time: 18
RW cycle time: 1277
Cycle 1 time: 698
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 661
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 917
clock 5160152 ms | mcu 0 | user time 738 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 125045 | nb_rw_cycle_counter 41681 | nb_inter_pic_trame_counter 125044
Cycle 1 time: 745
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 999
Cycle 1 time: 779
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1032
Cycle 1 time: 714
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 965
Cycle 1 time: 615
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 873
Cycle 1 time: 957
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1218
Cycle 1 time: 797
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 799
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 1081
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1338
Cycle 1 time: 726
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 991
Cycle 1 time: 876
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1138
Cycle 1 time: 780
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1037
Cycle 1 time: 699
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 957
Cycle 1 time: 948
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1213
Cycle 1 time: 575
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 829
Cycle 1 time: 924
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1184
Cycle 1 time: 812
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1072
Cycle 1 time: 716
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 978
Cycle 1 time: 752
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1017
Cycle 1 time: 744
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1001
clock 5162167 ms | mcu 0 | user time 930 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 125102 | nb_rw_cycle_counter 41700 | nb_inter_pic_trame_counter 125101
Cycle 1 time: 937
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1190
Cycle 1 time: 795
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1056
Cycle 1 time: 809
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1069
Cycle 1 time: 896
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1154
Cycle 1 time: 639
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 898
Cycle 1 time: 608
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 878
Cycle 1 time: 918
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1173
Cycle 1 time: 627
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 887
Cycle 1 time: 861
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1118
Cycle 1 time: 885
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1141
Cycle 1 time: 748
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1003
Cycle 1 time: 542
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 798
Cycle 1 time: 669
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 930
Cycle 1 time: 759
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1019
Cycle 1 time: 787
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1044
Cycle 1 time: 624
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 887
Cycle 1 time: 843
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1100
Cycle 1 time: 1044
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1304
Cycle 1 time: 723
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 978
Cycle 1 time: 709
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 964
clock 5164200 ms | mcu 0 | user time 669 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 125162 | nb_rw_cycle_counter 41720 | nb_inter_pic_trame_counter 125161
Cycle 1 time: 675
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 935
Cycle 1 time: 647
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 905
Cycle 1 time: 737
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1003
Cycle 1 time: 721
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 979
Cycle 1 time: 748
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1008
Cycle 1 time: 582
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 852
Cycle 1 time: 658
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 913
Cycle 1 time: 926
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1187
Cycle 1 time: 778
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1034
Cycle 1 time: 885
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1149
Cycle 1 time: 835
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1093
Cycle 1 time: 743
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1003
Cycle 1 time: 860
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 984
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1237
Cycle 1 time: 876
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1132
Cycle 1 time: 914
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1179
Cycle 1 time: 674
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 937
Cycle 1 time: 919
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1182
Cycle 1 time: 960
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1220
clock 5166207 ms | mcu 0 | user time 678 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 125219 | nb_rw_cycle_counter 41739 | nb_inter_pic_trame_counter 125218
Cycle 1 time: 684
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 944
Cycle 1 time: 723
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 980
Cycle 1 time: 918
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1181
Cycle 1 time: 705
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 953
Cycle 1 time: 1020
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1281
Cycle 1 time: 722
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 983
Cycle 1 time: 677
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 938
Cycle 1 time: 636
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 896
Cycle 1 time: 533
Cycle 2 time: 237
Cycle 0 time: 23
RW cycle time: 793
Cycle 1 time: 733
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 992
Cycle 1 time: 667
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 919
Cycle 1 time: 752
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1013
Cycle 1 time: 737
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1007
Cycle 1 time: 931
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1188
Cycle 1 time: 782
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1043
Cycle 1 time: 805
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1067
Cycle 1 time: 840
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1095
Cycle 1 time: 532
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 792
Cycle 1 time: 666
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 926
Cycle 1 time: 660
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 922
Cycle 1 time: 663
clock 5168220 ms | mcu 0 | user time 235 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 125280 | nb_rw_cycle_counter 41759 | nb_inter_pic_trame_counter 125279
Cycle 2 time: 241
Cycle 0 time: 14
RW cycle time: 918
Cycle 1 time: 736
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 999
Cycle 1 time: 678
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 939
Cycle 1 time: 629
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 891
Cycle 1 time: 669
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 927
Cycle 1 time: 692
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 949
Cycle 1 time: 592
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 848
Cycle 1 time: 789
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1047
Cycle 1 time: 905
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1157
Cycle 1 time: 861
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1123
Cycle 1 time: 626
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 888
Cycle 1 time: 849
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 627
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 891
Cycle 1 time: 856
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1117
Cycle 1 time: 724
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 979
Cycle 1 time: 580
Cycle 2 time: 302
Cycle 0 time: 17
RW cycle time: 899
Cycle 1 time: 630
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 896
Cycle 1 time: 910
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1176
Cycle 1 time: 838
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1093
Cycle 1 time: 622
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 883
Cycle 1 time: 580
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 834
clock 5170253 ms | mcu 0 | user time 664 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 125342 | nb_rw_cycle_counter 41780 | nb_inter_pic_trame_counter 125341
Cycle 1 time: 670
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 928
Cycle 1 time: 694
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 954
Cycle 1 time: 591
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 850
Cycle 1 time: 693
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 952
Cycle 1 time: 698
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 956
Cycle 1 time: 765
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1024
Cycle 1 time: 939
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1204
Cycle 1 time: 928
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1182
Cycle 1 time: 613
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 874
Cycle 1 time: 819
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1080
Cycle 1 time: 850
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1109
Cycle 1 time: 812
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1069
Cycle 1 time: 731
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 984
Cycle 1 time: 625
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 877
Cycle 1 time: 816
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1070
Cycle 1 time: 765
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1021
Cycle 1 time: 728
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 987
Cycle 1 time: 922
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 939
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1201
Cycle 1 time: 869
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1128
clock 5172328 ms | mcu 0 | user time 794 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 125402 | nb_rw_cycle_counter 41800 | nb_inter_pic_trame_counter 125401
Cycle 1 time: 800
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1055
Cycle 1 time: 859
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1123
Cycle 1 time: 599
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 857
Cycle 1 time: 762
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1023
Cycle 1 time: 791
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1058
Cycle 1 time: 821
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1082
Cycle 1 time: 774
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1035
Cycle 1 time: 804
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1067
Cycle 1 time: 875
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1133
Cycle 1 time: 852
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1115
Cycle 1 time: 744
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 572
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 830
Cycle 1 time: 802
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 783
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1040
Cycle 1 time: 704
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 955
Cycle 1 time: 799
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 690
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 953
Cycle 1 time: 904
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1171
Cycle 1 time: 672
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 931
Cycle 1 time: 572
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 832
clock 5174361 ms | mcu 0 | user time 746 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 125462 | nb_rw_cycle_counter 41820 | nb_inter_pic_trame_counter 125461
Cycle 1 time: 753
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1011
Cycle 1 time: 897
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1158
Cycle 1 time: 918
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 952
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1215
Cycle 1 time: 747
Cycle 2 time: 241
Cycle 0 time: 22
RW cycle time: 1010
Cycle 1 time: 762
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1024
Cycle 1 time: 607
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 865
Cycle 1 time: 622
Cycle 2 time: 247
Cycle 0 time: 22
RW cycle time: 891
Cycle 1 time: 675
Cycle 2 time: 237
Cycle 0 time: 21
RW cycle time: 933
Cycle 1 time: 735
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1001
Cycle 1 time: 798
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1054
Cycle 1 time: 912
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1174
Cycle 1 time: 676
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 937
Cycle 1 time: 797
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 1061
Cycle 1 time: 731
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 989
Cycle 1 time: 783
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1041
Cycle 1 time: 802
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1061
Cycle 1 time: 716
Cycle 2 time: 236
Cycle 0 time: 20
RW cycle time: 972
Cycle 1 time: 753
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1004
Cycle 1 time: 877
Cycle 2 time: 255
Cycle 0 time: 18
RW cycle time: 1150
clock 5176436 ms | mcu 0 | user time 771 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 125522 | nb_rw_cycle_counter 41840 | nb_inter_pic_trame_counter 125521
Cycle 1 time: 777
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 979
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1240
Cycle 1 time: 799
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 856
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1121
Cycle 1 time: 565
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 826
Cycle 1 time: 605
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 859
Cycle 1 time: 726
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 991
Cycle 1 time: 658
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 917
Cycle 1 time: 861
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1118
Cycle 1 time: 648
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 906
Cycle 1 time: 889
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1150
Cycle 1 time: 852
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 745
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 999
Cycle 1 time: 857
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1113
Cycle 1 time: 630
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 889
Cycle 1 time: 682
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 936
Cycle 1 time: 813
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1070
Cycle 1 time: 622
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 879
Cycle 1 time: 803
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1068
Cycle 1 time: 843
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1096
clock 5178460 ms | mcu 0 | user time 636 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 125582 | nb_rw_cycle_counter 41860 | nb_inter_pic_trame_counter 125581
Cycle 1 time: 643
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 902
Cycle 1 time: 736
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1000
Cycle 1 time: 595
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 862
Cycle 1 time: 995
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1255
Cycle 1 time: 729
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 990
Cycle 1 time: 626
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 889
Cycle 1 time: 907
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1168
Cycle 1 time: 799
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1060
Cycle 1 time: 719
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 979
Cycle 1 time: 895
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1160
Cycle 1 time: 728
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 991
Cycle 1 time: 838
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1092
Cycle 1 time: 849
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 635
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 899
Cycle 1 time: 922
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1181
Cycle 1 time: 662
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 913
Cycle 1 time: 582
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 843
Cycle 1 time: 911
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 725
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 984
Cycle 1 time: 687
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 950
clock 5180512 ms | mcu 0 | user time 747 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 125642 | nb_rw_cycle_counter 41880 | nb_inter_pic_trame_counter 125641
Cycle 1 time: 753
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1004
Cycle 1 time: 842
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1098
Cycle 1 time: 777
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1037
Cycle 1 time: 760
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1017
Cycle 1 time: 955
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1212
Cycle 1 time: 665
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 923
Cycle 1 time: 706
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 968
Cycle 1 time: 608
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 865
Cycle 1 time: 705
Cycle 2 time: 251
Cycle 0 time: 15
RW cycle time: 971
Cycle 1 time: 946
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1196
Cycle 1 time: 652
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 914
Cycle 1 time: 892
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1154
Cycle 1 time: 881
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1141
Cycle 1 time: 733
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 993
Cycle 1 time: 737
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 992
Cycle 1 time: 860
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1120
Cycle 1 time: 687
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 951
Cycle 1 time: 953
Cycle 2 time: 247
Cycle 0 time: 23
RW cycle time: 1223
Cycle 1 time: 748
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1005
Cycle 1 time: 835
clock 5182523 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 125700 | nb_rw_cycle_counter 41899 | nb_inter_pic_trame_counter 125699
Cycle 2 time: 249
Cycle 0 time: 14
RW cycle time: 1098
Cycle 1 time: 793
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1051
Cycle 1 time: 740
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 995
Cycle 1 time: 744
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1008
Cycle 1 time: 782
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1045
Cycle 1 time: 880
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1144
Cycle 1 time: 965
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1222
Cycle 1 time: 763
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1024
Cycle 1 time: 703
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 654
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 913
Cycle 1 time: 656
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 921
Cycle 1 time: 930
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1185
Cycle 1 time: 834
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 725
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 982
Cycle 1 time: 983
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1238
Cycle 1 time: 852
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 790
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1050
Cycle 1 time: 686
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 947
Cycle 1 time: 996
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1259
Cycle 1 time: 645
clock 5184529 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 125757 | nb_rw_cycle_counter 41918 | nb_inter_pic_trame_counter 125756
Cycle 2 time: 251
Cycle 0 time: 13
RW cycle time: 909
Cycle 1 time: 675
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 937
Cycle 1 time: 842
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1102
Cycle 1 time: 598
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 858
Cycle 1 time: 630
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 889
Cycle 1 time: 622
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 889
Cycle 1 time: 677
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 939
Cycle 1 time: 628
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 885
Cycle 1 time: 651
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 912
Cycle 1 time: 650
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 911
Cycle 1 time: 765
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1025
Cycle 1 time: 765
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1021
Cycle 1 time: 660
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 917
Cycle 1 time: 711
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 972
Cycle 1 time: 699
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 953
Cycle 1 time: 645
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 900
Cycle 1 time: 1003
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1266
Cycle 1 time: 923
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1183
Cycle 1 time: 682
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 939
Cycle 1 time: 745
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 997
Cycle 1 time: 840
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1098
clock 5186566 ms | mcu 0 | user time 755 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 125819 | nb_rw_cycle_counter 41939 | nb_inter_pic_trame_counter 125818
Cycle 1 time: 762
Cycle 2 time: 231
Cycle 0 time: 20
RW cycle time: 1013
Cycle 1 time: 550
Cycle 2 time: 257
Cycle 0 time: 20
RW cycle time: 827
Cycle 1 time: 808
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1071
Cycle 1 time: 597
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 857
Cycle 1 time: 599
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 860
Cycle 1 time: 658
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 917
Cycle 1 time: 650
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 908
Cycle 1 time: 745
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1010
Cycle 1 time: 741
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 998
Cycle 1 time: 712
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 969
Cycle 1 time: 728
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 989
Cycle 1 time: 965
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1226
Cycle 1 time: 848
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 655
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 916
Cycle 1 time: 798
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1060
Cycle 1 time: 774
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1030
Cycle 1 time: 763
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1016
Cycle 1 time: 695
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 950
Cycle 1 time: 631
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 886
Cycle 1 time: 825
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1090
Cycle 1 time: 992
clock 5188584 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 125880 | nb_rw_cycle_counter 41959 | nb_inter_pic_trame_counter 125879
Cycle 2 time: 246
Cycle 0 time: 13
RW cycle time: 1251
Cycle 1 time: 861
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1121
Cycle 1 time: 827
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1087
Cycle 1 time: 809
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1072
Cycle 1 time: 904
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1163
Cycle 1 time: 682
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 941
Cycle 1 time: 820
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1075
Cycle 1 time: 794
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1053
Cycle 1 time: 798
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1055
Cycle 1 time: 665
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 920
Cycle 1 time: 710
Cycle 2 time: 230
Cycle 0 time: 17
RW cycle time: 957
Cycle 1 time: 853
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1112
Cycle 1 time: 695
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 958
Cycle 1 time: 994
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1249
Cycle 1 time: 828
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1093
Cycle 1 time: 718
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 976
Cycle 1 time: 901
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1160
Cycle 1 time: 855
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 745
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 1000
Cycle 1 time: 628
clock 5190584 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 125937 | nb_rw_cycle_counter 41978 | nb_inter_pic_trame_counter 125936
Cycle 2 time: 251
Cycle 0 time: 13
RW cycle time: 892
Cycle 1 time: 801
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1063
Cycle 1 time: 681
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 940
Cycle 1 time: 649
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 908
Cycle 1 time: 670
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 932
Cycle 1 time: 954
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1217
Cycle 1 time: 943
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1197
Cycle 1 time: 754
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1013
Cycle 1 time: 865
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 695
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 955
Cycle 1 time: 923
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 912
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1171
Cycle 1 time: 806
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1065
Cycle 1 time: 1053
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1314
Cycle 1 time: 956
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1210
Cycle 1 time: 981
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1236
Cycle 1 time: 864
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 888
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1137
Cycle 1 time: 979
Cycle 2 time: 235
clock 5192585 ms | mcu 0 | user time 15 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 125992 | nb_rw_cycle_counter 41997 | nb_inter_pic_trame_counter 125991
Cycle 0 time: 22
RW cycle time: 1236
Cycle 1 time: 898
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1152
Cycle 1 time: 823
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1083
Cycle 1 time: 671
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 926
Cycle 1 time: 697
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 955
Cycle 1 time: 840
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1098
Cycle 1 time: 854
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 998
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1249
Cycle 1 time: 930
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1188
Cycle 1 time: 824
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1083
Cycle 1 time: 807
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1070
Cycle 1 time: 562
Cycle 2 time: 239
Cycle 0 time: 22
RW cycle time: 823
Cycle 1 time: 936
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1203
Cycle 1 time: 656
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 921
Cycle 1 time: 534
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 795
Cycle 1 time: 704
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 960
Cycle 1 time: 601
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 858
Cycle 1 time: 670
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 929
Cycle 1 time: 899
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1157
Cycle 1 time: 695
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 954
clock 5194609 ms | mcu 0 | user time 718 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 126050 | nb_rw_cycle_counter 42016 | nb_inter_pic_trame_counter 126049
Cycle 1 time: 725
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 975
Cycle 1 time: 718
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 983
Cycle 1 time: 841
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1095
Cycle 1 time: 827
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 716
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 976
Cycle 1 time: 607
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 864
Cycle 1 time: 811
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1069
Cycle 1 time: 680
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 937
Cycle 1 time: 584
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 841
Cycle 1 time: 797
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1057
Cycle 1 time: 731
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 989
Cycle 1 time: 472
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 727
Cycle 1 time: 697
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 950
Cycle 1 time: 958
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1217
Cycle 1 time: 803
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1063
Cycle 1 time: 796
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 666
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 928
Cycle 1 time: 750
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1006
Cycle 1 time: 700
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 957
Cycle 1 time: 743
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 732
clock 5196611 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 126111 | nb_rw_cycle_counter 42036 | nb_inter_pic_trame_counter 126110
Cycle 2 time: 248
Cycle 0 time: 13
RW cycle time: 993
Cycle 1 time: 576
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 830
Cycle 1 time: 862
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 688
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 953
Cycle 1 time: 784
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1050
Cycle 1 time: 729
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 990
Cycle 1 time: 836
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1096
Cycle 1 time: 750
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1007
Cycle 1 time: 849
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 976
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1232
Cycle 1 time: 1003
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1259
Cycle 1 time: 630
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 895
Cycle 1 time: 750
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1016
Cycle 1 time: 744
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1005
Cycle 1 time: 827
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1091
Cycle 1 time: 760
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1014
Cycle 1 time: 746
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 999
Cycle 1 time: 906
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1162
Cycle 1 time: 866
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 982
clock 5198629 ms | mcu 0 | user time 241 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 126168 | nb_rw_cycle_counter 42055 | nb_inter_pic_trame_counter 126167
Cycle 2 time: 248
Cycle 0 time: 13
RW cycle time: 1243
Cycle 1 time: 805
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1065
Cycle 1 time: 901
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1161
Cycle 1 time: 918
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1179
Cycle 1 time: 988
Cycle 2 time: 272
Cycle 0 time: 16
RW cycle time: 1276
Cycle 1 time: 709
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 965
Cycle 1 time: 856
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 858
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 852
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 894
Cycle 2 time: 241
Cycle 0 time: 26
RW cycle time: 1161
Cycle 1 time: 592
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 854
Cycle 1 time: 719
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 975
Cycle 1 time: 798
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 965
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1224
Cycle 1 time: 643
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 912
Cycle 1 time: 759
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1016
Cycle 1 time: 712
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 976
Cycle 1 time: 747
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1004
Cycle 1 time: 657
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 911
Cycle 1 time: 748
clock 5200637 ms | mcu 0 | user time 237 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 126225 | nb_rw_cycle_counter 42074 | nb_inter_pic_trame_counter 126224
Cycle 2 time: 244
Cycle 0 time: 13
RW cycle time: 1005
Cycle 1 time: 886
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1144
Cycle 1 time: 870
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 1118
Cycle 1 time: 783
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1037
Cycle 1 time: 746
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1004
Cycle 1 time: 790
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1050
Cycle 1 time: 959
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1214
Cycle 1 time: 853
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 693
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 949
Cycle 1 time: 738
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1001
Cycle 1 time: 966
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1225
Cycle 1 time: 956
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1210
Cycle 1 time: 899
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1153
Cycle 1 time: 875
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 836
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1090
Cycle 1 time: 844
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1105
Cycle 1 time: 728
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 986
Cycle 1 time: 634
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 892
Cycle 1 time: 961
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1221
clock 5202670 ms | mcu 0 | user time 681 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 126281 | nb_rw_cycle_counter 42093 | nb_inter_pic_trame_counter 126280
Cycle 1 time: 687
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 938
Cycle 1 time: 635
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 894
Cycle 1 time: 692
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 952
Cycle 1 time: 574
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 835
Cycle 1 time: 693
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 954
Cycle 1 time: 811
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 774
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1037
Cycle 1 time: 648
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 906
Cycle 1 time: 913
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1169
Cycle 1 time: 705
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 960
Cycle 1 time: 661
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 919
Cycle 1 time: 826
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 1092
Cycle 1 time: 715
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 971
Cycle 1 time: 933
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1191
Cycle 1 time: 739
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 994
Cycle 1 time: 753
Cycle 2 time: 271
Cycle 0 time: 23
RW cycle time: 1047
Cycle 1 time: 693
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 957
Cycle 1 time: 807
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1071
Cycle 1 time: 849
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 670
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 924
clock 5204687 ms | mcu 0 | user time 865 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 126341 | nb_rw_cycle_counter 42113 | nb_inter_pic_trame_counter 126340
Cycle 1 time: 872
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1138
Cycle 1 time: 744
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1003
Cycle 1 time: 664
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 926
Cycle 1 time: 868
Cycle 2 time: 229
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 858
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 739
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 994
Cycle 1 time: 904
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 941
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1199
Cycle 1 time: 771
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1029
Cycle 1 time: 905
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 909
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1167
Cycle 1 time: 966
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1218
Cycle 1 time: 636
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 889
Cycle 1 time: 987
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1239
Cycle 1 time: 563
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 820
Cycle 1 time: 867
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 960
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1221
Cycle 1 time: 820
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1082
Cycle 1 time: 605
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 862
clock 5206745 ms | mcu 0 | user time 995 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 126398 | nb_rw_cycle_counter 42132 | nb_inter_pic_trame_counter 126397
Cycle 1 time: 1001
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1260
Cycle 1 time: 696
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 950
Cycle 1 time: 765
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1018
Cycle 1 time: 1009
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1272
Cycle 1 time: 805
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1060
Cycle 1 time: 847
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1110
Cycle 1 time: 857
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 800
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 926
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 643
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 902
Cycle 1 time: 959
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1213
Cycle 1 time: 992
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1246
Cycle 1 time: 862
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 640
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 901
Cycle 1 time: 851
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 737
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 998
Cycle 1 time: 896
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1157
Cycle 1 time: 750
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1015
Cycle 1 time: 852
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1120
clock 5208792 ms | mcu 0 | user time 672 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 126455 | nb_rw_cycle_counter 42151 | nb_inter_pic_trame_counter 126454
Cycle 1 time: 678
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 933
Cycle 1 time: 859
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1112
Cycle 1 time: 844
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 757
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1018
Cycle 1 time: 728
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 991
Cycle 1 time: 790
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1054
Cycle 1 time: 673
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 932
Cycle 1 time: 757
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1020
Cycle 1 time: 1004
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1257
Cycle 1 time: 800
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1058
Cycle 1 time: 1018
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1278
Cycle 1 time: 851
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 841
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1105
Cycle 1 time: 850
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1105
Cycle 1 time: 653
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 908
Cycle 1 time: 870
Cycle 2 time: 228
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 806
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1063
Cycle 1 time: 974
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1233
Cycle 1 time: 703
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 961
clock 5210859 ms | mcu 0 | user time 985 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 126512 | nb_rw_cycle_counter 42170 | nb_inter_pic_trame_counter 126511
Cycle 1 time: 991
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1256
Cycle 1 time: 951
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1211
Cycle 1 time: 845
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1101
Cycle 1 time: 862
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 686
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 941
Cycle 1 time: 945
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1209
Cycle 1 time: 765
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1029
Cycle 1 time: 851
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 664
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 921
Cycle 1 time: 842
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1110
Cycle 1 time: 646
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 911
Cycle 1 time: 737
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 991
Cycle 1 time: 822
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1087
Cycle 1 time: 838
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1093
Cycle 1 time: 743
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 999
Cycle 1 time: 747
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1004
Cycle 1 time: 941
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1205
Cycle 1 time: 852
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 1113
Cycle 1 time: 999
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1254
clock 5212914 ms | mcu 0 | user time 870 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 126569 | nb_rw_cycle_counter 42189 | nb_inter_pic_trame_counter 126568
Cycle 1 time: 876
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1135
Cycle 1 time: 706
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 963
Cycle 1 time: 557
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 815
Cycle 1 time: 906
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 960
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1222
Cycle 1 time: 750
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1011
Cycle 1 time: 881
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1134
Cycle 1 time: 988
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1240
Cycle 1 time: 787
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1050
Cycle 1 time: 698
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 956
Cycle 1 time: 951
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1210
Cycle 1 time: 815
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1075
Cycle 1 time: 663
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 928
Cycle 1 time: 734
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 997
Cycle 1 time: 755
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1013
Cycle 1 time: 680
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 940
Cycle 1 time: 748
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1011
Cycle 1 time: 790
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 790
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1049
Cycle 1 time: 698
clock 5214916 ms | mcu 0 | user time 239 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 126627 | nb_rw_cycle_counter 42208 | nb_inter_pic_trame_counter 126626
Cycle 2 time: 246
Cycle 0 time: 13
RW cycle time: 957
Cycle 1 time: 892
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1145
Cycle 1 time: 946
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1200
Cycle 1 time: 816
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1068
Cycle 1 time: 762
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1028
Cycle 1 time: 812
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1072
Cycle 1 time: 628
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 887
Cycle 1 time: 1049
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1307
Cycle 1 time: 908
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1167
Cycle 1 time: 869
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1123
Cycle 1 time: 958
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1227
Cycle 1 time: 735
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 998
Cycle 1 time: 672
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 932
Cycle 1 time: 762
Cycle 2 time: 241
Cycle 0 time: 22
RW cycle time: 1025
Cycle 1 time: 764
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1019
Cycle 1 time: 799
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 1063
Cycle 1 time: 676
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 934
Cycle 1 time: 753
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1011
Cycle 1 time: 865
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1120
clock 5216948 ms | mcu 0 | user time 966 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 126683 | nb_rw_cycle_counter 42227 | nb_inter_pic_trame_counter 126682
Cycle 1 time: 972
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1227
Cycle 1 time: 884
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1140
Cycle 1 time: 767
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1023
Cycle 1 time: 1055
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1319
Cycle 1 time: 960
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1228
Cycle 1 time: 875
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1140
Cycle 1 time: 852
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 826
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1080
Cycle 1 time: 657
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 912
Cycle 1 time: 1005
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1268
Cycle 1 time: 730
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 992
Cycle 1 time: 945
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1204
Cycle 1 time: 801
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 932
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1189
Cycle 1 time: 723
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 980
Cycle 1 time: 524
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 777
Cycle 1 time: 813
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 747
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1011
Cycle 1 time: 717
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 981
clock 5218980 ms | mcu 0 | user time 585 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 126740 | nb_rw_cycle_counter 42246 | nb_inter_pic_trame_counter 126739
Cycle 1 time: 591
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 855
Cycle 1 time: 741
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1002
Cycle 1 time: 900
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1165
Cycle 1 time: 754
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1017
Cycle 1 time: 706
Cycle 2 time: 232
Cycle 0 time: 18
RW cycle time: 956
Cycle 1 time: 758
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1017
Cycle 1 time: 682
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 947
Cycle 1 time: 798
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1063
Cycle 1 time: 685
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 940
Cycle 1 time: 854
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 1049
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1314
Cycle 1 time: 831
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1094
Cycle 1 time: 942
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1198
Cycle 1 time: 726
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 986
Cycle 1 time: 746
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1000
Cycle 1 time: 809
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1067
Cycle 1 time: 861
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1122
Cycle 1 time: 747
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1006
Cycle 1 time: 574
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 834
Cycle 1 time: 613
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 867
clock 5221037 ms | mcu 0 | user time 590 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 126800 | nb_rw_cycle_counter 42266 | nb_inter_pic_trame_counter 126799
Cycle 1 time: 596
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 857
Cycle 1 time: 883
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1144
Cycle 1 time: 798
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1056
Cycle 1 time: 737
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1002
Cycle 1 time: 591
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 846
Cycle 1 time: 897
Cycle 2 time: 256
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 567
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 828
Cycle 1 time: 758
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1017
Cycle 1 time: 785
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 889
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1149
Cycle 1 time: 876
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1129
Cycle 1 time: 815
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1068
Cycle 1 time: 857
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 889
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1140
Cycle 1 time: 1018
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1269
Cycle 1 time: 652
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 911
Cycle 1 time: 713
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 968
Cycle 1 time: 601
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 867
Cycle 1 time: 620
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 884
Cycle 1 time: 797
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1054
clock 5223096 ms | mcu 0 | user time 666 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 126860 | nb_rw_cycle_counter 42286 | nb_inter_pic_trame_counter 126859
Cycle 1 time: 672
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 929
Cycle 1 time: 866
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1127
Cycle 1 time: 738
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1003
Cycle 1 time: 880
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1136
Cycle 1 time: 939
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1186
Cycle 1 time: 801
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1051
Cycle 1 time: 704
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 969
Cycle 1 time: 827
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1083
Cycle 1 time: 794
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 945
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1204
Cycle 1 time: 928
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1182
Cycle 1 time: 953
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1210
Cycle 1 time: 760
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1014
Cycle 1 time: 957
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1219
Cycle 1 time: 983
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1237
Cycle 1 time: 1065
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1319
Cycle 1 time: 685
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 937
Cycle 1 time: 936
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1196
clock 5225124 ms | mcu 0 | user time 888 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 126914 | nb_rw_cycle_counter 42304 | nb_inter_pic_trame_counter 126913
Cycle 1 time: 894
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1149
Cycle 1 time: 1021
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1282
Cycle 1 time: 920
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 915
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 879
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1137
Cycle 1 time: 762
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1025
Cycle 1 time: 746
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1001
Cycle 1 time: 681
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 940
Cycle 1 time: 813
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1072
Cycle 1 time: 663
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 933
Cycle 1 time: 770
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1024
Cycle 1 time: 698
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 956
Cycle 1 time: 763
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1024
Cycle 1 time: 817
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1073
Cycle 1 time: 877
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1138
Cycle 1 time: 691
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 952
Cycle 1 time: 923
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 840
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1102
Cycle 1 time: 949
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1211
clock 5227179 ms | mcu 0 | user time 902 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 126971 | nb_rw_cycle_counter 42323 | nb_inter_pic_trame_counter 126970
Cycle 1 time: 908
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1169
Cycle 1 time: 736
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1000
Cycle 1 time: 846
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1101
Cycle 1 time: 898
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1154
Cycle 1 time: 798
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 734
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 993
Cycle 1 time: 804
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1068
Cycle 1 time: 723
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 983
Cycle 1 time: 610
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 867
Cycle 1 time: 980
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 582
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 833
Cycle 1 time: 861
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1119
Cycle 1 time: 920
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1185
Cycle 1 time: 930
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1186
Cycle 1 time: 831
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1086
Cycle 1 time: 590
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 852
Cycle 1 time: 802
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1058
Cycle 1 time: 731
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 985
Cycle 1 time: 903
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1161
clock 5229184 ms | mcu 0 | user time 851 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 127028 | nb_rw_cycle_counter 42342 | nb_inter_pic_trame_counter 127027
Cycle 1 time: 858
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 587
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 838
Cycle 1 time: 789
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 816
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1070
Cycle 1 time: 901
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1159
Cycle 1 time: 931
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1188
Cycle 1 time: 837
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1087
Cycle 1 time: 931
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1199
Cycle 1 time: 883
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1139
Cycle 1 time: 866
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1122
Cycle 1 time: 738
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 739
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1004
Cycle 1 time: 910
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 1167
Cycle 1 time: 796
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1060
Cycle 1 time: 794
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 752
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1012
Cycle 1 time: 723
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 980
Cycle 1 time: 741
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 993
Cycle 1 time: 869
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1121
clock 5231232 ms | mcu 0 | user time 976 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 127085 | nb_rw_cycle_counter 42361 | nb_inter_pic_trame_counter 127084
Cycle 1 time: 982
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1238
Cycle 1 time: 900
Cycle 2 time: 248
Cycle 0 time: 23
RW cycle time: 1171
Cycle 1 time: 1006
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1259
Cycle 1 time: 868
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1127
Cycle 1 time: 880
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1144
Cycle 1 time: 930
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 720
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 983
Cycle 1 time: 884
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1136
Cycle 1 time: 899
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1162
Cycle 1 time: 773
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1026
Cycle 1 time: 800
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 696
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 953
Cycle 1 time: 645
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 903
Cycle 1 time: 842
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1101
Cycle 1 time: 581
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 836
Cycle 1 time: 658
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 917
Cycle 1 time: 749
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1003
Cycle 1 time: 765
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1018
Cycle 1 time: 841
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1102
clock 5233258 ms | mcu 0 | user time 921 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 127142 | nb_rw_cycle_counter 42380 | nb_inter_pic_trame_counter 127141
Cycle 1 time: 927
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1194
Cycle 1 time: 548
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 815
Cycle 1 time: 958
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1216
Cycle 1 time: 853
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 628
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 885
Cycle 1 time: 753
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1008
Cycle 1 time: 846
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1100
Cycle 1 time: 809
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 838
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1091
Cycle 1 time: 1026
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1278
Cycle 1 time: 646
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 915
Cycle 1 time: 965
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1227
Cycle 1 time: 630
Cycle 2 time: 266
Cycle 0 time: 16
RW cycle time: 912
Cycle 1 time: 749
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1010
Cycle 1 time: 821
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1076
Cycle 1 time: 813
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1071
Cycle 1 time: 650
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 910
Cycle 1 time: 656
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 916
Cycle 1 time: 748
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1003
Cycle 1 time: 847
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1106
clock 5235339 ms | mcu 0 | user time 818 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 127202 | nb_rw_cycle_counter 42400 | nb_inter_pic_trame_counter 127201
Cycle 1 time: 825
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1083
Cycle 1 time: 863
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 799
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 1066
Cycle 1 time: 902
Cycle 2 time: 240
Cycle 0 time: 21
RW cycle time: 1163
Cycle 1 time: 639
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 903
Cycle 1 time: 672
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 936
Cycle 1 time: 748
Cycle 2 time: 250
Cycle 0 time: 21
RW cycle time: 1019
Cycle 1 time: 624
Cycle 2 time: 252
Cycle 0 time: 19
RW cycle time: 895
Cycle 1 time: 676
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 940
Cycle 1 time: 647
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 903
Cycle 1 time: 732
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 993
Cycle 1 time: 705
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 963
Cycle 1 time: 647
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 904
Cycle 1 time: 756
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1018
Cycle 1 time: 642
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 903
Cycle 1 time: 740
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 997
Cycle 1 time: 687
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 947
Cycle 1 time: 817
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1078
Cycle 1 time: 847
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1111
Cycle 1 time: 886
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1140
clock 5237352 ms | mcu 0 | user time 878 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 127262 | nb_rw_cycle_counter 42420 | nb_inter_pic_trame_counter 127261
Cycle 1 time: 885
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1143
Cycle 1 time: 1022
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1280
Cycle 1 time: 1023
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1281
Cycle 1 time: 742
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1007
Cycle 1 time: 855
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1113
Cycle 1 time: 893
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1146
Cycle 1 time: 965
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1221
Cycle 1 time: 802
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1063
Cycle 1 time: 608
Cycle 2 time: 239
Cycle 0 time: 22
RW cycle time: 869
Cycle 1 time: 928
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1192
Cycle 1 time: 792
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1048
Cycle 1 time: 572
Cycle 2 time: 245
Cycle 0 time: 22
RW cycle time: 839
Cycle 1 time: 892
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1149
Cycle 1 time: 680
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 941
Cycle 1 time: 761
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 667
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 921
Cycle 1 time: 636
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 890
Cycle 1 time: 968
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1230
Cycle 1 time: 698
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 955
clock 5239363 ms | mcu 0 | user time 684 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 127319 | nb_rw_cycle_counter 42439 | nb_inter_pic_trame_counter 127318
Cycle 1 time: 690
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 950
Cycle 1 time: 622
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 878
Cycle 1 time: 742
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 999
Cycle 1 time: 806
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1063
Cycle 1 time: 854
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1109
Cycle 1 time: 687
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 946
Cycle 1 time: 970
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1226
Cycle 1 time: 736
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 990
Cycle 1 time: 750
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1003
Cycle 1 time: 638
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 898
Cycle 1 time: 739
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 995
Cycle 1 time: 778
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1028
Cycle 1 time: 595
Cycle 2 time: 251
Cycle 0 time: 20
RW cycle time: 866
Cycle 1 time: 689
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 952
Cycle 1 time: 838
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1094
Cycle 1 time: 631
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 895
Cycle 1 time: 641
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 900
Cycle 1 time: 839
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1093
Cycle 1 time: 742
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1000
Cycle 1 time: 917
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1172
clock 5241369 ms | mcu 0 | user time 684 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 127379 | nb_rw_cycle_counter 42459 | nb_inter_pic_trame_counter 127378
Cycle 1 time: 690
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 951
Cycle 1 time: 662
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 916
Cycle 1 time: 609
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 870
Cycle 1 time: 826
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1079
Cycle 1 time: 870
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1139
Cycle 1 time: 611
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 870
Cycle 1 time: 551
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 794
Cycle 1 time: 743
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 999
Cycle 1 time: 824
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1087
Cycle 1 time: 807
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1065
Cycle 1 time: 746
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1011
Cycle 1 time: 543
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 797
Cycle 1 time: 702
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 961
Cycle 1 time: 705
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 960
Cycle 1 time: 752
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1015
Cycle 1 time: 796
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1052
Cycle 1 time: 649
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 915
Cycle 1 time: 530
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 791
Cycle 1 time: 1004
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1266
Cycle 1 time: 952
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1210
clock 5243374 ms | mcu 0 | user time 985 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 127439 | nb_rw_cycle_counter 42479 | nb_inter_pic_trame_counter 127438
Cycle 1 time: 991
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1261
Cycle 1 time: 952
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1222
Cycle 1 time: 610
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 878
Cycle 1 time: 900
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 603
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 859
Cycle 1 time: 638
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 896
Cycle 1 time: 599
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 862
Cycle 1 time: 587
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 848
Cycle 1 time: 698
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 957
Cycle 1 time: 753
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1009
Cycle 1 time: 656
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 921
Cycle 1 time: 868
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1132
Cycle 1 time: 857
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 1028
Cycle 2 time: 235
Cycle 0 time: 19
RW cycle time: 1282
Cycle 1 time: 988
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1245
Cycle 1 time: 757
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1022
Cycle 1 time: 675
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 932
Cycle 1 time: 674
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 926
Cycle 1 time: 644
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 899
Cycle 1 time: 622
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 882
clock 5245380 ms | mcu 0 | user time 738 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 127499 | nb_rw_cycle_counter 42499 | nb_inter_pic_trame_counter 127498
Cycle 1 time: 744
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1001
Cycle 1 time: 680
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 939
Cycle 1 time: 893
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1150
Cycle 1 time: 967
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1221
Cycle 1 time: 553
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 806
Cycle 1 time: 825
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1077
Cycle 1 time: 623
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 887
Cycle 1 time: 596
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 859
Cycle 1 time: 850
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1106
Cycle 1 time: 740
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 997
Cycle 1 time: 637
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 894
Cycle 1 time: 840
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 523
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 787
Cycle 1 time: 698
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 953
Cycle 1 time: 902
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1161
Cycle 1 time: 868
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1137
Cycle 1 time: 824
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1081
Cycle 1 time: 637
Cycle 2 time: 255
Cycle 0 time: 20
RW cycle time: 912
Cycle 1 time: 728
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 985
Cycle 1 time: 861
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1118
clock 5247416 ms | mcu 0 | user time 932 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 127559 | nb_rw_cycle_counter 42519 | nb_inter_pic_trame_counter 127558
Cycle 1 time: 938
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1195
Cycle 1 time: 698
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 956
Cycle 1 time: 578
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 832
Cycle 1 time: 874
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1134
Cycle 1 time: 917
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1182
Cycle 1 time: 951
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1215
Cycle 1 time: 705
Cycle 2 time: 237
Cycle 0 time: 21
RW cycle time: 963
Cycle 1 time: 715
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 975
Cycle 1 time: 697
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 960
Cycle 1 time: 602
Cycle 2 time: 239
Cycle 0 time: 21
RW cycle time: 862
Cycle 1 time: 938
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1195
Cycle 1 time: 689
Cycle 2 time: 245
Cycle 0 time: 23
RW cycle time: 957
Cycle 1 time: 707
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 966
Cycle 1 time: 751
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 629
Cycle 2 time: 249
Cycle 0 time: 22
RW cycle time: 900
Cycle 1 time: 651
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 915
Cycle 1 time: 660
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 929
Cycle 1 time: 746
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1007
Cycle 1 time: 638
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 895
Cycle 1 time: 873
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1129
Cycle 1 time: 682
clock 5249432 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 127620 | nb_rw_cycle_counter 42539 | nb_inter_pic_trame_counter 127619
Cycle 2 time: 247
Cycle 0 time: 13
RW cycle time: 942
Cycle 1 time: 752
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1005
Cycle 1 time: 847
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 819
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1070
Cycle 1 time: 936
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1189
Cycle 1 time: 918
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1179
Cycle 1 time: 802
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 803
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1063
Cycle 1 time: 738
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 850
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 973
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1234
Cycle 1 time: 502
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 763
Cycle 1 time: 912
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1177
Cycle 1 time: 777
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1044
Cycle 1 time: 875
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1132
Cycle 1 time: 796
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1051
Cycle 1 time: 931
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1187
Cycle 1 time: 808
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 730
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 990
clock 5251462 ms | mcu 0 | user time 863 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 127676 | nb_rw_cycle_counter 42558 | nb_inter_pic_trame_counter 127675
Cycle 1 time: 869
Cycle 2 time: 228
Cycle 0 time: 19
RW cycle time: 1116
Cycle 1 time: 763
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1023
Cycle 1 time: 673
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 932
Cycle 1 time: 738
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 993
Cycle 1 time: 973
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1227
Cycle 1 time: 854
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1113
Cycle 1 time: 749
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1011
Cycle 1 time: 661
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 919
Cycle 1 time: 929
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1190
Cycle 1 time: 784
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1046
Cycle 1 time: 683
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 938
Cycle 1 time: 585
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 839
Cycle 1 time: 629
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 889
Cycle 1 time: 911
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 795
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 741
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1009
Cycle 1 time: 639
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 892
Cycle 1 time: 895
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1148
Cycle 1 time: 762
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1017
Cycle 1 time: 640
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 903
clock 5253488 ms | mcu 0 | user time 704 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 127736 | nb_rw_cycle_counter 42578 | nb_inter_pic_trame_counter 127735
Cycle 1 time: 710
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 955
Cycle 1 time: 552
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 799
Cycle 1 time: 832
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1087
Cycle 1 time: 933
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1193
Cycle 1 time: 637
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 898
Cycle 1 time: 831
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1088
Cycle 1 time: 844
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1098
Cycle 1 time: 847
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 680
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 944
Cycle 1 time: 775
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1034
Cycle 1 time: 810
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 957
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1219
Cycle 1 time: 780
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1042
Cycle 1 time: 765
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1028
Cycle 1 time: 707
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 955
Cycle 1 time: 818
Cycle 2 time: 236
Cycle 0 time: 21
RW cycle time: 1075
Cycle 1 time: 800
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1057
Cycle 1 time: 856
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 902
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1166
clock 5255491 ms | mcu 0 | user time 805 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 127793 | nb_rw_cycle_counter 42597 | nb_inter_pic_trame_counter 127792
Cycle 1 time: 812
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1068
Cycle 1 time: 956
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1215
Cycle 1 time: 760
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1016
Cycle 1 time: 718
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 977
Cycle 1 time: 988
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1247
Cycle 1 time: 946
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1210
Cycle 1 time: 853
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 735
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 996
Cycle 1 time: 851
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1109
Cycle 1 time: 790
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1049
Cycle 1 time: 863
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1128
Cycle 1 time: 550
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 808
Cycle 1 time: 804
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1064
Cycle 1 time: 711
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 975
Cycle 1 time: 729
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 987
Cycle 1 time: 897
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 853
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 780
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1043
Cycle 1 time: 986
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1246
clock 5257536 ms | mcu 0 | user time 734 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 127850 | nb_rw_cycle_counter 42616 | nb_inter_pic_trame_counter 127849
Cycle 1 time: 741
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 999
Cycle 1 time: 677
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 932
Cycle 1 time: 1023
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1282
Cycle 1 time: 895
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1150
Cycle 1 time: 643
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 899
Cycle 1 time: 582
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 845
Cycle 1 time: 784
Cycle 2 time: 256
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 896
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1156
Cycle 1 time: 843
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1105
Cycle 1 time: 689
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 948
Cycle 1 time: 743
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 997
Cycle 1 time: 905
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1159
Cycle 1 time: 1034
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1286
Cycle 1 time: 659
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 919
Cycle 1 time: 804
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1063
Cycle 1 time: 651
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 915
Cycle 1 time: 732
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 990
Cycle 1 time: 687
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 954
Cycle 1 time: 923
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 869
clock 5259556 ms | mcu 0 | user time 238 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 127908 | nb_rw_cycle_counter 42635 | nb_inter_pic_trame_counter 127907
Cycle 2 time: 244
Cycle 0 time: 14
RW cycle time: 1127
Cycle 1 time: 707
Cycle 2 time: 227
Cycle 0 time: 16
RW cycle time: 950
Cycle 1 time: 767
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1023
Cycle 1 time: 909
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1172
Cycle 1 time: 761
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1019
Cycle 1 time: 928
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1185
Cycle 1 time: 790
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 929
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1195
Cycle 1 time: 783
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1049
Cycle 1 time: 741
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 997
Cycle 1 time: 796
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1060
Cycle 1 time: 606
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 867
Cycle 1 time: 752
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1007
Cycle 1 time: 790
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1052
Cycle 1 time: 794
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 1050
Cycle 1 time: 933
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1198
Cycle 1 time: 664
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 923
Cycle 1 time: 683
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 942
Cycle 1 time: 752
Cycle 2 time: 256
Cycle 0 time: 20
RW cycle time: 1028
Cycle 1 time: 861
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1118
clock 5261604 ms | mcu 0 | user time 579 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 127967 | nb_rw_cycle_counter 42655 | nb_inter_pic_trame_counter 127966
Cycle 1 time: 585
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 840
Cycle 1 time: 760
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1018
Cycle 1 time: 1006
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1258
Cycle 1 time: 600
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 862
Cycle 1 time: 730
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 991
Cycle 1 time: 694
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 955
Cycle 1 time: 838
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1101
Cycle 1 time: 918
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1177
Cycle 1 time: 695
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 962
Cycle 1 time: 878
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1134
Cycle 1 time: 749
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1015
Cycle 1 time: 709
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 963
Cycle 1 time: 705
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 958
Cycle 1 time: 871
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1124
Cycle 1 time: 971
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1223
Cycle 1 time: 739
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 991
Cycle 1 time: 744
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 997
Cycle 1 time: 848
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1114
Cycle 1 time: 715
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 965
clock 5263610 ms | mcu 0 | user time 990 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 128024 | nb_rw_cycle_counter 42674 | nb_inter_pic_trame_counter 128023
Cycle 1 time: 996
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1256
Cycle 1 time: 856
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 780
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1037
Cycle 1 time: 829
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1093
Cycle 1 time: 709
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 974
Cycle 1 time: 153
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 409
Cycle 1 time: 162
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 423
Cycle 1 time: 697
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 953
Cycle 1 time: 817
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1078
Cycle 1 time: 780
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1033
Cycle 1 time: 895
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1154
Cycle 1 time: 659
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 918
Cycle 1 time: 640
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 895
Cycle 1 time: 698
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 964
Cycle 1 time: 662
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 928
Cycle 1 time: 449
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 706
Cycle 1 time: 856
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1110
Cycle 1 time: 752
Cycle 2 time: 251
Cycle 0 time: 15
RW cycle time: 1018
Cycle 1 time: 1070
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1332
Cycle 1 time: 930
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 1187
Cycle 1 time: 816
Cycle 2 time: 243
Cycle 0 time: 22
RW cycle time: 1081
Cycle 1 time: 149
clock 5265617 ms | mcu 0 | user time 249 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 128088 | nb_rw_cycle_counter 42695 | nb_inter_pic_trame_counter 128087
Cycle 2 time: 255
Cycle 0 time: 18
RW cycle time: 422
Cycle 1 time: 145
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 406
Cycle 1 time: 146
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 409
Cycle 1 time: 149
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 411
Cycle 1 time: 865
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1113
Cycle 1 time: 1008
Cycle 2 time: 263
Cycle 0 time: 17
RW cycle time: 1288
Cycle 1 time: 865
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1124
Cycle 1 time: 941
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1192
Cycle 1 time: 974
Cycle 2 time: 262
Cycle 0 time: 15
RW cycle time: 1251
Cycle 1 time: 897
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 877
Cycle 2 time: 256
Cycle 0 time: 16
RW cycle time: 1149
Cycle 1 time: 894
Cycle 2 time: 250
Cycle 0 time: 15
RW cycle time: 1159
Cycle 1 time: 906
Cycle 2 time: 256
Cycle 0 time: 15
RW cycle time: 1177
Cycle 1 time: 791
Cycle 2 time: 258
Cycle 0 time: 16
RW cycle time: 1065
Cycle 1 time: 896
Cycle 2 time: 268
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 811
Cycle 2 time: 263
Cycle 0 time: 15
RW cycle time: 1089
Cycle 1 time: 918
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1171
Cycle 1 time: 939
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1197
Cycle 1 time: 969
Cycle 2 time: 265
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 948
clock 5267620 ms | mcu 0 | user time 256 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 128145 | nb_rw_cycle_counter 42714 | nb_inter_pic_trame_counter 128144
Cycle 2 time: 263
Cycle 0 time: 13
RW cycle time: 1224
Cycle 1 time: 893
Cycle 2 time: 232
Cycle 0 time: 17
RW cycle time: 1142
Cycle 1 time: 990
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1248
Cycle 1 time: 879
Cycle 2 time: 234
Cycle 0 time: 15
RW cycle time: 1128
Cycle 1 time: 975
Cycle 2 time: 265
Cycle 0 time: 16
RW cycle time: 1256
Cycle 1 time: 839
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1092
Cycle 1 time: 636
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 894
Cycle 1 time: 844
Cycle 2 time: 255
Cycle 0 time: 15
RW cycle time: 1114
Cycle 1 time: 950
Cycle 2 time: 264
Cycle 0 time: 17
RW cycle time: 1231
Cycle 1 time: 801
Cycle 2 time: 267
Cycle 0 time: 16
RW cycle time: 1084
Cycle 1 time: 939
Cycle 2 time: 260
Cycle 0 time: 20
RW cycle time: 1219
Cycle 1 time: 973
Cycle 2 time: 268
Cycle 0 time: 16
RW cycle time: 1257
Cycle 1 time: 711
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 964
Cycle 1 time: 865
Cycle 2 time: 257
Cycle 0 time: 19
RW cycle time: 1141
Cycle 1 time: 953
Cycle 2 time: 258
Cycle 0 time: 16
RW cycle time: 1227
Cycle 1 time: 941
Cycle 2 time: 262
Cycle 0 time: 18
RW cycle time: 1221
Cycle 1 time: 905
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1157
Cycle 1 time: 894
Cycle 2 time: 301
Cycle 0 time: 16
RW cycle time: 1211
clock 5269665 ms | mcu 0 | user time 846 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 128198 | nb_rw_cycle_counter 42732 | nb_inter_pic_trame_counter 128197
Cycle 1 time: 852
Cycle 2 time: 256
Cycle 0 time: 16
RW cycle time: 1124
Cycle 1 time: 886
Cycle 2 time: 269
Cycle 0 time: 16
RW cycle time: 1171
Cycle 1 time: 960
Cycle 2 time: 269
Cycle 0 time: 16
RW cycle time: 1245
Cycle 1 time: 956
Cycle 2 time: 273
Cycle 0 time: 16
RW cycle time: 1245
Cycle 1 time: 955
Cycle 2 time: 270
Cycle 0 time: 16
RW cycle time: 1241
Cycle 1 time: 879
Cycle 2 time: 265
Cycle 0 time: 17
RW cycle time: 1161
Cycle 1 time: 1007
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1261
Cycle 1 time: 1006
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1266
Cycle 1 time: 881
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 936
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1194
Cycle 1 time: 956
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1216
Cycle 1 time: 1098
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1352
Cycle 1 time: 1006
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1273
Cycle 1 time: 901
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1150
Cycle 1 time: 969
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1224
Cycle 1 time: 804
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 917
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1168
clock 5271734 ms | mcu 0 | user time 1044 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 128249 | nb_rw_cycle_counter 42749 | nb_inter_pic_trame_counter 128248
Cycle 1 time: 1051
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1300
Cycle 1 time: 880
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1135
Cycle 1 time: 1032
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 1278
Cycle 1 time: 990
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1243
Cycle 1 time: 931
Cycle 2 time: 273
Cycle 0 time: 19
RW cycle time: 1223
Cycle 1 time: 785
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1048
Cycle 1 time: 759
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1017
Cycle 1 time: 728
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 985
Cycle 1 time: 751
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1010
Cycle 1 time: 947
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1205
Cycle 1 time: 959
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1224
Cycle 1 time: 845
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1110
Cycle 1 time: 986
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1245
Cycle 1 time: 891
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1151
Cycle 1 time: 751
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1018
Cycle 1 time: 913
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1168
Cycle 1 time: 793
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 825
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1086
clock 5273775 ms | mcu 0 | user time 959 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 128303 | nb_rw_cycle_counter 42767 | nb_inter_pic_trame_counter 128302
Cycle 1 time: 965
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1223
Cycle 1 time: 686
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 953
Cycle 1 time: 862
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 685
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 945
Cycle 1 time: 880
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1134
Cycle 1 time: 722
Cycle 2 time: 285
Cycle 0 time: 16
RW cycle time: 1023
Cycle 1 time: 928
Cycle 2 time: 261
Cycle 0 time: 19
RW cycle time: 1208
Cycle 1 time: 832
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 1094
Cycle 1 time: 947
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1203
Cycle 1 time: 910
Cycle 2 time: 255
Cycle 0 time: 18
RW cycle time: 1183
Cycle 1 time: 791
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1053
Cycle 1 time: 784
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1038
Cycle 1 time: 914
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1175
Cycle 1 time: 977
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1246
Cycle 1 time: 547
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 809
Cycle 1 time: 741
Cycle 2 time: 238
Cycle 0 time: 22
RW cycle time: 1001
Cycle 1 time: 855
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1112
Cycle 1 time: 697
Cycle 2 time: 248
Cycle 0 time: 22
RW cycle time: 967
Cycle 1 time: 662
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 922
clock 5275810 ms | mcu 0 | user time 907 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 128360 | nb_rw_cycle_counter 42786 | nb_inter_pic_trame_counter 128359
Cycle 1 time: 913
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1173
Cycle 1 time: 804
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1063
Cycle 1 time: 834
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1093
Cycle 1 time: 819
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1081
Cycle 1 time: 783
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1044
Cycle 1 time: 575
Cycle 2 time: 252
Cycle 0 time: 15
RW cycle time: 842
Cycle 1 time: 712
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 979
Cycle 1 time: 596
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 860
Cycle 1 time: 614
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 872
Cycle 1 time: 654
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 911
Cycle 1 time: 810
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 922
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 701
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 565
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 823
Cycle 1 time: 615
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 879
Cycle 1 time: 756
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 851
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1114
Cycle 1 time: 737
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 996
Cycle 1 time: 797
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1059
Cycle 1 time: 785
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1050
Cycle 1 time: 629
clock 5277812 ms | mcu 0 | user time 244 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 128421 | nb_rw_cycle_counter 42806 | nb_inter_pic_trame_counter 128420
Cycle 2 time: 251
Cycle 0 time: 13
RW cycle time: 893
Cycle 1 time: 566
Cycle 2 time: 246
Cycle 0 time: 20
RW cycle time: 832
Cycle 1 time: 735
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 999
Cycle 1 time: 679
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 940
Cycle 1 time: 725
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 987
Cycle 1 time: 820
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1085
Cycle 1 time: 669
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 935
Cycle 1 time: 617
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 882
Cycle 1 time: 795
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1055
Cycle 1 time: 743
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1005
Cycle 1 time: 733
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 994
Cycle 1 time: 853
Cycle 2 time: 255
Cycle 0 time: 20
RW cycle time: 1128
Cycle 1 time: 722
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 978
Cycle 1 time: 802
Cycle 2 time: 263
Cycle 0 time: 21
RW cycle time: 1086
Cycle 1 time: 720
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 979
Cycle 1 time: 613
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 871
Cycle 1 time: 587
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 850
Cycle 1 time: 648
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 915
Cycle 1 time: 697
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 954
Cycle 1 time: 743
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1002
Cycle 1 time: 698
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 967
clock 5279839 ms | mcu 0 | user time 807 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 128483 | nb_rw_cycle_counter 42827 | nb_inter_pic_trame_counter 128482
Cycle 1 time: 813
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 715
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 979
Cycle 1 time: 907
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1154
Cycle 1 time: 577
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 841
Cycle 1 time: 706
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 951
Cycle 1 time: 606
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 867
Cycle 1 time: 704
Cycle 2 time: 240
Cycle 0 time: 22
RW cycle time: 966
Cycle 1 time: 638
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 893
Cycle 1 time: 1016
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1269
Cycle 1 time: 660
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 919
Cycle 1 time: 647
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 901
Cycle 1 time: 632
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 885
Cycle 1 time: 751
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1013
Cycle 1 time: 645
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 904
Cycle 1 time: 812
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1073
Cycle 1 time: 830
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1086
Cycle 1 time: 579
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 846
Cycle 1 time: 838
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 754
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1018
Cycle 1 time: 840
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1099
Cycle 1 time: 754
clock 5281840 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 128544 | nb_rw_cycle_counter 42847 | nb_inter_pic_trame_counter 128543
Cycle 2 time: 243
Cycle 0 time: 13
RW cycle time: 1010
Cycle 1 time: 900
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1158
Cycle 1 time: 706
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 962
Cycle 1 time: 600
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 862
Cycle 1 time: 711
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 971
Cycle 1 time: 638
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 899
Cycle 1 time: 766
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1028
Cycle 1 time: 876
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1133
Cycle 1 time: 866
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1122
Cycle 1 time: 657
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 915
Cycle 1 time: 699
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 967
Cycle 1 time: 653
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 916
Cycle 1 time: 548
Cycle 2 time: 228
Cycle 0 time: 17
RW cycle time: 793
Cycle 1 time: 731
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 991
Cycle 1 time: 782
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1041
Cycle 1 time: 791
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1060
Cycle 1 time: 798
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1063
Cycle 1 time: 792
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 694
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 951
Cycle 1 time: 829
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 1093
Cycle 1 time: 706
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 968
clock 5283903 ms | mcu 0 | user time 657 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 128606 | nb_rw_cycle_counter 42868 | nb_inter_pic_trame_counter 128605
Cycle 1 time: 663
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 926
Cycle 1 time: 718
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 982
Cycle 1 time: 530
Cycle 2 time: 296
Cycle 0 time: 18
RW cycle time: 844
Cycle 1 time: 921
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1184
Cycle 1 time: 900
Cycle 2 time: 248
Cycle 0 time: 20
RW cycle time: 1168
Cycle 1 time: 830
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1085
Cycle 1 time: 766
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1033
Cycle 1 time: 833
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1094
Cycle 1 time: 911
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 851
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 518
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 769
Cycle 1 time: 750
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1008
Cycle 1 time: 643
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 900
Cycle 1 time: 897
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1157
Cycle 1 time: 626
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 888
Cycle 1 time: 852
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1115
Cycle 1 time: 849
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 1115
Cycle 1 time: 791
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1056
Cycle 1 time: 845
Cycle 2 time: 272
Cycle 0 time: 16
RW cycle time: 1133
Cycle 1 time: 764
clock 5285914 ms | mcu 0 | user time 278 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 128664 | nb_rw_cycle_counter 42887 | nb_inter_pic_trame_counter 128663
Cycle 2 time: 285
Cycle 0 time: 13
RW cycle time: 1062
Cycle 1 time: 937
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1195
Cycle 1 time: 795
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 702
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 774
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 766
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1022
Cycle 1 time: 886
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1146
Cycle 1 time: 704
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 973
Cycle 1 time: 684
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 939
Cycle 1 time: 780
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1039
Cycle 1 time: 891
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1146
Cycle 1 time: 850
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 1010
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1266
Cycle 1 time: 650
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 907
Cycle 1 time: 959
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1215
Cycle 1 time: 914
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1173
Cycle 1 time: 922
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1186
Cycle 1 time: 928
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1179
Cycle 1 time: 818
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1071
clock 5287989 ms | mcu 0 | user time 1105 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 128720 | nb_rw_cycle_counter 42906 | nb_inter_pic_trame_counter 128719
Cycle 1 time: 1111
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1380
Cycle 1 time: 826
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1087
Cycle 1 time: 737
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 991
Cycle 1 time: 680
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 936
Cycle 1 time: 638
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 902
Cycle 1 time: 723
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 979
Cycle 1 time: 641
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 902
Cycle 1 time: 627
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 882
Cycle 1 time: 690
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 951
Cycle 1 time: 739
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 999
Cycle 1 time: 584
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 844
Cycle 1 time: 581
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 847
Cycle 1 time: 626
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 888
Cycle 1 time: 660
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 922
Cycle 1 time: 712
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 978
Cycle 1 time: 870
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1131
Cycle 1 time: 589
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 851
Cycle 1 time: 550
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 813
Cycle 1 time: 617
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 879
Cycle 1 time: 704
Cycle 2 time: 233
Cycle 0 time: 20
RW cycle time: 957
Cycle 1 time: 687
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 956
Cycle 1 time: 584
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 848
clock 5290035 ms | mcu 0 | user time 639 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 128786 | nb_rw_cycle_counter 42928 | nb_inter_pic_trame_counter 128785
Cycle 1 time: 645
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 906
Cycle 1 time: 703
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 966
Cycle 1 time: 731
Cycle 2 time: 285
Cycle 0 time: 17
RW cycle time: 1033
Cycle 1 time: 770
Cycle 2 time: 262
Cycle 0 time: 17
RW cycle time: 1049
Cycle 1 time: 726
Cycle 2 time: 258
Cycle 0 time: 22
RW cycle time: 1006
Cycle 1 time: 584
Cycle 2 time: 245
Cycle 0 time: 21
RW cycle time: 850
Cycle 1 time: 858
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1111
Cycle 1 time: 900
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1162
Cycle 1 time: 963
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1219
Cycle 1 time: 692
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 953
Cycle 1 time: 837
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1096
Cycle 1 time: 656
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 916
Cycle 1 time: 825
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1084
Cycle 1 time: 641
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 905
Cycle 1 time: 683
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 941
Cycle 1 time: 740
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1000
Cycle 1 time: 792
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1057
Cycle 1 time: 748
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1008
Cycle 1 time: 619
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 879
Cycle 1 time: 741
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1002
clock 5292074 ms | mcu 0 | user time 891 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 128846 | nb_rw_cycle_counter 42948 | nb_inter_pic_trame_counter 128845
Cycle 1 time: 897
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1154
Cycle 1 time: 694
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 949
Cycle 1 time: 857
Cycle 2 time: 261
Cycle 0 time: 16
RW cycle time: 1134
Cycle 1 time: 657
Cycle 2 time: 260
Cycle 0 time: 18
RW cycle time: 935
Cycle 1 time: 730
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 988
Cycle 1 time: 859
Cycle 2 time: 254
Cycle 0 time: 17
RW cycle time: 1130
Cycle 1 time: 848
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1103
Cycle 1 time: 873
Cycle 2 time: 257
Cycle 0 time: 17
RW cycle time: 1147
Cycle 1 time: 706
Cycle 2 time: 253
Cycle 0 time: 18
RW cycle time: 977
Cycle 1 time: 601
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 854
Cycle 1 time: 760
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1020
Cycle 1 time: 866
Cycle 2 time: 255
Cycle 0 time: 20
RW cycle time: 1141
Cycle 1 time: 747
Cycle 2 time: 277
Cycle 0 time: 22
RW cycle time: 1046
Cycle 1 time: 732
Cycle 2 time: 281
Cycle 0 time: 16
RW cycle time: 1029
Cycle 1 time: 949
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1205
Cycle 1 time: 923
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1183
Cycle 1 time: 973
Cycle 2 time: 304
Cycle 0 time: 15
RW cycle time: 1292
Cycle 1 time: 897
Cycle 2 time: 291
Cycle 0 time: 15
RW cycle time: 1203
Cycle 1 time: 808
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1076
clock 5294128 ms | mcu 0 | user time 864 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 128903 | nb_rw_cycle_counter 42967 | nb_inter_pic_trame_counter 128902
Cycle 1 time: 870
Cycle 2 time: 276
Cycle 0 time: 17
RW cycle time: 1163
Cycle 1 time: 943
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1208
Cycle 1 time: 1014
Cycle 2 time: 256
Cycle 0 time: 15
RW cycle time: 1285
Cycle 1 time: 974
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1229
Cycle 1 time: 833
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1092
Cycle 1 time: 976
Cycle 2 time: 262
Cycle 0 time: 16
RW cycle time: 1254
Cycle 1 time: 942
Cycle 2 time: 263
Cycle 0 time: 16
RW cycle time: 1221
Cycle 1 time: 949
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 1217
Cycle 1 time: 998
Cycle 2 time: 271
Cycle 0 time: 16
RW cycle time: 1285
Cycle 1 time: 1016
Cycle 2 time: 271
Cycle 0 time: 16
RW cycle time: 1303
Cycle 1 time: 860
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1125
Cycle 1 time: 902
Cycle 2 time: 258
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 719
Cycle 2 time: 247
Cycle 0 time: 15
RW cycle time: 981
Cycle 1 time: 841
Cycle 2 time: 252
Cycle 0 time: 20
RW cycle time: 1113
Cycle 1 time: 856
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 909
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 969
Cycle 2 time: 282
Cycle 0 time: 16
RW cycle time: 1267
clock 5296159 ms | mcu 0 | user time 975 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 128954 | nb_rw_cycle_counter 42984 | nb_inter_pic_trame_counter 128953
Cycle 1 time: 981
Cycle 2 time: 262
Cycle 0 time: 16
RW cycle time: 1259
Cycle 1 time: 945
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1202
Cycle 1 time: 965
Cycle 2 time: 253
Cycle 0 time: 16
RW cycle time: 1234
Cycle 1 time: 917
Cycle 2 time: 257
Cycle 0 time: 16
RW cycle time: 1190
Cycle 1 time: 791
Cycle 2 time: 257
Cycle 0 time: 16
RW cycle time: 1064
Cycle 1 time: 821
Cycle 2 time: 287
Cycle 0 time: 19
RW cycle time: 1127
Cycle 1 time: 787
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1057
Cycle 1 time: 957
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1212
Cycle 1 time: 849
Cycle 2 time: 262
Cycle 0 time: 17
RW cycle time: 1128
Cycle 1 time: 1012
Cycle 2 time: 257
Cycle 0 time: 17
RW cycle time: 1286
Cycle 1 time: 823
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1082
Cycle 1 time: 793
Cycle 2 time: 282
Cycle 0 time: 16
RW cycle time: 1091
Cycle 1 time: 625
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 892
Cycle 1 time: 651
Cycle 2 time: 266
Cycle 0 time: 16
RW cycle time: 933
Cycle 1 time: 795
Cycle 2 time: 251
Cycle 0 time: 18
RW cycle time: 1064
Cycle 1 time: 755
Cycle 2 time: 257
Cycle 0 time: 16
RW cycle time: 1028
Cycle 1 time: 755
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1014
Cycle 1 time: 865
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1118
Cycle 1 time: 811
clock 5298166 ms | mcu 0 | user time 261 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 129009 | nb_rw_cycle_counter 43002 | nb_inter_pic_trame_counter 129008
Cycle 2 time: 268
Cycle 0 time: 13
RW cycle time: 1092
Cycle 1 time: 679
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 943
Cycle 1 time: 756
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1020
Cycle 1 time: 639
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 897
Cycle 1 time: 639
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 892
Cycle 1 time: 771
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1033
Cycle 1 time: 893
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1155
Cycle 1 time: 692
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 953
Cycle 1 time: 672
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 937
Cycle 1 time: 795
Cycle 2 time: 249
Cycle 0 time: 15
RW cycle time: 1059
Cycle 1 time: 822
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1082
Cycle 1 time: 749
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 1035
Cycle 2 time: 340
Cycle 0 time: 16
RW cycle time: 1391
Cycle 1 time: 868
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1130
Cycle 1 time: 900
Cycle 2 time: 267
Cycle 0 time: 18
RW cycle time: 1185
Cycle 1 time: 911
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 916
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 1040
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1298
Cycle 1 time: 892
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1151
clock 5300185 ms | mcu 0 | user time 687 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 129065 | nb_rw_cycle_counter 43021 | nb_inter_pic_trame_counter 129064
Cycle 1 time: 693
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 944
Cycle 1 time: 862
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 812
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1062
Cycle 1 time: 867
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1120
Cycle 1 time: 984
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1236
Cycle 1 time: 824
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1079
Cycle 1 time: 859
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 798
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1064
Cycle 1 time: 788
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1050
Cycle 1 time: 848
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1103
Cycle 1 time: 944
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1198
Cycle 1 time: 838
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1089
Cycle 1 time: 822
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1076
Cycle 1 time: 946
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1199
Cycle 1 time: 854
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 1029
Cycle 2 time: 336
Cycle 0 time: 17
RW cycle time: 1382
Cycle 1 time: 870
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1126
Cycle 1 time: 803
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1062
clock 5302226 ms | mcu 0 | user time 959 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 129119 | nb_rw_cycle_counter 43039 | nb_inter_pic_trame_counter 129118
Cycle 1 time: 965
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1222
Cycle 1 time: 930
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1186
Cycle 1 time: 937
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1202
Cycle 1 time: 781
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1034
Cycle 1 time: 906
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1158
Cycle 1 time: 944
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1207
Cycle 1 time: 657
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 913
Cycle 1 time: 591
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 848
Cycle 1 time: 696
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 955
Cycle 1 time: 720
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 981
Cycle 1 time: 689
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 951
Cycle 1 time: 825
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1078
Cycle 1 time: 899
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1164
Cycle 1 time: 663
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 926
Cycle 1 time: 738
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 999
Cycle 1 time: 858
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1123
Cycle 1 time: 697
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 721
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 975
Cycle 1 time: 864
Cycle 2 time: 272
Cycle 0 time: 16
RW cycle time: 1152
Cycle 1 time: 656
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 916
clock 5304309 ms | mcu 0 | user time 848 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 129179 | nb_rw_cycle_counter 43059 | nb_inter_pic_trame_counter 129178
Cycle 1 time: 854
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 842
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 816
Cycle 2 time: 256
Cycle 0 time: 16
RW cycle time: 1088
Cycle 1 time: 816
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1079
Cycle 1 time: 819
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1080
Cycle 1 time: 888
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1158
Cycle 1 time: 837
Cycle 2 time: 243
Cycle 0 time: 24
RW cycle time: 1104
Cycle 1 time: 567
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 826
Cycle 1 time: 795
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1054
Cycle 1 time: 801
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1060
Cycle 1 time: 853
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 1120
Cycle 1 time: 666
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 923
Cycle 1 time: 810
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 731
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 686
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 944
Cycle 1 time: 1041
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1298
Cycle 1 time: 845
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1100
Cycle 1 time: 852
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1103
Cycle 1 time: 803
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1065
clock 5306352 ms | mcu 0 | user time 1007 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 129236 | nb_rw_cycle_counter 43078 | nb_inter_pic_trame_counter 129235
Cycle 1 time: 1013
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1277
Cycle 1 time: 582
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 836
Cycle 1 time: 1012
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1268
Cycle 1 time: 626
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 890
Cycle 1 time: 742
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 999
Cycle 1 time: 903
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1160
Cycle 1 time: 626
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 889
Cycle 1 time: 800
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1057
Cycle 1 time: 800
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1058
Cycle 1 time: 523
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 782
Cycle 1 time: 720
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 977
Cycle 1 time: 658
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 926
Cycle 1 time: 803
Cycle 2 time: 246
Cycle 0 time: 21
RW cycle time: 1070
Cycle 1 time: 737
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1002
Cycle 1 time: 702
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 965
Cycle 1 time: 717
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 976
Cycle 1 time: 706
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 964
Cycle 1 time: 908
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1161
Cycle 1 time: 751
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1010
Cycle 1 time: 688
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 951
Cycle 1 time: 664
clock 5308364 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 129297 | nb_rw_cycle_counter 43098 | nb_inter_pic_trame_counter 129296
Cycle 2 time: 249
Cycle 0 time: 13
RW cycle time: 926
Cycle 1 time: 759
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 905
Cycle 2 time: 249
Cycle 0 time: 19
RW cycle time: 1173
Cycle 1 time: 910
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1179
Cycle 1 time: 978
Cycle 2 time: 322
Cycle 0 time: 20
RW cycle time: 1320
Cycle 1 time: 632
Cycle 2 time: 255
Cycle 0 time: 19
RW cycle time: 906
Cycle 1 time: 702
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 959
Cycle 1 time: 767
Cycle 2 time: 268
Cycle 0 time: 18
RW cycle time: 1053
Cycle 1 time: 710
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 971
Cycle 1 time: 612
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 870
Cycle 1 time: 987
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1249
Cycle 1 time: 606
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 865
Cycle 1 time: 943
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1202
Cycle 1 time: 909
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 820
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1078
Cycle 1 time: 918
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 846
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 1025
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1278
Cycle 1 time: 791
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1049
clock 5310419 ms | mcu 0 | user time 905 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 129353 | nb_rw_cycle_counter 43117 | nb_inter_pic_trame_counter 129352
Cycle 1 time: 911
Cycle 2 time: 241
Cycle 0 time: 22
RW cycle time: 1174
Cycle 1 time: 814
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1072
Cycle 1 time: 667
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 928
Cycle 1 time: 755
Cycle 2 time: 241
Cycle 0 time: 21
RW cycle time: 1017
Cycle 1 time: 774
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1031
Cycle 1 time: 661
Cycle 2 time: 271
Cycle 0 time: 16
RW cycle time: 948
Cycle 1 time: 541
Cycle 2 time: 263
Cycle 0 time: 17
RW cycle time: 821
Cycle 1 time: 870
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 1138
Cycle 1 time: 912
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1171
Cycle 1 time: 827
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 1095
Cycle 1 time: 780
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1044
Cycle 1 time: 858
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1119
Cycle 1 time: 858
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 810
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 953
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1213
Cycle 1 time: 1053
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1308
Cycle 1 time: 888
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1149
Cycle 1 time: 764
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1015
Cycle 1 time: 726
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 980
clock 5312452 ms | mcu 0 | user time 831 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 129410 | nb_rw_cycle_counter 43136 | nb_inter_pic_trame_counter 129409
Cycle 1 time: 837
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1098
Cycle 1 time: 720
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 980
Cycle 1 time: 761
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1023
Cycle 1 time: 796
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 845
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1105
Cycle 1 time: 862
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 741
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1008
Cycle 1 time: 960
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1210
Cycle 1 time: 813
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 864
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1124
Cycle 1 time: 646
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 904
Cycle 1 time: 869
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1135
Cycle 1 time: 944
Cycle 2 time: 257
Cycle 0 time: 16
RW cycle time: 1217
Cycle 1 time: 968
Cycle 2 time: 367
Cycle 0 time: 17
RW cycle time: 1352
Cycle 1 time: 779
Cycle 2 time: 246
Cycle 0 time: 15
RW cycle time: 1040
Cycle 1 time: 747
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1014
Cycle 1 time: 774
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1036
Cycle 1 time: 915
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 801
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1054
clock 5314515 ms | mcu 0 | user time 757 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 129467 | nb_rw_cycle_counter 43155 | nb_inter_pic_trame_counter 129466
Cycle 1 time: 764
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 1030
Cycle 1 time: 612
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 866
Cycle 1 time: 865
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 790
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1041
Cycle 1 time: 1012
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1275
Cycle 1 time: 982
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1244
Cycle 1 time: 965
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1227
Cycle 1 time: 892
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1147
Cycle 1 time: 917
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 966
Cycle 2 time: 253
Cycle 0 time: 17
RW cycle time: 1236
Cycle 1 time: 891
Cycle 2 time: 257
Cycle 0 time: 18
RW cycle time: 1166
Cycle 1 time: 900
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1154
Cycle 1 time: 1028
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1294
Cycle 1 time: 903
Cycle 2 time: 254
Cycle 0 time: 17
RW cycle time: 1174
Cycle 1 time: 749
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 982
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 921
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1176
Cycle 1 time: 729
Cycle 2 time: 263
Cycle 0 time: 17
RW cycle time: 1009
clock 5316591 ms | mcu 0 | user time 950 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 129521 | nb_rw_cycle_counter 43173 | nb_inter_pic_trame_counter 129520
Cycle 1 time: 956
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1212
Cycle 1 time: 799
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1057
Cycle 1 time: 619
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 884
Cycle 1 time: 926
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1189
Cycle 1 time: 687
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 945
Cycle 1 time: 983
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1237
Cycle 1 time: 937
Cycle 2 time: 257
Cycle 0 time: 20
RW cycle time: 1214
Cycle 1 time: 822
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1077
Cycle 1 time: 850
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1111
Cycle 1 time: 985
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1246
Cycle 1 time: 964
Cycle 2 time: 248
Cycle 0 time: 19
RW cycle time: 1231
Cycle 1 time: 1010
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1272
Cycle 1 time: 885
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1140
Cycle 1 time: 962
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1222
Cycle 1 time: 750
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1015
Cycle 1 time: 943
Cycle 2 time: 252
Cycle 0 time: 18
RW cycle time: 1213
Cycle 1 time: 855
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 1102
Cycle 1 time: 982
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1244
clock 5318630 ms | mcu 0 | user time 729 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 129575 | nb_rw_cycle_counter 43191 | nb_inter_pic_trame_counter 129574
Cycle 1 time: 735
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 987
Cycle 1 time: 738
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 999
Cycle 1 time: 693
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 959
Cycle 1 time: 903
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1161
Cycle 1 time: 810
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1074
Cycle 1 time: 984
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1238
Cycle 1 time: 800
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1050
Cycle 1 time: 867
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1125
Cycle 1 time: 846
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 804
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 888
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1143
Cycle 1 time: 839
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1096
Cycle 1 time: 735
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 990
Cycle 1 time: 954
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1222
Cycle 1 time: 841
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1095
Cycle 1 time: 795
Cycle 2 time: 283
Cycle 0 time: 16
RW cycle time: 1094
Cycle 1 time: 810
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1060
Cycle 1 time: 753
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1011
Cycle 1 time: 859
Cycle 2 time: 261
Cycle 0 time: 17
RW cycle time: 1137
clock 5320703 ms | mcu 0 | user time 843 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 129632 | nb_rw_cycle_counter 43210 | nb_inter_pic_trame_counter 129631
Cycle 1 time: 850
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1096
Cycle 1 time: 756
Cycle 2 time: 252
Cycle 0 time: 17
RW cycle time: 1025
Cycle 1 time: 801
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 813
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1063
Cycle 1 time: 822
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1081
Cycle 1 time: 675
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 929
Cycle 1 time: 859
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 764
Cycle 2 time: 254
Cycle 0 time: 18
RW cycle time: 1036
Cycle 1 time: 916
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1171
Cycle 1 time: 874
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1134
Cycle 1 time: 846
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1107
Cycle 1 time: 860
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 786
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1040
Cycle 1 time: 849
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 681
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 943
Cycle 1 time: 1042
Cycle 2 time: 255
Cycle 0 time: 17
RW cycle time: 1314
Cycle 1 time: 782
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1045
Cycle 1 time: 872
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1126
Cycle 1 time: 726
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 985
clock 5322752 ms | mcu 0 | user time 833 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 129689 | nb_rw_cycle_counter 43229 | nb_inter_pic_trame_counter 129688
Cycle 1 time: 840
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1094
Cycle 1 time: 787
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1045
Cycle 1 time: 870
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 842
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1097
Cycle 1 time: 690
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 949
Cycle 1 time: 899
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1155
Cycle 1 time: 854
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 806
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1069
Cycle 1 time: 810
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1071
Cycle 1 time: 815
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1079
Cycle 1 time: 672
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 934
Cycle 1 time: 615
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 871
Cycle 1 time: 950
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1209
Cycle 1 time: 752
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1009
Cycle 1 time: 720
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 984
Cycle 1 time: 839
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1097
Cycle 1 time: 759
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1025
Cycle 1 time: 965
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1217
Cycle 1 time: 660
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 922
Cycle 1 time: 639
clock 5324762 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 129747 | nb_rw_cycle_counter 43248 | nb_inter_pic_trame_counter 129746
Cycle 2 time: 250
Cycle 0 time: 13
RW cycle time: 902
Cycle 1 time: 694
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 958
Cycle 1 time: 629
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 885
Cycle 1 time: 750
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1006
Cycle 1 time: 818
Cycle 2 time: 261
Cycle 0 time: 16
RW cycle time: 1095
Cycle 1 time: 983
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1234
Cycle 1 time: 901
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1157
Cycle 1 time: 762
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1018
Cycle 1 time: 794
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1050
Cycle 1 time: 798
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 646
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 907
Cycle 1 time: 877
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1141
Cycle 1 time: 755
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1011
Cycle 1 time: 687
Cycle 2 time: 261
Cycle 0 time: 17
RW cycle time: 965
Cycle 1 time: 880
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1138
Cycle 1 time: 973
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1234
Cycle 1 time: 699
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 961
Cycle 1 time: 638
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 899
Cycle 1 time: 642
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 900
Cycle 1 time: 975
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1232
clock 5326829 ms | mcu 0 | user time 798 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 129806 | nb_rw_cycle_counter 43268 | nb_inter_pic_trame_counter 129805
Cycle 1 time: 804
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 862
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1122
Cycle 1 time: 963
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1228
Cycle 1 time: 854
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 725
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 982
Cycle 1 time: 761
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1016
Cycle 1 time: 722
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 981
Cycle 1 time: 906
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1169
Cycle 1 time: 750
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1011
Cycle 1 time: 827
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1089
Cycle 1 time: 763
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1024
Cycle 1 time: 728
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 991
Cycle 1 time: 813
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1075
Cycle 1 time: 729
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 748
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1001
Cycle 1 time: 707
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 953
Cycle 1 time: 707
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 965
Cycle 1 time: 544
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 801
Cycle 1 time: 842
Cycle 2 time: 245
Cycle 0 time: 23
RW cycle time: 1110
Cycle 1 time: 622
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 887
clock 5328873 ms | mcu 0 | user time 677 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 129866 | nb_rw_cycle_counter 43288 | nb_inter_pic_trame_counter 129865
Cycle 1 time: 683
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 942
Cycle 1 time: 790
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1045
Cycle 1 time: 709
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 965
Cycle 1 time: 1015
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1274
Cycle 1 time: 574
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 836
Cycle 1 time: 780
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1040
Cycle 1 time: 594
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 857
Cycle 1 time: 716
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 983
Cycle 1 time: 800
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1065
Cycle 1 time: 858
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1122
Cycle 1 time: 847
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1112
Cycle 1 time: 904
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1158
Cycle 1 time: 648
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 908
Cycle 1 time: 781
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1036
Cycle 1 time: 850
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 696
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 956
Cycle 1 time: 877
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1131
Cycle 1 time: 716
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 968
Cycle 1 time: 664
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 921
Cycle 1 time: 765
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1025
clock 5330925 ms | mcu 0 | user time 748 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 129926 | nb_rw_cycle_counter 43308 | nb_inter_pic_trame_counter 129925
Cycle 1 time: 754
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1009
Cycle 1 time: 642
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 904
Cycle 1 time: 557
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 820
Cycle 1 time: 791
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 1021
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1275
Cycle 1 time: 936
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1196
Cycle 1 time: 925
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 808
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1064
Cycle 1 time: 625
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 886
Cycle 1 time: 858
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 1121
Cycle 1 time: 679
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 943
Cycle 1 time: 841
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1105
Cycle 1 time: 745
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1000
Cycle 1 time: 919
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 1185
Cycle 1 time: 907
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1167
Cycle 1 time: 561
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 815
Cycle 1 time: 741
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1000
Cycle 1 time: 745
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1000
Cycle 1 time: 894
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1152
Cycle 1 time: 821
clock 5332943 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 0 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 129984 | nb_rw_cycle_counter 43327 | nb_inter_pic_trame_counter 129983
Cycle 2 time: 247
Cycle 0 time: 13
RW cycle time: 1081
Cycle 1 time: 811
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1071
Cycle 1 time: 946
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1205
Cycle 1 time: 956
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1210
Cycle 1 time: 742
Cycle 2 time: 237
Cycle 0 time: 19
RW cycle time: 998
Cycle 1 time: 1011
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1262
Cycle 1 time: 1060
Cycle 2 time: 232
Cycle 0 time: 15
RW cycle time: 1307
Cycle 1 time: 943
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1203
Cycle 1 time: 913
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1166
Cycle 1 time: 1043
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1299
Cycle 1 time: 772
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1027
Cycle 1 time: 988
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1239
Cycle 1 time: 1015
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1269
Cycle 1 time: 918
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1168
Cycle 1 time: 804
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 975
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1228
Cycle 1 time: 825
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 885
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1139
clock 5335026 ms | mcu 0 | user time 874 | I1 0 | I2 0 | I3 0 | O1 1 | 02 1
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 130037 | nb_rw_cycle_counter 43345 | nb_inter_pic_trame_counter 130036
Cycle 1 time: 880
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1135
Cycle 1 time: 995
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1251
Cycle 1 time: 809
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 959
Cycle 2 time: 256
Cycle 0 time: 17
RW cycle time: 1232
Cycle 1 time: 788
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1047
Cycle 1 time: 860
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 686
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 943
Cycle 1 time: 645
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 897
Cycle 1 time: 780
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1036
Cycle 1 time: 988
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1246
Cycle 1 time: 971
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1234
Cycle 1 time: 763
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1025
Cycle 1 time: 1025
Cycle 2 time: 229
Cycle 0 time: 17
RW cycle time: 1271
Cycle 1 time: 739
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1002
Cycle 1 time: 909
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1169
Cycle 1 time: 736
Cycle 2 time: 271
Cycle 0 time: 17
RW cycle time: 1024
Cycle 1 time: 551
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 817
Cycle 1 time: 851
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1102
Cycle 1 time: 807
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1065
clock 5337090 ms | mcu 0 | user time 845 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 130094 | nb_rw_cycle_counter 43364 | nb_inter_pic_trame_counter 130093
Cycle 1 time: 851
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 847
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1102
Cycle 1 time: 646
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 903
Cycle 1 time: 903
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1160
Cycle 1 time: 916
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 993
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1247
Cycle 1 time: 930
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 751
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1010
Cycle 1 time: 691
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 946
Cycle 1 time: 744
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1003
Cycle 1 time: 852
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1109
Cycle 1 time: 848
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1108
Cycle 1 time: 888
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1141
Cycle 1 time: 896
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1153
Cycle 1 time: 753
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1015
Cycle 1 time: 716
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 965
Cycle 1 time: 826
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1078
Cycle 1 time: 823
Cycle 2 time: 272
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 796
Cycle 2 time: 257
Cycle 0 time: 17
RW cycle time: 1070
clock 5339138 ms | mcu 0 | user time 740 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 130151 | nb_rw_cycle_counter 43383 | nb_inter_pic_trame_counter 130150
Cycle 1 time: 747
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 996
Cycle 1 time: 840
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1099
Cycle 1 time: 825
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1083
Cycle 1 time: 967
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1227
Cycle 1 time: 685
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 944
Cycle 1 time: 810
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 1063
Cycle 1 time: 771
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1027
Cycle 1 time: 762
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1018
Cycle 1 time: 752
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1008
Cycle 1 time: 753
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1011
Cycle 1 time: 928
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1176
Cycle 1 time: 866
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1122
Cycle 1 time: 876
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1125
Cycle 1 time: 1026
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1280
Cycle 1 time: 751
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1011
Cycle 1 time: 908
Cycle 2 time: 244
Cycle 0 time: 15
RW cycle time: 1167
Cycle 1 time: 911
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 900
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1152
Cycle 1 time: 823
Cycle 2 time: 235
clock 5341139 ms | mcu 0 | user time 15 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 130207 | nb_rw_cycle_counter 43402 | nb_inter_pic_trame_counter 130206
Cycle 0 time: 22
RW cycle time: 1080
Cycle 1 time: 685
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 947
Cycle 1 time: 894
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1146
Cycle 1 time: 709
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 961
Cycle 1 time: 833
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1087
Cycle 1 time: 732
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 991
Cycle 1 time: 762
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1019
Cycle 1 time: 1026
Cycle 2 time: 231
Cycle 0 time: 15
RW cycle time: 1272
Cycle 1 time: 917
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1175
Cycle 1 time: 745
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1005
Cycle 1 time: 670
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 929
Cycle 1 time: 804
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1061
Cycle 1 time: 758
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1019
Cycle 1 time: 951
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1210
Cycle 1 time: 695
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 961
Cycle 1 time: 735
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 991
Cycle 1 time: 917
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1172
Cycle 1 time: 837
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1096
Cycle 1 time: 810
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1062
Cycle 1 time: 845
clock 5343158 ms | mcu 0 | user time 236 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 130263 | nb_rw_cycle_counter 43420 | nb_inter_pic_trame_counter 130262
Cycle 2 time: 243
Cycle 0 time: 13
RW cycle time: 1101
Cycle 1 time: 714
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 968
Cycle 1 time: 645
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 896
Cycle 1 time: 819
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1071
Cycle 1 time: 1081
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1337
Cycle 1 time: 855
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 635
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 894
Cycle 1 time: 799
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1056
Cycle 1 time: 858
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1114
Cycle 1 time: 825
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1085
Cycle 1 time: 897
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1155
Cycle 1 time: 855
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1107
Cycle 1 time: 743
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1001
Cycle 1 time: 850
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1106
Cycle 1 time: 596
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 859
Cycle 1 time: 763
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1027
Cycle 1 time: 853
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1115
Cycle 1 time: 671
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 932
Cycle 1 time: 821
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1079
Cycle 1 time: 752
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1013
clock 5345245 ms | mcu 0 | user time 928 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 130322 | nb_rw_cycle_counter 43440 | nb_inter_pic_trame_counter 130321
Cycle 1 time: 935
Cycle 2 time: 258
Cycle 0 time: 17
RW cycle time: 1210
Cycle 1 time: 748
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1012
Cycle 1 time: 762
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1022
Cycle 1 time: 834
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1090
Cycle 1 time: 997
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1256
Cycle 1 time: 729
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 982
Cycle 1 time: 875
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1138
Cycle 1 time: 941
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1201
Cycle 1 time: 915
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 651
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 917
Cycle 1 time: 856
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 649
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 906
Cycle 1 time: 640
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 902
Cycle 1 time: 639
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 898
Cycle 1 time: 786
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1042
Cycle 1 time: 687
Cycle 2 time: 272
Cycle 0 time: 18
RW cycle time: 977
Cycle 1 time: 923
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1181
Cycle 1 time: 820
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1078
Cycle 1 time: 747
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1004
clock 5347251 ms | mcu 0 | user time 873 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 130379 | nb_rw_cycle_counter 43459 | nb_inter_pic_trame_counter 130378
Cycle 1 time: 879
Cycle 2 time: 230
Cycle 0 time: 16
RW cycle time: 1125
Cycle 1 time: 794
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 838
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1094
Cycle 1 time: 705
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 871
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1122
Cycle 1 time: 684
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 943
Cycle 1 time: 634
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 891
Cycle 1 time: 737
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 996
Cycle 1 time: 585
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 840
Cycle 1 time: 645
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 904
Cycle 1 time: 899
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1161
Cycle 1 time: 632
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 885
Cycle 1 time: 761
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 767
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1035
Cycle 1 time: 809
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1064
Cycle 1 time: 767
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1032
Cycle 1 time: 816
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1079
Cycle 1 time: 776
Cycle 2 time: 262
Cycle 0 time: 17
RW cycle time: 1055
Cycle 1 time: 795
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1057
Cycle 1 time: 714
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 972
clock 5349256 ms | mcu 0 | user time 646 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 130439 | nb_rw_cycle_counter 43479 | nb_inter_pic_trame_counter 130438
Cycle 1 time: 652
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 902
Cycle 1 time: 853
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1114
Cycle 1 time: 629
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 890
Cycle 1 time: 909
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1176
Cycle 1 time: 961
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1220
Cycle 1 time: 800
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1061
Cycle 1 time: 732
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 993
Cycle 1 time: 951
Cycle 2 time: 242
Cycle 0 time: 15
RW cycle time: 1208
Cycle 1 time: 998
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1250
Cycle 1 time: 984
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1239
Cycle 1 time: 753
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 845
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1106
Cycle 1 time: 745
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1003
Cycle 1 time: 956
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 1213
Cycle 1 time: 639
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 895
Cycle 1 time: 700
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 963
Cycle 1 time: 674
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 931
Cycle 1 time: 615
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 877
Cycle 1 time: 647
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 909
Cycle 1 time: 671
clock 5351279 ms | mcu 0 | user time 237 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 130497 | nb_rw_cycle_counter 43498 | nb_inter_pic_trame_counter 130496
Cycle 2 time: 244
Cycle 0 time: 13
RW cycle time: 928
Cycle 1 time: 640
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 900
Cycle 1 time: 648
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 906
Cycle 1 time: 647
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 900
Cycle 1 time: 885
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1141
Cycle 1 time: 957
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1220
Cycle 1 time: 913
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1172
Cycle 1 time: 799
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1049
Cycle 1 time: 689
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 942
Cycle 1 time: 869
Cycle 2 time: 232
Cycle 0 time: 19
RW cycle time: 1120
Cycle 1 time: 745
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1004
Cycle 1 time: 675
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 936
Cycle 1 time: 859
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1114
Cycle 1 time: 963
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1219
Cycle 1 time: 775
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1027
Cycle 1 time: 947
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1200
Cycle 1 time: 702
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 960
Cycle 1 time: 888
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1146
Cycle 1 time: 741
Cycle 2 time: 250
Cycle 0 time: 17
RW cycle time: 1008
Cycle 1 time: 784
clock 5353280 ms | mcu 0 | user time 240 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 130554 | nb_rw_cycle_counter 43517 | nb_inter_pic_trame_counter 130553
Cycle 2 time: 247
Cycle 0 time: 13
RW cycle time: 1044
Cycle 1 time: 791
Cycle 2 time: 266
Cycle 0 time: 16
RW cycle time: 1073
Cycle 1 time: 725
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 986
Cycle 1 time: 681
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 936
Cycle 1 time: 804
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 1074
Cycle 1 time: 829
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1089
Cycle 1 time: 1055
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1311
Cycle 1 time: 717
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 977
Cycle 1 time: 784
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1043
Cycle 1 time: 993
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 1247
Cycle 1 time: 1002
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1257
Cycle 1 time: 668
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 927
Cycle 1 time: 748
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1002
Cycle 1 time: 718
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 979
Cycle 1 time: 627
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 877
Cycle 1 time: 821
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1082
Cycle 1 time: 983
Cycle 2 time: 264
Cycle 0 time: 16
RW cycle time: 1263
Cycle 1 time: 844
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1094
Cycle 1 time: 991
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1254
clock 5355321 ms | mcu 0 | user time 918 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 130610 | nb_rw_cycle_counter 43536 | nb_inter_pic_trame_counter 130609
Cycle 1 time: 924
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1183
Cycle 1 time: 1001
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1256
Cycle 1 time: 939
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1194
Cycle 1 time: 926
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1182
Cycle 1 time: 914
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 962
Cycle 2 time: 232
Cycle 0 time: 16
RW cycle time: 1210
Cycle 1 time: 874
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1125
Cycle 1 time: 951
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1204
Cycle 1 time: 1023
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1276
Cycle 1 time: 925
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1181
Cycle 1 time: 1016
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1270
Cycle 1 time: 827
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1085
Cycle 1 time: 934
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1187
Cycle 1 time: 916
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 803
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 1037
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1301
Cycle 1 time: 805
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1066
Cycle 1 time: 726
clock 5357337 ms | mcu 0 | user time 235 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 130662 | nb_rw_cycle_counter 43553 | nb_inter_pic_trame_counter 130661
Cycle 2 time: 242
Cycle 0 time: 13
RW cycle time: 981
Cycle 1 time: 916
Cycle 2 time: 233
Cycle 0 time: 15
RW cycle time: 1164
Cycle 1 time: 1004
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1260
Cycle 1 time: 918
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1168
Cycle 1 time: 1066
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1320
Cycle 1 time: 834
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1088
Cycle 1 time: 886
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1142
Cycle 1 time: 763
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 1016
Cycle 1 time: 764
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1025
Cycle 1 time: 631
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 885
Cycle 1 time: 696
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 947
Cycle 1 time: 781
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1040
Cycle 1 time: 609
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 861
Cycle 1 time: 1042
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1294
Cycle 1 time: 706
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 963
Cycle 1 time: 722
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 977
Cycle 1 time: 963
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1221
Cycle 1 time: 857
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 910
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1171
clock 5359390 ms | mcu 0 | user time 855 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 130718 | nb_rw_cycle_counter 43572 | nb_inter_pic_trame_counter 130717
Cycle 1 time: 861
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 992
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1255
Cycle 1 time: 762
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1017
Cycle 1 time: 834
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1090
Cycle 1 time: 266
Cycle 2 time: 236
Cycle 0 time: 18
RW cycle time: 520
Cycle 1 time: 856
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 886
Cycle 2 time: 256
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 855
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1114
Cycle 1 time: 921
Cycle 2 time: 240
Cycle 0 time: 20
RW cycle time: 1181
Cycle 1 time: 593
Cycle 2 time: 256
Cycle 0 time: 16
RW cycle time: 865
Cycle 1 time: 750
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1004
Cycle 1 time: 1006
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1263
Cycle 1 time: 1024
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1277
Cycle 1 time: 987
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1241
Cycle 1 time: 759
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1014
Cycle 1 time: 840
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1092
Cycle 1 time: 632
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 892
Cycle 1 time: 810
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1069
Cycle 1 time: 867
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1121
clock 5361440 ms | mcu 0 | user time 944 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 130775 | nb_rw_cycle_counter 43591 | nb_inter_pic_trame_counter 130774
Cycle 1 time: 951
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1202
Cycle 1 time: 684
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 942
Cycle 1 time: 952
Cycle 2 time: 254
Cycle 0 time: 16
RW cycle time: 1222
Cycle 1 time: 791
Cycle 2 time: 256
Cycle 0 time: 19
RW cycle time: 1066
Cycle 1 time: 1017
Cycle 2 time: 229
Cycle 0 time: 16
RW cycle time: 1262
Cycle 1 time: 677
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 929
Cycle 1 time: 746
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 1011
Cycle 1 time: 793
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1054
Cycle 1 time: 872
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1131
Cycle 1 time: 836
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1093
Cycle 1 time: 805
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1066
Cycle 1 time: 647
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 910
Cycle 1 time: 801
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1061
Cycle 1 time: 547
Cycle 2 time: 230
Cycle 0 time: 18
RW cycle time: 795
Cycle 1 time: 732
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 989
Cycle 1 time: 695
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 950
Cycle 1 time: 631
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 891
Cycle 1 time: 1079
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1336
Cycle 1 time: 944
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 1197
Cycle 1 time: 811
clock 5363467 ms | mcu 0 | user time 289 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 130833 | nb_rw_cycle_counter 43610 | nb_inter_pic_trame_counter 130832
Cycle 2 time: 296
Cycle 0 time: 13
RW cycle time: 1120
Cycle 1 time: 919
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1177
Cycle 1 time: 978
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1232
Cycle 1 time: 909
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1164
Cycle 1 time: 884
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1142
Cycle 1 time: 809
Cycle 2 time: 248
Cycle 0 time: 16
RW cycle time: 1073
Cycle 1 time: 862
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1121
Cycle 1 time: 958
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1217
Cycle 1 time: 912
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1171
Cycle 1 time: 743
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 998
Cycle 1 time: 861
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1121
Cycle 1 time: 677
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 940
Cycle 1 time: 865
Cycle 2 time: 229
Cycle 0 time: 18
RW cycle time: 1112
Cycle 1 time: 689
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 946
Cycle 1 time: 877
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1134
Cycle 1 time: 873
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1130
Cycle 1 time: 758
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1018
Cycle 1 time: 907
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1170
Cycle 1 time: 875
Cycle 2 time: 235
clock 5365468 ms | mcu 0 | user time 16 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 130888 | nb_rw_cycle_counter 43629 | nb_inter_pic_trame_counter 130887
Cycle 0 time: 22
RW cycle time: 1132
Cycle 1 time: 814
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1075
Cycle 1 time: 969
Cycle 2 time: 250
Cycle 0 time: 16
RW cycle time: 1235
Cycle 1 time: 904
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1162
Cycle 1 time: 797
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1054
Cycle 1 time: 842
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1098
Cycle 1 time: 815
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 1073
Cycle 1 time: 959
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1214
Cycle 1 time: 718
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 986
Cycle 1 time: 885
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1145
Cycle 1 time: 817
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1073
Cycle 1 time: 922
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1175
Cycle 1 time: 691
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 952
Cycle 1 time: 846
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 472
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 737
Cycle 1 time: 696
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 949
Cycle 1 time: 784
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1043
Cycle 1 time: 895
Cycle 2 time: 251
Cycle 0 time: 17
RW cycle time: 1163
Cycle 1 time: 803
Cycle 2 time: 248
Cycle 0 time: 21
RW cycle time: 1072
clock 5367495 ms | mcu 0 | user time 956 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 130943 | nb_rw_cycle_counter 43647 | nb_inter_pic_trame_counter 130942
Cycle 1 time: 963
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1215
Cycle 1 time: 1013
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1265
Cycle 1 time: 828
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1088
Cycle 1 time: 994
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1252
Cycle 1 time: 858
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1118
Cycle 1 time: 852
Cycle 2 time: 239
Cycle 0 time: 15
RW cycle time: 1106
Cycle 1 time: 803
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1059
Cycle 1 time: 918
Cycle 2 time: 251
Cycle 0 time: 16
RW cycle time: 1185
Cycle 1 time: 960
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1219
Cycle 1 time: 651
Cycle 2 time: 243
Cycle 0 time: 15
RW cycle time: 909
Cycle 1 time: 921
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 756
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1013
Cycle 1 time: 998
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1253
Cycle 1 time: 916
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1177
Cycle 1 time: 810
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1063
Cycle 1 time: 835
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1095
Cycle 1 time: 752
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1012
Cycle 1 time: 640
Cycle 2 time: 247
Cycle 0 time: 20
RW cycle time: 907
Cycle 1 time: 555
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 818
clock 5369582 ms | mcu 0 | user time 896 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 131000 | nb_rw_cycle_counter 43666 | nb_inter_pic_trame_counter 130999
Cycle 1 time: 903
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 851
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1110
Cycle 1 time: 804
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 923
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 679
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 938
Cycle 1 time: 708
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 968
Cycle 1 time: 891
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1154
Cycle 1 time: 735
Cycle 2 time: 294
Cycle 0 time: 20
RW cycle time: 1049
Cycle 1 time: 565
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 822
Cycle 1 time: 747
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1001
Cycle 1 time: 876
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1137
Cycle 1 time: 700
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 960
Cycle 1 time: 858
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1113
Cycle 1 time: 799
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 752
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1014
Cycle 1 time: 827
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1092
Cycle 1 time: 865
Cycle 2 time: 269
Cycle 0 time: 18
RW cycle time: 1152
Cycle 1 time: 730
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 983
Cycle 1 time: 852
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1110
Cycle 1 time: 681
clock 5371590 ms | mcu 0 | user time 242 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 131058 | nb_rw_cycle_counter 43685 | nb_inter_pic_trame_counter 131057
Cycle 2 time: 249
Cycle 0 time: 13
RW cycle time: 943
Cycle 1 time: 1030
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1291
Cycle 1 time: 697
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 948
Cycle 1 time: 830
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1086
Cycle 1 time: 711
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 962
Cycle 1 time: 845
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1104
Cycle 1 time: 936
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 1195
Cycle 1 time: 682
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 944
Cycle 1 time: 688
Cycle 2 time: 237
Cycle 0 time: 20
RW cycle time: 945
Cycle 1 time: 828
Cycle 2 time: 245
Cycle 0 time: 15
RW cycle time: 1088
Cycle 1 time: 772
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1032
Cycle 1 time: 811
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1065
Cycle 1 time: 850
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 859
Cycle 2 time: 244
Cycle 0 time: 19
RW cycle time: 1122
Cycle 1 time: 649
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 910
Cycle 1 time: 936
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1202
Cycle 1 time: 620
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 872
Cycle 1 time: 923
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1181
Cycle 1 time: 750
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1008
clock 5373593 ms | mcu 0 | user time 944 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 131114 | nb_rw_cycle_counter 43704 | nb_inter_pic_trame_counter 131113
Cycle 1 time: 950
Cycle 2 time: 318
Cycle 0 time: 22
RW cycle time: 1290
Cycle 1 time: 788
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1053
Cycle 1 time: 779
Cycle 2 time: 250
Cycle 0 time: 20
RW cycle time: 1049
Cycle 1 time: 684
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 950
Cycle 1 time: 852
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1111
Cycle 1 time: 659
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 915
Cycle 1 time: 633
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 896
Cycle 1 time: 859
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1121
Cycle 1 time: 674
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 936
Cycle 1 time: 759
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1015
Cycle 1 time: 743
Cycle 2 time: 250
Cycle 0 time: 15
RW cycle time: 1008
Cycle 1 time: 972
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1231
Cycle 1 time: 700
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 962
Cycle 1 time: 636
Cycle 2 time: 249
Cycle 0 time: 17
RW cycle time: 902
Cycle 1 time: 699
Cycle 2 time: 233
Cycle 0 time: 18
RW cycle time: 950
Cycle 1 time: 721
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 975
Cycle 1 time: 740
Cycle 2 time: 252
Cycle 0 time: 16
RW cycle time: 1008
Cycle 1 time: 855
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1108
Cycle 1 time: 791
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1052
Cycle 1 time: 862
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1114
clock 5375627 ms | mcu 0 | user time 643 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 131174 | nb_rw_cycle_counter 43724 | nb_inter_pic_trame_counter 131173
Cycle 1 time: 649
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 902
Cycle 1 time: 897
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 804
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1060
Cycle 1 time: 744
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1002
Cycle 1 time: 788
Cycle 2 time: 235
Cycle 0 time: 17
RW cycle time: 1040
Cycle 1 time: 817
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1076
Cycle 1 time: 892
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1148
Cycle 1 time: 698
Cycle 2 time: 238
Cycle 0 time: 15
RW cycle time: 951
Cycle 1 time: 577
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 830
Cycle 1 time: 861
Cycle 2 time: 242
Cycle 0 time: 20
RW cycle time: 1123
Cycle 1 time: 859
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 723
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 982
Cycle 1 time: 656
Cycle 2 time: 250
Cycle 0 time: 18
RW cycle time: 924
Cycle 1 time: 614
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 870
Cycle 1 time: 913
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1170
Cycle 1 time: 900
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1158
Cycle 1 time: 671
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 933
Cycle 1 time: 816
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1074
Cycle 1 time: 1017
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1282
clock 5377634 ms | mcu 0 | user time 911 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 131231 | nb_rw_cycle_counter 43743 | nb_inter_pic_trame_counter 131230
Cycle 1 time: 918
Cycle 2 time: 242
Cycle 0 time: 21
RW cycle time: 1181
Cycle 1 time: 858
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1115
Cycle 1 time: 825
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1076
Cycle 1 time: 804
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1063
Cycle 1 time: 861
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 728
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 981
Cycle 1 time: 705
Cycle 2 time: 231
Cycle 0 time: 17
RW cycle time: 953
Cycle 1 time: 683
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 934
Cycle 1 time: 862
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1117
Cycle 1 time: 810
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1068
Cycle 1 time: 629
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 881
Cycle 1 time: 697
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 952
Cycle 1 time: 926
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1191
Cycle 1 time: 825
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1081
Cycle 1 time: 746
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1000
Cycle 1 time: 677
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 935
Cycle 1 time: 827
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1083
Cycle 1 time: 957
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1208
Cycle 1 time: 872
Cycle 2 time: 226
Cycle 0 time: 16
RW cycle time: 1114
clock 5379642 ms | mcu 0 | user time 943 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 131288 | nb_rw_cycle_counter 43762 | nb_inter_pic_trame_counter 131287
Cycle 1 time: 949
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1203
Cycle 1 time: 800
Cycle 2 time: 234
Cycle 0 time: 18
RW cycle time: 1052
Cycle 1 time: 929
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 738
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1000
Cycle 1 time: 756
Cycle 2 time: 233
Cycle 0 time: 17
RW cycle time: 1006
Cycle 1 time: 865
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 805
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 1075
Cycle 1 time: 764
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1029
Cycle 1 time: 682
Cycle 2 time: 248
Cycle 0 time: 18
RW cycle time: 948
Cycle 1 time: 682
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 939
Cycle 1 time: 469
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 730
Cycle 1 time: 720
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 975
Cycle 1 time: 924
Cycle 2 time: 237
Cycle 0 time: 18
RW cycle time: 1179
Cycle 1 time: 863
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 1115
Cycle 1 time: 691
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 954
Cycle 1 time: 741
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 995
Cycle 1 time: 750
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1011
Cycle 1 time: 779
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 1041
Cycle 1 time: 985
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1235
Cycle 1 time: 747
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 996
clock 5381712 ms | mcu 0 | user time 861 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 131348 | nb_rw_cycle_counter 43782 | nb_inter_pic_trame_counter 131347
Cycle 1 time: 867
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1125
Cycle 1 time: 779
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 1039
Cycle 1 time: 899
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1155
Cycle 1 time: 971
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1227
Cycle 1 time: 844
Cycle 2 time: 242
Cycle 0 time: 19
RW cycle time: 1105
Cycle 1 time: 811
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1067
Cycle 1 time: 862
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 856
Cycle 2 time: 236
Cycle 0 time: 15
RW cycle time: 1107
Cycle 1 time: 918
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1178
Cycle 1 time: 793
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1053
Cycle 1 time: 805
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1070
Cycle 1 time: 661
Cycle 2 time: 251
Cycle 0 time: 19
RW cycle time: 931
Cycle 1 time: 622
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 887
Cycle 1 time: 820
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1073
Cycle 1 time: 786
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1038
Cycle 1 time: 782
Cycle 2 time: 245
Cycle 0 time: 19
RW cycle time: 1046
Cycle 1 time: 768
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1022
Cycle 1 time: 794
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1058
Cycle 1 time: 788
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1052
clock 5383731 ms | mcu 0 | user time 702 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 131405 | nb_rw_cycle_counter 43801 | nb_inter_pic_trame_counter 131404
Cycle 1 time: 708
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 957
Cycle 1 time: 696
Cycle 2 time: 249
Cycle 0 time: 18
RW cycle time: 963
Cycle 1 time: 869
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1129
Cycle 1 time: 709
Cycle 2 time: 236
Cycle 0 time: 17
RW cycle time: 962
Cycle 1 time: 673
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 931
Cycle 1 time: 836
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1098
Cycle 1 time: 772
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1031
Cycle 1 time: 688
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 948
Cycle 1 time: 703
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 962
Cycle 1 time: 592
Cycle 2 time: 245
Cycle 0 time: 16
RW cycle time: 853
Cycle 1 time: 873
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1132
Cycle 1 time: 987
Cycle 2 time: 280
Cycle 0 time: 21
RW cycle time: 1288
Cycle 1 time: 687
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 950
Cycle 1 time: 811
Cycle 2 time: 244
Cycle 0 time: 20
RW cycle time: 1075
Cycle 1 time: 829
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1083
Cycle 1 time: 751
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1016
Cycle 1 time: 791
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1051
Cycle 1 time: 630
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 893
Cycle 1 time: 618
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 876
Cycle 1 time: 741
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1000
clock 5385773 ms | mcu 0 | user time 925 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 131465 | nb_rw_cycle_counter 43821 | nb_inter_pic_trame_counter 131464
Cycle 1 time: 932
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1189
Cycle 1 time: 998
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1256
Cycle 1 time: 806
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1069
Cycle 1 time: 865
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1116
Cycle 1 time: 732
Cycle 2 time: 238
Cycle 0 time: 19
RW cycle time: 989
Cycle 1 time: 764
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1022
Cycle 1 time: 928
Cycle 2 time: 246
Cycle 0 time: 18
RW cycle time: 1192
Cycle 1 time: 701
Cycle 2 time: 234
Cycle 0 time: 19
RW cycle time: 954
Cycle 1 time: 696
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 961
Cycle 1 time: 870
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1132
Cycle 1 time: 860
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1118
Cycle 1 time: 802
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1061
Cycle 1 time: 801
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 981
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1236
Cycle 1 time: 896
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1154
Cycle 1 time: 686
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 949
Cycle 1 time: 827
Cycle 2 time: 244
Cycle 0 time: 21
RW cycle time: 1092
Cycle 1 time: 804
Cycle 2 time: 239
Cycle 0 time: 20
RW cycle time: 1063
Cycle 1 time: 888
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1148
clock 5387839 ms | mcu 0 | user time 830 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 131522 | nb_rw_cycle_counter 43840 | nb_inter_pic_trame_counter 131521
Cycle 1 time: 837
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1097
Cycle 1 time: 939
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 1207
Cycle 1 time: 585
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 846
Cycle 1 time: 949
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1208
Cycle 1 time: 969
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 1234
Cycle 1 time: 725
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 987
Cycle 1 time: 853
Cycle 2 time: 242
Cycle 0 time: 17
RW cycle time: 1112
Cycle 1 time: 760
Cycle 2 time: 246
Cycle 0 time: 17
RW cycle time: 1023
Cycle 1 time: 834
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 1092
Cycle 1 time: 791
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1046
Cycle 1 time: 715
Cycle 2 time: 226
Cycle 0 time: 17
RW cycle time: 958
Cycle 1 time: 795
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1054
Cycle 1 time: 662
Cycle 2 time: 267
Cycle 0 time: 17
RW cycle time: 946
Cycle 1 time: 786
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1048
Cycle 1 time: 884
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1141
Cycle 1 time: 813
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1077
Cycle 1 time: 578
Cycle 2 time: 259
Cycle 0 time: 18
RW cycle time: 855
Cycle 1 time: 905
Cycle 2 time: 243
Cycle 0 time: 19
RW cycle time: 1167
Cycle 1 time: 812
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1073
clock 5389849 ms | mcu 0 | user time 760 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 131579 | nb_rw_cycle_counter 43859 | nb_inter_pic_trame_counter 131578
Cycle 1 time: 766
Cycle 2 time: 245
Cycle 0 time: 20
RW cycle time: 1031
Cycle 1 time: 888
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1158
Cycle 1 time: 828
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 1088
Cycle 1 time: 814
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 1079
Cycle 1 time: 681
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 939
Cycle 1 time: 1037
Cycle 2 time: 276
Cycle 0 time: 16
RW cycle time: 1329
Cycle 1 time: 802
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1062
Cycle 1 time: 954
Cycle 2 time: 245
Cycle 0 time: 18
RW cycle time: 1217
Cycle 1 time: 836
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1096
Cycle 1 time: 703
Cycle 2 time: 239
Cycle 0 time: 18
RW cycle time: 960
Cycle 1 time: 761
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1017
Cycle 1 time: 896
Cycle 2 time: 250
Cycle 0 time: 19
RW cycle time: 1165
Cycle 1 time: 893
Cycle 2 time: 312
Cycle 0 time: 20
RW cycle time: 1225
Cycle 1 time: 903
Cycle 2 time: 254
Cycle 0 time: 18
RW cycle time: 1175
Cycle 1 time: 955
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1212
Cycle 1 time: 749
Cycle 2 time: 242
Cycle 0 time: 22
RW cycle time: 1013
Cycle 1 time: 927
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1182
Cycle 1 time: 801
Cycle 2 time: 241
Cycle 0 time: 20
RW cycle time: 1062
clock 5391859 ms | mcu 0 | user time 847 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 131633 | nb_rw_cycle_counter 43877 | nb_inter_pic_trame_counter 131632
Cycle 1 time: 853
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1104
Cycle 1 time: 811
Cycle 2 time: 245
Cycle 0 time: 23
RW cycle time: 1079
Cycle 1 time: 727
Cycle 2 time: 246
Cycle 0 time: 16
RW cycle time: 989
Cycle 1 time: 810
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1059
Cycle 1 time: 960
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1219
Cycle 1 time: 816
Cycle 2 time: 249
Cycle 0 time: 21
RW cycle time: 1086
Cycle 1 time: 832
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1093
Cycle 1 time: 805
Cycle 2 time: 238
Cycle 0 time: 18
RW cycle time: 1061
Cycle 1 time: 777
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1033
Cycle 1 time: 779
Cycle 2 time: 241
Cycle 0 time: 15
RW cycle time: 1035
Cycle 1 time: 935
Cycle 2 time: 243
Cycle 0 time: 16
RW cycle time: 1194
Cycle 1 time: 851
Cycle 2 time: 245
Cycle 0 time: 17
RW cycle time: 1113
Cycle 1 time: 948
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1208
Cycle 1 time: 920
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1174
Cycle 1 time: 924
Cycle 2 time: 238
Cycle 0 time: 17
RW cycle time: 1179
Cycle 1 time: 798
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 1052
Cycle 1 time: 996
Cycle 2 time: 235
Cycle 0 time: 18
RW cycle time: 1249
Cycle 1 time: 707
Cycle 2 time: 231
Cycle 0 time: 16
RW cycle time: 954
Cycle 1 time: 910
clock 5393877 ms | mcu 0 | user time 233 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 131688 | nb_rw_cycle_counter 43895 | nb_inter_pic_trame_counter 131687
Cycle 2 time: 241
Cycle 0 time: 13
RW cycle time: 1164
Cycle 1 time: 655
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 915
Cycle 1 time: 840
Cycle 2 time: 255
Cycle 0 time: 18
RW cycle time: 1113
Cycle 1 time: 902
Cycle 2 time: 238
Cycle 0 time: 20
RW cycle time: 1160
Cycle 1 time: 875
Cycle 2 time: 243
Cycle 0 time: 18
RW cycle time: 1136
Cycle 1 time: 714
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 964
Cycle 1 time: 578
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 836
Cycle 1 time: 979
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1233
Cycle 1 time: 750
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1008
Cycle 1 time: 779
Cycle 2 time: 235
Cycle 0 time: 15
RW cycle time: 1029
Cycle 1 time: 692
Cycle 2 time: 248
Cycle 0 time: 17
RW cycle time: 957
Cycle 1 time: 796
Cycle 2 time: 242
Cycle 0 time: 16
RW cycle time: 1054
Cycle 1 time: 679
Cycle 2 time: 242
Cycle 0 time: 18
RW cycle time: 939
Cycle 1 time: 976
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 1226
Cycle 1 time: 735
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 995
Cycle 1 time: 830
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1087
Cycle 1 time: 840
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1101
Cycle 1 time: 997
Cycle 2 time: 240
Cycle 0 time: 15
RW cycle time: 1252
Cycle 1 time: 809
Cycle 2 time: 247
Cycle 0 time: 17
RW cycle time: 1073
Cycle 1 time: 667
clock 5395878 ms | mcu 0 | user time 243 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 131745 | nb_rw_cycle_counter 43914 | nb_inter_pic_trame_counter 131744
Cycle 2 time: 250
Cycle 0 time: 13
RW cycle time: 930
Cycle 1 time: 748
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 1004
Cycle 1 time: 923
Cycle 2 time: 259
Cycle 0 time: 16
RW cycle time: 1198
Cycle 1 time: 872
Cycle 2 time: 243
Cycle 0 time: 17
RW cycle time: 1132
Cycle 1 time: 854
Cycle 2 time: 247
Cycle 0 time: 15
RW cycle time: 1116
Cycle 1 time: 874
Cycle 2 time: 244
Cycle 0 time: 22
RW cycle time: 1140
Cycle 1 time: 866
Cycle 2 time: 247
Cycle 0 time: 16
RW cycle time: 1129
Cycle 1 time: 791
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1048
Cycle 1 time: 973
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1233
Cycle 1 time: 911
Cycle 2 time: 234
Cycle 0 time: 17
RW cycle time: 1162
Cycle 1 time: 868
Cycle 2 time: 235
Cycle 0 time: 16
RW cycle time: 1119
Cycle 1 time: 746
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1002
Cycle 1 time: 788
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1049
Cycle 1 time: 639
Cycle 2 time: 247
Cycle 0 time: 18
RW cycle time: 904
Cycle 1 time: 769
Cycle 2 time: 239
Cycle 0 time: 19
RW cycle time: 1027
Cycle 1 time: 818
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1077
Cycle 1 time: 781
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1036
Cycle 1 time: 656
Cycle 2 time: 240
Cycle 0 time: 19
RW cycle time: 915
Cycle 1 time: 910
Cycle 2 time: 249
Cycle 0 time: 20
RW cycle time: 1179
clock 5397887 ms | mcu 0 | user time 604 | I1 0 | I2 0 | I3 0 | O1 1 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 131801 | nb_rw_cycle_counter 43933 | nb_inter_pic_trame_counter 131800
Cycle 1 time: 610
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 862
Cycle 1 time: 800
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 1059
Cycle 1 time: 744
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1000
Cycle 1 time: 680
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 943
Cycle 1 time: 809
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 1064
Cycle 1 time: 693
Cycle 2 time: 241
Cycle 0 time: 17
RW cycle time: 951
Cycle 1 time: 677
Cycle 2 time: 240
Cycle 0 time: 16
RW cycle time: 933
Cycle 1 time: 742
Cycle 2 time: 244
Cycle 0 time: 17
RW cycle time: 1003
Cycle 1 time: 806
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1055
Cycle 1 time: 680
Cycle 2 time: 236
Cycle 0 time: 19
RW cycle time: 935
Cycle 1 time: 838
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1098
Cycle 1 time: 823
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 1076
Cycle 1 time: 913
Cycle 2 time: 256
Cycle 0 time: 15
RW cycle time: 1184
Cycle 1 time: 649
Cycle 2 time: 237
Cycle 0 time: 16
RW cycle time: 902
Cycle 1 time: 723
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 982
Cycle 1 time: 639
Cycle 2 time: 246
Cycle 0 time: 19
RW cycle time: 904
Cycle 1 time: 978
Cycle 2 time: 238
Cycle 0 time: 16
RW cycle time: 1232
Cycle 1 time: 834
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1086
Cycle 1 time: 670
Cycle 2 time: 234
Cycle 0 time: 16
RW cycle time: 920
Cycle 1 time: 775
Cycle 2 time: 240
Cycle 0 time: 18
RW cycle time: 1033
clock 5399934 ms | mcu 0 | user time 855 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 131861 | nb_rw_cycle_counter 43953 | nb_inter_pic_trame_counter 131860
Cycle 1 time: 861
Cycle 2 time: 239
Cycle 0 time: 17
RW cycle time: 1117
Cycle 1 time: 938
Cycle 2 time: 233
Cycle 0 time: 16
RW cycle time: 1187
Cycle 1 time: 921
Cycle 2 time: 244
Cycle 0 time: 18
RW cycle time: 1183
Cycle 1 time: 680
Cycle 2 time: 239
Cycle 0 time: 16
RW cycle time: 935
Cycle 1 time: 856
Cycle 2 time: 244
Cycle 0 time: 16
RW cycle time: 1116
Cycle 1 time: 963
Cycle 2 time: 243
Cycle 0 time: 21
RW cycle time: 1227
Cycle 1 time: 1022
Cycle 2 time: 231
Cycle 0 time: 19
RW cycle time: 1272
Cycle 1 time: 725
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 977
Cycle 1 time: 833
Cycle 2 time: 240
Cycle 0 time: 17
RW cycle time: 1090
Cycle 1 time: 715
Cycle 2 time: 236
Cycle 0 time: 16
RW cycle time: 967
Cycle 1 time: 828
Cycle 2 time: 237
Cycle 0 time: 15
RW cycle time: 1080
Cycle 1 time: 815
Cycle 2 time: 241
Cycle 0 time: 16
RW cycle time: 1072
Cycle 1 time: 741
Cycle 2 time: 249
Cycle 0 time: 16
RW cycle time: 1006
Cycle 1 time: 645
Cycle 2 time: 237
Cycle 0 time: 17
RW cycle time: 899
Cycle 1 time: 716
Cycle 2 time: 241
Cycle 0 time: 19
RW cycle time: 976
Cycle 1 time: 641
Cycle 2 time: 247
Cycle 0 time: 21
RW cycle time: 909
Cycle 1 time: 839
Cycle 2 time: 241
Cycle 0 time: 24
RW cycle time: 1104
Cycle 1 time: 654
Cycle 2 time: 241
Cycle 0 time: 18
RW cycle time: 913
Cycle 1 time: 606
Cycle 2 time: 243
Cycle 0 time: 20
RW cycle time: 869
Cycle 1 time: 722
clock 5401934 ms | mcu 0 | user time 234 | I1 0 | I2 0 | I3 0 | O1 0 | 02 0
EXT_I 0 | EXT_ O 0
external_input_state 0 | nr_v__external_input_states 0
n_cycle 131919 | nb_rw_cycle_counter 43972 | nb_inter_pic_trame_counter 131918
Cycle 2 time: 241
Cycle 0 time: 14
RW cycle time: 977
Cycle 1 time: 796
Cycle 2 time: 247
Cycle 0 time: 19
RW cycle time: 1062
Cycle 1 time: 881
Cycle 2 time: 245
Cycle 0 time: 19
-- Retirement
Error code = 13
CYCLES_FREEZED
Current replica = 0
NON_REPLICATED
-- 

