!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
!_TAG_PROGRAM_VERSION	5.8	//
ACR	includes/stm32f051x8.h	/^  __IO uint32_t ACR;          \/*!<FLASH access control register,                 Address offset: 0x00 *\/$/;"	m	struct:__anon39
ADC	includes/stm32f051x8.h	/^#define ADC /;"	d
ADC1	includes/stm32f051x8.h	/^#define ADC1 /;"	d
ADC1_BASE	includes/stm32f051x8.h	/^#define ADC1_BASE /;"	d
ADC1_COMMON	includes/stm32f051x8.h	/^#define ADC1_COMMON /;"	d
ADC1_COMP_IRQn	includes/stm32f051x8.h	/^  ADC1_COMP_IRQn              = 12,     \/*!< ADC1 and COMP interrupts (ADC interrupt combined with EXTI Lines 21 and 22 *\/$/;"	e	enum:__anon26
ADC1_IRQHandler	includes/stm32f051x8.h	/^#define ADC1_IRQHandler /;"	d
ADC1_IRQn	includes/stm32f051x8.h	/^#define ADC1_IRQn /;"	d
ADC_AWD_CR1_CHANNEL_MASK	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_AWD_CR1_CHANNEL_MASK /;"	d
ADC_AWD_CR1_REGOFFSET	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_AWD_CR1_REGOFFSET /;"	d
ADC_AWD_CRX_REGOFFSET_MASK	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_AWD_CRX_REGOFFSET_MASK /;"	d
ADC_AWD_CR_ALL_CHANNEL_MASK	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_AWD_CR_ALL_CHANNEL_MASK /;"	d
ADC_AWD_TR1_REGOFFSET	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_AWD_TR1_REGOFFSET /;"	d
ADC_AWD_TRX_REGOFFSET_MASK	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_AWD_TRX_REGOFFSET_MASK /;"	d
ADC_BASE	includes/stm32f051x8.h	/^#define ADC_BASE /;"	d
ADC_CCR_TSEN	includes/stm32f051x8.h	/^#define ADC_CCR_TSEN /;"	d
ADC_CCR_TSEN_Msk	includes/stm32f051x8.h	/^#define ADC_CCR_TSEN_Msk /;"	d
ADC_CCR_TSEN_Pos	includes/stm32f051x8.h	/^#define ADC_CCR_TSEN_Pos /;"	d
ADC_CCR_VBATEN	includes/stm32f051x8.h	/^#define ADC_CCR_VBATEN /;"	d
ADC_CCR_VBATEN_Msk	includes/stm32f051x8.h	/^#define ADC_CCR_VBATEN_Msk /;"	d
ADC_CCR_VBATEN_Pos	includes/stm32f051x8.h	/^#define ADC_CCR_VBATEN_Pos /;"	d
ADC_CCR_VREFEN	includes/stm32f051x8.h	/^#define ADC_CCR_VREFEN /;"	d
ADC_CCR_VREFEN_Msk	includes/stm32f051x8.h	/^#define ADC_CCR_VREFEN_Msk /;"	d
ADC_CCR_VREFEN_Pos	includes/stm32f051x8.h	/^#define ADC_CCR_VREFEN_Pos /;"	d
ADC_CFGR1_ALIGN	includes/stm32f051x8.h	/^#define ADC_CFGR1_ALIGN /;"	d
ADC_CFGR1_ALIGN_Msk	includes/stm32f051x8.h	/^#define ADC_CFGR1_ALIGN_Msk /;"	d
ADC_CFGR1_ALIGN_Pos	includes/stm32f051x8.h	/^#define ADC_CFGR1_ALIGN_Pos /;"	d
ADC_CFGR1_AUTDLY	includes/stm32f051x8.h	/^#define ADC_CFGR1_AUTDLY /;"	d
ADC_CFGR1_AUTOFF	includes/stm32f051x8.h	/^#define ADC_CFGR1_AUTOFF /;"	d
ADC_CFGR1_AUTOFF_Msk	includes/stm32f051x8.h	/^#define ADC_CFGR1_AUTOFF_Msk /;"	d
ADC_CFGR1_AUTOFF_Pos	includes/stm32f051x8.h	/^#define ADC_CFGR1_AUTOFF_Pos /;"	d
ADC_CFGR1_AWD1CH	includes/stm32f051x8.h	/^#define ADC_CFGR1_AWD1CH /;"	d
ADC_CFGR1_AWD1CH_0	includes/stm32f051x8.h	/^#define ADC_CFGR1_AWD1CH_0 /;"	d
ADC_CFGR1_AWD1CH_1	includes/stm32f051x8.h	/^#define ADC_CFGR1_AWD1CH_1 /;"	d
ADC_CFGR1_AWD1CH_2	includes/stm32f051x8.h	/^#define ADC_CFGR1_AWD1CH_2 /;"	d
ADC_CFGR1_AWD1CH_3	includes/stm32f051x8.h	/^#define ADC_CFGR1_AWD1CH_3 /;"	d
ADC_CFGR1_AWD1CH_4	includes/stm32f051x8.h	/^#define ADC_CFGR1_AWD1CH_4 /;"	d
ADC_CFGR1_AWD1CH_Msk	includes/stm32f051x8.h	/^#define ADC_CFGR1_AWD1CH_Msk /;"	d
ADC_CFGR1_AWD1CH_Pos	includes/stm32f051x8.h	/^#define ADC_CFGR1_AWD1CH_Pos /;"	d
ADC_CFGR1_AWD1EN	includes/stm32f051x8.h	/^#define ADC_CFGR1_AWD1EN /;"	d
ADC_CFGR1_AWD1EN_Msk	includes/stm32f051x8.h	/^#define ADC_CFGR1_AWD1EN_Msk /;"	d
ADC_CFGR1_AWD1EN_Pos	includes/stm32f051x8.h	/^#define ADC_CFGR1_AWD1EN_Pos /;"	d
ADC_CFGR1_AWD1SGL	includes/stm32f051x8.h	/^#define ADC_CFGR1_AWD1SGL /;"	d
ADC_CFGR1_AWD1SGL_Msk	includes/stm32f051x8.h	/^#define ADC_CFGR1_AWD1SGL_Msk /;"	d
ADC_CFGR1_AWD1SGL_Pos	includes/stm32f051x8.h	/^#define ADC_CFGR1_AWD1SGL_Pos /;"	d
ADC_CFGR1_AWDCH	includes/stm32f051x8.h	/^#define ADC_CFGR1_AWDCH /;"	d
ADC_CFGR1_AWDCH_0	includes/stm32f051x8.h	/^#define ADC_CFGR1_AWDCH_0 /;"	d
ADC_CFGR1_AWDCH_1	includes/stm32f051x8.h	/^#define ADC_CFGR1_AWDCH_1 /;"	d
ADC_CFGR1_AWDCH_2	includes/stm32f051x8.h	/^#define ADC_CFGR1_AWDCH_2 /;"	d
ADC_CFGR1_AWDCH_3	includes/stm32f051x8.h	/^#define ADC_CFGR1_AWDCH_3 /;"	d
ADC_CFGR1_AWDCH_4	includes/stm32f051x8.h	/^#define ADC_CFGR1_AWDCH_4 /;"	d
ADC_CFGR1_AWDEN	includes/stm32f051x8.h	/^#define ADC_CFGR1_AWDEN /;"	d
ADC_CFGR1_AWDSGL	includes/stm32f051x8.h	/^#define ADC_CFGR1_AWDSGL /;"	d
ADC_CFGR1_AWDSGL_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CFGR1_AWDSGL_BITOFFSET_POS /;"	d
ADC_CFGR1_CONT	includes/stm32f051x8.h	/^#define ADC_CFGR1_CONT /;"	d
ADC_CFGR1_CONT_Msk	includes/stm32f051x8.h	/^#define ADC_CFGR1_CONT_Msk /;"	d
ADC_CFGR1_CONT_Pos	includes/stm32f051x8.h	/^#define ADC_CFGR1_CONT_Pos /;"	d
ADC_CFGR1_DISCEN	includes/stm32f051x8.h	/^#define ADC_CFGR1_DISCEN /;"	d
ADC_CFGR1_DISCEN_Msk	includes/stm32f051x8.h	/^#define ADC_CFGR1_DISCEN_Msk /;"	d
ADC_CFGR1_DISCEN_Pos	includes/stm32f051x8.h	/^#define ADC_CFGR1_DISCEN_Pos /;"	d
ADC_CFGR1_DMACFG	includes/stm32f051x8.h	/^#define ADC_CFGR1_DMACFG /;"	d
ADC_CFGR1_DMACFG_Msk	includes/stm32f051x8.h	/^#define ADC_CFGR1_DMACFG_Msk /;"	d
ADC_CFGR1_DMACFG_Pos	includes/stm32f051x8.h	/^#define ADC_CFGR1_DMACFG_Pos /;"	d
ADC_CFGR1_DMAEN	includes/stm32f051x8.h	/^#define ADC_CFGR1_DMAEN /;"	d
ADC_CFGR1_DMAEN_Msk	includes/stm32f051x8.h	/^#define ADC_CFGR1_DMAEN_Msk /;"	d
ADC_CFGR1_DMAEN_Pos	includes/stm32f051x8.h	/^#define ADC_CFGR1_DMAEN_Pos /;"	d
ADC_CFGR1_EXTEN	includes/stm32f051x8.h	/^#define ADC_CFGR1_EXTEN /;"	d
ADC_CFGR1_EXTEN_0	includes/stm32f051x8.h	/^#define ADC_CFGR1_EXTEN_0 /;"	d
ADC_CFGR1_EXTEN_1	includes/stm32f051x8.h	/^#define ADC_CFGR1_EXTEN_1 /;"	d
ADC_CFGR1_EXTEN_Msk	includes/stm32f051x8.h	/^#define ADC_CFGR1_EXTEN_Msk /;"	d
ADC_CFGR1_EXTEN_Pos	includes/stm32f051x8.h	/^#define ADC_CFGR1_EXTEN_Pos /;"	d
ADC_CFGR1_EXTSEL	includes/stm32f051x8.h	/^#define ADC_CFGR1_EXTSEL /;"	d
ADC_CFGR1_EXTSEL_0	includes/stm32f051x8.h	/^#define ADC_CFGR1_EXTSEL_0 /;"	d
ADC_CFGR1_EXTSEL_1	includes/stm32f051x8.h	/^#define ADC_CFGR1_EXTSEL_1 /;"	d
ADC_CFGR1_EXTSEL_2	includes/stm32f051x8.h	/^#define ADC_CFGR1_EXTSEL_2 /;"	d
ADC_CFGR1_EXTSEL_Msk	includes/stm32f051x8.h	/^#define ADC_CFGR1_EXTSEL_Msk /;"	d
ADC_CFGR1_EXTSEL_Pos	includes/stm32f051x8.h	/^#define ADC_CFGR1_EXTSEL_Pos /;"	d
ADC_CFGR1_OVRMOD	includes/stm32f051x8.h	/^#define ADC_CFGR1_OVRMOD /;"	d
ADC_CFGR1_OVRMOD_Msk	includes/stm32f051x8.h	/^#define ADC_CFGR1_OVRMOD_Msk /;"	d
ADC_CFGR1_OVRMOD_Pos	includes/stm32f051x8.h	/^#define ADC_CFGR1_OVRMOD_Pos /;"	d
ADC_CFGR1_RES	includes/stm32f051x8.h	/^#define ADC_CFGR1_RES /;"	d
ADC_CFGR1_RES_0	includes/stm32f051x8.h	/^#define ADC_CFGR1_RES_0 /;"	d
ADC_CFGR1_RES_1	includes/stm32f051x8.h	/^#define ADC_CFGR1_RES_1 /;"	d
ADC_CFGR1_RES_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CFGR1_RES_BITOFFSET_POS /;"	d
ADC_CFGR1_RES_Msk	includes/stm32f051x8.h	/^#define ADC_CFGR1_RES_Msk /;"	d
ADC_CFGR1_RES_Pos	includes/stm32f051x8.h	/^#define ADC_CFGR1_RES_Pos /;"	d
ADC_CFGR1_SCANDIR	includes/stm32f051x8.h	/^#define ADC_CFGR1_SCANDIR /;"	d
ADC_CFGR1_SCANDIR_Msk	includes/stm32f051x8.h	/^#define ADC_CFGR1_SCANDIR_Msk /;"	d
ADC_CFGR1_SCANDIR_Pos	includes/stm32f051x8.h	/^#define ADC_CFGR1_SCANDIR_Pos /;"	d
ADC_CFGR1_WAIT	includes/stm32f051x8.h	/^#define ADC_CFGR1_WAIT /;"	d
ADC_CFGR1_WAIT_Msk	includes/stm32f051x8.h	/^#define ADC_CFGR1_WAIT_Msk /;"	d
ADC_CFGR1_WAIT_Pos	includes/stm32f051x8.h	/^#define ADC_CFGR1_WAIT_Pos /;"	d
ADC_CFGR2_CKMODE	includes/stm32f051x8.h	/^#define ADC_CFGR2_CKMODE /;"	d
ADC_CFGR2_CKMODE_0	includes/stm32f051x8.h	/^#define ADC_CFGR2_CKMODE_0 /;"	d
ADC_CFGR2_CKMODE_1	includes/stm32f051x8.h	/^#define ADC_CFGR2_CKMODE_1 /;"	d
ADC_CFGR2_CKMODE_Msk	includes/stm32f051x8.h	/^#define ADC_CFGR2_CKMODE_Msk /;"	d
ADC_CFGR2_CKMODE_Pos	includes/stm32f051x8.h	/^#define ADC_CFGR2_CKMODE_Pos /;"	d
ADC_CFGR2_JITOFFDIV2	includes/stm32f051x8.h	/^#define  ADC_CFGR2_JITOFFDIV2 /;"	d
ADC_CFGR2_JITOFFDIV4	includes/stm32f051x8.h	/^#define  ADC_CFGR2_JITOFFDIV4 /;"	d
ADC_CHANNEL_0_BITFIELD	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_0_BITFIELD /;"	d
ADC_CHANNEL_0_NUMBER	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_0_NUMBER /;"	d
ADC_CHANNEL_10_BITFIELD	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_10_BITFIELD /;"	d
ADC_CHANNEL_10_NUMBER	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_10_NUMBER /;"	d
ADC_CHANNEL_11_BITFIELD	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_11_BITFIELD /;"	d
ADC_CHANNEL_11_NUMBER	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_11_NUMBER /;"	d
ADC_CHANNEL_12_BITFIELD	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_12_BITFIELD /;"	d
ADC_CHANNEL_12_NUMBER	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_12_NUMBER /;"	d
ADC_CHANNEL_13_BITFIELD	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_13_BITFIELD /;"	d
ADC_CHANNEL_13_NUMBER	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_13_NUMBER /;"	d
ADC_CHANNEL_14_BITFIELD	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_14_BITFIELD /;"	d
ADC_CHANNEL_14_NUMBER	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_14_NUMBER /;"	d
ADC_CHANNEL_15_BITFIELD	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_15_BITFIELD /;"	d
ADC_CHANNEL_15_NUMBER	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_15_NUMBER /;"	d
ADC_CHANNEL_16_BITFIELD	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_16_BITFIELD /;"	d
ADC_CHANNEL_16_NUMBER	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_16_NUMBER /;"	d
ADC_CHANNEL_17_BITFIELD	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_17_BITFIELD /;"	d
ADC_CHANNEL_17_NUMBER	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_17_NUMBER /;"	d
ADC_CHANNEL_18_BITFIELD	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_18_BITFIELD /;"	d
ADC_CHANNEL_18_NUMBER	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_18_NUMBER /;"	d
ADC_CHANNEL_1_BITFIELD	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_1_BITFIELD /;"	d
ADC_CHANNEL_1_NUMBER	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_1_NUMBER /;"	d
ADC_CHANNEL_2_BITFIELD	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_2_BITFIELD /;"	d
ADC_CHANNEL_2_NUMBER	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_2_NUMBER /;"	d
ADC_CHANNEL_3_BITFIELD	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_3_BITFIELD /;"	d
ADC_CHANNEL_3_NUMBER	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_3_NUMBER /;"	d
ADC_CHANNEL_4_BITFIELD	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_4_BITFIELD /;"	d
ADC_CHANNEL_4_NUMBER	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_4_NUMBER /;"	d
ADC_CHANNEL_5_BITFIELD	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_5_BITFIELD /;"	d
ADC_CHANNEL_5_NUMBER	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_5_NUMBER /;"	d
ADC_CHANNEL_6_BITFIELD	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_6_BITFIELD /;"	d
ADC_CHANNEL_6_NUMBER	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_6_NUMBER /;"	d
ADC_CHANNEL_7_BITFIELD	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_7_BITFIELD /;"	d
ADC_CHANNEL_7_NUMBER	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_7_NUMBER /;"	d
ADC_CHANNEL_8_BITFIELD	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_8_BITFIELD /;"	d
ADC_CHANNEL_8_NUMBER	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_8_NUMBER /;"	d
ADC_CHANNEL_9_BITFIELD	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_9_BITFIELD /;"	d
ADC_CHANNEL_9_NUMBER	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_9_NUMBER /;"	d
ADC_CHANNEL_ID_BITFIELD_MASK	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_ID_BITFIELD_MASK /;"	d
ADC_CHANNEL_ID_INTERNAL_CH	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_ID_INTERNAL_CH /;"	d
ADC_CHANNEL_ID_INTERNAL_CH_MASK	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_ID_INTERNAL_CH_MASK /;"	d
ADC_CHANNEL_ID_MASK	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_ID_MASK /;"	d
ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS /;"	d
ADC_CHANNEL_ID_NUMBER_MASK	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_ID_NUMBER_MASK /;"	d
ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 /;"	d
ADC_CHANNEL_VBAT_SUPPORT	includes/stm32f051x8.h	/^#define ADC_CHANNEL_VBAT_SUPPORT /;"	d
ADC_CHSELR_CHSEL	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL /;"	d
ADC_CHSELR_CHSEL0	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL0 /;"	d
ADC_CHSELR_CHSEL0_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL0_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL0_Msk	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL0_Msk /;"	d
ADC_CHSELR_CHSEL0_Pos	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL0_Pos /;"	d
ADC_CHSELR_CHSEL1	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL1 /;"	d
ADC_CHSELR_CHSEL10	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL10 /;"	d
ADC_CHSELR_CHSEL10_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL10_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL10_Msk	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL10_Msk /;"	d
ADC_CHSELR_CHSEL10_Pos	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL10_Pos /;"	d
ADC_CHSELR_CHSEL11	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL11 /;"	d
ADC_CHSELR_CHSEL11_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL11_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL11_Msk	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL11_Msk /;"	d
ADC_CHSELR_CHSEL11_Pos	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL11_Pos /;"	d
ADC_CHSELR_CHSEL12	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL12 /;"	d
ADC_CHSELR_CHSEL12_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL12_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL12_Msk	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL12_Msk /;"	d
ADC_CHSELR_CHSEL12_Pos	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL12_Pos /;"	d
ADC_CHSELR_CHSEL13	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL13 /;"	d
ADC_CHSELR_CHSEL13_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL13_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL13_Msk	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL13_Msk /;"	d
ADC_CHSELR_CHSEL13_Pos	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL13_Pos /;"	d
ADC_CHSELR_CHSEL14	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL14 /;"	d
ADC_CHSELR_CHSEL14_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL14_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL14_Msk	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL14_Msk /;"	d
ADC_CHSELR_CHSEL14_Pos	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL14_Pos /;"	d
ADC_CHSELR_CHSEL15	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL15 /;"	d
ADC_CHSELR_CHSEL15_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL15_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL15_Msk	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL15_Msk /;"	d
ADC_CHSELR_CHSEL15_Pos	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL15_Pos /;"	d
ADC_CHSELR_CHSEL16	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL16 /;"	d
ADC_CHSELR_CHSEL16_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL16_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL16_Msk	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL16_Msk /;"	d
ADC_CHSELR_CHSEL16_Pos	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL16_Pos /;"	d
ADC_CHSELR_CHSEL17	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL17 /;"	d
ADC_CHSELR_CHSEL17_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL17_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL17_Msk	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL17_Msk /;"	d
ADC_CHSELR_CHSEL17_Pos	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL17_Pos /;"	d
ADC_CHSELR_CHSEL18	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL18 /;"	d
ADC_CHSELR_CHSEL18_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL18_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL18_Msk	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL18_Msk /;"	d
ADC_CHSELR_CHSEL18_Pos	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL18_Pos /;"	d
ADC_CHSELR_CHSEL1_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL1_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL1_Msk	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL1_Msk /;"	d
ADC_CHSELR_CHSEL1_Pos	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL1_Pos /;"	d
ADC_CHSELR_CHSEL2	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL2 /;"	d
ADC_CHSELR_CHSEL2_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL2_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL2_Msk	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL2_Msk /;"	d
ADC_CHSELR_CHSEL2_Pos	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL2_Pos /;"	d
ADC_CHSELR_CHSEL3	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL3 /;"	d
ADC_CHSELR_CHSEL3_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL3_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL3_Msk	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL3_Msk /;"	d
ADC_CHSELR_CHSEL3_Pos	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL3_Pos /;"	d
ADC_CHSELR_CHSEL4	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL4 /;"	d
ADC_CHSELR_CHSEL4_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL4_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL4_Msk	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL4_Msk /;"	d
ADC_CHSELR_CHSEL4_Pos	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL4_Pos /;"	d
ADC_CHSELR_CHSEL5	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL5 /;"	d
ADC_CHSELR_CHSEL5_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL5_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL5_Msk	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL5_Msk /;"	d
ADC_CHSELR_CHSEL5_Pos	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL5_Pos /;"	d
ADC_CHSELR_CHSEL6	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL6 /;"	d
ADC_CHSELR_CHSEL6_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL6_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL6_Msk	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL6_Msk /;"	d
ADC_CHSELR_CHSEL6_Pos	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL6_Pos /;"	d
ADC_CHSELR_CHSEL7	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL7 /;"	d
ADC_CHSELR_CHSEL7_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL7_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL7_Msk	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL7_Msk /;"	d
ADC_CHSELR_CHSEL7_Pos	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL7_Pos /;"	d
ADC_CHSELR_CHSEL8	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL8 /;"	d
ADC_CHSELR_CHSEL8_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL8_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL8_Msk	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL8_Msk /;"	d
ADC_CHSELR_CHSEL8_Pos	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL8_Pos /;"	d
ADC_CHSELR_CHSEL9	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL9 /;"	d
ADC_CHSELR_CHSEL9_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CHSELR_CHSEL9_BITOFFSET_POS /;"	d
ADC_CHSELR_CHSEL9_Msk	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL9_Msk /;"	d
ADC_CHSELR_CHSEL9_Pos	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL9_Pos /;"	d
ADC_CHSELR_CHSEL_Msk	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL_Msk /;"	d
ADC_CHSELR_CHSEL_Pos	includes/stm32f051x8.h	/^#define ADC_CHSELR_CHSEL_Pos /;"	d
ADC_CLOCK_RATIO_VS_CPU_HIGHEST	stm32f0_peripheral/Src/stm32f0xx_ll_adc.c	/^#define ADC_CLOCK_RATIO_VS_CPU_HIGHEST /;"	d	file:
ADC_CR_ADCAL	includes/stm32f051x8.h	/^#define ADC_CR_ADCAL /;"	d
ADC_CR_ADCAL_Msk	includes/stm32f051x8.h	/^#define ADC_CR_ADCAL_Msk /;"	d
ADC_CR_ADCAL_Pos	includes/stm32f051x8.h	/^#define ADC_CR_ADCAL_Pos /;"	d
ADC_CR_ADDIS	includes/stm32f051x8.h	/^#define ADC_CR_ADDIS /;"	d
ADC_CR_ADDIS_Msk	includes/stm32f051x8.h	/^#define ADC_CR_ADDIS_Msk /;"	d
ADC_CR_ADDIS_Pos	includes/stm32f051x8.h	/^#define ADC_CR_ADDIS_Pos /;"	d
ADC_CR_ADEN	includes/stm32f051x8.h	/^#define ADC_CR_ADEN /;"	d
ADC_CR_ADEN_Msk	includes/stm32f051x8.h	/^#define ADC_CR_ADEN_Msk /;"	d
ADC_CR_ADEN_Pos	includes/stm32f051x8.h	/^#define ADC_CR_ADEN_Pos /;"	d
ADC_CR_ADSTART	includes/stm32f051x8.h	/^#define ADC_CR_ADSTART /;"	d
ADC_CR_ADSTART_Msk	includes/stm32f051x8.h	/^#define ADC_CR_ADSTART_Msk /;"	d
ADC_CR_ADSTART_Pos	includes/stm32f051x8.h	/^#define ADC_CR_ADSTART_Pos /;"	d
ADC_CR_ADSTP	includes/stm32f051x8.h	/^#define ADC_CR_ADSTP /;"	d
ADC_CR_ADSTP_Msk	includes/stm32f051x8.h	/^#define ADC_CR_ADSTP_Msk /;"	d
ADC_CR_ADSTP_Pos	includes/stm32f051x8.h	/^#define ADC_CR_ADSTP_Pos /;"	d
ADC_CR_BITS_PROPERTY_RS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_CR_BITS_PROPERTY_RS /;"	d
ADC_Common_TypeDef	includes/stm32f051x8.h	/^} ADC_Common_TypeDef;$/;"	t	typeref:struct:__anon28
ADC_DR_DATA	includes/stm32f051x8.h	/^#define ADC_DR_DATA /;"	d
ADC_DR_DATA_0	includes/stm32f051x8.h	/^#define ADC_DR_DATA_0 /;"	d
ADC_DR_DATA_1	includes/stm32f051x8.h	/^#define ADC_DR_DATA_1 /;"	d
ADC_DR_DATA_10	includes/stm32f051x8.h	/^#define ADC_DR_DATA_10 /;"	d
ADC_DR_DATA_11	includes/stm32f051x8.h	/^#define ADC_DR_DATA_11 /;"	d
ADC_DR_DATA_12	includes/stm32f051x8.h	/^#define ADC_DR_DATA_12 /;"	d
ADC_DR_DATA_13	includes/stm32f051x8.h	/^#define ADC_DR_DATA_13 /;"	d
ADC_DR_DATA_14	includes/stm32f051x8.h	/^#define ADC_DR_DATA_14 /;"	d
ADC_DR_DATA_15	includes/stm32f051x8.h	/^#define ADC_DR_DATA_15 /;"	d
ADC_DR_DATA_2	includes/stm32f051x8.h	/^#define ADC_DR_DATA_2 /;"	d
ADC_DR_DATA_3	includes/stm32f051x8.h	/^#define ADC_DR_DATA_3 /;"	d
ADC_DR_DATA_4	includes/stm32f051x8.h	/^#define ADC_DR_DATA_4 /;"	d
ADC_DR_DATA_5	includes/stm32f051x8.h	/^#define ADC_DR_DATA_5 /;"	d
ADC_DR_DATA_6	includes/stm32f051x8.h	/^#define ADC_DR_DATA_6 /;"	d
ADC_DR_DATA_7	includes/stm32f051x8.h	/^#define ADC_DR_DATA_7 /;"	d
ADC_DR_DATA_8	includes/stm32f051x8.h	/^#define ADC_DR_DATA_8 /;"	d
ADC_DR_DATA_9	includes/stm32f051x8.h	/^#define ADC_DR_DATA_9 /;"	d
ADC_DR_DATA_Msk	includes/stm32f051x8.h	/^#define ADC_DR_DATA_Msk /;"	d
ADC_DR_DATA_Pos	includes/stm32f051x8.h	/^#define ADC_DR_DATA_Pos /;"	d
ADC_HTR_HT	includes/stm32f051x8.h	/^#define  ADC_HTR_HT /;"	d
ADC_IER_ADRDYIE	includes/stm32f051x8.h	/^#define ADC_IER_ADRDYIE /;"	d
ADC_IER_ADRDYIE_Msk	includes/stm32f051x8.h	/^#define ADC_IER_ADRDYIE_Msk /;"	d
ADC_IER_ADRDYIE_Pos	includes/stm32f051x8.h	/^#define ADC_IER_ADRDYIE_Pos /;"	d
ADC_IER_AWD1IE	includes/stm32f051x8.h	/^#define ADC_IER_AWD1IE /;"	d
ADC_IER_AWD1IE_Msk	includes/stm32f051x8.h	/^#define ADC_IER_AWD1IE_Msk /;"	d
ADC_IER_AWD1IE_Pos	includes/stm32f051x8.h	/^#define ADC_IER_AWD1IE_Pos /;"	d
ADC_IER_AWDIE	includes/stm32f051x8.h	/^#define ADC_IER_AWDIE /;"	d
ADC_IER_EOCIE	includes/stm32f051x8.h	/^#define ADC_IER_EOCIE /;"	d
ADC_IER_EOCIE_Msk	includes/stm32f051x8.h	/^#define ADC_IER_EOCIE_Msk /;"	d
ADC_IER_EOCIE_Pos	includes/stm32f051x8.h	/^#define ADC_IER_EOCIE_Pos /;"	d
ADC_IER_EOSEQIE	includes/stm32f051x8.h	/^#define ADC_IER_EOSEQIE /;"	d
ADC_IER_EOSIE	includes/stm32f051x8.h	/^#define ADC_IER_EOSIE /;"	d
ADC_IER_EOSIE_Msk	includes/stm32f051x8.h	/^#define ADC_IER_EOSIE_Msk /;"	d
ADC_IER_EOSIE_Pos	includes/stm32f051x8.h	/^#define ADC_IER_EOSIE_Pos /;"	d
ADC_IER_EOSMPIE	includes/stm32f051x8.h	/^#define ADC_IER_EOSMPIE /;"	d
ADC_IER_EOSMPIE_Msk	includes/stm32f051x8.h	/^#define ADC_IER_EOSMPIE_Msk /;"	d
ADC_IER_EOSMPIE_Pos	includes/stm32f051x8.h	/^#define ADC_IER_EOSMPIE_Pos /;"	d
ADC_IER_OVRIE	includes/stm32f051x8.h	/^#define ADC_IER_OVRIE /;"	d
ADC_IER_OVRIE_Msk	includes/stm32f051x8.h	/^#define ADC_IER_OVRIE_Msk /;"	d
ADC_IER_OVRIE_Pos	includes/stm32f051x8.h	/^#define ADC_IER_OVRIE_Pos /;"	d
ADC_ISR_ADRDY	includes/stm32f051x8.h	/^#define ADC_ISR_ADRDY /;"	d
ADC_ISR_ADRDY_Msk	includes/stm32f051x8.h	/^#define ADC_ISR_ADRDY_Msk /;"	d
ADC_ISR_ADRDY_Pos	includes/stm32f051x8.h	/^#define ADC_ISR_ADRDY_Pos /;"	d
ADC_ISR_AWD	includes/stm32f051x8.h	/^#define ADC_ISR_AWD /;"	d
ADC_ISR_AWD1	includes/stm32f051x8.h	/^#define ADC_ISR_AWD1 /;"	d
ADC_ISR_AWD1_Msk	includes/stm32f051x8.h	/^#define ADC_ISR_AWD1_Msk /;"	d
ADC_ISR_AWD1_Pos	includes/stm32f051x8.h	/^#define ADC_ISR_AWD1_Pos /;"	d
ADC_ISR_EOC	includes/stm32f051x8.h	/^#define ADC_ISR_EOC /;"	d
ADC_ISR_EOC_Msk	includes/stm32f051x8.h	/^#define ADC_ISR_EOC_Msk /;"	d
ADC_ISR_EOC_Pos	includes/stm32f051x8.h	/^#define ADC_ISR_EOC_Pos /;"	d
ADC_ISR_EOS	includes/stm32f051x8.h	/^#define ADC_ISR_EOS /;"	d
ADC_ISR_EOSEQ	includes/stm32f051x8.h	/^#define ADC_ISR_EOSEQ /;"	d
ADC_ISR_EOSMP	includes/stm32f051x8.h	/^#define ADC_ISR_EOSMP /;"	d
ADC_ISR_EOSMP_Msk	includes/stm32f051x8.h	/^#define ADC_ISR_EOSMP_Msk /;"	d
ADC_ISR_EOSMP_Pos	includes/stm32f051x8.h	/^#define ADC_ISR_EOSMP_Pos /;"	d
ADC_ISR_EOS_Msk	includes/stm32f051x8.h	/^#define ADC_ISR_EOS_Msk /;"	d
ADC_ISR_EOS_Pos	includes/stm32f051x8.h	/^#define ADC_ISR_EOS_Pos /;"	d
ADC_ISR_OVR	includes/stm32f051x8.h	/^#define ADC_ISR_OVR /;"	d
ADC_ISR_OVR_Msk	includes/stm32f051x8.h	/^#define ADC_ISR_OVR_Msk /;"	d
ADC_ISR_OVR_Pos	includes/stm32f051x8.h	/^#define ADC_ISR_OVR_Pos /;"	d
ADC_LTR_LT	includes/stm32f051x8.h	/^#define  ADC_LTR_LT /;"	d
ADC_REG_TRIG_EDGE_MASK	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_REG_TRIG_EDGE_MASK /;"	d
ADC_REG_TRIG_EXTEN_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_REG_TRIG_EXTEN_BITOFFSET_POS /;"	d
ADC_REG_TRIG_EXTSEL_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_REG_TRIG_EXTSEL_BITOFFSET_POS /;"	d
ADC_REG_TRIG_EXT_EDGE_DEFAULT	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_REG_TRIG_EXT_EDGE_DEFAULT /;"	d
ADC_REG_TRIG_SOURCE_MASK	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_REG_TRIG_SOURCE_MASK /;"	d
ADC_SMPR1_SMPR	includes/stm32f051x8.h	/^#define  ADC_SMPR1_SMPR /;"	d
ADC_SMPR1_SMPR_0	includes/stm32f051x8.h	/^#define  ADC_SMPR1_SMPR_0 /;"	d
ADC_SMPR1_SMPR_1	includes/stm32f051x8.h	/^#define  ADC_SMPR1_SMPR_1 /;"	d
ADC_SMPR1_SMPR_2	includes/stm32f051x8.h	/^#define  ADC_SMPR1_SMPR_2 /;"	d
ADC_SMPR_SMP	includes/stm32f051x8.h	/^#define ADC_SMPR_SMP /;"	d
ADC_SMPR_SMP_0	includes/stm32f051x8.h	/^#define ADC_SMPR_SMP_0 /;"	d
ADC_SMPR_SMP_1	includes/stm32f051x8.h	/^#define ADC_SMPR_SMP_1 /;"	d
ADC_SMPR_SMP_2	includes/stm32f051x8.h	/^#define ADC_SMPR_SMP_2 /;"	d
ADC_SMPR_SMP_Msk	includes/stm32f051x8.h	/^#define ADC_SMPR_SMP_Msk /;"	d
ADC_SMPR_SMP_Pos	includes/stm32f051x8.h	/^#define ADC_SMPR_SMP_Pos /;"	d
ADC_TIMEOUT_DISABLE_CPU_CYCLES	stm32f0_peripheral/Src/stm32f0xx_ll_adc.c	/^#define ADC_TIMEOUT_DISABLE_CPU_CYCLES /;"	d	file:
ADC_TIMEOUT_STOP_CONVERSION_CPU_CYCLES	stm32f0_peripheral/Src/stm32f0xx_ll_adc.c	/^#define ADC_TIMEOUT_STOP_CONVERSION_CPU_CYCLES /;"	d	file:
ADC_TR1_HT1	includes/stm32f051x8.h	/^#define ADC_TR1_HT1 /;"	d
ADC_TR1_HT1_0	includes/stm32f051x8.h	/^#define ADC_TR1_HT1_0 /;"	d
ADC_TR1_HT1_1	includes/stm32f051x8.h	/^#define ADC_TR1_HT1_1 /;"	d
ADC_TR1_HT1_10	includes/stm32f051x8.h	/^#define ADC_TR1_HT1_10 /;"	d
ADC_TR1_HT1_11	includes/stm32f051x8.h	/^#define ADC_TR1_HT1_11 /;"	d
ADC_TR1_HT1_2	includes/stm32f051x8.h	/^#define ADC_TR1_HT1_2 /;"	d
ADC_TR1_HT1_3	includes/stm32f051x8.h	/^#define ADC_TR1_HT1_3 /;"	d
ADC_TR1_HT1_4	includes/stm32f051x8.h	/^#define ADC_TR1_HT1_4 /;"	d
ADC_TR1_HT1_5	includes/stm32f051x8.h	/^#define ADC_TR1_HT1_5 /;"	d
ADC_TR1_HT1_6	includes/stm32f051x8.h	/^#define ADC_TR1_HT1_6 /;"	d
ADC_TR1_HT1_7	includes/stm32f051x8.h	/^#define ADC_TR1_HT1_7 /;"	d
ADC_TR1_HT1_8	includes/stm32f051x8.h	/^#define ADC_TR1_HT1_8 /;"	d
ADC_TR1_HT1_9	includes/stm32f051x8.h	/^#define ADC_TR1_HT1_9 /;"	d
ADC_TR1_HT1_Msk	includes/stm32f051x8.h	/^#define ADC_TR1_HT1_Msk /;"	d
ADC_TR1_HT1_Pos	includes/stm32f051x8.h	/^#define ADC_TR1_HT1_Pos /;"	d
ADC_TR1_LT1	includes/stm32f051x8.h	/^#define ADC_TR1_LT1 /;"	d
ADC_TR1_LT1_0	includes/stm32f051x8.h	/^#define ADC_TR1_LT1_0 /;"	d
ADC_TR1_LT1_1	includes/stm32f051x8.h	/^#define ADC_TR1_LT1_1 /;"	d
ADC_TR1_LT1_10	includes/stm32f051x8.h	/^#define ADC_TR1_LT1_10 /;"	d
ADC_TR1_LT1_11	includes/stm32f051x8.h	/^#define ADC_TR1_LT1_11 /;"	d
ADC_TR1_LT1_2	includes/stm32f051x8.h	/^#define ADC_TR1_LT1_2 /;"	d
ADC_TR1_LT1_3	includes/stm32f051x8.h	/^#define ADC_TR1_LT1_3 /;"	d
ADC_TR1_LT1_4	includes/stm32f051x8.h	/^#define ADC_TR1_LT1_4 /;"	d
ADC_TR1_LT1_5	includes/stm32f051x8.h	/^#define ADC_TR1_LT1_5 /;"	d
ADC_TR1_LT1_6	includes/stm32f051x8.h	/^#define ADC_TR1_LT1_6 /;"	d
ADC_TR1_LT1_7	includes/stm32f051x8.h	/^#define ADC_TR1_LT1_7 /;"	d
ADC_TR1_LT1_8	includes/stm32f051x8.h	/^#define ADC_TR1_LT1_8 /;"	d
ADC_TR1_LT1_9	includes/stm32f051x8.h	/^#define ADC_TR1_LT1_9 /;"	d
ADC_TR1_LT1_Msk	includes/stm32f051x8.h	/^#define ADC_TR1_LT1_Msk /;"	d
ADC_TR1_LT1_Pos	includes/stm32f051x8.h	/^#define ADC_TR1_LT1_Pos /;"	d
ADC_TR_HT	includes/stm32f051x8.h	/^#define  ADC_TR_HT /;"	d
ADC_TR_HT_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define ADC_TR_HT_BITOFFSET_POS /;"	d
ADC_TR_LT	includes/stm32f051x8.h	/^#define  ADC_TR_LT /;"	d
ADC_TypeDef	includes/stm32f051x8.h	/^} ADC_TypeDef;$/;"	t	typeref:struct:__anon27
AFR	includes/stm32f051x8.h	/^  __IO uint32_t AFR[2];       \/*!< GPIO alternate function low register,  Address offset: 0x20-0x24 *\/$/;"	m	struct:__anon41
AHB2PERIPH_BASE	includes/stm32f051x8.h	/^#define AHB2PERIPH_BASE /;"	d
AHBCLKDivider	stm32f0_peripheral/Inc/stm32f0xx_ll_utils.h	/^  uint32_t AHBCLKDivider;         \/*!< The AHB clock (HCLK) divider. This clock is derived from the system clock (SYSCLK).$/;"	m	struct:__anon17
AHBENR	includes/stm32f051x8.h	/^  __IO uint32_t AHBENR;     \/*!< RCC AHB peripheral clock register,                           Address offset: 0x14 *\/$/;"	m	struct:__anon46
AHBPERIPH_BASE	includes/stm32f051x8.h	/^#define AHBPERIPH_BASE /;"	d
AHBPrescTable	src/system_stm32f0xx.c	/^const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};$/;"	v
AHBRSTR	includes/stm32f051x8.h	/^  __IO uint32_t AHBRSTR;    \/*!< RCC AHB peripheral reset register,                           Address offset: 0x28 *\/$/;"	m	struct:__anon46
AIRCR	includes/core_cm0.h	/^  __IOM uint32_t AIRCR;                  \/*!< Offset: 0x00C (R\/W)  Application Interrupt and Reset Control Register *\/$/;"	m	struct:__anon65
ALRMAR	includes/stm32f051x8.h	/^  __IO uint32_t ALRMAR;     \/*!< RTC alarm A register,                                      Address offset: 0x1C *\/$/;"	m	struct:__anon47
ALRMASSR	includes/stm32f051x8.h	/^  __IO uint32_t ALRMASSR;   \/*!< RTC alarm A sub second register,                           Address offset: 0x44 *\/$/;"	m	struct:__anon47
APB1CLKDivider	stm32f0_peripheral/Inc/stm32f0xx_ll_utils.h	/^  uint32_t APB1CLKDivider;        \/*!< The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK).$/;"	m	struct:__anon17
APB1ENR	includes/stm32f051x8.h	/^  __IO uint32_t APB1ENR;    \/*!< RCC APB1 peripheral clock enable register,                   Address offset: 0x1C *\/$/;"	m	struct:__anon46
APB1FZ	includes/stm32f051x8.h	/^  __IO uint32_t APB1FZ;       \/*!< Debug MCU APB1 freeze register,              Address offset: 0x08 *\/$/;"	m	struct:__anon35
APB1RSTR	includes/stm32f051x8.h	/^  __IO uint32_t APB1RSTR;   \/*!< RCC APB1 peripheral reset register,                          Address offset: 0x10 *\/$/;"	m	struct:__anon46
APB2ENR	includes/stm32f051x8.h	/^  __IO uint32_t APB2ENR;    \/*!< RCC APB2 peripheral clock enable register,                   Address offset: 0x18 *\/$/;"	m	struct:__anon46
APB2FZ	includes/stm32f051x8.h	/^  __IO uint32_t APB2FZ;       \/*!< Debug MCU APB2 freeze register,              Address offset: 0x0C *\/$/;"	m	struct:__anon35
APB2RSTR	includes/stm32f051x8.h	/^  __IO uint32_t APB2RSTR;   \/*!< RCC APB2 peripheral reset register,                          Address offset: 0x0C *\/$/;"	m	struct:__anon46
APBPERIPH_BASE	includes/stm32f051x8.h	/^#define APBPERIPH_BASE /;"	d
APBPrescTable	src/system_stm32f0xx.c	/^const uint8_t APBPrescTable[8]  = {0, 0, 0, 0, 1, 2, 3, 4};$/;"	v
APSR_C_Msk	includes/core_cm0.h	/^#define APSR_C_Msk /;"	d
APSR_C_Pos	includes/core_cm0.h	/^#define APSR_C_Pos /;"	d
APSR_N_Msk	includes/core_cm0.h	/^#define APSR_N_Msk /;"	d
APSR_N_Pos	includes/core_cm0.h	/^#define APSR_N_Pos /;"	d
APSR_Type	includes/core_cm0.h	/^} APSR_Type;$/;"	t	typeref:union:__anon56
APSR_V_Msk	includes/core_cm0.h	/^#define APSR_V_Msk /;"	d
APSR_V_Pos	includes/core_cm0.h	/^#define APSR_V_Pos /;"	d
APSR_Z_Msk	includes/core_cm0.h	/^#define APSR_Z_Msk /;"	d
APSR_Z_Pos	includes/core_cm0.h	/^#define APSR_Z_Pos /;"	d
AR	Makefile	/^AR = $(PREFIX)-ar$/;"	m
AR	includes/stm32f051x8.h	/^  __IO uint32_t AR;           \/*!<FLASH address register,                        Address offset: 0x14 *\/$/;"	m	struct:__anon39
ARR	includes/stm32f051x8.h	/^  __IO uint32_t ARR;          \/*!< TIM auto-reload register,            Address offset: 0x2C *\/$/;"	m	struct:__anon49
AS	Makefile	/^AS = $(PREFIX)-as$/;"	m
AlarmDateWeekDay	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^  uint8_t AlarmDateWeekDay;      \/*!< Specifies the RTC Alarm Day\/WeekDay.$/;"	m	struct:__anon9
AlarmDateWeekDaySel	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^  uint32_t AlarmDateWeekDaySel;  \/*!< Specifies the RTC Alarm is on day or WeekDay.$/;"	m	struct:__anon9
AlarmMask	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^  uint32_t AlarmMask;            \/*!< Specifies the RTC Alarm Masks.$/;"	m	struct:__anon9
AlarmTime	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^  LL_RTC_TimeTypeDef AlarmTime;  \/*!< Specifies the RTC Alarm Time members. *\/$/;"	m	struct:__anon9
Alternate	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^  uint32_t Alternate;    \/*!< Specifies the Peripheral to be connected to the selected pins.$/;"	m	struct:__anon25
AnalogFilter	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^  uint32_t AnalogFilter;        \/*!< Enables or disables analog noise filter.$/;"	m	struct:__anon2
AsynchPrescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^  uint32_t AsynchPrescaler; \/*!< Specifies the RTC Asynchronous Predivider value.$/;"	m	struct:__anon6
AudioFreq	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^  uint32_t AudioFreq;               \/*!< Specifies the frequency selected for the I2S communication.$/;"	m	struct:__anon19
AutomaticOutput	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t AutomaticOutput;      \/*!< Specifies whether the TIM Automatic Output feature is enabled or not.$/;"	m	struct:__anon15
Autoreload	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t Autoreload;        \/*!< Specifies the auto reload value to be loaded into the active$/;"	m	struct:__anon10
BDCR	includes/stm32f051x8.h	/^  __IO uint32_t BDCR;       \/*!< RCC Backup domain control register,                          Address offset: 0x20 *\/$/;"	m	struct:__anon46
BDTR	includes/stm32f051x8.h	/^  __IO uint32_t BDTR;            \/*!< TIM break and dead-time register,            Address offset: 0x44 *\/$/;"	m	struct:__anon49
BKP0R	includes/stm32f051x8.h	/^  __IO uint32_t BKP0R;      \/*!< RTC backup register 0,                                     Address offset: 0x50 *\/$/;"	m	struct:__anon47
BKP1R	includes/stm32f051x8.h	/^  __IO uint32_t BKP1R;      \/*!< RTC backup register 1,                                     Address offset: 0x54 *\/$/;"	m	struct:__anon47
BKP2R	includes/stm32f051x8.h	/^  __IO uint32_t BKP2R;      \/*!< RTC backup register 2,                                     Address offset: 0x58 *\/$/;"	m	struct:__anon47
BKP3R	includes/stm32f051x8.h	/^  __IO uint32_t BKP3R;      \/*!< RTC backup register 3,                                     Address offset: 0x5C *\/$/;"	m	struct:__anon47
BKP4R	includes/stm32f051x8.h	/^  __IO uint32_t BKP4R;      \/*!< RTC backup register 4,                                     Address offset: 0x60 *\/$/;"	m	struct:__anon47
BRR	includes/stm32f051x8.h	/^  __IO uint32_t BRR;          \/*!< GPIO bit reset register,                     Address offset: 0x28      *\/$/;"	m	struct:__anon41
BRR	includes/stm32f051x8.h	/^  __IO uint32_t BRR;    \/*!< USART Baud rate register,                 Address offset: 0x0C *\/$/;"	m	struct:__anon51
BSRR	includes/stm32f051x8.h	/^  __IO uint32_t BSRR;         \/*!< GPIO port bit set\/reset register,      Address offset: 0x1A *\/$/;"	m	struct:__anon41
BaudRate	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^  uint32_t BaudRate;                \/*!< Specifies the BaudRate prescaler value which will be used to configure the transmit and receive SCK clock.$/;"	m	struct:__anon18
BaudRate	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^  uint32_t BaudRate;                  \/*!< This field defines expected Usart communication baud rate.$/;"	m	struct:__anon3
BitOrder	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^  uint32_t BitOrder;                \/*!< Specifies whether data transfers start from MSB or LSB bit.$/;"	m	struct:__anon18
BreakPolarity	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t BreakPolarity;        \/*!< Specifies the TIM Break Input pin polarity.$/;"	m	struct:__anon15
BreakState	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint16_t BreakState;           \/*!< Specifies whether the TIM Break input is enabled or not.$/;"	m	struct:__anon15
C	includes/core_cm0.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon56::__anon57
C	includes/core_cm0.h	/^    uint32_t C:1;                        \/*!< bit:     29  Carry condition code flag *\/$/;"	m	struct:__anon60::__anon61
CALIB	includes/core_cm0.h	/^  __IM  uint32_t CALIB;                  \/*!< Offset: 0x00C (R\/ )  SysTick Calibration Register *\/$/;"	m	struct:__anon66
CALR	includes/stm32f051x8.h	/^  __IO uint32_t CALR;       \/*!< RTC calibration register,                                  Address offset: 0x3C *\/$/;"	m	struct:__anon47
CC	Makefile	/^CC = $(PREFIX)-gcc$/;"	m
CCER	includes/stm32f051x8.h	/^  __IO uint32_t CCER;         \/*!< TIM capture\/compare enable register, Address offset: 0x20 *\/$/;"	m	struct:__anon49
CCMR1	includes/stm32f051x8.h	/^  __IO uint32_t CCMR1;        \/*!< TIM capture\/compare mode register 1, Address offset: 0x18 *\/$/;"	m	struct:__anon49
CCMR2	includes/stm32f051x8.h	/^  __IO uint32_t CCMR2;        \/*!< TIM capture\/compare mode register 2, Address offset: 0x1C *\/$/;"	m	struct:__anon49
CCR	includes/core_cm0.h	/^  __IOM uint32_t CCR;                    \/*!< Offset: 0x014 (R\/W)  Configuration Control Register *\/$/;"	m	struct:__anon65
CCR	includes/stm32f051x8.h	/^  __IO uint32_t CCR;          \/*!< ADC common configuration register,             Address offset: ADC1 base address + 0x308 *\/$/;"	m	struct:__anon28
CCR	includes/stm32f051x8.h	/^  __IO uint32_t CCR;          \/*!< DMA channel x configuration register        *\/$/;"	m	struct:__anon36
CCR1	includes/stm32f051x8.h	/^  __IO uint32_t CCR1;         \/*!< TIM capture\/compare register 1,      Address offset: 0x34 *\/    $/;"	m	struct:__anon49
CCR2	includes/stm32f051x8.h	/^  __IO uint32_t CCR2;         \/*!< TIM capture\/compare register 2,      Address offset: 0x38 *\/    $/;"	m	struct:__anon49
CCR3	includes/stm32f051x8.h	/^  __IO uint32_t CCR3;         \/*!< TIM capture\/compare register 3,      Address offset: 0x3C *\/$/;"	m	struct:__anon49
CCR4	includes/stm32f051x8.h	/^  __IO uint32_t CCR4;         \/*!< TIM capture\/compare register 4,      Address offset: 0x40 *\/$/;"	m	struct:__anon49
CEC	includes/stm32f051x8.h	/^#define CEC /;"	d
CEC_BASE	includes/stm32f051x8.h	/^#define CEC_BASE /;"	d
CEC_CAN_IRQn	includes/stm32f051x8.h	/^  CEC_CAN_IRQn                = 30      \/*!< CEC and CAN global Interrupts & EXTI Line27 Interrupt           *\/$/;"	e	enum:__anon26
CEC_CFGR_BRDNOGEN	includes/stm32f051x8.h	/^#define CEC_CFGR_BRDNOGEN /;"	d
CEC_CFGR_BRDNOGEN_Msk	includes/stm32f051x8.h	/^#define CEC_CFGR_BRDNOGEN_Msk /;"	d
CEC_CFGR_BRDNOGEN_Pos	includes/stm32f051x8.h	/^#define CEC_CFGR_BRDNOGEN_Pos /;"	d
CEC_CFGR_BREGEN	includes/stm32f051x8.h	/^#define CEC_CFGR_BREGEN /;"	d
CEC_CFGR_BREGEN_Msk	includes/stm32f051x8.h	/^#define CEC_CFGR_BREGEN_Msk /;"	d
CEC_CFGR_BREGEN_Pos	includes/stm32f051x8.h	/^#define CEC_CFGR_BREGEN_Pos /;"	d
CEC_CFGR_BRESTP	includes/stm32f051x8.h	/^#define CEC_CFGR_BRESTP /;"	d
CEC_CFGR_BRESTP_Msk	includes/stm32f051x8.h	/^#define CEC_CFGR_BRESTP_Msk /;"	d
CEC_CFGR_BRESTP_Pos	includes/stm32f051x8.h	/^#define CEC_CFGR_BRESTP_Pos /;"	d
CEC_CFGR_LBPEGEN	includes/stm32f051x8.h	/^#define CEC_CFGR_LBPEGEN /;"	d
CEC_CFGR_LBPEGEN_Msk	includes/stm32f051x8.h	/^#define CEC_CFGR_LBPEGEN_Msk /;"	d
CEC_CFGR_LBPEGEN_Pos	includes/stm32f051x8.h	/^#define CEC_CFGR_LBPEGEN_Pos /;"	d
CEC_CFGR_LSTN	includes/stm32f051x8.h	/^#define CEC_CFGR_LSTN /;"	d
CEC_CFGR_LSTN_Msk	includes/stm32f051x8.h	/^#define CEC_CFGR_LSTN_Msk /;"	d
CEC_CFGR_LSTN_Pos	includes/stm32f051x8.h	/^#define CEC_CFGR_LSTN_Pos /;"	d
CEC_CFGR_OAR	includes/stm32f051x8.h	/^#define CEC_CFGR_OAR /;"	d
CEC_CFGR_OAR_Msk	includes/stm32f051x8.h	/^#define CEC_CFGR_OAR_Msk /;"	d
CEC_CFGR_OAR_Pos	includes/stm32f051x8.h	/^#define CEC_CFGR_OAR_Pos /;"	d
CEC_CFGR_RXTOL	includes/stm32f051x8.h	/^#define CEC_CFGR_RXTOL /;"	d
CEC_CFGR_RXTOL_Msk	includes/stm32f051x8.h	/^#define CEC_CFGR_RXTOL_Msk /;"	d
CEC_CFGR_RXTOL_Pos	includes/stm32f051x8.h	/^#define CEC_CFGR_RXTOL_Pos /;"	d
CEC_CFGR_SFT	includes/stm32f051x8.h	/^#define CEC_CFGR_SFT /;"	d
CEC_CFGR_SFTOPT	includes/stm32f051x8.h	/^#define CEC_CFGR_SFTOPT /;"	d
CEC_CFGR_SFTOPT_Msk	includes/stm32f051x8.h	/^#define CEC_CFGR_SFTOPT_Msk /;"	d
CEC_CFGR_SFTOPT_Pos	includes/stm32f051x8.h	/^#define CEC_CFGR_SFTOPT_Pos /;"	d
CEC_CFGR_SFT_Msk	includes/stm32f051x8.h	/^#define CEC_CFGR_SFT_Msk /;"	d
CEC_CFGR_SFT_Pos	includes/stm32f051x8.h	/^#define CEC_CFGR_SFT_Pos /;"	d
CEC_CR_CECEN	includes/stm32f051x8.h	/^#define CEC_CR_CECEN /;"	d
CEC_CR_CECEN_Msk	includes/stm32f051x8.h	/^#define CEC_CR_CECEN_Msk /;"	d
CEC_CR_CECEN_Pos	includes/stm32f051x8.h	/^#define CEC_CR_CECEN_Pos /;"	d
CEC_CR_TXEOM	includes/stm32f051x8.h	/^#define CEC_CR_TXEOM /;"	d
CEC_CR_TXEOM_Msk	includes/stm32f051x8.h	/^#define CEC_CR_TXEOM_Msk /;"	d
CEC_CR_TXEOM_Pos	includes/stm32f051x8.h	/^#define CEC_CR_TXEOM_Pos /;"	d
CEC_CR_TXSOM	includes/stm32f051x8.h	/^#define CEC_CR_TXSOM /;"	d
CEC_CR_TXSOM_Msk	includes/stm32f051x8.h	/^#define CEC_CR_TXSOM_Msk /;"	d
CEC_CR_TXSOM_Pos	includes/stm32f051x8.h	/^#define CEC_CR_TXSOM_Pos /;"	d
CEC_IER_ARBLSTIE	includes/stm32f051x8.h	/^#define CEC_IER_ARBLSTIE /;"	d
CEC_IER_ARBLSTIE_Msk	includes/stm32f051x8.h	/^#define CEC_IER_ARBLSTIE_Msk /;"	d
CEC_IER_ARBLSTIE_Pos	includes/stm32f051x8.h	/^#define CEC_IER_ARBLSTIE_Pos /;"	d
CEC_IER_BREIE	includes/stm32f051x8.h	/^#define CEC_IER_BREIE /;"	d
CEC_IER_BREIE_Msk	includes/stm32f051x8.h	/^#define CEC_IER_BREIE_Msk /;"	d
CEC_IER_BREIE_Pos	includes/stm32f051x8.h	/^#define CEC_IER_BREIE_Pos /;"	d
CEC_IER_LBPEIE	includes/stm32f051x8.h	/^#define CEC_IER_LBPEIE /;"	d
CEC_IER_LBPEIE_Msk	includes/stm32f051x8.h	/^#define CEC_IER_LBPEIE_Msk /;"	d
CEC_IER_LBPEIE_Pos	includes/stm32f051x8.h	/^#define CEC_IER_LBPEIE_Pos /;"	d
CEC_IER_RXACKEIE	includes/stm32f051x8.h	/^#define CEC_IER_RXACKEIE /;"	d
CEC_IER_RXACKEIE_Msk	includes/stm32f051x8.h	/^#define CEC_IER_RXACKEIE_Msk /;"	d
CEC_IER_RXACKEIE_Pos	includes/stm32f051x8.h	/^#define CEC_IER_RXACKEIE_Pos /;"	d
CEC_IER_RXBRIE	includes/stm32f051x8.h	/^#define CEC_IER_RXBRIE /;"	d
CEC_IER_RXBRIE_Msk	includes/stm32f051x8.h	/^#define CEC_IER_RXBRIE_Msk /;"	d
CEC_IER_RXBRIE_Pos	includes/stm32f051x8.h	/^#define CEC_IER_RXBRIE_Pos /;"	d
CEC_IER_RXENDIE	includes/stm32f051x8.h	/^#define CEC_IER_RXENDIE /;"	d
CEC_IER_RXENDIE_Msk	includes/stm32f051x8.h	/^#define CEC_IER_RXENDIE_Msk /;"	d
CEC_IER_RXENDIE_Pos	includes/stm32f051x8.h	/^#define CEC_IER_RXENDIE_Pos /;"	d
CEC_IER_RXOVRIE	includes/stm32f051x8.h	/^#define CEC_IER_RXOVRIE /;"	d
CEC_IER_RXOVRIE_Msk	includes/stm32f051x8.h	/^#define CEC_IER_RXOVRIE_Msk /;"	d
CEC_IER_RXOVRIE_Pos	includes/stm32f051x8.h	/^#define CEC_IER_RXOVRIE_Pos /;"	d
CEC_IER_SBPEIE	includes/stm32f051x8.h	/^#define CEC_IER_SBPEIE /;"	d
CEC_IER_SBPEIE_Msk	includes/stm32f051x8.h	/^#define CEC_IER_SBPEIE_Msk /;"	d
CEC_IER_SBPEIE_Pos	includes/stm32f051x8.h	/^#define CEC_IER_SBPEIE_Pos /;"	d
CEC_IER_TXACKEIE	includes/stm32f051x8.h	/^#define CEC_IER_TXACKEIE /;"	d
CEC_IER_TXACKEIE_Msk	includes/stm32f051x8.h	/^#define CEC_IER_TXACKEIE_Msk /;"	d
CEC_IER_TXACKEIE_Pos	includes/stm32f051x8.h	/^#define CEC_IER_TXACKEIE_Pos /;"	d
CEC_IER_TXBRIE	includes/stm32f051x8.h	/^#define CEC_IER_TXBRIE /;"	d
CEC_IER_TXBRIE_Msk	includes/stm32f051x8.h	/^#define CEC_IER_TXBRIE_Msk /;"	d
CEC_IER_TXBRIE_Pos	includes/stm32f051x8.h	/^#define CEC_IER_TXBRIE_Pos /;"	d
CEC_IER_TXENDIE	includes/stm32f051x8.h	/^#define CEC_IER_TXENDIE /;"	d
CEC_IER_TXENDIE_Msk	includes/stm32f051x8.h	/^#define CEC_IER_TXENDIE_Msk /;"	d
CEC_IER_TXENDIE_Pos	includes/stm32f051x8.h	/^#define CEC_IER_TXENDIE_Pos /;"	d
CEC_IER_TXERRIE	includes/stm32f051x8.h	/^#define CEC_IER_TXERRIE /;"	d
CEC_IER_TXERRIE_Msk	includes/stm32f051x8.h	/^#define CEC_IER_TXERRIE_Msk /;"	d
CEC_IER_TXERRIE_Pos	includes/stm32f051x8.h	/^#define CEC_IER_TXERRIE_Pos /;"	d
CEC_IER_TXUDRIE	includes/stm32f051x8.h	/^#define CEC_IER_TXUDRIE /;"	d
CEC_IER_TXUDRIE_Msk	includes/stm32f051x8.h	/^#define CEC_IER_TXUDRIE_Msk /;"	d
CEC_IER_TXUDRIE_Pos	includes/stm32f051x8.h	/^#define CEC_IER_TXUDRIE_Pos /;"	d
CEC_ISR_ARBLST	includes/stm32f051x8.h	/^#define CEC_ISR_ARBLST /;"	d
CEC_ISR_ARBLST_Msk	includes/stm32f051x8.h	/^#define CEC_ISR_ARBLST_Msk /;"	d
CEC_ISR_ARBLST_Pos	includes/stm32f051x8.h	/^#define CEC_ISR_ARBLST_Pos /;"	d
CEC_ISR_BRE	includes/stm32f051x8.h	/^#define CEC_ISR_BRE /;"	d
CEC_ISR_BRE_Msk	includes/stm32f051x8.h	/^#define CEC_ISR_BRE_Msk /;"	d
CEC_ISR_BRE_Pos	includes/stm32f051x8.h	/^#define CEC_ISR_BRE_Pos /;"	d
CEC_ISR_LBPE	includes/stm32f051x8.h	/^#define CEC_ISR_LBPE /;"	d
CEC_ISR_LBPE_Msk	includes/stm32f051x8.h	/^#define CEC_ISR_LBPE_Msk /;"	d
CEC_ISR_LBPE_Pos	includes/stm32f051x8.h	/^#define CEC_ISR_LBPE_Pos /;"	d
CEC_ISR_RXACKE	includes/stm32f051x8.h	/^#define CEC_ISR_RXACKE /;"	d
CEC_ISR_RXACKE_Msk	includes/stm32f051x8.h	/^#define CEC_ISR_RXACKE_Msk /;"	d
CEC_ISR_RXACKE_Pos	includes/stm32f051x8.h	/^#define CEC_ISR_RXACKE_Pos /;"	d
CEC_ISR_RXBR	includes/stm32f051x8.h	/^#define CEC_ISR_RXBR /;"	d
CEC_ISR_RXBR_Msk	includes/stm32f051x8.h	/^#define CEC_ISR_RXBR_Msk /;"	d
CEC_ISR_RXBR_Pos	includes/stm32f051x8.h	/^#define CEC_ISR_RXBR_Pos /;"	d
CEC_ISR_RXEND	includes/stm32f051x8.h	/^#define CEC_ISR_RXEND /;"	d
CEC_ISR_RXEND_Msk	includes/stm32f051x8.h	/^#define CEC_ISR_RXEND_Msk /;"	d
CEC_ISR_RXEND_Pos	includes/stm32f051x8.h	/^#define CEC_ISR_RXEND_Pos /;"	d
CEC_ISR_RXOVR	includes/stm32f051x8.h	/^#define CEC_ISR_RXOVR /;"	d
CEC_ISR_RXOVR_Msk	includes/stm32f051x8.h	/^#define CEC_ISR_RXOVR_Msk /;"	d
CEC_ISR_RXOVR_Pos	includes/stm32f051x8.h	/^#define CEC_ISR_RXOVR_Pos /;"	d
CEC_ISR_SBPE	includes/stm32f051x8.h	/^#define CEC_ISR_SBPE /;"	d
CEC_ISR_SBPE_Msk	includes/stm32f051x8.h	/^#define CEC_ISR_SBPE_Msk /;"	d
CEC_ISR_SBPE_Pos	includes/stm32f051x8.h	/^#define CEC_ISR_SBPE_Pos /;"	d
CEC_ISR_TXACKE	includes/stm32f051x8.h	/^#define CEC_ISR_TXACKE /;"	d
CEC_ISR_TXACKE_Msk	includes/stm32f051x8.h	/^#define CEC_ISR_TXACKE_Msk /;"	d
CEC_ISR_TXACKE_Pos	includes/stm32f051x8.h	/^#define CEC_ISR_TXACKE_Pos /;"	d
CEC_ISR_TXBR	includes/stm32f051x8.h	/^#define CEC_ISR_TXBR /;"	d
CEC_ISR_TXBR_Msk	includes/stm32f051x8.h	/^#define CEC_ISR_TXBR_Msk /;"	d
CEC_ISR_TXBR_Pos	includes/stm32f051x8.h	/^#define CEC_ISR_TXBR_Pos /;"	d
CEC_ISR_TXEND	includes/stm32f051x8.h	/^#define CEC_ISR_TXEND /;"	d
CEC_ISR_TXEND_Msk	includes/stm32f051x8.h	/^#define CEC_ISR_TXEND_Msk /;"	d
CEC_ISR_TXEND_Pos	includes/stm32f051x8.h	/^#define CEC_ISR_TXEND_Pos /;"	d
CEC_ISR_TXERR	includes/stm32f051x8.h	/^#define CEC_ISR_TXERR /;"	d
CEC_ISR_TXERR_Msk	includes/stm32f051x8.h	/^#define CEC_ISR_TXERR_Msk /;"	d
CEC_ISR_TXERR_Pos	includes/stm32f051x8.h	/^#define CEC_ISR_TXERR_Pos /;"	d
CEC_ISR_TXUDR	includes/stm32f051x8.h	/^#define CEC_ISR_TXUDR /;"	d
CEC_ISR_TXUDR_Msk	includes/stm32f051x8.h	/^#define CEC_ISR_TXUDR_Msk /;"	d
CEC_ISR_TXUDR_Pos	includes/stm32f051x8.h	/^#define CEC_ISR_TXUDR_Pos /;"	d
CEC_TXDR_RXD	includes/stm32f051x8.h	/^#define CEC_TXDR_RXD /;"	d
CEC_TXDR_RXD_Msk	includes/stm32f051x8.h	/^#define CEC_TXDR_RXD_Msk /;"	d
CEC_TXDR_RXD_Pos	includes/stm32f051x8.h	/^#define CEC_TXDR_RXD_Pos /;"	d
CEC_TXDR_TXD	includes/stm32f051x8.h	/^#define CEC_TXDR_TXD /;"	d
CEC_TXDR_TXD_Msk	includes/stm32f051x8.h	/^#define CEC_TXDR_TXD_Msk /;"	d
CEC_TXDR_TXD_Pos	includes/stm32f051x8.h	/^#define CEC_TXDR_TXD_Pos /;"	d
CEC_TypeDef	includes/stm32f051x8.h	/^}CEC_TypeDef;$/;"	t	typeref:struct:__anon29
CFGR	includes/stm32f051x8.h	/^  __IO uint32_t CFGR;         \/*!< CEC configuration register,                                 Address offset:0x04 *\/$/;"	m	struct:__anon29
CFGR	includes/stm32f051x8.h	/^  __IO uint32_t CFGR;       \/*!< RCC clock configuration register,                            Address offset: 0x04 *\/$/;"	m	struct:__anon46
CFGR1	includes/stm32f051x8.h	/^  __IO uint32_t CFGR1;        \/*!< ADC configuration register 1,                  Address offset: 0x0C *\/$/;"	m	struct:__anon27
CFGR1	includes/stm32f051x8.h	/^  __IO uint32_t CFGR1;       \/*!< SYSCFG configuration register 1,                           Address offset: 0x00 *\/$/;"	m	struct:__anon42
CFGR2	includes/stm32f051x8.h	/^  __IO uint32_t CFGR2;        \/*!< ADC configuration register 2,                  Address offset: 0x10 *\/$/;"	m	struct:__anon27
CFGR2	includes/stm32f051x8.h	/^  __IO uint32_t CFGR2;       \/*!< SYSCFG configuration register 2,                           Address offset: 0x18 *\/$/;"	m	struct:__anon42
CFGR2	includes/stm32f051x8.h	/^  __IO uint32_t CFGR2;      \/*!< RCC clock configuration register 2,                          Address offset: 0x2C *\/$/;"	m	struct:__anon46
CFGR3	includes/stm32f051x8.h	/^  __IO uint32_t CFGR3;      \/*!< RCC clock configuration register 3,                          Address offset: 0x30 *\/$/;"	m	struct:__anon46
CFLAGS	Makefile	/^CFLAGS = -Wall -Wextra --pedantic$/;"	m
CFLAGS_EXTRA	Makefile	/^CFLAGS_EXTRA = -nostartfiles -nodefaultlibs -nostdlib\\$/;"	m
CFR	includes/stm32f051x8.h	/^  __IO uint32_t CFR;  \/*!< WWDG Configuration register, Address offset: 0x04 *\/$/;"	m	struct:__anon52
CHANNEL_OFFSET_TAB	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^static const uint8_t CHANNEL_OFFSET_TAB[] =$/;"	v
CHSELR	includes/stm32f051x8.h	/^  __IO uint32_t CHSELR;       \/*!< ADC group regular sequencer register,          Address offset: 0x28 *\/$/;"	m	struct:__anon27
CIR	includes/stm32f051x8.h	/^  __IO uint32_t CIR;        \/*!< RCC clock interrupt register,                                Address offset: 0x08 *\/$/;"	m	struct:__anon46
CLEAR_BIT	includes/stm32f0xx.h	/^#define CLEAR_BIT(/;"	d
CLEAR_REG	includes/stm32f0xx.h	/^#define CLEAR_REG(/;"	d
CMAR	includes/stm32f051x8.h	/^  __IO uint32_t CMAR;         \/*!< DMA channel x memory address register       *\/$/;"	m	struct:__anon36
CNDTR	includes/stm32f051x8.h	/^  __IO uint32_t CNDTR;        \/*!< DMA channel x number of data register       *\/$/;"	m	struct:__anon36
CNT	includes/stm32f051x8.h	/^  __IO uint32_t CNT;          \/*!< TIM counter register,                Address offset: 0x24 *\/$/;"	m	struct:__anon49
COMP	includes/stm32f051x8.h	/^#define COMP /;"	d
COMP1	includes/stm32f051x8.h	/^#define COMP1 /;"	d
COMP12_COMMON	includes/stm32f051x8.h	/^#define COMP12_COMMON /;"	d
COMP1_2_TypeDef	includes/stm32f051x8.h	/^}COMP1_2_TypeDef;$/;"	t	typeref:struct:__anon32
COMP2	includes/stm32f051x8.h	/^#define COMP2 /;"	d
COMPX	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define COMPX /;"	d
COMPX_BASE	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define COMPX_BASE /;"	d
COMP_BASE	includes/stm32f051x8.h	/^#define COMP_BASE /;"	d
COMP_CSR_COMP1EN	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1EN /;"	d
COMP_CSR_COMP1EN_Msk	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1EN_Msk /;"	d
COMP_CSR_COMP1EN_Pos	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1EN_Pos /;"	d
COMP_CSR_COMP1HYST	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1HYST /;"	d
COMP_CSR_COMP1HYST_0	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1HYST_0 /;"	d
COMP_CSR_COMP1HYST_1	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1HYST_1 /;"	d
COMP_CSR_COMP1HYST_Msk	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1HYST_Msk /;"	d
COMP_CSR_COMP1HYST_Pos	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1HYST_Pos /;"	d
COMP_CSR_COMP1INSEL	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1INSEL /;"	d
COMP_CSR_COMP1INSEL_0	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1INSEL_0 /;"	d
COMP_CSR_COMP1INSEL_1	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1INSEL_1 /;"	d
COMP_CSR_COMP1INSEL_2	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1INSEL_2 /;"	d
COMP_CSR_COMP1INSEL_Msk	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1INSEL_Msk /;"	d
COMP_CSR_COMP1INSEL_Pos	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1INSEL_Pos /;"	d
COMP_CSR_COMP1LOCK	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1LOCK /;"	d
COMP_CSR_COMP1LOCK_Msk	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1LOCK_Msk /;"	d
COMP_CSR_COMP1LOCK_Pos	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1LOCK_Pos /;"	d
COMP_CSR_COMP1MODE	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1MODE /;"	d
COMP_CSR_COMP1MODE_0	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1MODE_0 /;"	d
COMP_CSR_COMP1MODE_1	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1MODE_1 /;"	d
COMP_CSR_COMP1MODE_Msk	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1MODE_Msk /;"	d
COMP_CSR_COMP1MODE_Pos	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1MODE_Pos /;"	d
COMP_CSR_COMP1OUT	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1OUT /;"	d
COMP_CSR_COMP1OUTSEL	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1OUTSEL /;"	d
COMP_CSR_COMP1OUTSEL_0	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1OUTSEL_0 /;"	d
COMP_CSR_COMP1OUTSEL_1	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1OUTSEL_1 /;"	d
COMP_CSR_COMP1OUTSEL_2	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1OUTSEL_2 /;"	d
COMP_CSR_COMP1OUTSEL_Msk	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1OUTSEL_Msk /;"	d
COMP_CSR_COMP1OUTSEL_Pos	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1OUTSEL_Pos /;"	d
COMP_CSR_COMP1OUT_Msk	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1OUT_Msk /;"	d
COMP_CSR_COMP1OUT_Pos	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1OUT_Pos /;"	d
COMP_CSR_COMP1POL	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1POL /;"	d
COMP_CSR_COMP1POL_Msk	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1POL_Msk /;"	d
COMP_CSR_COMP1POL_Pos	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1POL_Pos /;"	d
COMP_CSR_COMP1SW1	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1SW1 /;"	d
COMP_CSR_COMP1SW1_Msk	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1SW1_Msk /;"	d
COMP_CSR_COMP1SW1_Pos	includes/stm32f051x8.h	/^#define COMP_CSR_COMP1SW1_Pos /;"	d
COMP_CSR_COMP2EN	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2EN /;"	d
COMP_CSR_COMP2EN_Msk	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2EN_Msk /;"	d
COMP_CSR_COMP2EN_Pos	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2EN_Pos /;"	d
COMP_CSR_COMP2HYST	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2HYST /;"	d
COMP_CSR_COMP2HYST_0	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2HYST_0 /;"	d
COMP_CSR_COMP2HYST_1	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2HYST_1 /;"	d
COMP_CSR_COMP2HYST_Msk	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2HYST_Msk /;"	d
COMP_CSR_COMP2HYST_Pos	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2HYST_Pos /;"	d
COMP_CSR_COMP2INSEL	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2INSEL /;"	d
COMP_CSR_COMP2INSEL_0	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2INSEL_0 /;"	d
COMP_CSR_COMP2INSEL_1	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2INSEL_1 /;"	d
COMP_CSR_COMP2INSEL_2	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2INSEL_2 /;"	d
COMP_CSR_COMP2INSEL_Msk	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2INSEL_Msk /;"	d
COMP_CSR_COMP2INSEL_Pos	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2INSEL_Pos /;"	d
COMP_CSR_COMP2LOCK	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2LOCK /;"	d
COMP_CSR_COMP2LOCK_Msk	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2LOCK_Msk /;"	d
COMP_CSR_COMP2LOCK_Pos	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2LOCK_Pos /;"	d
COMP_CSR_COMP2MODE	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2MODE /;"	d
COMP_CSR_COMP2MODE_0	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2MODE_0 /;"	d
COMP_CSR_COMP2MODE_1	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2MODE_1 /;"	d
COMP_CSR_COMP2MODE_Msk	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2MODE_Msk /;"	d
COMP_CSR_COMP2MODE_Pos	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2MODE_Pos /;"	d
COMP_CSR_COMP2OUT	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2OUT /;"	d
COMP_CSR_COMP2OUTSEL	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2OUTSEL /;"	d
COMP_CSR_COMP2OUTSEL_0	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2OUTSEL_0 /;"	d
COMP_CSR_COMP2OUTSEL_1	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2OUTSEL_1 /;"	d
COMP_CSR_COMP2OUTSEL_2	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2OUTSEL_2 /;"	d
COMP_CSR_COMP2OUTSEL_Msk	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2OUTSEL_Msk /;"	d
COMP_CSR_COMP2OUTSEL_Pos	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2OUTSEL_Pos /;"	d
COMP_CSR_COMP2OUT_Msk	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2OUT_Msk /;"	d
COMP_CSR_COMP2OUT_Pos	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2OUT_Pos /;"	d
COMP_CSR_COMP2POL	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2POL /;"	d
COMP_CSR_COMP2POL_Msk	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2POL_Msk /;"	d
COMP_CSR_COMP2POL_Pos	includes/stm32f051x8.h	/^#define COMP_CSR_COMP2POL_Pos /;"	d
COMP_CSR_COMPxEN	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxEN /;"	d
COMP_CSR_COMPxEN_Msk	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxEN_Msk /;"	d
COMP_CSR_COMPxEN_Pos	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxEN_Pos /;"	d
COMP_CSR_COMPxHYST	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxHYST /;"	d
COMP_CSR_COMPxHYST_0	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxHYST_0 /;"	d
COMP_CSR_COMPxHYST_1	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxHYST_1 /;"	d
COMP_CSR_COMPxHYST_Msk	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxHYST_Msk /;"	d
COMP_CSR_COMPxHYST_Pos	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxHYST_Pos /;"	d
COMP_CSR_COMPxINSEL	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxINSEL /;"	d
COMP_CSR_COMPxINSEL_0	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxINSEL_0 /;"	d
COMP_CSR_COMPxINSEL_1	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxINSEL_1 /;"	d
COMP_CSR_COMPxINSEL_2	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxINSEL_2 /;"	d
COMP_CSR_COMPxINSEL_Msk	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxINSEL_Msk /;"	d
COMP_CSR_COMPxINSEL_Pos	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxINSEL_Pos /;"	d
COMP_CSR_COMPxLOCK	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxLOCK /;"	d
COMP_CSR_COMPxLOCK_Msk	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxLOCK_Msk /;"	d
COMP_CSR_COMPxLOCK_Pos	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxLOCK_Pos /;"	d
COMP_CSR_COMPxMODE	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxMODE /;"	d
COMP_CSR_COMPxMODE_0	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxMODE_0 /;"	d
COMP_CSR_COMPxMODE_1	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxMODE_1 /;"	d
COMP_CSR_COMPxMODE_Msk	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxMODE_Msk /;"	d
COMP_CSR_COMPxMODE_Pos	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxMODE_Pos /;"	d
COMP_CSR_COMPxOUT	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxOUT /;"	d
COMP_CSR_COMPxOUTSEL	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxOUTSEL /;"	d
COMP_CSR_COMPxOUTSEL_0	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxOUTSEL_0 /;"	d
COMP_CSR_COMPxOUTSEL_1	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxOUTSEL_1 /;"	d
COMP_CSR_COMPxOUTSEL_2	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxOUTSEL_2 /;"	d
COMP_CSR_COMPxOUTSEL_Msk	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxOUTSEL_Msk /;"	d
COMP_CSR_COMPxOUTSEL_Pos	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxOUTSEL_Pos /;"	d
COMP_CSR_COMPxOUT_Msk	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxOUT_Msk /;"	d
COMP_CSR_COMPxOUT_Pos	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxOUT_Pos /;"	d
COMP_CSR_COMPxPOL	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxPOL /;"	d
COMP_CSR_COMPxPOL_Msk	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxPOL_Msk /;"	d
COMP_CSR_COMPxPOL_Pos	includes/stm32f051x8.h	/^#define COMP_CSR_COMPxPOL_Pos /;"	d
COMP_CSR_WNDWEN	includes/stm32f051x8.h	/^#define COMP_CSR_WNDWEN /;"	d
COMP_CSR_WNDWEN_Msk	includes/stm32f051x8.h	/^#define COMP_CSR_WNDWEN_Msk /;"	d
COMP_CSR_WNDWEN_Pos	includes/stm32f051x8.h	/^#define COMP_CSR_WNDWEN_Pos /;"	d
COMP_Common_TypeDef	includes/stm32f051x8.h	/^} COMP_Common_TypeDef;$/;"	t	typeref:struct:__anon31
COMP_TypeDef	includes/stm32f051x8.h	/^} COMP_TypeDef;$/;"	t	typeref:struct:__anon30
CONTROL_SPSEL_Msk	includes/core_cm0.h	/^#define CONTROL_SPSEL_Msk /;"	d
CONTROL_SPSEL_Pos	includes/core_cm0.h	/^#define CONTROL_SPSEL_Pos /;"	d
CONTROL_Type	includes/core_cm0.h	/^} CONTROL_Type;$/;"	t	typeref:union:__anon62
CPAR	includes/stm32f051x8.h	/^  __IO uint32_t CPAR;         \/*!< DMA channel x peripheral address register   *\/$/;"	m	struct:__anon36
CPUID	includes/core_cm0.h	/^  __IM  uint32_t CPUID;                  \/*!< Offset: 0x000 (R\/ )  CPUID Base Register *\/$/;"	m	struct:__anon65
CR	includes/stm32f051x8.h	/^  __IO uint32_t CR;            \/*!< RCC clock control register,                                   Address offset: 0x00 *\/$/;"	m	struct:__anon46
CR	includes/stm32f051x8.h	/^  __IO uint32_t CR;           \/*!< ADC control register,                          Address offset: 0x08 *\/$/;"	m	struct:__anon27
CR	includes/stm32f051x8.h	/^  __IO uint32_t CR;           \/*!< CEC control register,                                       Address offset:0x00 *\/$/;"	m	struct:__anon29
CR	includes/stm32f051x8.h	/^  __IO uint32_t CR;           \/*!< DAC control register,                                     Address offset: 0x00 *\/$/;"	m	struct:__anon34
CR	includes/stm32f051x8.h	/^  __IO uint32_t CR;           \/*!< Debug MCU configuration register,            Address offset: 0x04 *\/$/;"	m	struct:__anon35
CR	includes/stm32f051x8.h	/^  __IO uint32_t CR;           \/*!<FLASH control register,                        Address offset: 0x10 *\/$/;"	m	struct:__anon39
CR	includes/stm32f051x8.h	/^  __IO uint32_t CR;          \/*!< CRC Control register,                        Address offset: 0x08 *\/ $/;"	m	struct:__anon33
CR	includes/stm32f051x8.h	/^  __IO uint32_t CR;         \/*!< RTC control register,                                      Address offset: 0x08 *\/                                                                                            $/;"	m	struct:__anon47
CR	includes/stm32f051x8.h	/^  __IO uint32_t CR;        \/*!< TSC control register,                                     Address offset: 0x00 *\/$/;"	m	struct:__anon50
CR	includes/stm32f051x8.h	/^  __IO uint32_t CR;   \/*!< PWR power control register,                          Address offset: 0x00 *\/$/;"	m	struct:__anon45
CR	includes/stm32f051x8.h	/^  __IO uint32_t CR;   \/*!< WWDG Control register,       Address offset: 0x00 *\/$/;"	m	struct:__anon52
CR1	includes/stm32f051x8.h	/^  __IO uint32_t CR1;          \/*!< I2C Control register 1,                      Address offset: 0x00 *\/$/;"	m	struct:__anon43
CR1	includes/stm32f051x8.h	/^  __IO uint32_t CR1;          \/*!< TIM control register 1,              Address offset: 0x00 *\/$/;"	m	struct:__anon49
CR1	includes/stm32f051x8.h	/^  __IO uint32_t CR1;        \/*!< SPI Control register 1 (not used in I2S mode),      Address offset: 0x00 *\/$/;"	m	struct:__anon48
CR1	includes/stm32f051x8.h	/^  __IO uint32_t CR1;    \/*!< USART Control register 1,                 Address offset: 0x00 *\/ $/;"	m	struct:__anon51
CR2	includes/stm32f051x8.h	/^  __IO uint32_t CR2;          \/*!< I2C Control register 2,                      Address offset: 0x04 *\/$/;"	m	struct:__anon43
CR2	includes/stm32f051x8.h	/^  __IO uint32_t CR2;          \/*!< TIM control register 2,              Address offset: 0x04 *\/$/;"	m	struct:__anon49
CR2	includes/stm32f051x8.h	/^  __IO uint32_t CR2;        \/*!< RCC clock control register 2,                                Address offset: 0x34 *\/$/;"	m	struct:__anon46
CR2	includes/stm32f051x8.h	/^  __IO uint32_t CR2;        \/*!< SPI Control register 2,                             Address offset: 0x04 *\/$/;"	m	struct:__anon48
CR2	includes/stm32f051x8.h	/^  __IO uint32_t CR2;    \/*!< USART Control register 2,                 Address offset: 0x04 *\/ $/;"	m	struct:__anon51
CR3	includes/stm32f051x8.h	/^  __IO uint32_t CR3;    \/*!< USART Control register 3,                 Address offset: 0x08 *\/$/;"	m	struct:__anon51
CRC	includes/stm32f051x8.h	/^#define CRC /;"	d
CRCCalculation	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^  uint32_t CRCCalculation;          \/*!< Specifies if the CRC calculation is enabled or not.$/;"	m	struct:__anon18
CRCPR	includes/stm32f051x8.h	/^  __IO uint32_t CRCPR;      \/*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 *\/$/;"	m	struct:__anon48
CRCPoly	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^  uint32_t CRCPoly;                 \/*!< Specifies the polynomial used for the CRC calculation.$/;"	m	struct:__anon18
CRC_BASE	includes/stm32f051x8.h	/^#define CRC_BASE /;"	d
CRC_CR_RESET	includes/stm32f051x8.h	/^#define CRC_CR_RESET /;"	d
CRC_CR_RESET_Msk	includes/stm32f051x8.h	/^#define CRC_CR_RESET_Msk /;"	d
CRC_CR_RESET_Pos	includes/stm32f051x8.h	/^#define CRC_CR_RESET_Pos /;"	d
CRC_CR_REV_IN	includes/stm32f051x8.h	/^#define CRC_CR_REV_IN /;"	d
CRC_CR_REV_IN_0	includes/stm32f051x8.h	/^#define CRC_CR_REV_IN_0 /;"	d
CRC_CR_REV_IN_1	includes/stm32f051x8.h	/^#define CRC_CR_REV_IN_1 /;"	d
CRC_CR_REV_IN_Msk	includes/stm32f051x8.h	/^#define CRC_CR_REV_IN_Msk /;"	d
CRC_CR_REV_IN_Pos	includes/stm32f051x8.h	/^#define CRC_CR_REV_IN_Pos /;"	d
CRC_CR_REV_OUT	includes/stm32f051x8.h	/^#define CRC_CR_REV_OUT /;"	d
CRC_CR_REV_OUT_Msk	includes/stm32f051x8.h	/^#define CRC_CR_REV_OUT_Msk /;"	d
CRC_CR_REV_OUT_Pos	includes/stm32f051x8.h	/^#define CRC_CR_REV_OUT_Pos /;"	d
CRC_DR_DR	includes/stm32f051x8.h	/^#define CRC_DR_DR /;"	d
CRC_DR_DR_Msk	includes/stm32f051x8.h	/^#define CRC_DR_DR_Msk /;"	d
CRC_DR_DR_Pos	includes/stm32f051x8.h	/^#define CRC_DR_DR_Pos /;"	d
CRC_IDR_IDR	includes/stm32f051x8.h	/^#define CRC_IDR_IDR /;"	d
CRC_INIT_INIT	includes/stm32f051x8.h	/^#define CRC_INIT_INIT /;"	d
CRC_INIT_INIT_Msk	includes/stm32f051x8.h	/^#define CRC_INIT_INIT_Msk /;"	d
CRC_INIT_INIT_Pos	includes/stm32f051x8.h	/^#define CRC_INIT_INIT_Pos /;"	d
CRC_TypeDef	includes/stm32f051x8.h	/^} CRC_TypeDef;$/;"	t	typeref:struct:__anon33
CSR	includes/stm32f051x8.h	/^  __IO uint16_t CSR;         \/*!< COMP control and status register,                                                 Address offset: 0x00 *\/$/;"	m	struct:__anon30
CSR	includes/stm32f051x8.h	/^  __IO uint32_t CSR;         \/*!< COMP control and status register, used for bits common to several COMP instances, Address offset: 0x00 *\/$/;"	m	struct:__anon31
CSR	includes/stm32f051x8.h	/^  __IO uint32_t CSR;         \/*!< Kept for legacy purpose. Use structure 'COMP_Common_TypeDef'. *\/$/;"	m	struct:__anon32
CSR	includes/stm32f051x8.h	/^  __IO uint32_t CSR;        \/*!< RCC clock control & status register,                         Address offset: 0x24 *\/$/;"	m	struct:__anon46
CSR	includes/stm32f051x8.h	/^  __IO uint32_t CSR;  \/*!< PWR power control\/status register,                   Address offset: 0x04 *\/$/;"	m	struct:__anon45
CTRL	includes/core_cm0.h	/^  __IOM uint32_t CTRL;                   \/*!< Offset: 0x000 (R\/W)  SysTick Control and Status Register *\/$/;"	m	struct:__anon66
Clock	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^  uint32_t Clock;                       \/*!< Set ADC instance clock source and prescaler.$/;"	m	struct:__anon20
ClockDivision	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t ClockDivision;     \/*!< Specifies the clock division.$/;"	m	struct:__anon10
ClockOutput	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^  uint32_t ClockOutput;               \/*!< Specifies whether the USART clock is enabled or disabled.$/;"	m	struct:__anon4
ClockPhase	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^  uint32_t ClockPhase;              \/*!< Specifies the clock active edge for the bit capture.$/;"	m	struct:__anon18
ClockPhase	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^  uint32_t ClockPhase;                \/*!< Specifies the clock transition on which the bit capture is made.$/;"	m	struct:__anon4
ClockPolarity	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^  uint32_t ClockPolarity;           \/*!< Specifies the idle state of the I2S clock.$/;"	m	struct:__anon19
ClockPolarity	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^  uint32_t ClockPolarity;           \/*!< Specifies the serial clock steady state.$/;"	m	struct:__anon18
ClockPolarity	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^  uint32_t ClockPolarity;             \/*!< Specifies the steady state of the serial clock.$/;"	m	struct:__anon4
CommutationDelay	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t CommutationDelay;   \/*!< Specifies the compare value to be loaded into the Capture Compare Register.$/;"	m	struct:__anon14
CompareValue	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t CompareValue;  \/*!< Specifies the Compare value to be loaded into the Capture Compare Register.$/;"	m	struct:__anon11
Configure_USART1	examples/USART_TX.c	/^Configure_USART1(void) {$/;"	f
ContinuousMode	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^  uint32_t ContinuousMode;              \/*!< Set ADC continuous conversion mode on ADC group regular, whether ADC conversions are performed in single mode (one conversion per trigger) or in continuous mode (after the first trigger, following conversions launched successively automatically).$/;"	m	struct:__anon21
CopyDataInit	src/startup_stm32f051x8.s	/^CopyDataInit:$/;"	l
CounterMode	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t CounterMode;       \/*!< Specifies the counter mode.$/;"	m	struct:__anon10
DAC	includes/stm32f051x8.h	/^#define DAC /;"	d
DAC1	includes/stm32f051x8.h	/^#define DAC1 /;"	d
DAC_BASE	includes/stm32f051x8.h	/^#define DAC_BASE /;"	d
DAC_CR_BOFF1	includes/stm32f051x8.h	/^#define DAC_CR_BOFF1 /;"	d
DAC_CR_BOFF1_Msk	includes/stm32f051x8.h	/^#define DAC_CR_BOFF1_Msk /;"	d
DAC_CR_BOFF1_Pos	includes/stm32f051x8.h	/^#define DAC_CR_BOFF1_Pos /;"	d
DAC_CR_CH1_BITOFFSET	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define DAC_CR_CH1_BITOFFSET /;"	d
DAC_CR_CH2_BITOFFSET	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define DAC_CR_CH2_BITOFFSET /;"	d
DAC_CR_CHX_BITOFFSET_MASK	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define DAC_CR_CHX_BITOFFSET_MASK /;"	d
DAC_CR_DMAEN1	includes/stm32f051x8.h	/^#define DAC_CR_DMAEN1 /;"	d
DAC_CR_DMAEN1_Msk	includes/stm32f051x8.h	/^#define DAC_CR_DMAEN1_Msk /;"	d
DAC_CR_DMAEN1_Pos	includes/stm32f051x8.h	/^#define DAC_CR_DMAEN1_Pos /;"	d
DAC_CR_DMAUDRIE1	includes/stm32f051x8.h	/^#define DAC_CR_DMAUDRIE1 /;"	d
DAC_CR_DMAUDRIE1_Msk	includes/stm32f051x8.h	/^#define DAC_CR_DMAUDRIE1_Msk /;"	d
DAC_CR_DMAUDRIE1_Pos	includes/stm32f051x8.h	/^#define DAC_CR_DMAUDRIE1_Pos /;"	d
DAC_CR_EN1	includes/stm32f051x8.h	/^#define DAC_CR_EN1 /;"	d
DAC_CR_EN1_Msk	includes/stm32f051x8.h	/^#define DAC_CR_EN1_Msk /;"	d
DAC_CR_EN1_Pos	includes/stm32f051x8.h	/^#define DAC_CR_EN1_Pos /;"	d
DAC_CR_TEN1	includes/stm32f051x8.h	/^#define DAC_CR_TEN1 /;"	d
DAC_CR_TEN1_Msk	includes/stm32f051x8.h	/^#define DAC_CR_TEN1_Msk /;"	d
DAC_CR_TEN1_Pos	includes/stm32f051x8.h	/^#define DAC_CR_TEN1_Pos /;"	d
DAC_CR_TSEL1	includes/stm32f051x8.h	/^#define DAC_CR_TSEL1 /;"	d
DAC_CR_TSEL1_0	includes/stm32f051x8.h	/^#define DAC_CR_TSEL1_0 /;"	d
DAC_CR_TSEL1_1	includes/stm32f051x8.h	/^#define DAC_CR_TSEL1_1 /;"	d
DAC_CR_TSEL1_2	includes/stm32f051x8.h	/^#define DAC_CR_TSEL1_2 /;"	d
DAC_CR_TSEL1_Msk	includes/stm32f051x8.h	/^#define DAC_CR_TSEL1_Msk /;"	d
DAC_CR_TSEL1_Pos	includes/stm32f051x8.h	/^#define DAC_CR_TSEL1_Pos /;"	d
DAC_DHR12L1_DACC1DHR	includes/stm32f051x8.h	/^#define DAC_DHR12L1_DACC1DHR /;"	d
DAC_DHR12L1_DACC1DHR_Msk	includes/stm32f051x8.h	/^#define DAC_DHR12L1_DACC1DHR_Msk /;"	d
DAC_DHR12L1_DACC1DHR_Pos	includes/stm32f051x8.h	/^#define DAC_DHR12L1_DACC1DHR_Pos /;"	d
DAC_DHR12LD_DACC2DHR_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define DAC_DHR12LD_DACC2DHR_BITOFFSET_POS /;"	d
DAC_DHR12R1_DACC1DHR	includes/stm32f051x8.h	/^#define DAC_DHR12R1_DACC1DHR /;"	d
DAC_DHR12R1_DACC1DHR_Msk	includes/stm32f051x8.h	/^#define DAC_DHR12R1_DACC1DHR_Msk /;"	d
DAC_DHR12R1_DACC1DHR_Pos	includes/stm32f051x8.h	/^#define DAC_DHR12R1_DACC1DHR_Pos /;"	d
DAC_DHR12RD_DACC2DHR_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define DAC_DHR12RD_DACC2DHR_BITOFFSET_POS /;"	d
DAC_DHR8R1_DACC1DHR	includes/stm32f051x8.h	/^#define DAC_DHR8R1_DACC1DHR /;"	d
DAC_DHR8R1_DACC1DHR_Msk	includes/stm32f051x8.h	/^#define DAC_DHR8R1_DACC1DHR_Msk /;"	d
DAC_DHR8R1_DACC1DHR_Pos	includes/stm32f051x8.h	/^#define DAC_DHR8R1_DACC1DHR_Pos /;"	d
DAC_DHR8RD_DACC2DHR_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define DAC_DHR8RD_DACC2DHR_BITOFFSET_POS /;"	d
DAC_DIGITAL_SCALE_12BITS	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define DAC_DIGITAL_SCALE_12BITS /;"	d
DAC_DOR1_DACC1DOR	includes/stm32f051x8.h	/^#define DAC_DOR1_DACC1DOR /;"	d
DAC_DOR1_DACC1DOR_Msk	includes/stm32f051x8.h	/^#define DAC_DOR1_DACC1DOR_Msk /;"	d
DAC_DOR1_DACC1DOR_Pos	includes/stm32f051x8.h	/^#define DAC_DOR1_DACC1DOR_Pos /;"	d
DAC_REG_DHR12L1_REGOFFSET	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define DAC_REG_DHR12L1_REGOFFSET /;"	d
DAC_REG_DHR12L2_REGOFFSET	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define DAC_REG_DHR12L2_REGOFFSET /;"	d
DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define DAC_REG_DHR12LX_REGOFFSET_BITOFFSET_POS /;"	d
DAC_REG_DHR12LX_REGOFFSET_MASK	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define DAC_REG_DHR12LX_REGOFFSET_MASK /;"	d
DAC_REG_DHR12R1_REGOFFSET	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define DAC_REG_DHR12R1_REGOFFSET /;"	d
DAC_REG_DHR12R2_REGOFFSET	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define DAC_REG_DHR12R2_REGOFFSET /;"	d
DAC_REG_DHR12RX_REGOFFSET_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define DAC_REG_DHR12RX_REGOFFSET_BITOFFSET_POS /;"	d
DAC_REG_DHR12RX_REGOFFSET_MASK	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define DAC_REG_DHR12RX_REGOFFSET_MASK /;"	d
DAC_REG_DHR8R1_REGOFFSET	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define DAC_REG_DHR8R1_REGOFFSET /;"	d
DAC_REG_DHR8R2_REGOFFSET	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define DAC_REG_DHR8R2_REGOFFSET /;"	d
DAC_REG_DHR8RX_REGOFFSET_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define DAC_REG_DHR8RX_REGOFFSET_BITOFFSET_POS /;"	d
DAC_REG_DHR8RX_REGOFFSET_MASK	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define DAC_REG_DHR8RX_REGOFFSET_MASK /;"	d
DAC_REG_DHRX_REGOFFSET_MASK	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define DAC_REG_DHRX_REGOFFSET_MASK /;"	d
DAC_REG_DOR1_REGOFFSET	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define DAC_REG_DOR1_REGOFFSET /;"	d
DAC_REG_DOR2_REGOFFSET	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define DAC_REG_DOR2_REGOFFSET /;"	d
DAC_REG_DORX_REGOFFSET_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define DAC_REG_DORX_REGOFFSET_BITOFFSET_POS /;"	d
DAC_REG_DORX_REGOFFSET_MASK	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define DAC_REG_DORX_REGOFFSET_MASK /;"	d
DAC_REG_REGOFFSET_MASK_POSBIT0	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define DAC_REG_REGOFFSET_MASK_POSBIT0 /;"	d
DAC_SR_DMAUDR1	includes/stm32f051x8.h	/^#define DAC_SR_DMAUDR1 /;"	d
DAC_SR_DMAUDR1_Msk	includes/stm32f051x8.h	/^#define DAC_SR_DMAUDR1_Msk /;"	d
DAC_SR_DMAUDR1_Pos	includes/stm32f051x8.h	/^#define DAC_SR_DMAUDR1_Pos /;"	d
DAC_SR_DMAUDR2	includes/stm32f051x8.h	/^#define DAC_SR_DMAUDR2 /;"	d
DAC_SR_DMAUDR2_Msk	includes/stm32f051x8.h	/^#define DAC_SR_DMAUDR2_Msk /;"	d
DAC_SR_DMAUDR2_Pos	includes/stm32f051x8.h	/^#define DAC_SR_DMAUDR2_Pos /;"	d
DAC_SWTRIGR_SWTRIG1	includes/stm32f051x8.h	/^#define DAC_SWTRIGR_SWTRIG1 /;"	d
DAC_SWTRIGR_SWTRIG1_Msk	includes/stm32f051x8.h	/^#define DAC_SWTRIGR_SWTRIG1_Msk /;"	d
DAC_SWTRIGR_SWTRIG1_Pos	includes/stm32f051x8.h	/^#define DAC_SWTRIGR_SWTRIG1_Pos /;"	d
DAC_SWTR_CH1	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define DAC_SWTR_CH1 /;"	d
DAC_SWTR_CH2	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define DAC_SWTR_CH2 /;"	d
DAC_SWTR_CHX_MASK	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define DAC_SWTR_CHX_MASK /;"	d
DAC_TypeDef	includes/stm32f051x8.h	/^} DAC_TypeDef;$/;"	t	typeref:struct:__anon34
DATA0	includes/stm32f051x8.h	/^  __IO uint16_t DATA0;        \/*!< User data byte 0 (stored in FLASH_OBR[23:16]), Address offset: 0x04 *\/$/;"	m	struct:__anon40
DATA1	includes/stm32f051x8.h	/^  __IO uint16_t DATA1;        \/*!< User data byte 1 (stored in FLASH_OBR[31:24]), Address offset: 0x06 *\/$/;"	m	struct:__anon40
DBGMCU	includes/stm32f051x8.h	/^#define DBGMCU /;"	d
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT	includes/stm32f051x8.h	/^#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT /;"	d
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk	includes/stm32f051x8.h	/^#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk /;"	d
DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos	includes/stm32f051x8.h	/^#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos /;"	d
DBGMCU_APB1_FZ_DBG_IWDG_STOP	includes/stm32f051x8.h	/^#define DBGMCU_APB1_FZ_DBG_IWDG_STOP /;"	d
DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk	includes/stm32f051x8.h	/^#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk /;"	d
DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos	includes/stm32f051x8.h	/^#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos /;"	d
DBGMCU_APB1_FZ_DBG_RTC_STOP	includes/stm32f051x8.h	/^#define DBGMCU_APB1_FZ_DBG_RTC_STOP /;"	d
DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk	includes/stm32f051x8.h	/^#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk /;"	d
DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos	includes/stm32f051x8.h	/^#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos /;"	d
DBGMCU_APB1_FZ_DBG_TIM14_STOP	includes/stm32f051x8.h	/^#define DBGMCU_APB1_FZ_DBG_TIM14_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk	includes/stm32f051x8.h	/^#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk /;"	d
DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos	includes/stm32f051x8.h	/^#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos /;"	d
DBGMCU_APB1_FZ_DBG_TIM2_STOP	includes/stm32f051x8.h	/^#define DBGMCU_APB1_FZ_DBG_TIM2_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk	includes/stm32f051x8.h	/^#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk /;"	d
DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos	includes/stm32f051x8.h	/^#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos /;"	d
DBGMCU_APB1_FZ_DBG_TIM3_STOP	includes/stm32f051x8.h	/^#define DBGMCU_APB1_FZ_DBG_TIM3_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk	includes/stm32f051x8.h	/^#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk /;"	d
DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos	includes/stm32f051x8.h	/^#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos /;"	d
DBGMCU_APB1_FZ_DBG_TIM6_STOP	includes/stm32f051x8.h	/^#define DBGMCU_APB1_FZ_DBG_TIM6_STOP /;"	d
DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk	includes/stm32f051x8.h	/^#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk /;"	d
DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos	includes/stm32f051x8.h	/^#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos /;"	d
DBGMCU_APB1_FZ_DBG_WWDG_STOP	includes/stm32f051x8.h	/^#define DBGMCU_APB1_FZ_DBG_WWDG_STOP /;"	d
DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk	includes/stm32f051x8.h	/^#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk /;"	d
DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos	includes/stm32f051x8.h	/^#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos /;"	d
DBGMCU_APB2_FZ_DBG_TIM15_STOP	includes/stm32f051x8.h	/^#define DBGMCU_APB2_FZ_DBG_TIM15_STOP /;"	d
DBGMCU_APB2_FZ_DBG_TIM15_STOP_Msk	includes/stm32f051x8.h	/^#define DBGMCU_APB2_FZ_DBG_TIM15_STOP_Msk /;"	d
DBGMCU_APB2_FZ_DBG_TIM15_STOP_Pos	includes/stm32f051x8.h	/^#define DBGMCU_APB2_FZ_DBG_TIM15_STOP_Pos /;"	d
DBGMCU_APB2_FZ_DBG_TIM16_STOP	includes/stm32f051x8.h	/^#define DBGMCU_APB2_FZ_DBG_TIM16_STOP /;"	d
DBGMCU_APB2_FZ_DBG_TIM16_STOP_Msk	includes/stm32f051x8.h	/^#define DBGMCU_APB2_FZ_DBG_TIM16_STOP_Msk /;"	d
DBGMCU_APB2_FZ_DBG_TIM16_STOP_Pos	includes/stm32f051x8.h	/^#define DBGMCU_APB2_FZ_DBG_TIM16_STOP_Pos /;"	d
DBGMCU_APB2_FZ_DBG_TIM17_STOP	includes/stm32f051x8.h	/^#define DBGMCU_APB2_FZ_DBG_TIM17_STOP /;"	d
DBGMCU_APB2_FZ_DBG_TIM17_STOP_Msk	includes/stm32f051x8.h	/^#define DBGMCU_APB2_FZ_DBG_TIM17_STOP_Msk /;"	d
DBGMCU_APB2_FZ_DBG_TIM17_STOP_Pos	includes/stm32f051x8.h	/^#define DBGMCU_APB2_FZ_DBG_TIM17_STOP_Pos /;"	d
DBGMCU_APB2_FZ_DBG_TIM1_STOP	includes/stm32f051x8.h	/^#define DBGMCU_APB2_FZ_DBG_TIM1_STOP /;"	d
DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk	includes/stm32f051x8.h	/^#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk /;"	d
DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos	includes/stm32f051x8.h	/^#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos /;"	d
DBGMCU_BASE	includes/stm32f051x8.h	/^#define DBGMCU_BASE /;"	d
DBGMCU_CR_DBG_STANDBY	includes/stm32f051x8.h	/^#define DBGMCU_CR_DBG_STANDBY /;"	d
DBGMCU_CR_DBG_STANDBY_Msk	includes/stm32f051x8.h	/^#define DBGMCU_CR_DBG_STANDBY_Msk /;"	d
DBGMCU_CR_DBG_STANDBY_Pos	includes/stm32f051x8.h	/^#define DBGMCU_CR_DBG_STANDBY_Pos /;"	d
DBGMCU_CR_DBG_STOP	includes/stm32f051x8.h	/^#define DBGMCU_CR_DBG_STOP /;"	d
DBGMCU_CR_DBG_STOP_Msk	includes/stm32f051x8.h	/^#define DBGMCU_CR_DBG_STOP_Msk /;"	d
DBGMCU_CR_DBG_STOP_Pos	includes/stm32f051x8.h	/^#define DBGMCU_CR_DBG_STOP_Pos /;"	d
DBGMCU_IDCODE_DEV_ID	includes/stm32f051x8.h	/^#define DBGMCU_IDCODE_DEV_ID /;"	d
DBGMCU_IDCODE_DEV_ID_Msk	includes/stm32f051x8.h	/^#define DBGMCU_IDCODE_DEV_ID_Msk /;"	d
DBGMCU_IDCODE_DEV_ID_Pos	includes/stm32f051x8.h	/^#define DBGMCU_IDCODE_DEV_ID_Pos /;"	d
DBGMCU_IDCODE_REV_ID	includes/stm32f051x8.h	/^#define DBGMCU_IDCODE_REV_ID /;"	d
DBGMCU_IDCODE_REV_ID_0	includes/stm32f051x8.h	/^#define DBGMCU_IDCODE_REV_ID_0 /;"	d
DBGMCU_IDCODE_REV_ID_1	includes/stm32f051x8.h	/^#define DBGMCU_IDCODE_REV_ID_1 /;"	d
DBGMCU_IDCODE_REV_ID_10	includes/stm32f051x8.h	/^#define DBGMCU_IDCODE_REV_ID_10 /;"	d
DBGMCU_IDCODE_REV_ID_11	includes/stm32f051x8.h	/^#define DBGMCU_IDCODE_REV_ID_11 /;"	d
DBGMCU_IDCODE_REV_ID_12	includes/stm32f051x8.h	/^#define DBGMCU_IDCODE_REV_ID_12 /;"	d
DBGMCU_IDCODE_REV_ID_13	includes/stm32f051x8.h	/^#define DBGMCU_IDCODE_REV_ID_13 /;"	d
DBGMCU_IDCODE_REV_ID_14	includes/stm32f051x8.h	/^#define DBGMCU_IDCODE_REV_ID_14 /;"	d
DBGMCU_IDCODE_REV_ID_15	includes/stm32f051x8.h	/^#define DBGMCU_IDCODE_REV_ID_15 /;"	d
DBGMCU_IDCODE_REV_ID_2	includes/stm32f051x8.h	/^#define DBGMCU_IDCODE_REV_ID_2 /;"	d
DBGMCU_IDCODE_REV_ID_3	includes/stm32f051x8.h	/^#define DBGMCU_IDCODE_REV_ID_3 /;"	d
DBGMCU_IDCODE_REV_ID_4	includes/stm32f051x8.h	/^#define DBGMCU_IDCODE_REV_ID_4 /;"	d
DBGMCU_IDCODE_REV_ID_5	includes/stm32f051x8.h	/^#define DBGMCU_IDCODE_REV_ID_5 /;"	d
DBGMCU_IDCODE_REV_ID_6	includes/stm32f051x8.h	/^#define DBGMCU_IDCODE_REV_ID_6 /;"	d
DBGMCU_IDCODE_REV_ID_7	includes/stm32f051x8.h	/^#define DBGMCU_IDCODE_REV_ID_7 /;"	d
DBGMCU_IDCODE_REV_ID_8	includes/stm32f051x8.h	/^#define DBGMCU_IDCODE_REV_ID_8 /;"	d
DBGMCU_IDCODE_REV_ID_9	includes/stm32f051x8.h	/^#define DBGMCU_IDCODE_REV_ID_9 /;"	d
DBGMCU_IDCODE_REV_ID_Msk	includes/stm32f051x8.h	/^#define DBGMCU_IDCODE_REV_ID_Msk /;"	d
DBGMCU_IDCODE_REV_ID_Pos	includes/stm32f051x8.h	/^#define DBGMCU_IDCODE_REV_ID_Pos /;"	d
DBGMCU_TypeDef	includes/stm32f051x8.h	/^}DBGMCU_TypeDef;$/;"	t	typeref:struct:__anon35
DCR	includes/stm32f051x8.h	/^  __IO uint32_t DCR;          \/*!< TIM DMA control register,            Address offset: 0x48 *\/$/;"	m	struct:__anon49
DEBUG_OPTIMIZE_FLAGS	Makefile	/^DEBUG_OPTIMIZE_FLAGS = -O0 -ggdb$/;"	m
DEFINES	Makefile	/^DEFINES = -DSTM32 -DSTM32F0 -DSTM32F051x8 -DHEAP_SIZE=$(HEAP_SIZE)$/;"	m
DHR12L1	includes/stm32f051x8.h	/^  __IO uint32_t DHR12L1;      \/*!< DAC channel1 12-bit left aligned data holding register,   Address offset: 0x0C *\/$/;"	m	struct:__anon34
DHR12R1	includes/stm32f051x8.h	/^  __IO uint32_t DHR12R1;      \/*!< DAC channel1 12-bit right-aligned data holding register,  Address offset: 0x08 *\/$/;"	m	struct:__anon34
DHR8R1	includes/stm32f051x8.h	/^  __IO uint32_t DHR8R1;       \/*!< DAC channel1 8-bit right aligned data holding register,   Address offset: 0x10 *\/$/;"	m	struct:__anon34
DIER	includes/stm32f051x8.h	/^  __IO uint32_t DIER;         \/*!< TIM DMA\/interrupt enable register,   Address offset: 0x0C *\/$/;"	m	struct:__anon49
DISABLE	includes/stm32f0xx.h	/^  DISABLE = 0, $/;"	e	enum:__anon54
DMA1	includes/stm32f051x8.h	/^#define DMA1 /;"	d
DMA1_BASE	includes/stm32f051x8.h	/^#define DMA1_BASE /;"	d
DMA1_Ch1_IRQHandler	includes/stm32f051x8.h	/^#define DMA1_Ch1_IRQHandler /;"	d
DMA1_Ch1_IRQn	includes/stm32f051x8.h	/^#define DMA1_Ch1_IRQn /;"	d
DMA1_Ch2_3_DMA2_Ch1_2_IRQHandler	includes/stm32f051x8.h	/^#define DMA1_Ch2_3_DMA2_Ch1_2_IRQHandler /;"	d
DMA1_Ch2_3_DMA2_Ch1_2_IRQn	includes/stm32f051x8.h	/^#define DMA1_Ch2_3_DMA2_Ch1_2_IRQn /;"	d
DMA1_Ch4_7_DMA2_Ch3_5_IRQHandler	includes/stm32f051x8.h	/^#define DMA1_Ch4_7_DMA2_Ch3_5_IRQHandler /;"	d
DMA1_Ch4_7_DMA2_Ch3_5_IRQn	includes/stm32f051x8.h	/^#define DMA1_Ch4_7_DMA2_Ch3_5_IRQn /;"	d
DMA1_Channel1	includes/stm32f051x8.h	/^#define DMA1_Channel1 /;"	d
DMA1_Channel1_BASE	includes/stm32f051x8.h	/^#define DMA1_Channel1_BASE /;"	d
DMA1_Channel1_IRQn	includes/stm32f051x8.h	/^  DMA1_Channel1_IRQn          = 9,      \/*!< DMA1 Channel 1 Interrupt                                        *\/$/;"	e	enum:__anon26
DMA1_Channel2	includes/stm32f051x8.h	/^#define DMA1_Channel2 /;"	d
DMA1_Channel2_3_IRQn	includes/stm32f051x8.h	/^  DMA1_Channel2_3_IRQn        = 10,     \/*!< DMA1 Channel 2 and Channel 3 Interrupt                          *\/$/;"	e	enum:__anon26
DMA1_Channel2_BASE	includes/stm32f051x8.h	/^#define DMA1_Channel2_BASE /;"	d
DMA1_Channel3	includes/stm32f051x8.h	/^#define DMA1_Channel3 /;"	d
DMA1_Channel3_BASE	includes/stm32f051x8.h	/^#define DMA1_Channel3_BASE /;"	d
DMA1_Channel4	includes/stm32f051x8.h	/^#define DMA1_Channel4 /;"	d
DMA1_Channel4_5_6_7_IRQHandler	includes/stm32f051x8.h	/^#define DMA1_Channel4_5_6_7_IRQHandler /;"	d
DMA1_Channel4_5_6_7_IRQn	includes/stm32f051x8.h	/^#define DMA1_Channel4_5_6_7_IRQn /;"	d
DMA1_Channel4_5_IRQn	includes/stm32f051x8.h	/^  DMA1_Channel4_5_IRQn        = 11,     \/*!< DMA1 Channel 4 and Channel 5 Interrupt                          *\/$/;"	e	enum:__anon26
DMA1_Channel4_BASE	includes/stm32f051x8.h	/^#define DMA1_Channel4_BASE /;"	d
DMA1_Channel5	includes/stm32f051x8.h	/^#define DMA1_Channel5 /;"	d
DMA1_Channel5_BASE	includes/stm32f051x8.h	/^#define DMA1_Channel5_BASE /;"	d
DMAR	includes/stm32f051x8.h	/^  __IO uint32_t DMAR;            \/*!< TIM DMA address for full transfer register,  Address offset: 0x4C *\/$/;"	m	struct:__anon49
DMATransfer	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^  uint32_t DMATransfer;                 \/*!< Set ADC group regular conversion data transfer: no transfer or transfer by DMA, and DMA requests mode.$/;"	m	struct:__anon21
DMA_CCR_CIRC	includes/stm32f051x8.h	/^#define DMA_CCR_CIRC /;"	d
DMA_CCR_CIRC_Msk	includes/stm32f051x8.h	/^#define DMA_CCR_CIRC_Msk /;"	d
DMA_CCR_CIRC_Pos	includes/stm32f051x8.h	/^#define DMA_CCR_CIRC_Pos /;"	d
DMA_CCR_DIR	includes/stm32f051x8.h	/^#define DMA_CCR_DIR /;"	d
DMA_CCR_DIR_Msk	includes/stm32f051x8.h	/^#define DMA_CCR_DIR_Msk /;"	d
DMA_CCR_DIR_Pos	includes/stm32f051x8.h	/^#define DMA_CCR_DIR_Pos /;"	d
DMA_CCR_EN	includes/stm32f051x8.h	/^#define DMA_CCR_EN /;"	d
DMA_CCR_EN_Msk	includes/stm32f051x8.h	/^#define DMA_CCR_EN_Msk /;"	d
DMA_CCR_EN_Pos	includes/stm32f051x8.h	/^#define DMA_CCR_EN_Pos /;"	d
DMA_CCR_HTIE	includes/stm32f051x8.h	/^#define DMA_CCR_HTIE /;"	d
DMA_CCR_HTIE_Msk	includes/stm32f051x8.h	/^#define DMA_CCR_HTIE_Msk /;"	d
DMA_CCR_HTIE_Pos	includes/stm32f051x8.h	/^#define DMA_CCR_HTIE_Pos /;"	d
DMA_CCR_MEM2MEM	includes/stm32f051x8.h	/^#define DMA_CCR_MEM2MEM /;"	d
DMA_CCR_MEM2MEM_Msk	includes/stm32f051x8.h	/^#define DMA_CCR_MEM2MEM_Msk /;"	d
DMA_CCR_MEM2MEM_Pos	includes/stm32f051x8.h	/^#define DMA_CCR_MEM2MEM_Pos /;"	d
DMA_CCR_MINC	includes/stm32f051x8.h	/^#define DMA_CCR_MINC /;"	d
DMA_CCR_MINC_Msk	includes/stm32f051x8.h	/^#define DMA_CCR_MINC_Msk /;"	d
DMA_CCR_MINC_Pos	includes/stm32f051x8.h	/^#define DMA_CCR_MINC_Pos /;"	d
DMA_CCR_MSIZE	includes/stm32f051x8.h	/^#define DMA_CCR_MSIZE /;"	d
DMA_CCR_MSIZE_0	includes/stm32f051x8.h	/^#define DMA_CCR_MSIZE_0 /;"	d
DMA_CCR_MSIZE_1	includes/stm32f051x8.h	/^#define DMA_CCR_MSIZE_1 /;"	d
DMA_CCR_MSIZE_Msk	includes/stm32f051x8.h	/^#define DMA_CCR_MSIZE_Msk /;"	d
DMA_CCR_MSIZE_Pos	includes/stm32f051x8.h	/^#define DMA_CCR_MSIZE_Pos /;"	d
DMA_CCR_PINC	includes/stm32f051x8.h	/^#define DMA_CCR_PINC /;"	d
DMA_CCR_PINC_Msk	includes/stm32f051x8.h	/^#define DMA_CCR_PINC_Msk /;"	d
DMA_CCR_PINC_Pos	includes/stm32f051x8.h	/^#define DMA_CCR_PINC_Pos /;"	d
DMA_CCR_PL	includes/stm32f051x8.h	/^#define DMA_CCR_PL /;"	d
DMA_CCR_PL_0	includes/stm32f051x8.h	/^#define DMA_CCR_PL_0 /;"	d
DMA_CCR_PL_1	includes/stm32f051x8.h	/^#define DMA_CCR_PL_1 /;"	d
DMA_CCR_PL_Msk	includes/stm32f051x8.h	/^#define DMA_CCR_PL_Msk /;"	d
DMA_CCR_PL_Pos	includes/stm32f051x8.h	/^#define DMA_CCR_PL_Pos /;"	d
DMA_CCR_PSIZE	includes/stm32f051x8.h	/^#define DMA_CCR_PSIZE /;"	d
DMA_CCR_PSIZE_0	includes/stm32f051x8.h	/^#define DMA_CCR_PSIZE_0 /;"	d
DMA_CCR_PSIZE_1	includes/stm32f051x8.h	/^#define DMA_CCR_PSIZE_1 /;"	d
DMA_CCR_PSIZE_Msk	includes/stm32f051x8.h	/^#define DMA_CCR_PSIZE_Msk /;"	d
DMA_CCR_PSIZE_Pos	includes/stm32f051x8.h	/^#define DMA_CCR_PSIZE_Pos /;"	d
DMA_CCR_TCIE	includes/stm32f051x8.h	/^#define DMA_CCR_TCIE /;"	d
DMA_CCR_TCIE_Msk	includes/stm32f051x8.h	/^#define DMA_CCR_TCIE_Msk /;"	d
DMA_CCR_TCIE_Pos	includes/stm32f051x8.h	/^#define DMA_CCR_TCIE_Pos /;"	d
DMA_CCR_TEIE	includes/stm32f051x8.h	/^#define DMA_CCR_TEIE /;"	d
DMA_CCR_TEIE_Msk	includes/stm32f051x8.h	/^#define DMA_CCR_TEIE_Msk /;"	d
DMA_CCR_TEIE_Pos	includes/stm32f051x8.h	/^#define DMA_CCR_TEIE_Pos /;"	d
DMA_CMAR_MA	includes/stm32f051x8.h	/^#define DMA_CMAR_MA /;"	d
DMA_CMAR_MA_Msk	includes/stm32f051x8.h	/^#define DMA_CMAR_MA_Msk /;"	d
DMA_CMAR_MA_Pos	includes/stm32f051x8.h	/^#define DMA_CMAR_MA_Pos /;"	d
DMA_CNDTR_NDT	includes/stm32f051x8.h	/^#define DMA_CNDTR_NDT /;"	d
DMA_CNDTR_NDT_Msk	includes/stm32f051x8.h	/^#define DMA_CNDTR_NDT_Msk /;"	d
DMA_CNDTR_NDT_Pos	includes/stm32f051x8.h	/^#define DMA_CNDTR_NDT_Pos /;"	d
DMA_CPAR_PA	includes/stm32f051x8.h	/^#define DMA_CPAR_PA /;"	d
DMA_CPAR_PA_Msk	includes/stm32f051x8.h	/^#define DMA_CPAR_PA_Msk /;"	d
DMA_CPAR_PA_Pos	includes/stm32f051x8.h	/^#define DMA_CPAR_PA_Pos /;"	d
DMA_CSELR_OFFSET	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define DMA_CSELR_OFFSET /;"	d
DMA_Channel_TypeDef	includes/stm32f051x8.h	/^} DMA_Channel_TypeDef;$/;"	t	typeref:struct:__anon36
DMA_IFCR_CGIF1	includes/stm32f051x8.h	/^#define DMA_IFCR_CGIF1 /;"	d
DMA_IFCR_CGIF1_Msk	includes/stm32f051x8.h	/^#define DMA_IFCR_CGIF1_Msk /;"	d
DMA_IFCR_CGIF1_Pos	includes/stm32f051x8.h	/^#define DMA_IFCR_CGIF1_Pos /;"	d
DMA_IFCR_CGIF2	includes/stm32f051x8.h	/^#define DMA_IFCR_CGIF2 /;"	d
DMA_IFCR_CGIF2_Msk	includes/stm32f051x8.h	/^#define DMA_IFCR_CGIF2_Msk /;"	d
DMA_IFCR_CGIF2_Pos	includes/stm32f051x8.h	/^#define DMA_IFCR_CGIF2_Pos /;"	d
DMA_IFCR_CGIF3	includes/stm32f051x8.h	/^#define DMA_IFCR_CGIF3 /;"	d
DMA_IFCR_CGIF3_Msk	includes/stm32f051x8.h	/^#define DMA_IFCR_CGIF3_Msk /;"	d
DMA_IFCR_CGIF3_Pos	includes/stm32f051x8.h	/^#define DMA_IFCR_CGIF3_Pos /;"	d
DMA_IFCR_CGIF4	includes/stm32f051x8.h	/^#define DMA_IFCR_CGIF4 /;"	d
DMA_IFCR_CGIF4_Msk	includes/stm32f051x8.h	/^#define DMA_IFCR_CGIF4_Msk /;"	d
DMA_IFCR_CGIF4_Pos	includes/stm32f051x8.h	/^#define DMA_IFCR_CGIF4_Pos /;"	d
DMA_IFCR_CGIF5	includes/stm32f051x8.h	/^#define DMA_IFCR_CGIF5 /;"	d
DMA_IFCR_CGIF5_Msk	includes/stm32f051x8.h	/^#define DMA_IFCR_CGIF5_Msk /;"	d
DMA_IFCR_CGIF5_Pos	includes/stm32f051x8.h	/^#define DMA_IFCR_CGIF5_Pos /;"	d
DMA_IFCR_CHTIF1	includes/stm32f051x8.h	/^#define DMA_IFCR_CHTIF1 /;"	d
DMA_IFCR_CHTIF1_Msk	includes/stm32f051x8.h	/^#define DMA_IFCR_CHTIF1_Msk /;"	d
DMA_IFCR_CHTIF1_Pos	includes/stm32f051x8.h	/^#define DMA_IFCR_CHTIF1_Pos /;"	d
DMA_IFCR_CHTIF2	includes/stm32f051x8.h	/^#define DMA_IFCR_CHTIF2 /;"	d
DMA_IFCR_CHTIF2_Msk	includes/stm32f051x8.h	/^#define DMA_IFCR_CHTIF2_Msk /;"	d
DMA_IFCR_CHTIF2_Pos	includes/stm32f051x8.h	/^#define DMA_IFCR_CHTIF2_Pos /;"	d
DMA_IFCR_CHTIF3	includes/stm32f051x8.h	/^#define DMA_IFCR_CHTIF3 /;"	d
DMA_IFCR_CHTIF3_Msk	includes/stm32f051x8.h	/^#define DMA_IFCR_CHTIF3_Msk /;"	d
DMA_IFCR_CHTIF3_Pos	includes/stm32f051x8.h	/^#define DMA_IFCR_CHTIF3_Pos /;"	d
DMA_IFCR_CHTIF4	includes/stm32f051x8.h	/^#define DMA_IFCR_CHTIF4 /;"	d
DMA_IFCR_CHTIF4_Msk	includes/stm32f051x8.h	/^#define DMA_IFCR_CHTIF4_Msk /;"	d
DMA_IFCR_CHTIF4_Pos	includes/stm32f051x8.h	/^#define DMA_IFCR_CHTIF4_Pos /;"	d
DMA_IFCR_CHTIF5	includes/stm32f051x8.h	/^#define DMA_IFCR_CHTIF5 /;"	d
DMA_IFCR_CHTIF5_Msk	includes/stm32f051x8.h	/^#define DMA_IFCR_CHTIF5_Msk /;"	d
DMA_IFCR_CHTIF5_Pos	includes/stm32f051x8.h	/^#define DMA_IFCR_CHTIF5_Pos /;"	d
DMA_IFCR_CTCIF1	includes/stm32f051x8.h	/^#define DMA_IFCR_CTCIF1 /;"	d
DMA_IFCR_CTCIF1_Msk	includes/stm32f051x8.h	/^#define DMA_IFCR_CTCIF1_Msk /;"	d
DMA_IFCR_CTCIF1_Pos	includes/stm32f051x8.h	/^#define DMA_IFCR_CTCIF1_Pos /;"	d
DMA_IFCR_CTCIF2	includes/stm32f051x8.h	/^#define DMA_IFCR_CTCIF2 /;"	d
DMA_IFCR_CTCIF2_Msk	includes/stm32f051x8.h	/^#define DMA_IFCR_CTCIF2_Msk /;"	d
DMA_IFCR_CTCIF2_Pos	includes/stm32f051x8.h	/^#define DMA_IFCR_CTCIF2_Pos /;"	d
DMA_IFCR_CTCIF3	includes/stm32f051x8.h	/^#define DMA_IFCR_CTCIF3 /;"	d
DMA_IFCR_CTCIF3_Msk	includes/stm32f051x8.h	/^#define DMA_IFCR_CTCIF3_Msk /;"	d
DMA_IFCR_CTCIF3_Pos	includes/stm32f051x8.h	/^#define DMA_IFCR_CTCIF3_Pos /;"	d
DMA_IFCR_CTCIF4	includes/stm32f051x8.h	/^#define DMA_IFCR_CTCIF4 /;"	d
DMA_IFCR_CTCIF4_Msk	includes/stm32f051x8.h	/^#define DMA_IFCR_CTCIF4_Msk /;"	d
DMA_IFCR_CTCIF4_Pos	includes/stm32f051x8.h	/^#define DMA_IFCR_CTCIF4_Pos /;"	d
DMA_IFCR_CTCIF5	includes/stm32f051x8.h	/^#define DMA_IFCR_CTCIF5 /;"	d
DMA_IFCR_CTCIF5_Msk	includes/stm32f051x8.h	/^#define DMA_IFCR_CTCIF5_Msk /;"	d
DMA_IFCR_CTCIF5_Pos	includes/stm32f051x8.h	/^#define DMA_IFCR_CTCIF5_Pos /;"	d
DMA_IFCR_CTEIF1	includes/stm32f051x8.h	/^#define DMA_IFCR_CTEIF1 /;"	d
DMA_IFCR_CTEIF1_Msk	includes/stm32f051x8.h	/^#define DMA_IFCR_CTEIF1_Msk /;"	d
DMA_IFCR_CTEIF1_Pos	includes/stm32f051x8.h	/^#define DMA_IFCR_CTEIF1_Pos /;"	d
DMA_IFCR_CTEIF2	includes/stm32f051x8.h	/^#define DMA_IFCR_CTEIF2 /;"	d
DMA_IFCR_CTEIF2_Msk	includes/stm32f051x8.h	/^#define DMA_IFCR_CTEIF2_Msk /;"	d
DMA_IFCR_CTEIF2_Pos	includes/stm32f051x8.h	/^#define DMA_IFCR_CTEIF2_Pos /;"	d
DMA_IFCR_CTEIF3	includes/stm32f051x8.h	/^#define DMA_IFCR_CTEIF3 /;"	d
DMA_IFCR_CTEIF3_Msk	includes/stm32f051x8.h	/^#define DMA_IFCR_CTEIF3_Msk /;"	d
DMA_IFCR_CTEIF3_Pos	includes/stm32f051x8.h	/^#define DMA_IFCR_CTEIF3_Pos /;"	d
DMA_IFCR_CTEIF4	includes/stm32f051x8.h	/^#define DMA_IFCR_CTEIF4 /;"	d
DMA_IFCR_CTEIF4_Msk	includes/stm32f051x8.h	/^#define DMA_IFCR_CTEIF4_Msk /;"	d
DMA_IFCR_CTEIF4_Pos	includes/stm32f051x8.h	/^#define DMA_IFCR_CTEIF4_Pos /;"	d
DMA_IFCR_CTEIF5	includes/stm32f051x8.h	/^#define DMA_IFCR_CTEIF5 /;"	d
DMA_IFCR_CTEIF5_Msk	includes/stm32f051x8.h	/^#define DMA_IFCR_CTEIF5_Msk /;"	d
DMA_IFCR_CTEIF5_Pos	includes/stm32f051x8.h	/^#define DMA_IFCR_CTEIF5_Pos /;"	d
DMA_ISR_GIF1	includes/stm32f051x8.h	/^#define DMA_ISR_GIF1 /;"	d
DMA_ISR_GIF1_Msk	includes/stm32f051x8.h	/^#define DMA_ISR_GIF1_Msk /;"	d
DMA_ISR_GIF1_Pos	includes/stm32f051x8.h	/^#define DMA_ISR_GIF1_Pos /;"	d
DMA_ISR_GIF2	includes/stm32f051x8.h	/^#define DMA_ISR_GIF2 /;"	d
DMA_ISR_GIF2_Msk	includes/stm32f051x8.h	/^#define DMA_ISR_GIF2_Msk /;"	d
DMA_ISR_GIF2_Pos	includes/stm32f051x8.h	/^#define DMA_ISR_GIF2_Pos /;"	d
DMA_ISR_GIF3	includes/stm32f051x8.h	/^#define DMA_ISR_GIF3 /;"	d
DMA_ISR_GIF3_Msk	includes/stm32f051x8.h	/^#define DMA_ISR_GIF3_Msk /;"	d
DMA_ISR_GIF3_Pos	includes/stm32f051x8.h	/^#define DMA_ISR_GIF3_Pos /;"	d
DMA_ISR_GIF4	includes/stm32f051x8.h	/^#define DMA_ISR_GIF4 /;"	d
DMA_ISR_GIF4_Msk	includes/stm32f051x8.h	/^#define DMA_ISR_GIF4_Msk /;"	d
DMA_ISR_GIF4_Pos	includes/stm32f051x8.h	/^#define DMA_ISR_GIF4_Pos /;"	d
DMA_ISR_GIF5	includes/stm32f051x8.h	/^#define DMA_ISR_GIF5 /;"	d
DMA_ISR_GIF5_Msk	includes/stm32f051x8.h	/^#define DMA_ISR_GIF5_Msk /;"	d
DMA_ISR_GIF5_Pos	includes/stm32f051x8.h	/^#define DMA_ISR_GIF5_Pos /;"	d
DMA_ISR_HTIF1	includes/stm32f051x8.h	/^#define DMA_ISR_HTIF1 /;"	d
DMA_ISR_HTIF1_Msk	includes/stm32f051x8.h	/^#define DMA_ISR_HTIF1_Msk /;"	d
DMA_ISR_HTIF1_Pos	includes/stm32f051x8.h	/^#define DMA_ISR_HTIF1_Pos /;"	d
DMA_ISR_HTIF2	includes/stm32f051x8.h	/^#define DMA_ISR_HTIF2 /;"	d
DMA_ISR_HTIF2_Msk	includes/stm32f051x8.h	/^#define DMA_ISR_HTIF2_Msk /;"	d
DMA_ISR_HTIF2_Pos	includes/stm32f051x8.h	/^#define DMA_ISR_HTIF2_Pos /;"	d
DMA_ISR_HTIF3	includes/stm32f051x8.h	/^#define DMA_ISR_HTIF3 /;"	d
DMA_ISR_HTIF3_Msk	includes/stm32f051x8.h	/^#define DMA_ISR_HTIF3_Msk /;"	d
DMA_ISR_HTIF3_Pos	includes/stm32f051x8.h	/^#define DMA_ISR_HTIF3_Pos /;"	d
DMA_ISR_HTIF4	includes/stm32f051x8.h	/^#define DMA_ISR_HTIF4 /;"	d
DMA_ISR_HTIF4_Msk	includes/stm32f051x8.h	/^#define DMA_ISR_HTIF4_Msk /;"	d
DMA_ISR_HTIF4_Pos	includes/stm32f051x8.h	/^#define DMA_ISR_HTIF4_Pos /;"	d
DMA_ISR_HTIF5	includes/stm32f051x8.h	/^#define DMA_ISR_HTIF5 /;"	d
DMA_ISR_HTIF5_Msk	includes/stm32f051x8.h	/^#define DMA_ISR_HTIF5_Msk /;"	d
DMA_ISR_HTIF5_Pos	includes/stm32f051x8.h	/^#define DMA_ISR_HTIF5_Pos /;"	d
DMA_ISR_TCIF1	includes/stm32f051x8.h	/^#define DMA_ISR_TCIF1 /;"	d
DMA_ISR_TCIF1_Msk	includes/stm32f051x8.h	/^#define DMA_ISR_TCIF1_Msk /;"	d
DMA_ISR_TCIF1_Pos	includes/stm32f051x8.h	/^#define DMA_ISR_TCIF1_Pos /;"	d
DMA_ISR_TCIF2	includes/stm32f051x8.h	/^#define DMA_ISR_TCIF2 /;"	d
DMA_ISR_TCIF2_Msk	includes/stm32f051x8.h	/^#define DMA_ISR_TCIF2_Msk /;"	d
DMA_ISR_TCIF2_Pos	includes/stm32f051x8.h	/^#define DMA_ISR_TCIF2_Pos /;"	d
DMA_ISR_TCIF3	includes/stm32f051x8.h	/^#define DMA_ISR_TCIF3 /;"	d
DMA_ISR_TCIF3_Msk	includes/stm32f051x8.h	/^#define DMA_ISR_TCIF3_Msk /;"	d
DMA_ISR_TCIF3_Pos	includes/stm32f051x8.h	/^#define DMA_ISR_TCIF3_Pos /;"	d
DMA_ISR_TCIF4	includes/stm32f051x8.h	/^#define DMA_ISR_TCIF4 /;"	d
DMA_ISR_TCIF4_Msk	includes/stm32f051x8.h	/^#define DMA_ISR_TCIF4_Msk /;"	d
DMA_ISR_TCIF4_Pos	includes/stm32f051x8.h	/^#define DMA_ISR_TCIF4_Pos /;"	d
DMA_ISR_TCIF5	includes/stm32f051x8.h	/^#define DMA_ISR_TCIF5 /;"	d
DMA_ISR_TCIF5_Msk	includes/stm32f051x8.h	/^#define DMA_ISR_TCIF5_Msk /;"	d
DMA_ISR_TCIF5_Pos	includes/stm32f051x8.h	/^#define DMA_ISR_TCIF5_Pos /;"	d
DMA_ISR_TEIF1	includes/stm32f051x8.h	/^#define DMA_ISR_TEIF1 /;"	d
DMA_ISR_TEIF1_Msk	includes/stm32f051x8.h	/^#define DMA_ISR_TEIF1_Msk /;"	d
DMA_ISR_TEIF1_Pos	includes/stm32f051x8.h	/^#define DMA_ISR_TEIF1_Pos /;"	d
DMA_ISR_TEIF2	includes/stm32f051x8.h	/^#define DMA_ISR_TEIF2 /;"	d
DMA_ISR_TEIF2_Msk	includes/stm32f051x8.h	/^#define DMA_ISR_TEIF2_Msk /;"	d
DMA_ISR_TEIF2_Pos	includes/stm32f051x8.h	/^#define DMA_ISR_TEIF2_Pos /;"	d
DMA_ISR_TEIF3	includes/stm32f051x8.h	/^#define DMA_ISR_TEIF3 /;"	d
DMA_ISR_TEIF3_Msk	includes/stm32f051x8.h	/^#define DMA_ISR_TEIF3_Msk /;"	d
DMA_ISR_TEIF3_Pos	includes/stm32f051x8.h	/^#define DMA_ISR_TEIF3_Pos /;"	d
DMA_ISR_TEIF4	includes/stm32f051x8.h	/^#define DMA_ISR_TEIF4 /;"	d
DMA_ISR_TEIF4_Msk	includes/stm32f051x8.h	/^#define DMA_ISR_TEIF4_Msk /;"	d
DMA_ISR_TEIF4_Pos	includes/stm32f051x8.h	/^#define DMA_ISR_TEIF4_Pos /;"	d
DMA_ISR_TEIF5	includes/stm32f051x8.h	/^#define DMA_ISR_TEIF5 /;"	d
DMA_ISR_TEIF5_Msk	includes/stm32f051x8.h	/^#define DMA_ISR_TEIF5_Msk /;"	d
DMA_ISR_TEIF5_Pos	includes/stm32f051x8.h	/^#define DMA_ISR_TEIF5_Pos /;"	d
DMA_POSITION_CSELR_CXS	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define DMA_POSITION_CSELR_CXS /;"	d
DMA_TypeDef	includes/stm32f051x8.h	/^} DMA_TypeDef;$/;"	t	typeref:struct:__anon37
DOR1	includes/stm32f051x8.h	/^  __IO uint32_t DOR1;         \/*!< DAC channel1 data output register,                        Address offset: 0x2C *\/$/;"	m	struct:__anon34
DR	includes/stm32f051x8.h	/^  __IO uint32_t DR;           \/*!< ADC group regular data register,               Address offset: 0x40 *\/$/;"	m	struct:__anon27
DR	includes/stm32f051x8.h	/^  __IO uint32_t DR;          \/*!< CRC Data register,                           Address offset: 0x00 *\/$/;"	m	struct:__anon33
DR	includes/stm32f051x8.h	/^  __IO uint32_t DR;         \/*!< RTC date register,                                         Address offset: 0x04 *\/$/;"	m	struct:__anon47
DR	includes/stm32f051x8.h	/^  __IO uint32_t DR;         \/*!< SPI data register,                                  Address offset: 0x0C *\/$/;"	m	struct:__anon48
DT_DELAY_1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define DT_DELAY_1 /;"	d
DT_DELAY_2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define DT_DELAY_2 /;"	d
DT_DELAY_3	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define DT_DELAY_3 /;"	d
DT_DELAY_4	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define DT_DELAY_4 /;"	d
DT_RANGE_1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define DT_RANGE_1 /;"	d
DT_RANGE_2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define DT_RANGE_2 /;"	d
DT_RANGE_3	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define DT_RANGE_3 /;"	d
DT_RANGE_4	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define DT_RANGE_4 /;"	d
DataAlignment	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^  uint32_t DataAlignment;               \/*!< Set ADC conversion data alignment.$/;"	m	struct:__anon20
DataFormat	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^  uint32_t DataFormat;              \/*!< Specifies the data format for the I2S communication.$/;"	m	struct:__anon19
DataWidth	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^  uint32_t DataWidth;               \/*!< Specifies the SPI data width.$/;"	m	struct:__anon18
DataWidth	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^  uint32_t DataWidth;                 \/*!< Specifies the number of data bits transmitted or received in a frame.$/;"	m	struct:__anon3
Day	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^  uint8_t Day;      \/*!< Specifies the RTC Date Day.$/;"	m	struct:__anon8
DeadTime	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint8_t DeadTime;              \/*!< Specifies the delay time between the switching-off and the$/;"	m	struct:__anon15
Default_Handler	src/startup_stm32f051x8.s	/^Default_Handler:$/;"	l
DigitalFilter	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^  uint32_t DigitalFilter;       \/*!< Configures the digital noise filter.$/;"	m	struct:__anon2
Direction	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^  uint32_t Direction;              \/*!< Specifies if the data will be transferred from memory to peripheral,$/;"	m	struct:__anon23
EGR	includes/stm32f051x8.h	/^  __IO uint32_t EGR;          \/*!< TIM event generation register,       Address offset: 0x14 *\/$/;"	m	struct:__anon49
EMR	includes/stm32f051x8.h	/^  __IO uint32_t EMR;          \/*!<EXTI Event mask register,                     Address offset: 0x04 *\/$/;"	m	struct:__anon38
ENABLE	includes/stm32f0xx.h	/^  ENABLE = !DISABLE$/;"	e	enum:__anon54
ERROR	includes/stm32f0xx.h	/^  ERROR = 0, $/;"	e	enum:__anon55
EXAMPLES	Makefile	/^EXAMPLES = exti usart$/;"	m
EXTI	includes/stm32f051x8.h	/^#define EXTI /;"	d
EXTI0_1_IRQHandler	examples/EXTI_PA0_button.c	/^void EXTI0_1_IRQHandler(void)$/;"	f
EXTI0_1_IRQn	includes/stm32f051x8.h	/^  EXTI0_1_IRQn                = 5,      \/*!< EXTI Line 0 and 1 Interrupt                                     *\/$/;"	e	enum:__anon26
EXTI2_3_IRQn	includes/stm32f051x8.h	/^  EXTI2_3_IRQn                = 6,      \/*!< EXTI Line 2 and 3 Interrupt                                     *\/$/;"	e	enum:__anon26
EXTI4_15_IRQn	includes/stm32f051x8.h	/^  EXTI4_15_IRQn               = 7,      \/*!< EXTI Line 4 to 15 Interrupt                                     *\/$/;"	e	enum:__anon26
EXTICR	includes/stm32f051x8.h	/^  __IO uint32_t EXTICR[4];   \/*!< SYSCFG external interrupt configuration register,     Address offset: 0x14-0x08 *\/$/;"	m	struct:__anon42
EXTI_BASE	includes/stm32f051x8.h	/^#define EXTI_BASE /;"	d
EXTI_EMR_EM0	includes/stm32f051x8.h	/^#define  EXTI_EMR_EM0 /;"	d
EXTI_EMR_EM1	includes/stm32f051x8.h	/^#define  EXTI_EMR_EM1 /;"	d
EXTI_EMR_EM10	includes/stm32f051x8.h	/^#define  EXTI_EMR_EM10 /;"	d
EXTI_EMR_EM11	includes/stm32f051x8.h	/^#define  EXTI_EMR_EM11 /;"	d
EXTI_EMR_EM12	includes/stm32f051x8.h	/^#define  EXTI_EMR_EM12 /;"	d
EXTI_EMR_EM13	includes/stm32f051x8.h	/^#define  EXTI_EMR_EM13 /;"	d
EXTI_EMR_EM14	includes/stm32f051x8.h	/^#define  EXTI_EMR_EM14 /;"	d
EXTI_EMR_EM15	includes/stm32f051x8.h	/^#define  EXTI_EMR_EM15 /;"	d
EXTI_EMR_EM16	includes/stm32f051x8.h	/^#define  EXTI_EMR_EM16 /;"	d
EXTI_EMR_EM17	includes/stm32f051x8.h	/^#define  EXTI_EMR_EM17 /;"	d
EXTI_EMR_EM18	includes/stm32f051x8.h	/^#define  EXTI_EMR_EM18 /;"	d
EXTI_EMR_EM19	includes/stm32f051x8.h	/^#define  EXTI_EMR_EM19 /;"	d
EXTI_EMR_EM2	includes/stm32f051x8.h	/^#define  EXTI_EMR_EM2 /;"	d
EXTI_EMR_EM21	includes/stm32f051x8.h	/^#define  EXTI_EMR_EM21 /;"	d
EXTI_EMR_EM22	includes/stm32f051x8.h	/^#define  EXTI_EMR_EM22 /;"	d
EXTI_EMR_EM23	includes/stm32f051x8.h	/^#define  EXTI_EMR_EM23 /;"	d
EXTI_EMR_EM25	includes/stm32f051x8.h	/^#define  EXTI_EMR_EM25 /;"	d
EXTI_EMR_EM27	includes/stm32f051x8.h	/^#define  EXTI_EMR_EM27 /;"	d
EXTI_EMR_EM3	includes/stm32f051x8.h	/^#define  EXTI_EMR_EM3 /;"	d
EXTI_EMR_EM4	includes/stm32f051x8.h	/^#define  EXTI_EMR_EM4 /;"	d
EXTI_EMR_EM5	includes/stm32f051x8.h	/^#define  EXTI_EMR_EM5 /;"	d
EXTI_EMR_EM6	includes/stm32f051x8.h	/^#define  EXTI_EMR_EM6 /;"	d
EXTI_EMR_EM7	includes/stm32f051x8.h	/^#define  EXTI_EMR_EM7 /;"	d
EXTI_EMR_EM8	includes/stm32f051x8.h	/^#define  EXTI_EMR_EM8 /;"	d
EXTI_EMR_EM9	includes/stm32f051x8.h	/^#define  EXTI_EMR_EM9 /;"	d
EXTI_EMR_MR0	includes/stm32f051x8.h	/^#define EXTI_EMR_MR0 /;"	d
EXTI_EMR_MR0_Msk	includes/stm32f051x8.h	/^#define EXTI_EMR_MR0_Msk /;"	d
EXTI_EMR_MR0_Pos	includes/stm32f051x8.h	/^#define EXTI_EMR_MR0_Pos /;"	d
EXTI_EMR_MR1	includes/stm32f051x8.h	/^#define EXTI_EMR_MR1 /;"	d
EXTI_EMR_MR10	includes/stm32f051x8.h	/^#define EXTI_EMR_MR10 /;"	d
EXTI_EMR_MR10_Msk	includes/stm32f051x8.h	/^#define EXTI_EMR_MR10_Msk /;"	d
EXTI_EMR_MR10_Pos	includes/stm32f051x8.h	/^#define EXTI_EMR_MR10_Pos /;"	d
EXTI_EMR_MR11	includes/stm32f051x8.h	/^#define EXTI_EMR_MR11 /;"	d
EXTI_EMR_MR11_Msk	includes/stm32f051x8.h	/^#define EXTI_EMR_MR11_Msk /;"	d
EXTI_EMR_MR11_Pos	includes/stm32f051x8.h	/^#define EXTI_EMR_MR11_Pos /;"	d
EXTI_EMR_MR12	includes/stm32f051x8.h	/^#define EXTI_EMR_MR12 /;"	d
EXTI_EMR_MR12_Msk	includes/stm32f051x8.h	/^#define EXTI_EMR_MR12_Msk /;"	d
EXTI_EMR_MR12_Pos	includes/stm32f051x8.h	/^#define EXTI_EMR_MR12_Pos /;"	d
EXTI_EMR_MR13	includes/stm32f051x8.h	/^#define EXTI_EMR_MR13 /;"	d
EXTI_EMR_MR13_Msk	includes/stm32f051x8.h	/^#define EXTI_EMR_MR13_Msk /;"	d
EXTI_EMR_MR13_Pos	includes/stm32f051x8.h	/^#define EXTI_EMR_MR13_Pos /;"	d
EXTI_EMR_MR14	includes/stm32f051x8.h	/^#define EXTI_EMR_MR14 /;"	d
EXTI_EMR_MR14_Msk	includes/stm32f051x8.h	/^#define EXTI_EMR_MR14_Msk /;"	d
EXTI_EMR_MR14_Pos	includes/stm32f051x8.h	/^#define EXTI_EMR_MR14_Pos /;"	d
EXTI_EMR_MR15	includes/stm32f051x8.h	/^#define EXTI_EMR_MR15 /;"	d
EXTI_EMR_MR15_Msk	includes/stm32f051x8.h	/^#define EXTI_EMR_MR15_Msk /;"	d
EXTI_EMR_MR15_Pos	includes/stm32f051x8.h	/^#define EXTI_EMR_MR15_Pos /;"	d
EXTI_EMR_MR16	includes/stm32f051x8.h	/^#define EXTI_EMR_MR16 /;"	d
EXTI_EMR_MR16_Msk	includes/stm32f051x8.h	/^#define EXTI_EMR_MR16_Msk /;"	d
EXTI_EMR_MR16_Pos	includes/stm32f051x8.h	/^#define EXTI_EMR_MR16_Pos /;"	d
EXTI_EMR_MR17	includes/stm32f051x8.h	/^#define EXTI_EMR_MR17 /;"	d
EXTI_EMR_MR17_Msk	includes/stm32f051x8.h	/^#define EXTI_EMR_MR17_Msk /;"	d
EXTI_EMR_MR17_Pos	includes/stm32f051x8.h	/^#define EXTI_EMR_MR17_Pos /;"	d
EXTI_EMR_MR18	includes/stm32f051x8.h	/^#define EXTI_EMR_MR18 /;"	d
EXTI_EMR_MR18_Msk	includes/stm32f051x8.h	/^#define EXTI_EMR_MR18_Msk /;"	d
EXTI_EMR_MR18_Pos	includes/stm32f051x8.h	/^#define EXTI_EMR_MR18_Pos /;"	d
EXTI_EMR_MR19	includes/stm32f051x8.h	/^#define EXTI_EMR_MR19 /;"	d
EXTI_EMR_MR19_Msk	includes/stm32f051x8.h	/^#define EXTI_EMR_MR19_Msk /;"	d
EXTI_EMR_MR19_Pos	includes/stm32f051x8.h	/^#define EXTI_EMR_MR19_Pos /;"	d
EXTI_EMR_MR1_Msk	includes/stm32f051x8.h	/^#define EXTI_EMR_MR1_Msk /;"	d
EXTI_EMR_MR1_Pos	includes/stm32f051x8.h	/^#define EXTI_EMR_MR1_Pos /;"	d
EXTI_EMR_MR2	includes/stm32f051x8.h	/^#define EXTI_EMR_MR2 /;"	d
EXTI_EMR_MR21	includes/stm32f051x8.h	/^#define EXTI_EMR_MR21 /;"	d
EXTI_EMR_MR21_Msk	includes/stm32f051x8.h	/^#define EXTI_EMR_MR21_Msk /;"	d
EXTI_EMR_MR21_Pos	includes/stm32f051x8.h	/^#define EXTI_EMR_MR21_Pos /;"	d
EXTI_EMR_MR22	includes/stm32f051x8.h	/^#define EXTI_EMR_MR22 /;"	d
EXTI_EMR_MR22_Msk	includes/stm32f051x8.h	/^#define EXTI_EMR_MR22_Msk /;"	d
EXTI_EMR_MR22_Pos	includes/stm32f051x8.h	/^#define EXTI_EMR_MR22_Pos /;"	d
EXTI_EMR_MR23	includes/stm32f051x8.h	/^#define EXTI_EMR_MR23 /;"	d
EXTI_EMR_MR23_Msk	includes/stm32f051x8.h	/^#define EXTI_EMR_MR23_Msk /;"	d
EXTI_EMR_MR23_Pos	includes/stm32f051x8.h	/^#define EXTI_EMR_MR23_Pos /;"	d
EXTI_EMR_MR25	includes/stm32f051x8.h	/^#define EXTI_EMR_MR25 /;"	d
EXTI_EMR_MR25_Msk	includes/stm32f051x8.h	/^#define EXTI_EMR_MR25_Msk /;"	d
EXTI_EMR_MR25_Pos	includes/stm32f051x8.h	/^#define EXTI_EMR_MR25_Pos /;"	d
EXTI_EMR_MR27	includes/stm32f051x8.h	/^#define EXTI_EMR_MR27 /;"	d
EXTI_EMR_MR27_Msk	includes/stm32f051x8.h	/^#define EXTI_EMR_MR27_Msk /;"	d
EXTI_EMR_MR27_Pos	includes/stm32f051x8.h	/^#define EXTI_EMR_MR27_Pos /;"	d
EXTI_EMR_MR2_Msk	includes/stm32f051x8.h	/^#define EXTI_EMR_MR2_Msk /;"	d
EXTI_EMR_MR2_Pos	includes/stm32f051x8.h	/^#define EXTI_EMR_MR2_Pos /;"	d
EXTI_EMR_MR3	includes/stm32f051x8.h	/^#define EXTI_EMR_MR3 /;"	d
EXTI_EMR_MR3_Msk	includes/stm32f051x8.h	/^#define EXTI_EMR_MR3_Msk /;"	d
EXTI_EMR_MR3_Pos	includes/stm32f051x8.h	/^#define EXTI_EMR_MR3_Pos /;"	d
EXTI_EMR_MR4	includes/stm32f051x8.h	/^#define EXTI_EMR_MR4 /;"	d
EXTI_EMR_MR4_Msk	includes/stm32f051x8.h	/^#define EXTI_EMR_MR4_Msk /;"	d
EXTI_EMR_MR4_Pos	includes/stm32f051x8.h	/^#define EXTI_EMR_MR4_Pos /;"	d
EXTI_EMR_MR5	includes/stm32f051x8.h	/^#define EXTI_EMR_MR5 /;"	d
EXTI_EMR_MR5_Msk	includes/stm32f051x8.h	/^#define EXTI_EMR_MR5_Msk /;"	d
EXTI_EMR_MR5_Pos	includes/stm32f051x8.h	/^#define EXTI_EMR_MR5_Pos /;"	d
EXTI_EMR_MR6	includes/stm32f051x8.h	/^#define EXTI_EMR_MR6 /;"	d
EXTI_EMR_MR6_Msk	includes/stm32f051x8.h	/^#define EXTI_EMR_MR6_Msk /;"	d
EXTI_EMR_MR6_Pos	includes/stm32f051x8.h	/^#define EXTI_EMR_MR6_Pos /;"	d
EXTI_EMR_MR7	includes/stm32f051x8.h	/^#define EXTI_EMR_MR7 /;"	d
EXTI_EMR_MR7_Msk	includes/stm32f051x8.h	/^#define EXTI_EMR_MR7_Msk /;"	d
EXTI_EMR_MR7_Pos	includes/stm32f051x8.h	/^#define EXTI_EMR_MR7_Pos /;"	d
EXTI_EMR_MR8	includes/stm32f051x8.h	/^#define EXTI_EMR_MR8 /;"	d
EXTI_EMR_MR8_Msk	includes/stm32f051x8.h	/^#define EXTI_EMR_MR8_Msk /;"	d
EXTI_EMR_MR8_Pos	includes/stm32f051x8.h	/^#define EXTI_EMR_MR8_Pos /;"	d
EXTI_EMR_MR9	includes/stm32f051x8.h	/^#define EXTI_EMR_MR9 /;"	d
EXTI_EMR_MR9_Msk	includes/stm32f051x8.h	/^#define EXTI_EMR_MR9_Msk /;"	d
EXTI_EMR_MR9_Pos	includes/stm32f051x8.h	/^#define EXTI_EMR_MR9_Pos /;"	d
EXTI_FTSR_FT0	includes/stm32f051x8.h	/^#define EXTI_FTSR_FT0 /;"	d
EXTI_FTSR_FT1	includes/stm32f051x8.h	/^#define EXTI_FTSR_FT1 /;"	d
EXTI_FTSR_FT10	includes/stm32f051x8.h	/^#define EXTI_FTSR_FT10 /;"	d
EXTI_FTSR_FT11	includes/stm32f051x8.h	/^#define EXTI_FTSR_FT11 /;"	d
EXTI_FTSR_FT12	includes/stm32f051x8.h	/^#define EXTI_FTSR_FT12 /;"	d
EXTI_FTSR_FT13	includes/stm32f051x8.h	/^#define EXTI_FTSR_FT13 /;"	d
EXTI_FTSR_FT14	includes/stm32f051x8.h	/^#define EXTI_FTSR_FT14 /;"	d
EXTI_FTSR_FT15	includes/stm32f051x8.h	/^#define EXTI_FTSR_FT15 /;"	d
EXTI_FTSR_FT16	includes/stm32f051x8.h	/^#define EXTI_FTSR_FT16 /;"	d
EXTI_FTSR_FT17	includes/stm32f051x8.h	/^#define EXTI_FTSR_FT17 /;"	d
EXTI_FTSR_FT19	includes/stm32f051x8.h	/^#define EXTI_FTSR_FT19 /;"	d
EXTI_FTSR_FT2	includes/stm32f051x8.h	/^#define EXTI_FTSR_FT2 /;"	d
EXTI_FTSR_FT21	includes/stm32f051x8.h	/^#define EXTI_FTSR_FT21 /;"	d
EXTI_FTSR_FT22	includes/stm32f051x8.h	/^#define EXTI_FTSR_FT22 /;"	d
EXTI_FTSR_FT3	includes/stm32f051x8.h	/^#define EXTI_FTSR_FT3 /;"	d
EXTI_FTSR_FT4	includes/stm32f051x8.h	/^#define EXTI_FTSR_FT4 /;"	d
EXTI_FTSR_FT5	includes/stm32f051x8.h	/^#define EXTI_FTSR_FT5 /;"	d
EXTI_FTSR_FT6	includes/stm32f051x8.h	/^#define EXTI_FTSR_FT6 /;"	d
EXTI_FTSR_FT7	includes/stm32f051x8.h	/^#define EXTI_FTSR_FT7 /;"	d
EXTI_FTSR_FT8	includes/stm32f051x8.h	/^#define EXTI_FTSR_FT8 /;"	d
EXTI_FTSR_FT9	includes/stm32f051x8.h	/^#define EXTI_FTSR_FT9 /;"	d
EXTI_FTSR_TR0	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR0 /;"	d
EXTI_FTSR_TR0_Msk	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR0_Msk /;"	d
EXTI_FTSR_TR0_Pos	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR0_Pos /;"	d
EXTI_FTSR_TR1	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR1 /;"	d
EXTI_FTSR_TR10	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR10 /;"	d
EXTI_FTSR_TR10_Msk	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR10_Msk /;"	d
EXTI_FTSR_TR10_Pos	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR10_Pos /;"	d
EXTI_FTSR_TR11	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR11 /;"	d
EXTI_FTSR_TR11_Msk	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR11_Msk /;"	d
EXTI_FTSR_TR11_Pos	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR11_Pos /;"	d
EXTI_FTSR_TR12	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR12 /;"	d
EXTI_FTSR_TR12_Msk	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR12_Msk /;"	d
EXTI_FTSR_TR12_Pos	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR12_Pos /;"	d
EXTI_FTSR_TR13	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR13 /;"	d
EXTI_FTSR_TR13_Msk	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR13_Msk /;"	d
EXTI_FTSR_TR13_Pos	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR13_Pos /;"	d
EXTI_FTSR_TR14	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR14 /;"	d
EXTI_FTSR_TR14_Msk	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR14_Msk /;"	d
EXTI_FTSR_TR14_Pos	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR14_Pos /;"	d
EXTI_FTSR_TR15	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR15 /;"	d
EXTI_FTSR_TR15_Msk	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR15_Msk /;"	d
EXTI_FTSR_TR15_Pos	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR15_Pos /;"	d
EXTI_FTSR_TR16	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR16 /;"	d
EXTI_FTSR_TR16_Msk	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR16_Msk /;"	d
EXTI_FTSR_TR16_Pos	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR16_Pos /;"	d
EXTI_FTSR_TR17	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR17 /;"	d
EXTI_FTSR_TR17_Msk	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR17_Msk /;"	d
EXTI_FTSR_TR17_Pos	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR17_Pos /;"	d
EXTI_FTSR_TR19	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR19 /;"	d
EXTI_FTSR_TR19_Msk	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR19_Msk /;"	d
EXTI_FTSR_TR19_Pos	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR19_Pos /;"	d
EXTI_FTSR_TR1_Msk	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR1_Msk /;"	d
EXTI_FTSR_TR1_Pos	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR1_Pos /;"	d
EXTI_FTSR_TR2	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR2 /;"	d
EXTI_FTSR_TR21	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR21 /;"	d
EXTI_FTSR_TR21_Msk	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR21_Msk /;"	d
EXTI_FTSR_TR21_Pos	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR21_Pos /;"	d
EXTI_FTSR_TR22	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR22 /;"	d
EXTI_FTSR_TR22_Msk	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR22_Msk /;"	d
EXTI_FTSR_TR22_Pos	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR22_Pos /;"	d
EXTI_FTSR_TR2_Msk	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR2_Msk /;"	d
EXTI_FTSR_TR2_Pos	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR2_Pos /;"	d
EXTI_FTSR_TR3	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR3 /;"	d
EXTI_FTSR_TR3_Msk	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR3_Msk /;"	d
EXTI_FTSR_TR3_Pos	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR3_Pos /;"	d
EXTI_FTSR_TR4	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR4 /;"	d
EXTI_FTSR_TR4_Msk	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR4_Msk /;"	d
EXTI_FTSR_TR4_Pos	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR4_Pos /;"	d
EXTI_FTSR_TR5	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR5 /;"	d
EXTI_FTSR_TR5_Msk	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR5_Msk /;"	d
EXTI_FTSR_TR5_Pos	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR5_Pos /;"	d
EXTI_FTSR_TR6	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR6 /;"	d
EXTI_FTSR_TR6_Msk	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR6_Msk /;"	d
EXTI_FTSR_TR6_Pos	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR6_Pos /;"	d
EXTI_FTSR_TR7	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR7 /;"	d
EXTI_FTSR_TR7_Msk	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR7_Msk /;"	d
EXTI_FTSR_TR7_Pos	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR7_Pos /;"	d
EXTI_FTSR_TR8	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR8 /;"	d
EXTI_FTSR_TR8_Msk	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR8_Msk /;"	d
EXTI_FTSR_TR8_Pos	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR8_Pos /;"	d
EXTI_FTSR_TR9	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR9 /;"	d
EXTI_FTSR_TR9_Msk	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR9_Msk /;"	d
EXTI_FTSR_TR9_Pos	includes/stm32f051x8.h	/^#define EXTI_FTSR_TR9_Pos /;"	d
EXTI_IMR_IM	includes/stm32f051x8.h	/^#define EXTI_IMR_IM /;"	d
EXTI_IMR_IM0	includes/stm32f051x8.h	/^#define  EXTI_IMR_IM0 /;"	d
EXTI_IMR_IM1	includes/stm32f051x8.h	/^#define  EXTI_IMR_IM1 /;"	d
EXTI_IMR_IM10	includes/stm32f051x8.h	/^#define  EXTI_IMR_IM10 /;"	d
EXTI_IMR_IM11	includes/stm32f051x8.h	/^#define  EXTI_IMR_IM11 /;"	d
EXTI_IMR_IM12	includes/stm32f051x8.h	/^#define  EXTI_IMR_IM12 /;"	d
EXTI_IMR_IM13	includes/stm32f051x8.h	/^#define  EXTI_IMR_IM13 /;"	d
EXTI_IMR_IM14	includes/stm32f051x8.h	/^#define  EXTI_IMR_IM14 /;"	d
EXTI_IMR_IM15	includes/stm32f051x8.h	/^#define  EXTI_IMR_IM15 /;"	d
EXTI_IMR_IM16	includes/stm32f051x8.h	/^#define  EXTI_IMR_IM16 /;"	d
EXTI_IMR_IM17	includes/stm32f051x8.h	/^#define  EXTI_IMR_IM17 /;"	d
EXTI_IMR_IM18	includes/stm32f051x8.h	/^#define  EXTI_IMR_IM18 /;"	d
EXTI_IMR_IM19	includes/stm32f051x8.h	/^#define  EXTI_IMR_IM19 /;"	d
EXTI_IMR_IM2	includes/stm32f051x8.h	/^#define  EXTI_IMR_IM2 /;"	d
EXTI_IMR_IM21	includes/stm32f051x8.h	/^#define  EXTI_IMR_IM21 /;"	d
EXTI_IMR_IM22	includes/stm32f051x8.h	/^#define  EXTI_IMR_IM22 /;"	d
EXTI_IMR_IM23	includes/stm32f051x8.h	/^#define  EXTI_IMR_IM23 /;"	d
EXTI_IMR_IM25	includes/stm32f051x8.h	/^#define  EXTI_IMR_IM25 /;"	d
EXTI_IMR_IM27	includes/stm32f051x8.h	/^#define  EXTI_IMR_IM27 /;"	d
EXTI_IMR_IM3	includes/stm32f051x8.h	/^#define  EXTI_IMR_IM3 /;"	d
EXTI_IMR_IM4	includes/stm32f051x8.h	/^#define  EXTI_IMR_IM4 /;"	d
EXTI_IMR_IM5	includes/stm32f051x8.h	/^#define  EXTI_IMR_IM5 /;"	d
EXTI_IMR_IM6	includes/stm32f051x8.h	/^#define  EXTI_IMR_IM6 /;"	d
EXTI_IMR_IM7	includes/stm32f051x8.h	/^#define  EXTI_IMR_IM7 /;"	d
EXTI_IMR_IM8	includes/stm32f051x8.h	/^#define  EXTI_IMR_IM8 /;"	d
EXTI_IMR_IM9	includes/stm32f051x8.h	/^#define  EXTI_IMR_IM9 /;"	d
EXTI_IMR_IM_Msk	includes/stm32f051x8.h	/^#define EXTI_IMR_IM_Msk /;"	d
EXTI_IMR_IM_Pos	includes/stm32f051x8.h	/^#define EXTI_IMR_IM_Pos /;"	d
EXTI_IMR_MR0	includes/stm32f051x8.h	/^#define EXTI_IMR_MR0 /;"	d
EXTI_IMR_MR0_Msk	includes/stm32f051x8.h	/^#define EXTI_IMR_MR0_Msk /;"	d
EXTI_IMR_MR0_Pos	includes/stm32f051x8.h	/^#define EXTI_IMR_MR0_Pos /;"	d
EXTI_IMR_MR1	includes/stm32f051x8.h	/^#define EXTI_IMR_MR1 /;"	d
EXTI_IMR_MR10	includes/stm32f051x8.h	/^#define EXTI_IMR_MR10 /;"	d
EXTI_IMR_MR10_Msk	includes/stm32f051x8.h	/^#define EXTI_IMR_MR10_Msk /;"	d
EXTI_IMR_MR10_Pos	includes/stm32f051x8.h	/^#define EXTI_IMR_MR10_Pos /;"	d
EXTI_IMR_MR11	includes/stm32f051x8.h	/^#define EXTI_IMR_MR11 /;"	d
EXTI_IMR_MR11_Msk	includes/stm32f051x8.h	/^#define EXTI_IMR_MR11_Msk /;"	d
EXTI_IMR_MR11_Pos	includes/stm32f051x8.h	/^#define EXTI_IMR_MR11_Pos /;"	d
EXTI_IMR_MR12	includes/stm32f051x8.h	/^#define EXTI_IMR_MR12 /;"	d
EXTI_IMR_MR12_Msk	includes/stm32f051x8.h	/^#define EXTI_IMR_MR12_Msk /;"	d
EXTI_IMR_MR12_Pos	includes/stm32f051x8.h	/^#define EXTI_IMR_MR12_Pos /;"	d
EXTI_IMR_MR13	includes/stm32f051x8.h	/^#define EXTI_IMR_MR13 /;"	d
EXTI_IMR_MR13_Msk	includes/stm32f051x8.h	/^#define EXTI_IMR_MR13_Msk /;"	d
EXTI_IMR_MR13_Pos	includes/stm32f051x8.h	/^#define EXTI_IMR_MR13_Pos /;"	d
EXTI_IMR_MR14	includes/stm32f051x8.h	/^#define EXTI_IMR_MR14 /;"	d
EXTI_IMR_MR14_Msk	includes/stm32f051x8.h	/^#define EXTI_IMR_MR14_Msk /;"	d
EXTI_IMR_MR14_Pos	includes/stm32f051x8.h	/^#define EXTI_IMR_MR14_Pos /;"	d
EXTI_IMR_MR15	includes/stm32f051x8.h	/^#define EXTI_IMR_MR15 /;"	d
EXTI_IMR_MR15_Msk	includes/stm32f051x8.h	/^#define EXTI_IMR_MR15_Msk /;"	d
EXTI_IMR_MR15_Pos	includes/stm32f051x8.h	/^#define EXTI_IMR_MR15_Pos /;"	d
EXTI_IMR_MR16	includes/stm32f051x8.h	/^#define EXTI_IMR_MR16 /;"	d
EXTI_IMR_MR16_Msk	includes/stm32f051x8.h	/^#define EXTI_IMR_MR16_Msk /;"	d
EXTI_IMR_MR16_Pos	includes/stm32f051x8.h	/^#define EXTI_IMR_MR16_Pos /;"	d
EXTI_IMR_MR17	includes/stm32f051x8.h	/^#define EXTI_IMR_MR17 /;"	d
EXTI_IMR_MR17_Msk	includes/stm32f051x8.h	/^#define EXTI_IMR_MR17_Msk /;"	d
EXTI_IMR_MR17_Pos	includes/stm32f051x8.h	/^#define EXTI_IMR_MR17_Pos /;"	d
EXTI_IMR_MR18	includes/stm32f051x8.h	/^#define EXTI_IMR_MR18 /;"	d
EXTI_IMR_MR18_Msk	includes/stm32f051x8.h	/^#define EXTI_IMR_MR18_Msk /;"	d
EXTI_IMR_MR18_Pos	includes/stm32f051x8.h	/^#define EXTI_IMR_MR18_Pos /;"	d
EXTI_IMR_MR19	includes/stm32f051x8.h	/^#define EXTI_IMR_MR19 /;"	d
EXTI_IMR_MR19_Msk	includes/stm32f051x8.h	/^#define EXTI_IMR_MR19_Msk /;"	d
EXTI_IMR_MR19_Pos	includes/stm32f051x8.h	/^#define EXTI_IMR_MR19_Pos /;"	d
EXTI_IMR_MR1_Msk	includes/stm32f051x8.h	/^#define EXTI_IMR_MR1_Msk /;"	d
EXTI_IMR_MR1_Pos	includes/stm32f051x8.h	/^#define EXTI_IMR_MR1_Pos /;"	d
EXTI_IMR_MR2	includes/stm32f051x8.h	/^#define EXTI_IMR_MR2 /;"	d
EXTI_IMR_MR21	includes/stm32f051x8.h	/^#define EXTI_IMR_MR21 /;"	d
EXTI_IMR_MR21_Msk	includes/stm32f051x8.h	/^#define EXTI_IMR_MR21_Msk /;"	d
EXTI_IMR_MR21_Pos	includes/stm32f051x8.h	/^#define EXTI_IMR_MR21_Pos /;"	d
EXTI_IMR_MR22	includes/stm32f051x8.h	/^#define EXTI_IMR_MR22 /;"	d
EXTI_IMR_MR22_Msk	includes/stm32f051x8.h	/^#define EXTI_IMR_MR22_Msk /;"	d
EXTI_IMR_MR22_Pos	includes/stm32f051x8.h	/^#define EXTI_IMR_MR22_Pos /;"	d
EXTI_IMR_MR23	includes/stm32f051x8.h	/^#define EXTI_IMR_MR23 /;"	d
EXTI_IMR_MR23_Msk	includes/stm32f051x8.h	/^#define EXTI_IMR_MR23_Msk /;"	d
EXTI_IMR_MR23_Pos	includes/stm32f051x8.h	/^#define EXTI_IMR_MR23_Pos /;"	d
EXTI_IMR_MR25	includes/stm32f051x8.h	/^#define EXTI_IMR_MR25 /;"	d
EXTI_IMR_MR25_Msk	includes/stm32f051x8.h	/^#define EXTI_IMR_MR25_Msk /;"	d
EXTI_IMR_MR25_Pos	includes/stm32f051x8.h	/^#define EXTI_IMR_MR25_Pos /;"	d
EXTI_IMR_MR27	includes/stm32f051x8.h	/^#define EXTI_IMR_MR27 /;"	d
EXTI_IMR_MR27_Msk	includes/stm32f051x8.h	/^#define EXTI_IMR_MR27_Msk /;"	d
EXTI_IMR_MR27_Pos	includes/stm32f051x8.h	/^#define EXTI_IMR_MR27_Pos /;"	d
EXTI_IMR_MR2_Msk	includes/stm32f051x8.h	/^#define EXTI_IMR_MR2_Msk /;"	d
EXTI_IMR_MR2_Pos	includes/stm32f051x8.h	/^#define EXTI_IMR_MR2_Pos /;"	d
EXTI_IMR_MR3	includes/stm32f051x8.h	/^#define EXTI_IMR_MR3 /;"	d
EXTI_IMR_MR3_Msk	includes/stm32f051x8.h	/^#define EXTI_IMR_MR3_Msk /;"	d
EXTI_IMR_MR3_Pos	includes/stm32f051x8.h	/^#define EXTI_IMR_MR3_Pos /;"	d
EXTI_IMR_MR4	includes/stm32f051x8.h	/^#define EXTI_IMR_MR4 /;"	d
EXTI_IMR_MR4_Msk	includes/stm32f051x8.h	/^#define EXTI_IMR_MR4_Msk /;"	d
EXTI_IMR_MR4_Pos	includes/stm32f051x8.h	/^#define EXTI_IMR_MR4_Pos /;"	d
EXTI_IMR_MR5	includes/stm32f051x8.h	/^#define EXTI_IMR_MR5 /;"	d
EXTI_IMR_MR5_Msk	includes/stm32f051x8.h	/^#define EXTI_IMR_MR5_Msk /;"	d
EXTI_IMR_MR5_Pos	includes/stm32f051x8.h	/^#define EXTI_IMR_MR5_Pos /;"	d
EXTI_IMR_MR6	includes/stm32f051x8.h	/^#define EXTI_IMR_MR6 /;"	d
EXTI_IMR_MR6_Msk	includes/stm32f051x8.h	/^#define EXTI_IMR_MR6_Msk /;"	d
EXTI_IMR_MR6_Pos	includes/stm32f051x8.h	/^#define EXTI_IMR_MR6_Pos /;"	d
EXTI_IMR_MR7	includes/stm32f051x8.h	/^#define EXTI_IMR_MR7 /;"	d
EXTI_IMR_MR7_Msk	includes/stm32f051x8.h	/^#define EXTI_IMR_MR7_Msk /;"	d
EXTI_IMR_MR7_Pos	includes/stm32f051x8.h	/^#define EXTI_IMR_MR7_Pos /;"	d
EXTI_IMR_MR8	includes/stm32f051x8.h	/^#define EXTI_IMR_MR8 /;"	d
EXTI_IMR_MR8_Msk	includes/stm32f051x8.h	/^#define EXTI_IMR_MR8_Msk /;"	d
EXTI_IMR_MR8_Pos	includes/stm32f051x8.h	/^#define EXTI_IMR_MR8_Pos /;"	d
EXTI_IMR_MR9	includes/stm32f051x8.h	/^#define EXTI_IMR_MR9 /;"	d
EXTI_IMR_MR9_Msk	includes/stm32f051x8.h	/^#define EXTI_IMR_MR9_Msk /;"	d
EXTI_IMR_MR9_Pos	includes/stm32f051x8.h	/^#define EXTI_IMR_MR9_Pos /;"	d
EXTI_PR_PIF0	includes/stm32f051x8.h	/^#define EXTI_PR_PIF0 /;"	d
EXTI_PR_PIF1	includes/stm32f051x8.h	/^#define EXTI_PR_PIF1 /;"	d
EXTI_PR_PIF10	includes/stm32f051x8.h	/^#define EXTI_PR_PIF10 /;"	d
EXTI_PR_PIF11	includes/stm32f051x8.h	/^#define EXTI_PR_PIF11 /;"	d
EXTI_PR_PIF12	includes/stm32f051x8.h	/^#define EXTI_PR_PIF12 /;"	d
EXTI_PR_PIF13	includes/stm32f051x8.h	/^#define EXTI_PR_PIF13 /;"	d
EXTI_PR_PIF14	includes/stm32f051x8.h	/^#define EXTI_PR_PIF14 /;"	d
EXTI_PR_PIF15	includes/stm32f051x8.h	/^#define EXTI_PR_PIF15 /;"	d
EXTI_PR_PIF16	includes/stm32f051x8.h	/^#define EXTI_PR_PIF16 /;"	d
EXTI_PR_PIF17	includes/stm32f051x8.h	/^#define EXTI_PR_PIF17 /;"	d
EXTI_PR_PIF19	includes/stm32f051x8.h	/^#define EXTI_PR_PIF19 /;"	d
EXTI_PR_PIF2	includes/stm32f051x8.h	/^#define EXTI_PR_PIF2 /;"	d
EXTI_PR_PIF21	includes/stm32f051x8.h	/^#define EXTI_PR_PIF21 /;"	d
EXTI_PR_PIF22	includes/stm32f051x8.h	/^#define EXTI_PR_PIF22 /;"	d
EXTI_PR_PIF3	includes/stm32f051x8.h	/^#define EXTI_PR_PIF3 /;"	d
EXTI_PR_PIF4	includes/stm32f051x8.h	/^#define EXTI_PR_PIF4 /;"	d
EXTI_PR_PIF5	includes/stm32f051x8.h	/^#define EXTI_PR_PIF5 /;"	d
EXTI_PR_PIF6	includes/stm32f051x8.h	/^#define EXTI_PR_PIF6 /;"	d
EXTI_PR_PIF7	includes/stm32f051x8.h	/^#define EXTI_PR_PIF7 /;"	d
EXTI_PR_PIF8	includes/stm32f051x8.h	/^#define EXTI_PR_PIF8 /;"	d
EXTI_PR_PIF9	includes/stm32f051x8.h	/^#define EXTI_PR_PIF9 /;"	d
EXTI_PR_PR0	includes/stm32f051x8.h	/^#define EXTI_PR_PR0 /;"	d
EXTI_PR_PR0_Msk	includes/stm32f051x8.h	/^#define EXTI_PR_PR0_Msk /;"	d
EXTI_PR_PR0_Pos	includes/stm32f051x8.h	/^#define EXTI_PR_PR0_Pos /;"	d
EXTI_PR_PR1	includes/stm32f051x8.h	/^#define EXTI_PR_PR1 /;"	d
EXTI_PR_PR10	includes/stm32f051x8.h	/^#define EXTI_PR_PR10 /;"	d
EXTI_PR_PR10_Msk	includes/stm32f051x8.h	/^#define EXTI_PR_PR10_Msk /;"	d
EXTI_PR_PR10_Pos	includes/stm32f051x8.h	/^#define EXTI_PR_PR10_Pos /;"	d
EXTI_PR_PR11	includes/stm32f051x8.h	/^#define EXTI_PR_PR11 /;"	d
EXTI_PR_PR11_Msk	includes/stm32f051x8.h	/^#define EXTI_PR_PR11_Msk /;"	d
EXTI_PR_PR11_Pos	includes/stm32f051x8.h	/^#define EXTI_PR_PR11_Pos /;"	d
EXTI_PR_PR12	includes/stm32f051x8.h	/^#define EXTI_PR_PR12 /;"	d
EXTI_PR_PR12_Msk	includes/stm32f051x8.h	/^#define EXTI_PR_PR12_Msk /;"	d
EXTI_PR_PR12_Pos	includes/stm32f051x8.h	/^#define EXTI_PR_PR12_Pos /;"	d
EXTI_PR_PR13	includes/stm32f051x8.h	/^#define EXTI_PR_PR13 /;"	d
EXTI_PR_PR13_Msk	includes/stm32f051x8.h	/^#define EXTI_PR_PR13_Msk /;"	d
EXTI_PR_PR13_Pos	includes/stm32f051x8.h	/^#define EXTI_PR_PR13_Pos /;"	d
EXTI_PR_PR14	includes/stm32f051x8.h	/^#define EXTI_PR_PR14 /;"	d
EXTI_PR_PR14_Msk	includes/stm32f051x8.h	/^#define EXTI_PR_PR14_Msk /;"	d
EXTI_PR_PR14_Pos	includes/stm32f051x8.h	/^#define EXTI_PR_PR14_Pos /;"	d
EXTI_PR_PR15	includes/stm32f051x8.h	/^#define EXTI_PR_PR15 /;"	d
EXTI_PR_PR15_Msk	includes/stm32f051x8.h	/^#define EXTI_PR_PR15_Msk /;"	d
EXTI_PR_PR15_Pos	includes/stm32f051x8.h	/^#define EXTI_PR_PR15_Pos /;"	d
EXTI_PR_PR16	includes/stm32f051x8.h	/^#define EXTI_PR_PR16 /;"	d
EXTI_PR_PR16_Msk	includes/stm32f051x8.h	/^#define EXTI_PR_PR16_Msk /;"	d
EXTI_PR_PR16_Pos	includes/stm32f051x8.h	/^#define EXTI_PR_PR16_Pos /;"	d
EXTI_PR_PR17	includes/stm32f051x8.h	/^#define EXTI_PR_PR17 /;"	d
EXTI_PR_PR17_Msk	includes/stm32f051x8.h	/^#define EXTI_PR_PR17_Msk /;"	d
EXTI_PR_PR17_Pos	includes/stm32f051x8.h	/^#define EXTI_PR_PR17_Pos /;"	d
EXTI_PR_PR19	includes/stm32f051x8.h	/^#define EXTI_PR_PR19 /;"	d
EXTI_PR_PR19_Msk	includes/stm32f051x8.h	/^#define EXTI_PR_PR19_Msk /;"	d
EXTI_PR_PR19_Pos	includes/stm32f051x8.h	/^#define EXTI_PR_PR19_Pos /;"	d
EXTI_PR_PR1_Msk	includes/stm32f051x8.h	/^#define EXTI_PR_PR1_Msk /;"	d
EXTI_PR_PR1_Pos	includes/stm32f051x8.h	/^#define EXTI_PR_PR1_Pos /;"	d
EXTI_PR_PR2	includes/stm32f051x8.h	/^#define EXTI_PR_PR2 /;"	d
EXTI_PR_PR21	includes/stm32f051x8.h	/^#define EXTI_PR_PR21 /;"	d
EXTI_PR_PR21_Msk	includes/stm32f051x8.h	/^#define EXTI_PR_PR21_Msk /;"	d
EXTI_PR_PR21_Pos	includes/stm32f051x8.h	/^#define EXTI_PR_PR21_Pos /;"	d
EXTI_PR_PR22	includes/stm32f051x8.h	/^#define EXTI_PR_PR22 /;"	d
EXTI_PR_PR22_Msk	includes/stm32f051x8.h	/^#define EXTI_PR_PR22_Msk /;"	d
EXTI_PR_PR22_Pos	includes/stm32f051x8.h	/^#define EXTI_PR_PR22_Pos /;"	d
EXTI_PR_PR2_Msk	includes/stm32f051x8.h	/^#define EXTI_PR_PR2_Msk /;"	d
EXTI_PR_PR2_Pos	includes/stm32f051x8.h	/^#define EXTI_PR_PR2_Pos /;"	d
EXTI_PR_PR3	includes/stm32f051x8.h	/^#define EXTI_PR_PR3 /;"	d
EXTI_PR_PR3_Msk	includes/stm32f051x8.h	/^#define EXTI_PR_PR3_Msk /;"	d
EXTI_PR_PR3_Pos	includes/stm32f051x8.h	/^#define EXTI_PR_PR3_Pos /;"	d
EXTI_PR_PR4	includes/stm32f051x8.h	/^#define EXTI_PR_PR4 /;"	d
EXTI_PR_PR4_Msk	includes/stm32f051x8.h	/^#define EXTI_PR_PR4_Msk /;"	d
EXTI_PR_PR4_Pos	includes/stm32f051x8.h	/^#define EXTI_PR_PR4_Pos /;"	d
EXTI_PR_PR5	includes/stm32f051x8.h	/^#define EXTI_PR_PR5 /;"	d
EXTI_PR_PR5_Msk	includes/stm32f051x8.h	/^#define EXTI_PR_PR5_Msk /;"	d
EXTI_PR_PR5_Pos	includes/stm32f051x8.h	/^#define EXTI_PR_PR5_Pos /;"	d
EXTI_PR_PR6	includes/stm32f051x8.h	/^#define EXTI_PR_PR6 /;"	d
EXTI_PR_PR6_Msk	includes/stm32f051x8.h	/^#define EXTI_PR_PR6_Msk /;"	d
EXTI_PR_PR6_Pos	includes/stm32f051x8.h	/^#define EXTI_PR_PR6_Pos /;"	d
EXTI_PR_PR7	includes/stm32f051x8.h	/^#define EXTI_PR_PR7 /;"	d
EXTI_PR_PR7_Msk	includes/stm32f051x8.h	/^#define EXTI_PR_PR7_Msk /;"	d
EXTI_PR_PR7_Pos	includes/stm32f051x8.h	/^#define EXTI_PR_PR7_Pos /;"	d
EXTI_PR_PR8	includes/stm32f051x8.h	/^#define EXTI_PR_PR8 /;"	d
EXTI_PR_PR8_Msk	includes/stm32f051x8.h	/^#define EXTI_PR_PR8_Msk /;"	d
EXTI_PR_PR8_Pos	includes/stm32f051x8.h	/^#define EXTI_PR_PR8_Pos /;"	d
EXTI_PR_PR9	includes/stm32f051x8.h	/^#define EXTI_PR_PR9 /;"	d
EXTI_PR_PR9_Msk	includes/stm32f051x8.h	/^#define EXTI_PR_PR9_Msk /;"	d
EXTI_PR_PR9_Pos	includes/stm32f051x8.h	/^#define EXTI_PR_PR9_Pos /;"	d
EXTI_RTSR_RT0	includes/stm32f051x8.h	/^#define EXTI_RTSR_RT0 /;"	d
EXTI_RTSR_RT1	includes/stm32f051x8.h	/^#define EXTI_RTSR_RT1 /;"	d
EXTI_RTSR_RT10	includes/stm32f051x8.h	/^#define EXTI_RTSR_RT10 /;"	d
EXTI_RTSR_RT11	includes/stm32f051x8.h	/^#define EXTI_RTSR_RT11 /;"	d
EXTI_RTSR_RT12	includes/stm32f051x8.h	/^#define EXTI_RTSR_RT12 /;"	d
EXTI_RTSR_RT13	includes/stm32f051x8.h	/^#define EXTI_RTSR_RT13 /;"	d
EXTI_RTSR_RT14	includes/stm32f051x8.h	/^#define EXTI_RTSR_RT14 /;"	d
EXTI_RTSR_RT15	includes/stm32f051x8.h	/^#define EXTI_RTSR_RT15 /;"	d
EXTI_RTSR_RT16	includes/stm32f051x8.h	/^#define EXTI_RTSR_RT16 /;"	d
EXTI_RTSR_RT17	includes/stm32f051x8.h	/^#define EXTI_RTSR_RT17 /;"	d
EXTI_RTSR_RT19	includes/stm32f051x8.h	/^#define EXTI_RTSR_RT19 /;"	d
EXTI_RTSR_RT2	includes/stm32f051x8.h	/^#define EXTI_RTSR_RT2 /;"	d
EXTI_RTSR_RT21	includes/stm32f051x8.h	/^#define EXTI_RTSR_RT21 /;"	d
EXTI_RTSR_RT22	includes/stm32f051x8.h	/^#define EXTI_RTSR_RT22 /;"	d
EXTI_RTSR_RT3	includes/stm32f051x8.h	/^#define EXTI_RTSR_RT3 /;"	d
EXTI_RTSR_RT4	includes/stm32f051x8.h	/^#define EXTI_RTSR_RT4 /;"	d
EXTI_RTSR_RT5	includes/stm32f051x8.h	/^#define EXTI_RTSR_RT5 /;"	d
EXTI_RTSR_RT6	includes/stm32f051x8.h	/^#define EXTI_RTSR_RT6 /;"	d
EXTI_RTSR_RT7	includes/stm32f051x8.h	/^#define EXTI_RTSR_RT7 /;"	d
EXTI_RTSR_RT8	includes/stm32f051x8.h	/^#define EXTI_RTSR_RT8 /;"	d
EXTI_RTSR_RT9	includes/stm32f051x8.h	/^#define EXTI_RTSR_RT9 /;"	d
EXTI_RTSR_TR0	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR0 /;"	d
EXTI_RTSR_TR0_Msk	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR0_Msk /;"	d
EXTI_RTSR_TR0_Pos	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR0_Pos /;"	d
EXTI_RTSR_TR1	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR1 /;"	d
EXTI_RTSR_TR10	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR10 /;"	d
EXTI_RTSR_TR10_Msk	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR10_Msk /;"	d
EXTI_RTSR_TR10_Pos	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR10_Pos /;"	d
EXTI_RTSR_TR11	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR11 /;"	d
EXTI_RTSR_TR11_Msk	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR11_Msk /;"	d
EXTI_RTSR_TR11_Pos	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR11_Pos /;"	d
EXTI_RTSR_TR12	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR12 /;"	d
EXTI_RTSR_TR12_Msk	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR12_Msk /;"	d
EXTI_RTSR_TR12_Pos	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR12_Pos /;"	d
EXTI_RTSR_TR13	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR13 /;"	d
EXTI_RTSR_TR13_Msk	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR13_Msk /;"	d
EXTI_RTSR_TR13_Pos	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR13_Pos /;"	d
EXTI_RTSR_TR14	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR14 /;"	d
EXTI_RTSR_TR14_Msk	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR14_Msk /;"	d
EXTI_RTSR_TR14_Pos	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR14_Pos /;"	d
EXTI_RTSR_TR15	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR15 /;"	d
EXTI_RTSR_TR15_Msk	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR15_Msk /;"	d
EXTI_RTSR_TR15_Pos	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR15_Pos /;"	d
EXTI_RTSR_TR16	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR16 /;"	d
EXTI_RTSR_TR16_Msk	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR16_Msk /;"	d
EXTI_RTSR_TR16_Pos	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR16_Pos /;"	d
EXTI_RTSR_TR17	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR17 /;"	d
EXTI_RTSR_TR17_Msk	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR17_Msk /;"	d
EXTI_RTSR_TR17_Pos	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR17_Pos /;"	d
EXTI_RTSR_TR19	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR19 /;"	d
EXTI_RTSR_TR19_Msk	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR19_Msk /;"	d
EXTI_RTSR_TR19_Pos	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR19_Pos /;"	d
EXTI_RTSR_TR1_Msk	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR1_Msk /;"	d
EXTI_RTSR_TR1_Pos	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR1_Pos /;"	d
EXTI_RTSR_TR2	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR2 /;"	d
EXTI_RTSR_TR21	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR21 /;"	d
EXTI_RTSR_TR21_Msk	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR21_Msk /;"	d
EXTI_RTSR_TR21_Pos	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR21_Pos /;"	d
EXTI_RTSR_TR22	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR22 /;"	d
EXTI_RTSR_TR22_Msk	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR22_Msk /;"	d
EXTI_RTSR_TR22_Pos	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR22_Pos /;"	d
EXTI_RTSR_TR2_Msk	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR2_Msk /;"	d
EXTI_RTSR_TR2_Pos	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR2_Pos /;"	d
EXTI_RTSR_TR3	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR3 /;"	d
EXTI_RTSR_TR3_Msk	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR3_Msk /;"	d
EXTI_RTSR_TR3_Pos	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR3_Pos /;"	d
EXTI_RTSR_TR4	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR4 /;"	d
EXTI_RTSR_TR4_Msk	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR4_Msk /;"	d
EXTI_RTSR_TR4_Pos	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR4_Pos /;"	d
EXTI_RTSR_TR5	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR5 /;"	d
EXTI_RTSR_TR5_Msk	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR5_Msk /;"	d
EXTI_RTSR_TR5_Pos	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR5_Pos /;"	d
EXTI_RTSR_TR6	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR6 /;"	d
EXTI_RTSR_TR6_Msk	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR6_Msk /;"	d
EXTI_RTSR_TR6_Pos	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR6_Pos /;"	d
EXTI_RTSR_TR7	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR7 /;"	d
EXTI_RTSR_TR7_Msk	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR7_Msk /;"	d
EXTI_RTSR_TR7_Pos	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR7_Pos /;"	d
EXTI_RTSR_TR8	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR8 /;"	d
EXTI_RTSR_TR8_Msk	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR8_Msk /;"	d
EXTI_RTSR_TR8_Pos	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR8_Pos /;"	d
EXTI_RTSR_TR9	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR9 /;"	d
EXTI_RTSR_TR9_Msk	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR9_Msk /;"	d
EXTI_RTSR_TR9_Pos	includes/stm32f051x8.h	/^#define EXTI_RTSR_TR9_Pos /;"	d
EXTI_SWIER_SWI0	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWI0 /;"	d
EXTI_SWIER_SWI1	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWI1 /;"	d
EXTI_SWIER_SWI10	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWI10 /;"	d
EXTI_SWIER_SWI11	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWI11 /;"	d
EXTI_SWIER_SWI12	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWI12 /;"	d
EXTI_SWIER_SWI13	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWI13 /;"	d
EXTI_SWIER_SWI14	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWI14 /;"	d
EXTI_SWIER_SWI15	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWI15 /;"	d
EXTI_SWIER_SWI16	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWI16 /;"	d
EXTI_SWIER_SWI17	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWI17 /;"	d
EXTI_SWIER_SWI19	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWI19 /;"	d
EXTI_SWIER_SWI2	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWI2 /;"	d
EXTI_SWIER_SWI21	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWI21 /;"	d
EXTI_SWIER_SWI22	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWI22 /;"	d
EXTI_SWIER_SWI3	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWI3 /;"	d
EXTI_SWIER_SWI4	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWI4 /;"	d
EXTI_SWIER_SWI5	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWI5 /;"	d
EXTI_SWIER_SWI6	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWI6 /;"	d
EXTI_SWIER_SWI7	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWI7 /;"	d
EXTI_SWIER_SWI8	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWI8 /;"	d
EXTI_SWIER_SWI9	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWI9 /;"	d
EXTI_SWIER_SWIER0	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER0 /;"	d
EXTI_SWIER_SWIER0_Msk	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER0_Msk /;"	d
EXTI_SWIER_SWIER0_Pos	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER0_Pos /;"	d
EXTI_SWIER_SWIER1	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER1 /;"	d
EXTI_SWIER_SWIER10	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER10 /;"	d
EXTI_SWIER_SWIER10_Msk	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER10_Msk /;"	d
EXTI_SWIER_SWIER10_Pos	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER10_Pos /;"	d
EXTI_SWIER_SWIER11	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER11 /;"	d
EXTI_SWIER_SWIER11_Msk	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER11_Msk /;"	d
EXTI_SWIER_SWIER11_Pos	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER11_Pos /;"	d
EXTI_SWIER_SWIER12	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER12 /;"	d
EXTI_SWIER_SWIER12_Msk	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER12_Msk /;"	d
EXTI_SWIER_SWIER12_Pos	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER12_Pos /;"	d
EXTI_SWIER_SWIER13	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER13 /;"	d
EXTI_SWIER_SWIER13_Msk	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER13_Msk /;"	d
EXTI_SWIER_SWIER13_Pos	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER13_Pos /;"	d
EXTI_SWIER_SWIER14	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER14 /;"	d
EXTI_SWIER_SWIER14_Msk	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER14_Msk /;"	d
EXTI_SWIER_SWIER14_Pos	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER14_Pos /;"	d
EXTI_SWIER_SWIER15	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER15 /;"	d
EXTI_SWIER_SWIER15_Msk	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER15_Msk /;"	d
EXTI_SWIER_SWIER15_Pos	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER15_Pos /;"	d
EXTI_SWIER_SWIER16	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER16 /;"	d
EXTI_SWIER_SWIER16_Msk	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER16_Msk /;"	d
EXTI_SWIER_SWIER16_Pos	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER16_Pos /;"	d
EXTI_SWIER_SWIER17	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER17 /;"	d
EXTI_SWIER_SWIER17_Msk	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER17_Msk /;"	d
EXTI_SWIER_SWIER17_Pos	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER17_Pos /;"	d
EXTI_SWIER_SWIER19	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER19 /;"	d
EXTI_SWIER_SWIER19_Msk	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER19_Msk /;"	d
EXTI_SWIER_SWIER19_Pos	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER19_Pos /;"	d
EXTI_SWIER_SWIER1_Msk	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER1_Msk /;"	d
EXTI_SWIER_SWIER1_Pos	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER1_Pos /;"	d
EXTI_SWIER_SWIER2	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER2 /;"	d
EXTI_SWIER_SWIER21	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER21 /;"	d
EXTI_SWIER_SWIER21_Msk	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER21_Msk /;"	d
EXTI_SWIER_SWIER21_Pos	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER21_Pos /;"	d
EXTI_SWIER_SWIER22	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER22 /;"	d
EXTI_SWIER_SWIER22_Msk	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER22_Msk /;"	d
EXTI_SWIER_SWIER22_Pos	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER22_Pos /;"	d
EXTI_SWIER_SWIER2_Msk	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER2_Msk /;"	d
EXTI_SWIER_SWIER2_Pos	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER2_Pos /;"	d
EXTI_SWIER_SWIER3	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER3 /;"	d
EXTI_SWIER_SWIER3_Msk	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER3_Msk /;"	d
EXTI_SWIER_SWIER3_Pos	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER3_Pos /;"	d
EXTI_SWIER_SWIER4	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER4 /;"	d
EXTI_SWIER_SWIER4_Msk	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER4_Msk /;"	d
EXTI_SWIER_SWIER4_Pos	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER4_Pos /;"	d
EXTI_SWIER_SWIER5	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER5 /;"	d
EXTI_SWIER_SWIER5_Msk	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER5_Msk /;"	d
EXTI_SWIER_SWIER5_Pos	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER5_Pos /;"	d
EXTI_SWIER_SWIER6	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER6 /;"	d
EXTI_SWIER_SWIER6_Msk	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER6_Msk /;"	d
EXTI_SWIER_SWIER6_Pos	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER6_Pos /;"	d
EXTI_SWIER_SWIER7	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER7 /;"	d
EXTI_SWIER_SWIER7_Msk	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER7_Msk /;"	d
EXTI_SWIER_SWIER7_Pos	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER7_Pos /;"	d
EXTI_SWIER_SWIER8	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER8 /;"	d
EXTI_SWIER_SWIER8_Msk	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER8_Msk /;"	d
EXTI_SWIER_SWIER8_Pos	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER8_Pos /;"	d
EXTI_SWIER_SWIER9	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER9 /;"	d
EXTI_SWIER_SWIER9_Msk	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER9_Msk /;"	d
EXTI_SWIER_SWIER9_Pos	includes/stm32f051x8.h	/^#define EXTI_SWIER_SWIER9_Pos /;"	d
EXTI_TypeDef	includes/stm32f051x8.h	/^} EXTI_TypeDef;$/;"	t	typeref:struct:__anon38
EX_OBJS	Makefile	/^EX_OBJS = $(EX_SOURCES_S:.s=.o) $(EX_SOURCES_C:.c=.o)$/;"	m
EX_SOURCES	Makefile	/^EX_SOURCES = $(EX_SOURCES_S) $(EX_SOURCES_C)$/;"	m
EX_SOURCES_C	Makefile	/^EX_SOURCES_C = src\/system_stm32f0xx.c$/;"	m
EX_SOURCES_S	Makefile	/^EX_SOURCES_S = src\/startup_stm32f051x8.s$/;"	m
EncoderMode	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t EncoderMode;     \/*!< Specifies the encoder resolution (x2 or x4).$/;"	m	struct:__anon13
ErrorStatus	includes/stm32f0xx.h	/^} ErrorStatus;$/;"	t	typeref:enum:__anon55
FLASH	includes/stm32f051x8.h	/^#define FLASH /;"	d
FLASHSIZE_BASE	includes/stm32f051x8.h	/^#define FLASHSIZE_BASE /;"	d
FLASHSIZE_BASE_ADDRESS	stm32f0_peripheral/Inc/stm32f0xx_ll_utils.h	/^#define FLASHSIZE_BASE_ADDRESS /;"	d
FLASH_ACR_LATENCY	includes/stm32f051x8.h	/^#define FLASH_ACR_LATENCY /;"	d
FLASH_ACR_LATENCY_Msk	includes/stm32f051x8.h	/^#define FLASH_ACR_LATENCY_Msk /;"	d
FLASH_ACR_LATENCY_Pos	includes/stm32f051x8.h	/^#define FLASH_ACR_LATENCY_Pos /;"	d
FLASH_ACR_PRFTBE	includes/stm32f051x8.h	/^#define FLASH_ACR_PRFTBE /;"	d
FLASH_ACR_PRFTBE_Msk	includes/stm32f051x8.h	/^#define FLASH_ACR_PRFTBE_Msk /;"	d
FLASH_ACR_PRFTBE_Pos	includes/stm32f051x8.h	/^#define FLASH_ACR_PRFTBE_Pos /;"	d
FLASH_ACR_PRFTBS	includes/stm32f051x8.h	/^#define FLASH_ACR_PRFTBS /;"	d
FLASH_ACR_PRFTBS_Msk	includes/stm32f051x8.h	/^#define FLASH_ACR_PRFTBS_Msk /;"	d
FLASH_ACR_PRFTBS_Pos	includes/stm32f051x8.h	/^#define FLASH_ACR_PRFTBS_Pos /;"	d
FLASH_AR_FAR	includes/stm32f051x8.h	/^#define FLASH_AR_FAR /;"	d
FLASH_AR_FAR_Msk	includes/stm32f051x8.h	/^#define FLASH_AR_FAR_Msk /;"	d
FLASH_AR_FAR_Pos	includes/stm32f051x8.h	/^#define FLASH_AR_FAR_Pos /;"	d
FLASH_BANK1_END	includes/stm32f051x8.h	/^#define FLASH_BANK1_END /;"	d
FLASH_BASE	includes/stm32f051x8.h	/^#define FLASH_BASE /;"	d
FLASH_CR_EOPIE	includes/stm32f051x8.h	/^#define FLASH_CR_EOPIE /;"	d
FLASH_CR_EOPIE_Msk	includes/stm32f051x8.h	/^#define FLASH_CR_EOPIE_Msk /;"	d
FLASH_CR_EOPIE_Pos	includes/stm32f051x8.h	/^#define FLASH_CR_EOPIE_Pos /;"	d
FLASH_CR_ERRIE	includes/stm32f051x8.h	/^#define FLASH_CR_ERRIE /;"	d
FLASH_CR_ERRIE_Msk	includes/stm32f051x8.h	/^#define FLASH_CR_ERRIE_Msk /;"	d
FLASH_CR_ERRIE_Pos	includes/stm32f051x8.h	/^#define FLASH_CR_ERRIE_Pos /;"	d
FLASH_CR_LOCK	includes/stm32f051x8.h	/^#define FLASH_CR_LOCK /;"	d
FLASH_CR_LOCK_Msk	includes/stm32f051x8.h	/^#define FLASH_CR_LOCK_Msk /;"	d
FLASH_CR_LOCK_Pos	includes/stm32f051x8.h	/^#define FLASH_CR_LOCK_Pos /;"	d
FLASH_CR_MER	includes/stm32f051x8.h	/^#define FLASH_CR_MER /;"	d
FLASH_CR_MER_Msk	includes/stm32f051x8.h	/^#define FLASH_CR_MER_Msk /;"	d
FLASH_CR_MER_Pos	includes/stm32f051x8.h	/^#define FLASH_CR_MER_Pos /;"	d
FLASH_CR_OBL_LAUNCH	includes/stm32f051x8.h	/^#define FLASH_CR_OBL_LAUNCH /;"	d
FLASH_CR_OBL_LAUNCH_Msk	includes/stm32f051x8.h	/^#define FLASH_CR_OBL_LAUNCH_Msk /;"	d
FLASH_CR_OBL_LAUNCH_Pos	includes/stm32f051x8.h	/^#define FLASH_CR_OBL_LAUNCH_Pos /;"	d
FLASH_CR_OPTER	includes/stm32f051x8.h	/^#define FLASH_CR_OPTER /;"	d
FLASH_CR_OPTER_Msk	includes/stm32f051x8.h	/^#define FLASH_CR_OPTER_Msk /;"	d
FLASH_CR_OPTER_Pos	includes/stm32f051x8.h	/^#define FLASH_CR_OPTER_Pos /;"	d
FLASH_CR_OPTPG	includes/stm32f051x8.h	/^#define FLASH_CR_OPTPG /;"	d
FLASH_CR_OPTPG_Msk	includes/stm32f051x8.h	/^#define FLASH_CR_OPTPG_Msk /;"	d
FLASH_CR_OPTPG_Pos	includes/stm32f051x8.h	/^#define FLASH_CR_OPTPG_Pos /;"	d
FLASH_CR_OPTWRE	includes/stm32f051x8.h	/^#define FLASH_CR_OPTWRE /;"	d
FLASH_CR_OPTWRE_Msk	includes/stm32f051x8.h	/^#define FLASH_CR_OPTWRE_Msk /;"	d
FLASH_CR_OPTWRE_Pos	includes/stm32f051x8.h	/^#define FLASH_CR_OPTWRE_Pos /;"	d
FLASH_CR_PER	includes/stm32f051x8.h	/^#define FLASH_CR_PER /;"	d
FLASH_CR_PER_Msk	includes/stm32f051x8.h	/^#define FLASH_CR_PER_Msk /;"	d
FLASH_CR_PER_Pos	includes/stm32f051x8.h	/^#define FLASH_CR_PER_Pos /;"	d
FLASH_CR_PG	includes/stm32f051x8.h	/^#define FLASH_CR_PG /;"	d
FLASH_CR_PG_Msk	includes/stm32f051x8.h	/^#define FLASH_CR_PG_Msk /;"	d
FLASH_CR_PG_Pos	includes/stm32f051x8.h	/^#define FLASH_CR_PG_Pos /;"	d
FLASH_CR_STRT	includes/stm32f051x8.h	/^#define FLASH_CR_STRT /;"	d
FLASH_CR_STRT_Msk	includes/stm32f051x8.h	/^#define FLASH_CR_STRT_Msk /;"	d
FLASH_CR_STRT_Pos	includes/stm32f051x8.h	/^#define FLASH_CR_STRT_Pos /;"	d
FLASH_IRQn	includes/stm32f051x8.h	/^  FLASH_IRQn                  = 3,      \/*!< FLASH global Interrupt                                          *\/$/;"	e	enum:__anon26
FLASH_KEY1	includes/stm32f051x8.h	/^#define FLASH_KEY1 /;"	d
FLASH_KEY1_Msk	includes/stm32f051x8.h	/^#define FLASH_KEY1_Msk /;"	d
FLASH_KEY1_Pos	includes/stm32f051x8.h	/^#define FLASH_KEY1_Pos /;"	d
FLASH_KEY2	includes/stm32f051x8.h	/^#define FLASH_KEY2 /;"	d
FLASH_KEY2_Msk	includes/stm32f051x8.h	/^#define FLASH_KEY2_Msk /;"	d
FLASH_KEY2_Pos	includes/stm32f051x8.h	/^#define FLASH_KEY2_Pos /;"	d
FLASH_KEYR_FKEYR	includes/stm32f051x8.h	/^#define FLASH_KEYR_FKEYR /;"	d
FLASH_KEYR_FKEYR_Msk	includes/stm32f051x8.h	/^#define FLASH_KEYR_FKEYR_Msk /;"	d
FLASH_KEYR_FKEYR_Pos	includes/stm32f051x8.h	/^#define FLASH_KEYR_FKEYR_Pos /;"	d
FLASH_OBR_BOOT1	includes/stm32f051x8.h	/^#define FLASH_OBR_BOOT1 /;"	d
FLASH_OBR_DATA0	includes/stm32f051x8.h	/^#define FLASH_OBR_DATA0 /;"	d
FLASH_OBR_DATA0_Msk	includes/stm32f051x8.h	/^#define FLASH_OBR_DATA0_Msk /;"	d
FLASH_OBR_DATA0_Pos	includes/stm32f051x8.h	/^#define FLASH_OBR_DATA0_Pos /;"	d
FLASH_OBR_DATA1	includes/stm32f051x8.h	/^#define FLASH_OBR_DATA1 /;"	d
FLASH_OBR_DATA1_Msk	includes/stm32f051x8.h	/^#define FLASH_OBR_DATA1_Msk /;"	d
FLASH_OBR_DATA1_Pos	includes/stm32f051x8.h	/^#define FLASH_OBR_DATA1_Pos /;"	d
FLASH_OBR_IWDG_SW	includes/stm32f051x8.h	/^#define FLASH_OBR_IWDG_SW /;"	d
FLASH_OBR_IWDG_SW_Msk	includes/stm32f051x8.h	/^#define FLASH_OBR_IWDG_SW_Msk /;"	d
FLASH_OBR_IWDG_SW_Pos	includes/stm32f051x8.h	/^#define FLASH_OBR_IWDG_SW_Pos /;"	d
FLASH_OBR_OPTERR	includes/stm32f051x8.h	/^#define FLASH_OBR_OPTERR /;"	d
FLASH_OBR_OPTERR_Msk	includes/stm32f051x8.h	/^#define FLASH_OBR_OPTERR_Msk /;"	d
FLASH_OBR_OPTERR_Pos	includes/stm32f051x8.h	/^#define FLASH_OBR_OPTERR_Pos /;"	d
FLASH_OBR_RAM_PARITY_CHECK	includes/stm32f051x8.h	/^#define FLASH_OBR_RAM_PARITY_CHECK /;"	d
FLASH_OBR_RAM_PARITY_CHECK_Msk	includes/stm32f051x8.h	/^#define FLASH_OBR_RAM_PARITY_CHECK_Msk /;"	d
FLASH_OBR_RAM_PARITY_CHECK_Pos	includes/stm32f051x8.h	/^#define FLASH_OBR_RAM_PARITY_CHECK_Pos /;"	d
FLASH_OBR_RDPRT1	includes/stm32f051x8.h	/^#define FLASH_OBR_RDPRT1 /;"	d
FLASH_OBR_RDPRT1_Msk	includes/stm32f051x8.h	/^#define FLASH_OBR_RDPRT1_Msk /;"	d
FLASH_OBR_RDPRT1_Pos	includes/stm32f051x8.h	/^#define FLASH_OBR_RDPRT1_Pos /;"	d
FLASH_OBR_RDPRT2	includes/stm32f051x8.h	/^#define FLASH_OBR_RDPRT2 /;"	d
FLASH_OBR_RDPRT2_Msk	includes/stm32f051x8.h	/^#define FLASH_OBR_RDPRT2_Msk /;"	d
FLASH_OBR_RDPRT2_Pos	includes/stm32f051x8.h	/^#define FLASH_OBR_RDPRT2_Pos /;"	d
FLASH_OBR_USER	includes/stm32f051x8.h	/^#define FLASH_OBR_USER /;"	d
FLASH_OBR_USER_Msk	includes/stm32f051x8.h	/^#define FLASH_OBR_USER_Msk /;"	d
FLASH_OBR_USER_Pos	includes/stm32f051x8.h	/^#define FLASH_OBR_USER_Pos /;"	d
FLASH_OBR_VDDA_ANALOG	includes/stm32f051x8.h	/^#define FLASH_OBR_VDDA_ANALOG /;"	d
FLASH_OBR_VDDA_MONITOR	includes/stm32f051x8.h	/^#define FLASH_OBR_VDDA_MONITOR /;"	d
FLASH_OBR_VDDA_MONITOR_Msk	includes/stm32f051x8.h	/^#define FLASH_OBR_VDDA_MONITOR_Msk /;"	d
FLASH_OBR_VDDA_MONITOR_Pos	includes/stm32f051x8.h	/^#define FLASH_OBR_VDDA_MONITOR_Pos /;"	d
FLASH_OBR_nBOOT1	includes/stm32f051x8.h	/^#define FLASH_OBR_nBOOT1 /;"	d
FLASH_OBR_nBOOT1_Msk	includes/stm32f051x8.h	/^#define FLASH_OBR_nBOOT1_Msk /;"	d
FLASH_OBR_nBOOT1_Pos	includes/stm32f051x8.h	/^#define FLASH_OBR_nBOOT1_Pos /;"	d
FLASH_OBR_nRST_STDBY	includes/stm32f051x8.h	/^#define FLASH_OBR_nRST_STDBY /;"	d
FLASH_OBR_nRST_STDBY_Msk	includes/stm32f051x8.h	/^#define FLASH_OBR_nRST_STDBY_Msk /;"	d
FLASH_OBR_nRST_STDBY_Pos	includes/stm32f051x8.h	/^#define FLASH_OBR_nRST_STDBY_Pos /;"	d
FLASH_OBR_nRST_STOP	includes/stm32f051x8.h	/^#define FLASH_OBR_nRST_STOP /;"	d
FLASH_OBR_nRST_STOP_Msk	includes/stm32f051x8.h	/^#define FLASH_OBR_nRST_STOP_Msk /;"	d
FLASH_OBR_nRST_STOP_Pos	includes/stm32f051x8.h	/^#define FLASH_OBR_nRST_STOP_Pos /;"	d
FLASH_OPTKEY1	includes/stm32f051x8.h	/^#define FLASH_OPTKEY1 /;"	d
FLASH_OPTKEY1_Msk	includes/stm32f051x8.h	/^#define FLASH_OPTKEY1_Msk /;"	d
FLASH_OPTKEY1_Pos	includes/stm32f051x8.h	/^#define FLASH_OPTKEY1_Pos /;"	d
FLASH_OPTKEY2	includes/stm32f051x8.h	/^#define FLASH_OPTKEY2 /;"	d
FLASH_OPTKEY2_Msk	includes/stm32f051x8.h	/^#define FLASH_OPTKEY2_Msk /;"	d
FLASH_OPTKEY2_Pos	includes/stm32f051x8.h	/^#define FLASH_OPTKEY2_Pos /;"	d
FLASH_OPTKEYR_OPTKEYR	includes/stm32f051x8.h	/^#define FLASH_OPTKEYR_OPTKEYR /;"	d
FLASH_OPTKEYR_OPTKEYR_Msk	includes/stm32f051x8.h	/^#define FLASH_OPTKEYR_OPTKEYR_Msk /;"	d
FLASH_OPTKEYR_OPTKEYR_Pos	includes/stm32f051x8.h	/^#define FLASH_OPTKEYR_OPTKEYR_Pos /;"	d
FLASH_R_BASE	includes/stm32f051x8.h	/^#define FLASH_R_BASE /;"	d
FLASH_SR_BSY	includes/stm32f051x8.h	/^#define FLASH_SR_BSY /;"	d
FLASH_SR_BSY_Msk	includes/stm32f051x8.h	/^#define FLASH_SR_BSY_Msk /;"	d
FLASH_SR_BSY_Pos	includes/stm32f051x8.h	/^#define FLASH_SR_BSY_Pos /;"	d
FLASH_SR_EOP	includes/stm32f051x8.h	/^#define FLASH_SR_EOP /;"	d
FLASH_SR_EOP_Msk	includes/stm32f051x8.h	/^#define FLASH_SR_EOP_Msk /;"	d
FLASH_SR_EOP_Pos	includes/stm32f051x8.h	/^#define FLASH_SR_EOP_Pos /;"	d
FLASH_SR_PGERR	includes/stm32f051x8.h	/^#define FLASH_SR_PGERR /;"	d
FLASH_SR_PGERR_Msk	includes/stm32f051x8.h	/^#define FLASH_SR_PGERR_Msk /;"	d
FLASH_SR_PGERR_Pos	includes/stm32f051x8.h	/^#define FLASH_SR_PGERR_Pos /;"	d
FLASH_SR_WRPERR	includes/stm32f051x8.h	/^#define  FLASH_SR_WRPERR /;"	d
FLASH_SR_WRPRTERR	includes/stm32f051x8.h	/^#define FLASH_SR_WRPRTERR /;"	d
FLASH_SR_WRPRTERR_Msk	includes/stm32f051x8.h	/^#define FLASH_SR_WRPRTERR_Msk /;"	d
FLASH_SR_WRPRTERR_Pos	includes/stm32f051x8.h	/^#define FLASH_SR_WRPRTERR_Pos /;"	d
FLASH_TypeDef	includes/stm32f051x8.h	/^} FLASH_TypeDef;$/;"	t	typeref:struct:__anon39
FLASH_WRPR_WRP	includes/stm32f051x8.h	/^#define FLASH_WRPR_WRP /;"	d
FLASH_WRPR_WRP_Msk	includes/stm32f051x8.h	/^#define FLASH_WRPR_WRP_Msk /;"	d
FLASH_WRPR_WRP_Pos	includes/stm32f051x8.h	/^#define FLASH_WRPR_WRP_Pos /;"	d
FTSR	includes/stm32f051x8.h	/^  __IO uint32_t FTSR;         \/*!<EXTI Falling trigger selection register,      Address offset: 0x0C *\/$/;"	m	struct:__anon38
FillZerobss	src/startup_stm32f051x8.s	/^FillZerobss:$/;"	l
FlagStatus	includes/stm32f0xx.h	/^} FlagStatus, ITStatus;$/;"	t	typeref:enum:__anon53
FunctionalState	includes/stm32f0xx.h	/^} FunctionalState;$/;"	t	typeref:enum:__anon54
GDB	Makefile	/^GDB = $(PREFIX)-gdb$/;"	m
GDB_P	Makefile	/^GDB_P=4242$/;"	m
GPIOA	includes/stm32f051x8.h	/^#define GPIOA /;"	d
GPIOA_BASE	includes/stm32f051x8.h	/^#define GPIOA_BASE /;"	d
GPIOB	includes/stm32f051x8.h	/^#define GPIOB /;"	d
GPIOB_BASE	includes/stm32f051x8.h	/^#define GPIOB_BASE /;"	d
GPIOC	includes/stm32f051x8.h	/^#define GPIOC /;"	d
GPIOC_BASE	includes/stm32f051x8.h	/^#define GPIOC_BASE /;"	d
GPIOD	includes/stm32f051x8.h	/^#define GPIOD /;"	d
GPIOD_BASE	includes/stm32f051x8.h	/^#define GPIOD_BASE /;"	d
GPIOF	includes/stm32f051x8.h	/^#define GPIOF /;"	d
GPIOF_BASE	includes/stm32f051x8.h	/^#define GPIOF_BASE /;"	d
GPIO_AFRH_AFRH0	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFRH0 /;"	d
GPIO_AFRH_AFRH0_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFRH0_Msk /;"	d
GPIO_AFRH_AFRH0_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFRH0_Pos /;"	d
GPIO_AFRH_AFRH1	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFRH1 /;"	d
GPIO_AFRH_AFRH1_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFRH1_Msk /;"	d
GPIO_AFRH_AFRH1_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFRH1_Pos /;"	d
GPIO_AFRH_AFRH2	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFRH2 /;"	d
GPIO_AFRH_AFRH2_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFRH2_Msk /;"	d
GPIO_AFRH_AFRH2_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFRH2_Pos /;"	d
GPIO_AFRH_AFRH3	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFRH3 /;"	d
GPIO_AFRH_AFRH3_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFRH3_Msk /;"	d
GPIO_AFRH_AFRH3_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFRH3_Pos /;"	d
GPIO_AFRH_AFRH4	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFRH4 /;"	d
GPIO_AFRH_AFRH4_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFRH4_Msk /;"	d
GPIO_AFRH_AFRH4_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFRH4_Pos /;"	d
GPIO_AFRH_AFRH5	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFRH5 /;"	d
GPIO_AFRH_AFRH5_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFRH5_Msk /;"	d
GPIO_AFRH_AFRH5_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFRH5_Pos /;"	d
GPIO_AFRH_AFRH6	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFRH6 /;"	d
GPIO_AFRH_AFRH6_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFRH6_Msk /;"	d
GPIO_AFRH_AFRH6_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFRH6_Pos /;"	d
GPIO_AFRH_AFRH7	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFRH7 /;"	d
GPIO_AFRH_AFRH7_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFRH7_Msk /;"	d
GPIO_AFRH_AFRH7_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFRH7_Pos /;"	d
GPIO_AFRH_AFSEL10	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFSEL10 /;"	d
GPIO_AFRH_AFSEL10_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFSEL10_Msk /;"	d
GPIO_AFRH_AFSEL10_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFSEL10_Pos /;"	d
GPIO_AFRH_AFSEL11	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFSEL11 /;"	d
GPIO_AFRH_AFSEL11_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFSEL11_Msk /;"	d
GPIO_AFRH_AFSEL11_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFSEL11_Pos /;"	d
GPIO_AFRH_AFSEL12	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFSEL12 /;"	d
GPIO_AFRH_AFSEL12_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFSEL12_Msk /;"	d
GPIO_AFRH_AFSEL12_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFSEL12_Pos /;"	d
GPIO_AFRH_AFSEL13	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFSEL13 /;"	d
GPIO_AFRH_AFSEL13_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFSEL13_Msk /;"	d
GPIO_AFRH_AFSEL13_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFSEL13_Pos /;"	d
GPIO_AFRH_AFSEL14	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFSEL14 /;"	d
GPIO_AFRH_AFSEL14_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFSEL14_Msk /;"	d
GPIO_AFRH_AFSEL14_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFSEL14_Pos /;"	d
GPIO_AFRH_AFSEL15	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFSEL15 /;"	d
GPIO_AFRH_AFSEL15_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFSEL15_Msk /;"	d
GPIO_AFRH_AFSEL15_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFSEL15_Pos /;"	d
GPIO_AFRH_AFSEL8	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFSEL8 /;"	d
GPIO_AFRH_AFSEL8_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFSEL8_Msk /;"	d
GPIO_AFRH_AFSEL8_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFSEL8_Pos /;"	d
GPIO_AFRH_AFSEL9	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFSEL9 /;"	d
GPIO_AFRH_AFSEL9_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFSEL9_Msk /;"	d
GPIO_AFRH_AFSEL9_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRH_AFSEL9_Pos /;"	d
GPIO_AFRL_AFRL0	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFRL0 /;"	d
GPIO_AFRL_AFRL0_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFRL0_Msk /;"	d
GPIO_AFRL_AFRL0_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFRL0_Pos /;"	d
GPIO_AFRL_AFRL1	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFRL1 /;"	d
GPIO_AFRL_AFRL1_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFRL1_Msk /;"	d
GPIO_AFRL_AFRL1_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFRL1_Pos /;"	d
GPIO_AFRL_AFRL2	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFRL2 /;"	d
GPIO_AFRL_AFRL2_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFRL2_Msk /;"	d
GPIO_AFRL_AFRL2_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFRL2_Pos /;"	d
GPIO_AFRL_AFRL3	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFRL3 /;"	d
GPIO_AFRL_AFRL3_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFRL3_Msk /;"	d
GPIO_AFRL_AFRL3_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFRL3_Pos /;"	d
GPIO_AFRL_AFRL4	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFRL4 /;"	d
GPIO_AFRL_AFRL4_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFRL4_Msk /;"	d
GPIO_AFRL_AFRL4_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFRL4_Pos /;"	d
GPIO_AFRL_AFRL5	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFRL5 /;"	d
GPIO_AFRL_AFRL5_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFRL5_Msk /;"	d
GPIO_AFRL_AFRL5_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFRL5_Pos /;"	d
GPIO_AFRL_AFRL6	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFRL6 /;"	d
GPIO_AFRL_AFRL6_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFRL6_Msk /;"	d
GPIO_AFRL_AFRL6_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFRL6_Pos /;"	d
GPIO_AFRL_AFRL7	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFRL7 /;"	d
GPIO_AFRL_AFRL7_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFRL7_Msk /;"	d
GPIO_AFRL_AFRL7_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFRL7_Pos /;"	d
GPIO_AFRL_AFSEL0	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFSEL0 /;"	d
GPIO_AFRL_AFSEL0_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFSEL0_Msk /;"	d
GPIO_AFRL_AFSEL0_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFSEL0_Pos /;"	d
GPIO_AFRL_AFSEL1	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFSEL1 /;"	d
GPIO_AFRL_AFSEL1_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFSEL1_Msk /;"	d
GPIO_AFRL_AFSEL1_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFSEL1_Pos /;"	d
GPIO_AFRL_AFSEL2	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFSEL2 /;"	d
GPIO_AFRL_AFSEL2_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFSEL2_Msk /;"	d
GPIO_AFRL_AFSEL2_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFSEL2_Pos /;"	d
GPIO_AFRL_AFSEL3	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFSEL3 /;"	d
GPIO_AFRL_AFSEL3_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFSEL3_Msk /;"	d
GPIO_AFRL_AFSEL3_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFSEL3_Pos /;"	d
GPIO_AFRL_AFSEL4	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFSEL4 /;"	d
GPIO_AFRL_AFSEL4_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFSEL4_Msk /;"	d
GPIO_AFRL_AFSEL4_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFSEL4_Pos /;"	d
GPIO_AFRL_AFSEL5	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFSEL5 /;"	d
GPIO_AFRL_AFSEL5_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFSEL5_Msk /;"	d
GPIO_AFRL_AFSEL5_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFSEL5_Pos /;"	d
GPIO_AFRL_AFSEL6	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFSEL6 /;"	d
GPIO_AFRL_AFSEL6_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFSEL6_Msk /;"	d
GPIO_AFRL_AFSEL6_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFSEL6_Pos /;"	d
GPIO_AFRL_AFSEL7	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFSEL7 /;"	d
GPIO_AFRL_AFSEL7_Msk	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFSEL7_Msk /;"	d
GPIO_AFRL_AFSEL7_Pos	includes/stm32f051x8.h	/^#define GPIO_AFRL_AFSEL7_Pos /;"	d
GPIO_BRR_BR_0	includes/stm32f051x8.h	/^#define GPIO_BRR_BR_0 /;"	d
GPIO_BRR_BR_1	includes/stm32f051x8.h	/^#define GPIO_BRR_BR_1 /;"	d
GPIO_BRR_BR_10	includes/stm32f051x8.h	/^#define GPIO_BRR_BR_10 /;"	d
GPIO_BRR_BR_11	includes/stm32f051x8.h	/^#define GPIO_BRR_BR_11 /;"	d
GPIO_BRR_BR_12	includes/stm32f051x8.h	/^#define GPIO_BRR_BR_12 /;"	d
GPIO_BRR_BR_13	includes/stm32f051x8.h	/^#define GPIO_BRR_BR_13 /;"	d
GPIO_BRR_BR_14	includes/stm32f051x8.h	/^#define GPIO_BRR_BR_14 /;"	d
GPIO_BRR_BR_15	includes/stm32f051x8.h	/^#define GPIO_BRR_BR_15 /;"	d
GPIO_BRR_BR_2	includes/stm32f051x8.h	/^#define GPIO_BRR_BR_2 /;"	d
GPIO_BRR_BR_3	includes/stm32f051x8.h	/^#define GPIO_BRR_BR_3 /;"	d
GPIO_BRR_BR_4	includes/stm32f051x8.h	/^#define GPIO_BRR_BR_4 /;"	d
GPIO_BRR_BR_5	includes/stm32f051x8.h	/^#define GPIO_BRR_BR_5 /;"	d
GPIO_BRR_BR_6	includes/stm32f051x8.h	/^#define GPIO_BRR_BR_6 /;"	d
GPIO_BRR_BR_7	includes/stm32f051x8.h	/^#define GPIO_BRR_BR_7 /;"	d
GPIO_BRR_BR_8	includes/stm32f051x8.h	/^#define GPIO_BRR_BR_8 /;"	d
GPIO_BRR_BR_9	includes/stm32f051x8.h	/^#define GPIO_BRR_BR_9 /;"	d
GPIO_BSRR_BR_0	includes/stm32f051x8.h	/^#define GPIO_BSRR_BR_0 /;"	d
GPIO_BSRR_BR_1	includes/stm32f051x8.h	/^#define GPIO_BSRR_BR_1 /;"	d
GPIO_BSRR_BR_10	includes/stm32f051x8.h	/^#define GPIO_BSRR_BR_10 /;"	d
GPIO_BSRR_BR_11	includes/stm32f051x8.h	/^#define GPIO_BSRR_BR_11 /;"	d
GPIO_BSRR_BR_12	includes/stm32f051x8.h	/^#define GPIO_BSRR_BR_12 /;"	d
GPIO_BSRR_BR_13	includes/stm32f051x8.h	/^#define GPIO_BSRR_BR_13 /;"	d
GPIO_BSRR_BR_14	includes/stm32f051x8.h	/^#define GPIO_BSRR_BR_14 /;"	d
GPIO_BSRR_BR_15	includes/stm32f051x8.h	/^#define GPIO_BSRR_BR_15 /;"	d
GPIO_BSRR_BR_2	includes/stm32f051x8.h	/^#define GPIO_BSRR_BR_2 /;"	d
GPIO_BSRR_BR_3	includes/stm32f051x8.h	/^#define GPIO_BSRR_BR_3 /;"	d
GPIO_BSRR_BR_4	includes/stm32f051x8.h	/^#define GPIO_BSRR_BR_4 /;"	d
GPIO_BSRR_BR_5	includes/stm32f051x8.h	/^#define GPIO_BSRR_BR_5 /;"	d
GPIO_BSRR_BR_6	includes/stm32f051x8.h	/^#define GPIO_BSRR_BR_6 /;"	d
GPIO_BSRR_BR_7	includes/stm32f051x8.h	/^#define GPIO_BSRR_BR_7 /;"	d
GPIO_BSRR_BR_8	includes/stm32f051x8.h	/^#define GPIO_BSRR_BR_8 /;"	d
GPIO_BSRR_BR_9	includes/stm32f051x8.h	/^#define GPIO_BSRR_BR_9 /;"	d
GPIO_BSRR_BS_0	includes/stm32f051x8.h	/^#define GPIO_BSRR_BS_0 /;"	d
GPIO_BSRR_BS_1	includes/stm32f051x8.h	/^#define GPIO_BSRR_BS_1 /;"	d
GPIO_BSRR_BS_10	includes/stm32f051x8.h	/^#define GPIO_BSRR_BS_10 /;"	d
GPIO_BSRR_BS_11	includes/stm32f051x8.h	/^#define GPIO_BSRR_BS_11 /;"	d
GPIO_BSRR_BS_12	includes/stm32f051x8.h	/^#define GPIO_BSRR_BS_12 /;"	d
GPIO_BSRR_BS_13	includes/stm32f051x8.h	/^#define GPIO_BSRR_BS_13 /;"	d
GPIO_BSRR_BS_14	includes/stm32f051x8.h	/^#define GPIO_BSRR_BS_14 /;"	d
GPIO_BSRR_BS_15	includes/stm32f051x8.h	/^#define GPIO_BSRR_BS_15 /;"	d
GPIO_BSRR_BS_2	includes/stm32f051x8.h	/^#define GPIO_BSRR_BS_2 /;"	d
GPIO_BSRR_BS_3	includes/stm32f051x8.h	/^#define GPIO_BSRR_BS_3 /;"	d
GPIO_BSRR_BS_4	includes/stm32f051x8.h	/^#define GPIO_BSRR_BS_4 /;"	d
GPIO_BSRR_BS_5	includes/stm32f051x8.h	/^#define GPIO_BSRR_BS_5 /;"	d
GPIO_BSRR_BS_6	includes/stm32f051x8.h	/^#define GPIO_BSRR_BS_6 /;"	d
GPIO_BSRR_BS_7	includes/stm32f051x8.h	/^#define GPIO_BSRR_BS_7 /;"	d
GPIO_BSRR_BS_8	includes/stm32f051x8.h	/^#define GPIO_BSRR_BS_8 /;"	d
GPIO_BSRR_BS_9	includes/stm32f051x8.h	/^#define GPIO_BSRR_BS_9 /;"	d
GPIO_IDR_0	includes/stm32f051x8.h	/^#define GPIO_IDR_0 /;"	d
GPIO_IDR_1	includes/stm32f051x8.h	/^#define GPIO_IDR_1 /;"	d
GPIO_IDR_10	includes/stm32f051x8.h	/^#define GPIO_IDR_10 /;"	d
GPIO_IDR_11	includes/stm32f051x8.h	/^#define GPIO_IDR_11 /;"	d
GPIO_IDR_12	includes/stm32f051x8.h	/^#define GPIO_IDR_12 /;"	d
GPIO_IDR_13	includes/stm32f051x8.h	/^#define GPIO_IDR_13 /;"	d
GPIO_IDR_14	includes/stm32f051x8.h	/^#define GPIO_IDR_14 /;"	d
GPIO_IDR_15	includes/stm32f051x8.h	/^#define GPIO_IDR_15 /;"	d
GPIO_IDR_2	includes/stm32f051x8.h	/^#define GPIO_IDR_2 /;"	d
GPIO_IDR_3	includes/stm32f051x8.h	/^#define GPIO_IDR_3 /;"	d
GPIO_IDR_4	includes/stm32f051x8.h	/^#define GPIO_IDR_4 /;"	d
GPIO_IDR_5	includes/stm32f051x8.h	/^#define GPIO_IDR_5 /;"	d
GPIO_IDR_6	includes/stm32f051x8.h	/^#define GPIO_IDR_6 /;"	d
GPIO_IDR_7	includes/stm32f051x8.h	/^#define GPIO_IDR_7 /;"	d
GPIO_IDR_8	includes/stm32f051x8.h	/^#define GPIO_IDR_8 /;"	d
GPIO_IDR_9	includes/stm32f051x8.h	/^#define GPIO_IDR_9 /;"	d
GPIO_LCKR_LCK0	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK0 /;"	d
GPIO_LCKR_LCK0_Msk	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK0_Msk /;"	d
GPIO_LCKR_LCK0_Pos	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK0_Pos /;"	d
GPIO_LCKR_LCK1	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK1 /;"	d
GPIO_LCKR_LCK10	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK10 /;"	d
GPIO_LCKR_LCK10_Msk	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK10_Msk /;"	d
GPIO_LCKR_LCK10_Pos	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK10_Pos /;"	d
GPIO_LCKR_LCK11	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK11 /;"	d
GPIO_LCKR_LCK11_Msk	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK11_Msk /;"	d
GPIO_LCKR_LCK11_Pos	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK11_Pos /;"	d
GPIO_LCKR_LCK12	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK12 /;"	d
GPIO_LCKR_LCK12_Msk	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK12_Msk /;"	d
GPIO_LCKR_LCK12_Pos	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK12_Pos /;"	d
GPIO_LCKR_LCK13	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK13 /;"	d
GPIO_LCKR_LCK13_Msk	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK13_Msk /;"	d
GPIO_LCKR_LCK13_Pos	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK13_Pos /;"	d
GPIO_LCKR_LCK14	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK14 /;"	d
GPIO_LCKR_LCK14_Msk	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK14_Msk /;"	d
GPIO_LCKR_LCK14_Pos	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK14_Pos /;"	d
GPIO_LCKR_LCK15	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK15 /;"	d
GPIO_LCKR_LCK15_Msk	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK15_Msk /;"	d
GPIO_LCKR_LCK15_Pos	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK15_Pos /;"	d
GPIO_LCKR_LCK1_Msk	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK1_Msk /;"	d
GPIO_LCKR_LCK1_Pos	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK1_Pos /;"	d
GPIO_LCKR_LCK2	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK2 /;"	d
GPIO_LCKR_LCK2_Msk	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK2_Msk /;"	d
GPIO_LCKR_LCK2_Pos	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK2_Pos /;"	d
GPIO_LCKR_LCK3	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK3 /;"	d
GPIO_LCKR_LCK3_Msk	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK3_Msk /;"	d
GPIO_LCKR_LCK3_Pos	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK3_Pos /;"	d
GPIO_LCKR_LCK4	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK4 /;"	d
GPIO_LCKR_LCK4_Msk	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK4_Msk /;"	d
GPIO_LCKR_LCK4_Pos	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK4_Pos /;"	d
GPIO_LCKR_LCK5	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK5 /;"	d
GPIO_LCKR_LCK5_Msk	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK5_Msk /;"	d
GPIO_LCKR_LCK5_Pos	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK5_Pos /;"	d
GPIO_LCKR_LCK6	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK6 /;"	d
GPIO_LCKR_LCK6_Msk	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK6_Msk /;"	d
GPIO_LCKR_LCK6_Pos	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK6_Pos /;"	d
GPIO_LCKR_LCK7	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK7 /;"	d
GPIO_LCKR_LCK7_Msk	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK7_Msk /;"	d
GPIO_LCKR_LCK7_Pos	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK7_Pos /;"	d
GPIO_LCKR_LCK8	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK8 /;"	d
GPIO_LCKR_LCK8_Msk	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK8_Msk /;"	d
GPIO_LCKR_LCK8_Pos	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK8_Pos /;"	d
GPIO_LCKR_LCK9	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK9 /;"	d
GPIO_LCKR_LCK9_Msk	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK9_Msk /;"	d
GPIO_LCKR_LCK9_Pos	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCK9_Pos /;"	d
GPIO_LCKR_LCKK	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCKK /;"	d
GPIO_LCKR_LCKK_Msk	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCKK_Msk /;"	d
GPIO_LCKR_LCKK_Pos	includes/stm32f051x8.h	/^#define GPIO_LCKR_LCKK_Pos /;"	d
GPIO_MODER_MODER0	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER0 /;"	d
GPIO_MODER_MODER0_0	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER0_0 /;"	d
GPIO_MODER_MODER0_1	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER0_1 /;"	d
GPIO_MODER_MODER0_Msk	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER0_Msk /;"	d
GPIO_MODER_MODER0_Pos	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER0_Pos /;"	d
GPIO_MODER_MODER1	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER1 /;"	d
GPIO_MODER_MODER10	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER10 /;"	d
GPIO_MODER_MODER10_0	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER10_0 /;"	d
GPIO_MODER_MODER10_1	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER10_1 /;"	d
GPIO_MODER_MODER10_Msk	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER10_Msk /;"	d
GPIO_MODER_MODER10_Pos	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER10_Pos /;"	d
GPIO_MODER_MODER11	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER11 /;"	d
GPIO_MODER_MODER11_0	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER11_0 /;"	d
GPIO_MODER_MODER11_1	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER11_1 /;"	d
GPIO_MODER_MODER11_Msk	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER11_Msk /;"	d
GPIO_MODER_MODER11_Pos	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER11_Pos /;"	d
GPIO_MODER_MODER12	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER12 /;"	d
GPIO_MODER_MODER12_0	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER12_0 /;"	d
GPIO_MODER_MODER12_1	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER12_1 /;"	d
GPIO_MODER_MODER12_Msk	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER12_Msk /;"	d
GPIO_MODER_MODER12_Pos	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER12_Pos /;"	d
GPIO_MODER_MODER13	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER13 /;"	d
GPIO_MODER_MODER13_0	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER13_0 /;"	d
GPIO_MODER_MODER13_1	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER13_1 /;"	d
GPIO_MODER_MODER13_Msk	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER13_Msk /;"	d
GPIO_MODER_MODER13_Pos	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER13_Pos /;"	d
GPIO_MODER_MODER14	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER14 /;"	d
GPIO_MODER_MODER14_0	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER14_0 /;"	d
GPIO_MODER_MODER14_1	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER14_1 /;"	d
GPIO_MODER_MODER14_Msk	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER14_Msk /;"	d
GPIO_MODER_MODER14_Pos	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER14_Pos /;"	d
GPIO_MODER_MODER15	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER15 /;"	d
GPIO_MODER_MODER15_0	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER15_0 /;"	d
GPIO_MODER_MODER15_1	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER15_1 /;"	d
GPIO_MODER_MODER15_Msk	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER15_Msk /;"	d
GPIO_MODER_MODER15_Pos	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER15_Pos /;"	d
GPIO_MODER_MODER1_0	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER1_0 /;"	d
GPIO_MODER_MODER1_1	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER1_1 /;"	d
GPIO_MODER_MODER1_Msk	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER1_Msk /;"	d
GPIO_MODER_MODER1_Pos	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER1_Pos /;"	d
GPIO_MODER_MODER2	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER2 /;"	d
GPIO_MODER_MODER2_0	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER2_0 /;"	d
GPIO_MODER_MODER2_1	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER2_1 /;"	d
GPIO_MODER_MODER2_Msk	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER2_Msk /;"	d
GPIO_MODER_MODER2_Pos	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER2_Pos /;"	d
GPIO_MODER_MODER3	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER3 /;"	d
GPIO_MODER_MODER3_0	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER3_0 /;"	d
GPIO_MODER_MODER3_1	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER3_1 /;"	d
GPIO_MODER_MODER3_Msk	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER3_Msk /;"	d
GPIO_MODER_MODER3_Pos	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER3_Pos /;"	d
GPIO_MODER_MODER4	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER4 /;"	d
GPIO_MODER_MODER4_0	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER4_0 /;"	d
GPIO_MODER_MODER4_1	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER4_1 /;"	d
GPIO_MODER_MODER4_Msk	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER4_Msk /;"	d
GPIO_MODER_MODER4_Pos	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER4_Pos /;"	d
GPIO_MODER_MODER5	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER5 /;"	d
GPIO_MODER_MODER5_0	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER5_0 /;"	d
GPIO_MODER_MODER5_1	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER5_1 /;"	d
GPIO_MODER_MODER5_Msk	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER5_Msk /;"	d
GPIO_MODER_MODER5_Pos	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER5_Pos /;"	d
GPIO_MODER_MODER6	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER6 /;"	d
GPIO_MODER_MODER6_0	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER6_0 /;"	d
GPIO_MODER_MODER6_1	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER6_1 /;"	d
GPIO_MODER_MODER6_Msk	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER6_Msk /;"	d
GPIO_MODER_MODER6_Pos	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER6_Pos /;"	d
GPIO_MODER_MODER7	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER7 /;"	d
GPIO_MODER_MODER7_0	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER7_0 /;"	d
GPIO_MODER_MODER7_1	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER7_1 /;"	d
GPIO_MODER_MODER7_Msk	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER7_Msk /;"	d
GPIO_MODER_MODER7_Pos	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER7_Pos /;"	d
GPIO_MODER_MODER8	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER8 /;"	d
GPIO_MODER_MODER8_0	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER8_0 /;"	d
GPIO_MODER_MODER8_1	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER8_1 /;"	d
GPIO_MODER_MODER8_Msk	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER8_Msk /;"	d
GPIO_MODER_MODER8_Pos	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER8_Pos /;"	d
GPIO_MODER_MODER9	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER9 /;"	d
GPIO_MODER_MODER9_0	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER9_0 /;"	d
GPIO_MODER_MODER9_1	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER9_1 /;"	d
GPIO_MODER_MODER9_Msk	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER9_Msk /;"	d
GPIO_MODER_MODER9_Pos	includes/stm32f051x8.h	/^#define GPIO_MODER_MODER9_Pos /;"	d
GPIO_ODR_0	includes/stm32f051x8.h	/^#define GPIO_ODR_0 /;"	d
GPIO_ODR_1	includes/stm32f051x8.h	/^#define GPIO_ODR_1 /;"	d
GPIO_ODR_10	includes/stm32f051x8.h	/^#define GPIO_ODR_10 /;"	d
GPIO_ODR_11	includes/stm32f051x8.h	/^#define GPIO_ODR_11 /;"	d
GPIO_ODR_12	includes/stm32f051x8.h	/^#define GPIO_ODR_12 /;"	d
GPIO_ODR_13	includes/stm32f051x8.h	/^#define GPIO_ODR_13 /;"	d
GPIO_ODR_14	includes/stm32f051x8.h	/^#define GPIO_ODR_14 /;"	d
GPIO_ODR_15	includes/stm32f051x8.h	/^#define GPIO_ODR_15 /;"	d
GPIO_ODR_2	includes/stm32f051x8.h	/^#define GPIO_ODR_2 /;"	d
GPIO_ODR_3	includes/stm32f051x8.h	/^#define GPIO_ODR_3 /;"	d
GPIO_ODR_4	includes/stm32f051x8.h	/^#define GPIO_ODR_4 /;"	d
GPIO_ODR_5	includes/stm32f051x8.h	/^#define GPIO_ODR_5 /;"	d
GPIO_ODR_6	includes/stm32f051x8.h	/^#define GPIO_ODR_6 /;"	d
GPIO_ODR_7	includes/stm32f051x8.h	/^#define GPIO_ODR_7 /;"	d
GPIO_ODR_8	includes/stm32f051x8.h	/^#define GPIO_ODR_8 /;"	d
GPIO_ODR_9	includes/stm32f051x8.h	/^#define GPIO_ODR_9 /;"	d
GPIO_OSPEEDER_OSPEEDR0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR0 /;"	d
GPIO_OSPEEDER_OSPEEDR0_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR0_0 /;"	d
GPIO_OSPEEDER_OSPEEDR0_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR0_1 /;"	d
GPIO_OSPEEDER_OSPEEDR1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR1 /;"	d
GPIO_OSPEEDER_OSPEEDR10	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR10 /;"	d
GPIO_OSPEEDER_OSPEEDR10_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR10_0 /;"	d
GPIO_OSPEEDER_OSPEEDR10_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR10_1 /;"	d
GPIO_OSPEEDER_OSPEEDR11	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR11 /;"	d
GPIO_OSPEEDER_OSPEEDR11_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR11_0 /;"	d
GPIO_OSPEEDER_OSPEEDR11_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR11_1 /;"	d
GPIO_OSPEEDER_OSPEEDR12	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR12 /;"	d
GPIO_OSPEEDER_OSPEEDR12_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR12_0 /;"	d
GPIO_OSPEEDER_OSPEEDR12_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR12_1 /;"	d
GPIO_OSPEEDER_OSPEEDR13	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR13 /;"	d
GPIO_OSPEEDER_OSPEEDR13_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR13_0 /;"	d
GPIO_OSPEEDER_OSPEEDR13_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR13_1 /;"	d
GPIO_OSPEEDER_OSPEEDR14	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR14 /;"	d
GPIO_OSPEEDER_OSPEEDR14_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR14_0 /;"	d
GPIO_OSPEEDER_OSPEEDR14_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR14_1 /;"	d
GPIO_OSPEEDER_OSPEEDR15	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR15 /;"	d
GPIO_OSPEEDER_OSPEEDR15_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR15_0 /;"	d
GPIO_OSPEEDER_OSPEEDR15_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR15_1 /;"	d
GPIO_OSPEEDER_OSPEEDR1_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR1_0 /;"	d
GPIO_OSPEEDER_OSPEEDR1_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR1_1 /;"	d
GPIO_OSPEEDER_OSPEEDR2	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR2 /;"	d
GPIO_OSPEEDER_OSPEEDR2_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR2_0 /;"	d
GPIO_OSPEEDER_OSPEEDR2_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR2_1 /;"	d
GPIO_OSPEEDER_OSPEEDR3	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR3 /;"	d
GPIO_OSPEEDER_OSPEEDR3_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR3_0 /;"	d
GPIO_OSPEEDER_OSPEEDR3_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR3_1 /;"	d
GPIO_OSPEEDER_OSPEEDR4	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR4 /;"	d
GPIO_OSPEEDER_OSPEEDR4_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR4_0 /;"	d
GPIO_OSPEEDER_OSPEEDR4_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR4_1 /;"	d
GPIO_OSPEEDER_OSPEEDR5	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR5 /;"	d
GPIO_OSPEEDER_OSPEEDR5_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR5_0 /;"	d
GPIO_OSPEEDER_OSPEEDR5_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR5_1 /;"	d
GPIO_OSPEEDER_OSPEEDR6	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR6 /;"	d
GPIO_OSPEEDER_OSPEEDR6_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR6_0 /;"	d
GPIO_OSPEEDER_OSPEEDR6_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR6_1 /;"	d
GPIO_OSPEEDER_OSPEEDR7	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR7 /;"	d
GPIO_OSPEEDER_OSPEEDR7_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR7_0 /;"	d
GPIO_OSPEEDER_OSPEEDR7_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR7_1 /;"	d
GPIO_OSPEEDER_OSPEEDR8	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR8 /;"	d
GPIO_OSPEEDER_OSPEEDR8_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR8_0 /;"	d
GPIO_OSPEEDER_OSPEEDR8_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR8_1 /;"	d
GPIO_OSPEEDER_OSPEEDR9	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR9 /;"	d
GPIO_OSPEEDER_OSPEEDR9_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR9_0 /;"	d
GPIO_OSPEEDER_OSPEEDR9_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDER_OSPEEDR9_1 /;"	d
GPIO_OSPEEDR_OSPEEDR0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR0 /;"	d
GPIO_OSPEEDR_OSPEEDR0_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR0_0 /;"	d
GPIO_OSPEEDR_OSPEEDR0_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR0_1 /;"	d
GPIO_OSPEEDR_OSPEEDR0_Msk	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR0_Msk /;"	d
GPIO_OSPEEDR_OSPEEDR0_Pos	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR0_Pos /;"	d
GPIO_OSPEEDR_OSPEEDR1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR1 /;"	d
GPIO_OSPEEDR_OSPEEDR10	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR10 /;"	d
GPIO_OSPEEDR_OSPEEDR10_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR10_0 /;"	d
GPIO_OSPEEDR_OSPEEDR10_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR10_1 /;"	d
GPIO_OSPEEDR_OSPEEDR10_Msk	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR10_Msk /;"	d
GPIO_OSPEEDR_OSPEEDR10_Pos	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR10_Pos /;"	d
GPIO_OSPEEDR_OSPEEDR11	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR11 /;"	d
GPIO_OSPEEDR_OSPEEDR11_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR11_0 /;"	d
GPIO_OSPEEDR_OSPEEDR11_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR11_1 /;"	d
GPIO_OSPEEDR_OSPEEDR11_Msk	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR11_Msk /;"	d
GPIO_OSPEEDR_OSPEEDR11_Pos	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR11_Pos /;"	d
GPIO_OSPEEDR_OSPEEDR12	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR12 /;"	d
GPIO_OSPEEDR_OSPEEDR12_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR12_0 /;"	d
GPIO_OSPEEDR_OSPEEDR12_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR12_1 /;"	d
GPIO_OSPEEDR_OSPEEDR12_Msk	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR12_Msk /;"	d
GPIO_OSPEEDR_OSPEEDR12_Pos	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR12_Pos /;"	d
GPIO_OSPEEDR_OSPEEDR13	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR13 /;"	d
GPIO_OSPEEDR_OSPEEDR13_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR13_0 /;"	d
GPIO_OSPEEDR_OSPEEDR13_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR13_1 /;"	d
GPIO_OSPEEDR_OSPEEDR13_Msk	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR13_Msk /;"	d
GPIO_OSPEEDR_OSPEEDR13_Pos	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR13_Pos /;"	d
GPIO_OSPEEDR_OSPEEDR14	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR14 /;"	d
GPIO_OSPEEDR_OSPEEDR14_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR14_0 /;"	d
GPIO_OSPEEDR_OSPEEDR14_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR14_1 /;"	d
GPIO_OSPEEDR_OSPEEDR14_Msk	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR14_Msk /;"	d
GPIO_OSPEEDR_OSPEEDR14_Pos	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR14_Pos /;"	d
GPIO_OSPEEDR_OSPEEDR15	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR15 /;"	d
GPIO_OSPEEDR_OSPEEDR15_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR15_0 /;"	d
GPIO_OSPEEDR_OSPEEDR15_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR15_1 /;"	d
GPIO_OSPEEDR_OSPEEDR15_Msk	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR15_Msk /;"	d
GPIO_OSPEEDR_OSPEEDR15_Pos	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR15_Pos /;"	d
GPIO_OSPEEDR_OSPEEDR1_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR1_0 /;"	d
GPIO_OSPEEDR_OSPEEDR1_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR1_1 /;"	d
GPIO_OSPEEDR_OSPEEDR1_Msk	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR1_Msk /;"	d
GPIO_OSPEEDR_OSPEEDR1_Pos	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR1_Pos /;"	d
GPIO_OSPEEDR_OSPEEDR2	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR2 /;"	d
GPIO_OSPEEDR_OSPEEDR2_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR2_0 /;"	d
GPIO_OSPEEDR_OSPEEDR2_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR2_1 /;"	d
GPIO_OSPEEDR_OSPEEDR2_Msk	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR2_Msk /;"	d
GPIO_OSPEEDR_OSPEEDR2_Pos	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR2_Pos /;"	d
GPIO_OSPEEDR_OSPEEDR3	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR3 /;"	d
GPIO_OSPEEDR_OSPEEDR3_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR3_0 /;"	d
GPIO_OSPEEDR_OSPEEDR3_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR3_1 /;"	d
GPIO_OSPEEDR_OSPEEDR3_Msk	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR3_Msk /;"	d
GPIO_OSPEEDR_OSPEEDR3_Pos	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR3_Pos /;"	d
GPIO_OSPEEDR_OSPEEDR4	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR4 /;"	d
GPIO_OSPEEDR_OSPEEDR4_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR4_0 /;"	d
GPIO_OSPEEDR_OSPEEDR4_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR4_1 /;"	d
GPIO_OSPEEDR_OSPEEDR4_Msk	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR4_Msk /;"	d
GPIO_OSPEEDR_OSPEEDR4_Pos	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR4_Pos /;"	d
GPIO_OSPEEDR_OSPEEDR5	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR5 /;"	d
GPIO_OSPEEDR_OSPEEDR5_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR5_0 /;"	d
GPIO_OSPEEDR_OSPEEDR5_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR5_1 /;"	d
GPIO_OSPEEDR_OSPEEDR5_Msk	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR5_Msk /;"	d
GPIO_OSPEEDR_OSPEEDR5_Pos	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR5_Pos /;"	d
GPIO_OSPEEDR_OSPEEDR6	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR6 /;"	d
GPIO_OSPEEDR_OSPEEDR6_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR6_0 /;"	d
GPIO_OSPEEDR_OSPEEDR6_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR6_1 /;"	d
GPIO_OSPEEDR_OSPEEDR6_Msk	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR6_Msk /;"	d
GPIO_OSPEEDR_OSPEEDR6_Pos	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR6_Pos /;"	d
GPIO_OSPEEDR_OSPEEDR7	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR7 /;"	d
GPIO_OSPEEDR_OSPEEDR7_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR7_0 /;"	d
GPIO_OSPEEDR_OSPEEDR7_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR7_1 /;"	d
GPIO_OSPEEDR_OSPEEDR7_Msk	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR7_Msk /;"	d
GPIO_OSPEEDR_OSPEEDR7_Pos	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR7_Pos /;"	d
GPIO_OSPEEDR_OSPEEDR8	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR8 /;"	d
GPIO_OSPEEDR_OSPEEDR8_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR8_0 /;"	d
GPIO_OSPEEDR_OSPEEDR8_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR8_1 /;"	d
GPIO_OSPEEDR_OSPEEDR8_Msk	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR8_Msk /;"	d
GPIO_OSPEEDR_OSPEEDR8_Pos	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR8_Pos /;"	d
GPIO_OSPEEDR_OSPEEDR9	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR9 /;"	d
GPIO_OSPEEDR_OSPEEDR9_0	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR9_0 /;"	d
GPIO_OSPEEDR_OSPEEDR9_1	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR9_1 /;"	d
GPIO_OSPEEDR_OSPEEDR9_Msk	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR9_Msk /;"	d
GPIO_OSPEEDR_OSPEEDR9_Pos	includes/stm32f051x8.h	/^#define GPIO_OSPEEDR_OSPEEDR9_Pos /;"	d
GPIO_OTYPER_OT_0	includes/stm32f051x8.h	/^#define GPIO_OTYPER_OT_0 /;"	d
GPIO_OTYPER_OT_1	includes/stm32f051x8.h	/^#define GPIO_OTYPER_OT_1 /;"	d
GPIO_OTYPER_OT_10	includes/stm32f051x8.h	/^#define GPIO_OTYPER_OT_10 /;"	d
GPIO_OTYPER_OT_11	includes/stm32f051x8.h	/^#define GPIO_OTYPER_OT_11 /;"	d
GPIO_OTYPER_OT_12	includes/stm32f051x8.h	/^#define GPIO_OTYPER_OT_12 /;"	d
GPIO_OTYPER_OT_13	includes/stm32f051x8.h	/^#define GPIO_OTYPER_OT_13 /;"	d
GPIO_OTYPER_OT_14	includes/stm32f051x8.h	/^#define GPIO_OTYPER_OT_14 /;"	d
GPIO_OTYPER_OT_15	includes/stm32f051x8.h	/^#define GPIO_OTYPER_OT_15 /;"	d
GPIO_OTYPER_OT_2	includes/stm32f051x8.h	/^#define GPIO_OTYPER_OT_2 /;"	d
GPIO_OTYPER_OT_3	includes/stm32f051x8.h	/^#define GPIO_OTYPER_OT_3 /;"	d
GPIO_OTYPER_OT_4	includes/stm32f051x8.h	/^#define GPIO_OTYPER_OT_4 /;"	d
GPIO_OTYPER_OT_5	includes/stm32f051x8.h	/^#define GPIO_OTYPER_OT_5 /;"	d
GPIO_OTYPER_OT_6	includes/stm32f051x8.h	/^#define GPIO_OTYPER_OT_6 /;"	d
GPIO_OTYPER_OT_7	includes/stm32f051x8.h	/^#define GPIO_OTYPER_OT_7 /;"	d
GPIO_OTYPER_OT_8	includes/stm32f051x8.h	/^#define GPIO_OTYPER_OT_8 /;"	d
GPIO_OTYPER_OT_9	includes/stm32f051x8.h	/^#define GPIO_OTYPER_OT_9 /;"	d
GPIO_PUPDR_PUPDR0	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR0 /;"	d
GPIO_PUPDR_PUPDR0_0	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR0_0 /;"	d
GPIO_PUPDR_PUPDR0_1	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR0_1 /;"	d
GPIO_PUPDR_PUPDR0_Msk	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR0_Msk /;"	d
GPIO_PUPDR_PUPDR0_Pos	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR0_Pos /;"	d
GPIO_PUPDR_PUPDR1	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR1 /;"	d
GPIO_PUPDR_PUPDR10	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR10 /;"	d
GPIO_PUPDR_PUPDR10_0	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR10_0 /;"	d
GPIO_PUPDR_PUPDR10_1	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR10_1 /;"	d
GPIO_PUPDR_PUPDR10_Msk	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR10_Msk /;"	d
GPIO_PUPDR_PUPDR10_Pos	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR10_Pos /;"	d
GPIO_PUPDR_PUPDR11	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR11 /;"	d
GPIO_PUPDR_PUPDR11_0	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR11_0 /;"	d
GPIO_PUPDR_PUPDR11_1	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR11_1 /;"	d
GPIO_PUPDR_PUPDR11_Msk	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR11_Msk /;"	d
GPIO_PUPDR_PUPDR11_Pos	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR11_Pos /;"	d
GPIO_PUPDR_PUPDR12	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR12 /;"	d
GPIO_PUPDR_PUPDR12_0	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR12_0 /;"	d
GPIO_PUPDR_PUPDR12_1	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR12_1 /;"	d
GPIO_PUPDR_PUPDR12_Msk	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR12_Msk /;"	d
GPIO_PUPDR_PUPDR12_Pos	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR12_Pos /;"	d
GPIO_PUPDR_PUPDR13	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR13 /;"	d
GPIO_PUPDR_PUPDR13_0	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR13_0 /;"	d
GPIO_PUPDR_PUPDR13_1	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR13_1 /;"	d
GPIO_PUPDR_PUPDR13_Msk	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR13_Msk /;"	d
GPIO_PUPDR_PUPDR13_Pos	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR13_Pos /;"	d
GPIO_PUPDR_PUPDR14	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR14 /;"	d
GPIO_PUPDR_PUPDR14_0	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR14_0 /;"	d
GPIO_PUPDR_PUPDR14_1	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR14_1 /;"	d
GPIO_PUPDR_PUPDR14_Msk	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR14_Msk /;"	d
GPIO_PUPDR_PUPDR14_Pos	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR14_Pos /;"	d
GPIO_PUPDR_PUPDR15	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR15 /;"	d
GPIO_PUPDR_PUPDR15_0	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR15_0 /;"	d
GPIO_PUPDR_PUPDR15_1	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR15_1 /;"	d
GPIO_PUPDR_PUPDR15_Msk	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR15_Msk /;"	d
GPIO_PUPDR_PUPDR15_Pos	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR15_Pos /;"	d
GPIO_PUPDR_PUPDR1_0	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR1_0 /;"	d
GPIO_PUPDR_PUPDR1_1	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR1_1 /;"	d
GPIO_PUPDR_PUPDR1_Msk	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR1_Msk /;"	d
GPIO_PUPDR_PUPDR1_Pos	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR1_Pos /;"	d
GPIO_PUPDR_PUPDR2	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR2 /;"	d
GPIO_PUPDR_PUPDR2_0	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR2_0 /;"	d
GPIO_PUPDR_PUPDR2_1	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR2_1 /;"	d
GPIO_PUPDR_PUPDR2_Msk	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR2_Msk /;"	d
GPIO_PUPDR_PUPDR2_Pos	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR2_Pos /;"	d
GPIO_PUPDR_PUPDR3	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR3 /;"	d
GPIO_PUPDR_PUPDR3_0	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR3_0 /;"	d
GPIO_PUPDR_PUPDR3_1	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR3_1 /;"	d
GPIO_PUPDR_PUPDR3_Msk	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR3_Msk /;"	d
GPIO_PUPDR_PUPDR3_Pos	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR3_Pos /;"	d
GPIO_PUPDR_PUPDR4	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR4 /;"	d
GPIO_PUPDR_PUPDR4_0	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR4_0 /;"	d
GPIO_PUPDR_PUPDR4_1	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR4_1 /;"	d
GPIO_PUPDR_PUPDR4_Msk	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR4_Msk /;"	d
GPIO_PUPDR_PUPDR4_Pos	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR4_Pos /;"	d
GPIO_PUPDR_PUPDR5	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR5 /;"	d
GPIO_PUPDR_PUPDR5_0	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR5_0 /;"	d
GPIO_PUPDR_PUPDR5_1	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR5_1 /;"	d
GPIO_PUPDR_PUPDR5_Msk	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR5_Msk /;"	d
GPIO_PUPDR_PUPDR5_Pos	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR5_Pos /;"	d
GPIO_PUPDR_PUPDR6	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR6 /;"	d
GPIO_PUPDR_PUPDR6_0	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR6_0 /;"	d
GPIO_PUPDR_PUPDR6_1	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR6_1 /;"	d
GPIO_PUPDR_PUPDR6_Msk	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR6_Msk /;"	d
GPIO_PUPDR_PUPDR6_Pos	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR6_Pos /;"	d
GPIO_PUPDR_PUPDR7	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR7 /;"	d
GPIO_PUPDR_PUPDR7_0	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR7_0 /;"	d
GPIO_PUPDR_PUPDR7_1	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR7_1 /;"	d
GPIO_PUPDR_PUPDR7_Msk	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR7_Msk /;"	d
GPIO_PUPDR_PUPDR7_Pos	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR7_Pos /;"	d
GPIO_PUPDR_PUPDR8	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR8 /;"	d
GPIO_PUPDR_PUPDR8_0	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR8_0 /;"	d
GPIO_PUPDR_PUPDR8_1	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR8_1 /;"	d
GPIO_PUPDR_PUPDR8_Msk	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR8_Msk /;"	d
GPIO_PUPDR_PUPDR8_Pos	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR8_Pos /;"	d
GPIO_PUPDR_PUPDR9	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR9 /;"	d
GPIO_PUPDR_PUPDR9_0	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR9_0 /;"	d
GPIO_PUPDR_PUPDR9_1	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR9_1 /;"	d
GPIO_PUPDR_PUPDR9_Msk	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR9_Msk /;"	d
GPIO_PUPDR_PUPDR9_Pos	includes/stm32f051x8.h	/^#define GPIO_PUPDR_PUPDR9_Pos /;"	d
GPIO_TypeDef	includes/stm32f051x8.h	/^} GPIO_TypeDef;$/;"	t	typeref:struct:__anon41
GTPR	includes/stm32f051x8.h	/^  __IO uint32_t GTPR;   \/*!< USART Guard time and prescaler register,  Address offset: 0x10 *\/$/;"	m	struct:__anon51
HCLK_Frequency	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^  uint32_t HCLK_Frequency;          \/*!< HCLK clock frequency *\/$/;"	m	struct:__anon1
HEAP_SIZE	Makefile	/^HEAP_SIZE = 0x400$/;"	m
HSE_VALUE	src/system_stm32f0xx.c	/^  #define HSE_VALUE /;"	d	file:
HSE_VALUE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define HSE_VALUE /;"	d
HSI48_VALUE	src/system_stm32f0xx.c	/^#define HSI48_VALUE /;"	d	file:
HSI48_VALUE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define HSI48_VALUE /;"	d
HSI_VALUE	src/system_stm32f0xx.c	/^  #define HSI_VALUE /;"	d	file:
HSI_VALUE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define HSI_VALUE /;"	d
HardFault_Handler	examples/EXTI_PA0_button.c	/^void HardFault_Handler(void) {$/;"	f
HardFault_Handler	examples/USART_TX.c	/^HardFault_Handler(void) {$/;"	f
HardFault_Handler	src/main.c	/^HardFault_Handler(void) {$/;"	f
HardFault_IRQn	includes/stm32f051x8.h	/^  HardFault_IRQn              = -13,    \/*!< 3 Cortex-M0 Hard Fault Interrupt                                *\/$/;"	e	enum:__anon26
HardwareFlowControl	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^  uint32_t HardwareFlowControl;       \/*!< Specifies whether the hardware flow control mode is enabled or disabled.$/;"	m	struct:__anon3
HourFormat	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^  uint32_t HourFormat;   \/*!< Specifies the RTC Hours Format.$/;"	m	struct:__anon6
Hours	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^  uint8_t Hours;       \/*!< Specifies the RTC Time Hours.$/;"	m	struct:__anon7
I2C1	includes/stm32f051x8.h	/^#define I2C1 /;"	d
I2C1_BASE	includes/stm32f051x8.h	/^#define I2C1_BASE /;"	d
I2C1_IRQn	includes/stm32f051x8.h	/^  I2C1_IRQn                   = 23,     \/*!< I2C1 Event Interrupt & EXTI Line23 Interrupt (I2C1 wakeup)      *\/$/;"	e	enum:__anon26
I2C2	includes/stm32f051x8.h	/^#define I2C2 /;"	d
I2C2_BASE	includes/stm32f051x8.h	/^#define I2C2_BASE /;"	d
I2C2_IRQn	includes/stm32f051x8.h	/^  I2C2_IRQn                   = 24,     \/*!< I2C2 Event Interrupt                                            *\/$/;"	e	enum:__anon26
I2C_CR1_ADDRIE	includes/stm32f051x8.h	/^#define I2C_CR1_ADDRIE /;"	d
I2C_CR1_ADDRIE_Msk	includes/stm32f051x8.h	/^#define I2C_CR1_ADDRIE_Msk /;"	d
I2C_CR1_ADDRIE_Pos	includes/stm32f051x8.h	/^#define I2C_CR1_ADDRIE_Pos /;"	d
I2C_CR1_ALERTEN	includes/stm32f051x8.h	/^#define I2C_CR1_ALERTEN /;"	d
I2C_CR1_ALERTEN_Msk	includes/stm32f051x8.h	/^#define I2C_CR1_ALERTEN_Msk /;"	d
I2C_CR1_ALERTEN_Pos	includes/stm32f051x8.h	/^#define I2C_CR1_ALERTEN_Pos /;"	d
I2C_CR1_ANFOFF	includes/stm32f051x8.h	/^#define I2C_CR1_ANFOFF /;"	d
I2C_CR1_ANFOFF_Msk	includes/stm32f051x8.h	/^#define I2C_CR1_ANFOFF_Msk /;"	d
I2C_CR1_ANFOFF_Pos	includes/stm32f051x8.h	/^#define I2C_CR1_ANFOFF_Pos /;"	d
I2C_CR1_DNF	includes/stm32f051x8.h	/^#define I2C_CR1_DNF /;"	d
I2C_CR1_DNF_Msk	includes/stm32f051x8.h	/^#define I2C_CR1_DNF_Msk /;"	d
I2C_CR1_DNF_Pos	includes/stm32f051x8.h	/^#define I2C_CR1_DNF_Pos /;"	d
I2C_CR1_ERRIE	includes/stm32f051x8.h	/^#define I2C_CR1_ERRIE /;"	d
I2C_CR1_ERRIE_Msk	includes/stm32f051x8.h	/^#define I2C_CR1_ERRIE_Msk /;"	d
I2C_CR1_ERRIE_Pos	includes/stm32f051x8.h	/^#define I2C_CR1_ERRIE_Pos /;"	d
I2C_CR1_GCEN	includes/stm32f051x8.h	/^#define I2C_CR1_GCEN /;"	d
I2C_CR1_GCEN_Msk	includes/stm32f051x8.h	/^#define I2C_CR1_GCEN_Msk /;"	d
I2C_CR1_GCEN_Pos	includes/stm32f051x8.h	/^#define I2C_CR1_GCEN_Pos /;"	d
I2C_CR1_NACKIE	includes/stm32f051x8.h	/^#define I2C_CR1_NACKIE /;"	d
I2C_CR1_NACKIE_Msk	includes/stm32f051x8.h	/^#define I2C_CR1_NACKIE_Msk /;"	d
I2C_CR1_NACKIE_Pos	includes/stm32f051x8.h	/^#define I2C_CR1_NACKIE_Pos /;"	d
I2C_CR1_NOSTRETCH	includes/stm32f051x8.h	/^#define I2C_CR1_NOSTRETCH /;"	d
I2C_CR1_NOSTRETCH_Msk	includes/stm32f051x8.h	/^#define I2C_CR1_NOSTRETCH_Msk /;"	d
I2C_CR1_NOSTRETCH_Pos	includes/stm32f051x8.h	/^#define I2C_CR1_NOSTRETCH_Pos /;"	d
I2C_CR1_PE	includes/stm32f051x8.h	/^#define I2C_CR1_PE /;"	d
I2C_CR1_PECEN	includes/stm32f051x8.h	/^#define I2C_CR1_PECEN /;"	d
I2C_CR1_PECEN_Msk	includes/stm32f051x8.h	/^#define I2C_CR1_PECEN_Msk /;"	d
I2C_CR1_PECEN_Pos	includes/stm32f051x8.h	/^#define I2C_CR1_PECEN_Pos /;"	d
I2C_CR1_PE_Msk	includes/stm32f051x8.h	/^#define I2C_CR1_PE_Msk /;"	d
I2C_CR1_PE_Pos	includes/stm32f051x8.h	/^#define I2C_CR1_PE_Pos /;"	d
I2C_CR1_RXDMAEN	includes/stm32f051x8.h	/^#define I2C_CR1_RXDMAEN /;"	d
I2C_CR1_RXDMAEN_Msk	includes/stm32f051x8.h	/^#define I2C_CR1_RXDMAEN_Msk /;"	d
I2C_CR1_RXDMAEN_Pos	includes/stm32f051x8.h	/^#define I2C_CR1_RXDMAEN_Pos /;"	d
I2C_CR1_RXIE	includes/stm32f051x8.h	/^#define I2C_CR1_RXIE /;"	d
I2C_CR1_RXIE_Msk	includes/stm32f051x8.h	/^#define I2C_CR1_RXIE_Msk /;"	d
I2C_CR1_RXIE_Pos	includes/stm32f051x8.h	/^#define I2C_CR1_RXIE_Pos /;"	d
I2C_CR1_SBC	includes/stm32f051x8.h	/^#define I2C_CR1_SBC /;"	d
I2C_CR1_SBC_Msk	includes/stm32f051x8.h	/^#define I2C_CR1_SBC_Msk /;"	d
I2C_CR1_SBC_Pos	includes/stm32f051x8.h	/^#define I2C_CR1_SBC_Pos /;"	d
I2C_CR1_SMBDEN	includes/stm32f051x8.h	/^#define I2C_CR1_SMBDEN /;"	d
I2C_CR1_SMBDEN_Msk	includes/stm32f051x8.h	/^#define I2C_CR1_SMBDEN_Msk /;"	d
I2C_CR1_SMBDEN_Pos	includes/stm32f051x8.h	/^#define I2C_CR1_SMBDEN_Pos /;"	d
I2C_CR1_SMBHEN	includes/stm32f051x8.h	/^#define I2C_CR1_SMBHEN /;"	d
I2C_CR1_SMBHEN_Msk	includes/stm32f051x8.h	/^#define I2C_CR1_SMBHEN_Msk /;"	d
I2C_CR1_SMBHEN_Pos	includes/stm32f051x8.h	/^#define I2C_CR1_SMBHEN_Pos /;"	d
I2C_CR1_STOPIE	includes/stm32f051x8.h	/^#define I2C_CR1_STOPIE /;"	d
I2C_CR1_STOPIE_Msk	includes/stm32f051x8.h	/^#define I2C_CR1_STOPIE_Msk /;"	d
I2C_CR1_STOPIE_Pos	includes/stm32f051x8.h	/^#define I2C_CR1_STOPIE_Pos /;"	d
I2C_CR1_SWRST	includes/stm32f051x8.h	/^#define I2C_CR1_SWRST /;"	d
I2C_CR1_SWRST_Msk	includes/stm32f051x8.h	/^#define I2C_CR1_SWRST_Msk /;"	d
I2C_CR1_SWRST_Pos	includes/stm32f051x8.h	/^#define I2C_CR1_SWRST_Pos /;"	d
I2C_CR1_TCIE	includes/stm32f051x8.h	/^#define I2C_CR1_TCIE /;"	d
I2C_CR1_TCIE_Msk	includes/stm32f051x8.h	/^#define I2C_CR1_TCIE_Msk /;"	d
I2C_CR1_TCIE_Pos	includes/stm32f051x8.h	/^#define I2C_CR1_TCIE_Pos /;"	d
I2C_CR1_TXDMAEN	includes/stm32f051x8.h	/^#define I2C_CR1_TXDMAEN /;"	d
I2C_CR1_TXDMAEN_Msk	includes/stm32f051x8.h	/^#define I2C_CR1_TXDMAEN_Msk /;"	d
I2C_CR1_TXDMAEN_Pos	includes/stm32f051x8.h	/^#define I2C_CR1_TXDMAEN_Pos /;"	d
I2C_CR1_TXIE	includes/stm32f051x8.h	/^#define I2C_CR1_TXIE /;"	d
I2C_CR1_TXIE_Msk	includes/stm32f051x8.h	/^#define I2C_CR1_TXIE_Msk /;"	d
I2C_CR1_TXIE_Pos	includes/stm32f051x8.h	/^#define I2C_CR1_TXIE_Pos /;"	d
I2C_CR1_WUPEN	includes/stm32f051x8.h	/^#define I2C_CR1_WUPEN /;"	d
I2C_CR1_WUPEN_Msk	includes/stm32f051x8.h	/^#define I2C_CR1_WUPEN_Msk /;"	d
I2C_CR1_WUPEN_Pos	includes/stm32f051x8.h	/^#define I2C_CR1_WUPEN_Pos /;"	d
I2C_CR2_ADD10	includes/stm32f051x8.h	/^#define I2C_CR2_ADD10 /;"	d
I2C_CR2_ADD10_Msk	includes/stm32f051x8.h	/^#define I2C_CR2_ADD10_Msk /;"	d
I2C_CR2_ADD10_Pos	includes/stm32f051x8.h	/^#define I2C_CR2_ADD10_Pos /;"	d
I2C_CR2_AUTOEND	includes/stm32f051x8.h	/^#define I2C_CR2_AUTOEND /;"	d
I2C_CR2_AUTOEND_Msk	includes/stm32f051x8.h	/^#define I2C_CR2_AUTOEND_Msk /;"	d
I2C_CR2_AUTOEND_Pos	includes/stm32f051x8.h	/^#define I2C_CR2_AUTOEND_Pos /;"	d
I2C_CR2_HEAD10R	includes/stm32f051x8.h	/^#define I2C_CR2_HEAD10R /;"	d
I2C_CR2_HEAD10R_Msk	includes/stm32f051x8.h	/^#define I2C_CR2_HEAD10R_Msk /;"	d
I2C_CR2_HEAD10R_Pos	includes/stm32f051x8.h	/^#define I2C_CR2_HEAD10R_Pos /;"	d
I2C_CR2_NACK	includes/stm32f051x8.h	/^#define I2C_CR2_NACK /;"	d
I2C_CR2_NACK_Msk	includes/stm32f051x8.h	/^#define I2C_CR2_NACK_Msk /;"	d
I2C_CR2_NACK_Pos	includes/stm32f051x8.h	/^#define I2C_CR2_NACK_Pos /;"	d
I2C_CR2_NBYTES	includes/stm32f051x8.h	/^#define I2C_CR2_NBYTES /;"	d
I2C_CR2_NBYTES_Msk	includes/stm32f051x8.h	/^#define I2C_CR2_NBYTES_Msk /;"	d
I2C_CR2_NBYTES_Pos	includes/stm32f051x8.h	/^#define I2C_CR2_NBYTES_Pos /;"	d
I2C_CR2_PECBYTE	includes/stm32f051x8.h	/^#define I2C_CR2_PECBYTE /;"	d
I2C_CR2_PECBYTE_Msk	includes/stm32f051x8.h	/^#define I2C_CR2_PECBYTE_Msk /;"	d
I2C_CR2_PECBYTE_Pos	includes/stm32f051x8.h	/^#define I2C_CR2_PECBYTE_Pos /;"	d
I2C_CR2_RD_WRN	includes/stm32f051x8.h	/^#define I2C_CR2_RD_WRN /;"	d
I2C_CR2_RD_WRN_Msk	includes/stm32f051x8.h	/^#define I2C_CR2_RD_WRN_Msk /;"	d
I2C_CR2_RD_WRN_Pos	includes/stm32f051x8.h	/^#define I2C_CR2_RD_WRN_Pos /;"	d
I2C_CR2_RELOAD	includes/stm32f051x8.h	/^#define I2C_CR2_RELOAD /;"	d
I2C_CR2_RELOAD_Msk	includes/stm32f051x8.h	/^#define I2C_CR2_RELOAD_Msk /;"	d
I2C_CR2_RELOAD_Pos	includes/stm32f051x8.h	/^#define I2C_CR2_RELOAD_Pos /;"	d
I2C_CR2_SADD	includes/stm32f051x8.h	/^#define I2C_CR2_SADD /;"	d
I2C_CR2_SADD_Msk	includes/stm32f051x8.h	/^#define I2C_CR2_SADD_Msk /;"	d
I2C_CR2_SADD_Pos	includes/stm32f051x8.h	/^#define I2C_CR2_SADD_Pos /;"	d
I2C_CR2_START	includes/stm32f051x8.h	/^#define I2C_CR2_START /;"	d
I2C_CR2_START_Msk	includes/stm32f051x8.h	/^#define I2C_CR2_START_Msk /;"	d
I2C_CR2_START_Pos	includes/stm32f051x8.h	/^#define I2C_CR2_START_Pos /;"	d
I2C_CR2_STOP	includes/stm32f051x8.h	/^#define I2C_CR2_STOP /;"	d
I2C_CR2_STOP_Msk	includes/stm32f051x8.h	/^#define I2C_CR2_STOP_Msk /;"	d
I2C_CR2_STOP_Pos	includes/stm32f051x8.h	/^#define I2C_CR2_STOP_Pos /;"	d
I2C_ICR_ADDRCF	includes/stm32f051x8.h	/^#define I2C_ICR_ADDRCF /;"	d
I2C_ICR_ADDRCF_Msk	includes/stm32f051x8.h	/^#define I2C_ICR_ADDRCF_Msk /;"	d
I2C_ICR_ADDRCF_Pos	includes/stm32f051x8.h	/^#define I2C_ICR_ADDRCF_Pos /;"	d
I2C_ICR_ALERTCF	includes/stm32f051x8.h	/^#define I2C_ICR_ALERTCF /;"	d
I2C_ICR_ALERTCF_Msk	includes/stm32f051x8.h	/^#define I2C_ICR_ALERTCF_Msk /;"	d
I2C_ICR_ALERTCF_Pos	includes/stm32f051x8.h	/^#define I2C_ICR_ALERTCF_Pos /;"	d
I2C_ICR_ARLOCF	includes/stm32f051x8.h	/^#define I2C_ICR_ARLOCF /;"	d
I2C_ICR_ARLOCF_Msk	includes/stm32f051x8.h	/^#define I2C_ICR_ARLOCF_Msk /;"	d
I2C_ICR_ARLOCF_Pos	includes/stm32f051x8.h	/^#define I2C_ICR_ARLOCF_Pos /;"	d
I2C_ICR_BERRCF	includes/stm32f051x8.h	/^#define I2C_ICR_BERRCF /;"	d
I2C_ICR_BERRCF_Msk	includes/stm32f051x8.h	/^#define I2C_ICR_BERRCF_Msk /;"	d
I2C_ICR_BERRCF_Pos	includes/stm32f051x8.h	/^#define I2C_ICR_BERRCF_Pos /;"	d
I2C_ICR_NACKCF	includes/stm32f051x8.h	/^#define I2C_ICR_NACKCF /;"	d
I2C_ICR_NACKCF_Msk	includes/stm32f051x8.h	/^#define I2C_ICR_NACKCF_Msk /;"	d
I2C_ICR_NACKCF_Pos	includes/stm32f051x8.h	/^#define I2C_ICR_NACKCF_Pos /;"	d
I2C_ICR_OVRCF	includes/stm32f051x8.h	/^#define I2C_ICR_OVRCF /;"	d
I2C_ICR_OVRCF_Msk	includes/stm32f051x8.h	/^#define I2C_ICR_OVRCF_Msk /;"	d
I2C_ICR_OVRCF_Pos	includes/stm32f051x8.h	/^#define I2C_ICR_OVRCF_Pos /;"	d
I2C_ICR_PECCF	includes/stm32f051x8.h	/^#define I2C_ICR_PECCF /;"	d
I2C_ICR_PECCF_Msk	includes/stm32f051x8.h	/^#define I2C_ICR_PECCF_Msk /;"	d
I2C_ICR_PECCF_Pos	includes/stm32f051x8.h	/^#define I2C_ICR_PECCF_Pos /;"	d
I2C_ICR_STOPCF	includes/stm32f051x8.h	/^#define I2C_ICR_STOPCF /;"	d
I2C_ICR_STOPCF_Msk	includes/stm32f051x8.h	/^#define I2C_ICR_STOPCF_Msk /;"	d
I2C_ICR_STOPCF_Pos	includes/stm32f051x8.h	/^#define I2C_ICR_STOPCF_Pos /;"	d
I2C_ICR_TIMOUTCF	includes/stm32f051x8.h	/^#define I2C_ICR_TIMOUTCF /;"	d
I2C_ICR_TIMOUTCF_Msk	includes/stm32f051x8.h	/^#define I2C_ICR_TIMOUTCF_Msk /;"	d
I2C_ICR_TIMOUTCF_Pos	includes/stm32f051x8.h	/^#define I2C_ICR_TIMOUTCF_Pos /;"	d
I2C_ISR_ADDCODE	includes/stm32f051x8.h	/^#define I2C_ISR_ADDCODE /;"	d
I2C_ISR_ADDCODE_Msk	includes/stm32f051x8.h	/^#define I2C_ISR_ADDCODE_Msk /;"	d
I2C_ISR_ADDCODE_Pos	includes/stm32f051x8.h	/^#define I2C_ISR_ADDCODE_Pos /;"	d
I2C_ISR_ADDR	includes/stm32f051x8.h	/^#define I2C_ISR_ADDR /;"	d
I2C_ISR_ADDR_Msk	includes/stm32f051x8.h	/^#define I2C_ISR_ADDR_Msk /;"	d
I2C_ISR_ADDR_Pos	includes/stm32f051x8.h	/^#define I2C_ISR_ADDR_Pos /;"	d
I2C_ISR_ALERT	includes/stm32f051x8.h	/^#define I2C_ISR_ALERT /;"	d
I2C_ISR_ALERT_Msk	includes/stm32f051x8.h	/^#define I2C_ISR_ALERT_Msk /;"	d
I2C_ISR_ALERT_Pos	includes/stm32f051x8.h	/^#define I2C_ISR_ALERT_Pos /;"	d
I2C_ISR_ARLO	includes/stm32f051x8.h	/^#define I2C_ISR_ARLO /;"	d
I2C_ISR_ARLO_Msk	includes/stm32f051x8.h	/^#define I2C_ISR_ARLO_Msk /;"	d
I2C_ISR_ARLO_Pos	includes/stm32f051x8.h	/^#define I2C_ISR_ARLO_Pos /;"	d
I2C_ISR_BERR	includes/stm32f051x8.h	/^#define I2C_ISR_BERR /;"	d
I2C_ISR_BERR_Msk	includes/stm32f051x8.h	/^#define I2C_ISR_BERR_Msk /;"	d
I2C_ISR_BERR_Pos	includes/stm32f051x8.h	/^#define I2C_ISR_BERR_Pos /;"	d
I2C_ISR_BUSY	includes/stm32f051x8.h	/^#define I2C_ISR_BUSY /;"	d
I2C_ISR_BUSY_Msk	includes/stm32f051x8.h	/^#define I2C_ISR_BUSY_Msk /;"	d
I2C_ISR_BUSY_Pos	includes/stm32f051x8.h	/^#define I2C_ISR_BUSY_Pos /;"	d
I2C_ISR_DIR	includes/stm32f051x8.h	/^#define I2C_ISR_DIR /;"	d
I2C_ISR_DIR_Msk	includes/stm32f051x8.h	/^#define I2C_ISR_DIR_Msk /;"	d
I2C_ISR_DIR_Pos	includes/stm32f051x8.h	/^#define I2C_ISR_DIR_Pos /;"	d
I2C_ISR_NACKF	includes/stm32f051x8.h	/^#define I2C_ISR_NACKF /;"	d
I2C_ISR_NACKF_Msk	includes/stm32f051x8.h	/^#define I2C_ISR_NACKF_Msk /;"	d
I2C_ISR_NACKF_Pos	includes/stm32f051x8.h	/^#define I2C_ISR_NACKF_Pos /;"	d
I2C_ISR_OVR	includes/stm32f051x8.h	/^#define I2C_ISR_OVR /;"	d
I2C_ISR_OVR_Msk	includes/stm32f051x8.h	/^#define I2C_ISR_OVR_Msk /;"	d
I2C_ISR_OVR_Pos	includes/stm32f051x8.h	/^#define I2C_ISR_OVR_Pos /;"	d
I2C_ISR_PECERR	includes/stm32f051x8.h	/^#define I2C_ISR_PECERR /;"	d
I2C_ISR_PECERR_Msk	includes/stm32f051x8.h	/^#define I2C_ISR_PECERR_Msk /;"	d
I2C_ISR_PECERR_Pos	includes/stm32f051x8.h	/^#define I2C_ISR_PECERR_Pos /;"	d
I2C_ISR_RXNE	includes/stm32f051x8.h	/^#define I2C_ISR_RXNE /;"	d
I2C_ISR_RXNE_Msk	includes/stm32f051x8.h	/^#define I2C_ISR_RXNE_Msk /;"	d
I2C_ISR_RXNE_Pos	includes/stm32f051x8.h	/^#define I2C_ISR_RXNE_Pos /;"	d
I2C_ISR_STOPF	includes/stm32f051x8.h	/^#define I2C_ISR_STOPF /;"	d
I2C_ISR_STOPF_Msk	includes/stm32f051x8.h	/^#define I2C_ISR_STOPF_Msk /;"	d
I2C_ISR_STOPF_Pos	includes/stm32f051x8.h	/^#define I2C_ISR_STOPF_Pos /;"	d
I2C_ISR_TC	includes/stm32f051x8.h	/^#define I2C_ISR_TC /;"	d
I2C_ISR_TCR	includes/stm32f051x8.h	/^#define I2C_ISR_TCR /;"	d
I2C_ISR_TCR_Msk	includes/stm32f051x8.h	/^#define I2C_ISR_TCR_Msk /;"	d
I2C_ISR_TCR_Pos	includes/stm32f051x8.h	/^#define I2C_ISR_TCR_Pos /;"	d
I2C_ISR_TC_Msk	includes/stm32f051x8.h	/^#define I2C_ISR_TC_Msk /;"	d
I2C_ISR_TC_Pos	includes/stm32f051x8.h	/^#define I2C_ISR_TC_Pos /;"	d
I2C_ISR_TIMEOUT	includes/stm32f051x8.h	/^#define I2C_ISR_TIMEOUT /;"	d
I2C_ISR_TIMEOUT_Msk	includes/stm32f051x8.h	/^#define I2C_ISR_TIMEOUT_Msk /;"	d
I2C_ISR_TIMEOUT_Pos	includes/stm32f051x8.h	/^#define I2C_ISR_TIMEOUT_Pos /;"	d
I2C_ISR_TXE	includes/stm32f051x8.h	/^#define I2C_ISR_TXE /;"	d
I2C_ISR_TXE_Msk	includes/stm32f051x8.h	/^#define I2C_ISR_TXE_Msk /;"	d
I2C_ISR_TXE_Pos	includes/stm32f051x8.h	/^#define I2C_ISR_TXE_Pos /;"	d
I2C_ISR_TXIS	includes/stm32f051x8.h	/^#define I2C_ISR_TXIS /;"	d
I2C_ISR_TXIS_Msk	includes/stm32f051x8.h	/^#define I2C_ISR_TXIS_Msk /;"	d
I2C_ISR_TXIS_Pos	includes/stm32f051x8.h	/^#define I2C_ISR_TXIS_Pos /;"	d
I2C_OAR1_OA1	includes/stm32f051x8.h	/^#define I2C_OAR1_OA1 /;"	d
I2C_OAR1_OA1EN	includes/stm32f051x8.h	/^#define I2C_OAR1_OA1EN /;"	d
I2C_OAR1_OA1EN_Msk	includes/stm32f051x8.h	/^#define I2C_OAR1_OA1EN_Msk /;"	d
I2C_OAR1_OA1EN_Pos	includes/stm32f051x8.h	/^#define I2C_OAR1_OA1EN_Pos /;"	d
I2C_OAR1_OA1MODE	includes/stm32f051x8.h	/^#define I2C_OAR1_OA1MODE /;"	d
I2C_OAR1_OA1MODE_Msk	includes/stm32f051x8.h	/^#define I2C_OAR1_OA1MODE_Msk /;"	d
I2C_OAR1_OA1MODE_Pos	includes/stm32f051x8.h	/^#define I2C_OAR1_OA1MODE_Pos /;"	d
I2C_OAR1_OA1_Msk	includes/stm32f051x8.h	/^#define I2C_OAR1_OA1_Msk /;"	d
I2C_OAR1_OA1_Pos	includes/stm32f051x8.h	/^#define I2C_OAR1_OA1_Pos /;"	d
I2C_OAR2_OA2	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2 /;"	d
I2C_OAR2_OA2EN	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2EN /;"	d
I2C_OAR2_OA2EN_Msk	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2EN_Msk /;"	d
I2C_OAR2_OA2EN_Pos	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2EN_Pos /;"	d
I2C_OAR2_OA2MASK01	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2MASK01 /;"	d
I2C_OAR2_OA2MASK01_Msk	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2MASK01_Msk /;"	d
I2C_OAR2_OA2MASK01_Pos	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2MASK01_Pos /;"	d
I2C_OAR2_OA2MASK02	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2MASK02 /;"	d
I2C_OAR2_OA2MASK02_Msk	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2MASK02_Msk /;"	d
I2C_OAR2_OA2MASK02_Pos	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2MASK02_Pos /;"	d
I2C_OAR2_OA2MASK03	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2MASK03 /;"	d
I2C_OAR2_OA2MASK03_Msk	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2MASK03_Msk /;"	d
I2C_OAR2_OA2MASK03_Pos	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2MASK03_Pos /;"	d
I2C_OAR2_OA2MASK04	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2MASK04 /;"	d
I2C_OAR2_OA2MASK04_Msk	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2MASK04_Msk /;"	d
I2C_OAR2_OA2MASK04_Pos	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2MASK04_Pos /;"	d
I2C_OAR2_OA2MASK05	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2MASK05 /;"	d
I2C_OAR2_OA2MASK05_Msk	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2MASK05_Msk /;"	d
I2C_OAR2_OA2MASK05_Pos	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2MASK05_Pos /;"	d
I2C_OAR2_OA2MASK06	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2MASK06 /;"	d
I2C_OAR2_OA2MASK06_Msk	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2MASK06_Msk /;"	d
I2C_OAR2_OA2MASK06_Pos	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2MASK06_Pos /;"	d
I2C_OAR2_OA2MASK07	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2MASK07 /;"	d
I2C_OAR2_OA2MASK07_Msk	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2MASK07_Msk /;"	d
I2C_OAR2_OA2MASK07_Pos	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2MASK07_Pos /;"	d
I2C_OAR2_OA2MSK	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2MSK /;"	d
I2C_OAR2_OA2MSK_Msk	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2MSK_Msk /;"	d
I2C_OAR2_OA2MSK_Pos	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2MSK_Pos /;"	d
I2C_OAR2_OA2NOMASK	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2NOMASK /;"	d
I2C_OAR2_OA2_Msk	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2_Msk /;"	d
I2C_OAR2_OA2_Pos	includes/stm32f051x8.h	/^#define I2C_OAR2_OA2_Pos /;"	d
I2C_PECR_PEC	includes/stm32f051x8.h	/^#define I2C_PECR_PEC /;"	d
I2C_PECR_PEC_Msk	includes/stm32f051x8.h	/^#define I2C_PECR_PEC_Msk /;"	d
I2C_PECR_PEC_Pos	includes/stm32f051x8.h	/^#define I2C_PECR_PEC_Pos /;"	d
I2C_RXDR_RXDATA	includes/stm32f051x8.h	/^#define I2C_RXDR_RXDATA /;"	d
I2C_RXDR_RXDATA_Msk	includes/stm32f051x8.h	/^#define I2C_RXDR_RXDATA_Msk /;"	d
I2C_RXDR_RXDATA_Pos	includes/stm32f051x8.h	/^#define I2C_RXDR_RXDATA_Pos /;"	d
I2C_TIMEOUTR_TEXTEN	includes/stm32f051x8.h	/^#define I2C_TIMEOUTR_TEXTEN /;"	d
I2C_TIMEOUTR_TEXTEN_Msk	includes/stm32f051x8.h	/^#define I2C_TIMEOUTR_TEXTEN_Msk /;"	d
I2C_TIMEOUTR_TEXTEN_Pos	includes/stm32f051x8.h	/^#define I2C_TIMEOUTR_TEXTEN_Pos /;"	d
I2C_TIMEOUTR_TIDLE	includes/stm32f051x8.h	/^#define I2C_TIMEOUTR_TIDLE /;"	d
I2C_TIMEOUTR_TIDLE_Msk	includes/stm32f051x8.h	/^#define I2C_TIMEOUTR_TIDLE_Msk /;"	d
I2C_TIMEOUTR_TIDLE_Pos	includes/stm32f051x8.h	/^#define I2C_TIMEOUTR_TIDLE_Pos /;"	d
I2C_TIMEOUTR_TIMEOUTA	includes/stm32f051x8.h	/^#define I2C_TIMEOUTR_TIMEOUTA /;"	d
I2C_TIMEOUTR_TIMEOUTA_Msk	includes/stm32f051x8.h	/^#define I2C_TIMEOUTR_TIMEOUTA_Msk /;"	d
I2C_TIMEOUTR_TIMEOUTA_Pos	includes/stm32f051x8.h	/^#define I2C_TIMEOUTR_TIMEOUTA_Pos /;"	d
I2C_TIMEOUTR_TIMEOUTB	includes/stm32f051x8.h	/^#define I2C_TIMEOUTR_TIMEOUTB /;"	d
I2C_TIMEOUTR_TIMEOUTB_Msk	includes/stm32f051x8.h	/^#define I2C_TIMEOUTR_TIMEOUTB_Msk /;"	d
I2C_TIMEOUTR_TIMEOUTB_Pos	includes/stm32f051x8.h	/^#define I2C_TIMEOUTR_TIMEOUTB_Pos /;"	d
I2C_TIMEOUTR_TIMOUTEN	includes/stm32f051x8.h	/^#define I2C_TIMEOUTR_TIMOUTEN /;"	d
I2C_TIMEOUTR_TIMOUTEN_Msk	includes/stm32f051x8.h	/^#define I2C_TIMEOUTR_TIMOUTEN_Msk /;"	d
I2C_TIMEOUTR_TIMOUTEN_Pos	includes/stm32f051x8.h	/^#define I2C_TIMEOUTR_TIMOUTEN_Pos /;"	d
I2C_TIMINGR_PRESC	includes/stm32f051x8.h	/^#define I2C_TIMINGR_PRESC /;"	d
I2C_TIMINGR_PRESC_Msk	includes/stm32f051x8.h	/^#define I2C_TIMINGR_PRESC_Msk /;"	d
I2C_TIMINGR_PRESC_Pos	includes/stm32f051x8.h	/^#define I2C_TIMINGR_PRESC_Pos /;"	d
I2C_TIMINGR_SCLDEL	includes/stm32f051x8.h	/^#define I2C_TIMINGR_SCLDEL /;"	d
I2C_TIMINGR_SCLDEL_Msk	includes/stm32f051x8.h	/^#define I2C_TIMINGR_SCLDEL_Msk /;"	d
I2C_TIMINGR_SCLDEL_Pos	includes/stm32f051x8.h	/^#define I2C_TIMINGR_SCLDEL_Pos /;"	d
I2C_TIMINGR_SCLH	includes/stm32f051x8.h	/^#define I2C_TIMINGR_SCLH /;"	d
I2C_TIMINGR_SCLH_Msk	includes/stm32f051x8.h	/^#define I2C_TIMINGR_SCLH_Msk /;"	d
I2C_TIMINGR_SCLH_Pos	includes/stm32f051x8.h	/^#define I2C_TIMINGR_SCLH_Pos /;"	d
I2C_TIMINGR_SCLL	includes/stm32f051x8.h	/^#define I2C_TIMINGR_SCLL /;"	d
I2C_TIMINGR_SCLL_Msk	includes/stm32f051x8.h	/^#define I2C_TIMINGR_SCLL_Msk /;"	d
I2C_TIMINGR_SCLL_Pos	includes/stm32f051x8.h	/^#define I2C_TIMINGR_SCLL_Pos /;"	d
I2C_TIMINGR_SDADEL	includes/stm32f051x8.h	/^#define I2C_TIMINGR_SDADEL /;"	d
I2C_TIMINGR_SDADEL_Msk	includes/stm32f051x8.h	/^#define I2C_TIMINGR_SDADEL_Msk /;"	d
I2C_TIMINGR_SDADEL_Pos	includes/stm32f051x8.h	/^#define I2C_TIMINGR_SDADEL_Pos /;"	d
I2C_TXDR_TXDATA	includes/stm32f051x8.h	/^#define I2C_TXDR_TXDATA /;"	d
I2C_TXDR_TXDATA_Msk	includes/stm32f051x8.h	/^#define I2C_TXDR_TXDATA_Msk /;"	d
I2C_TXDR_TXDATA_Pos	includes/stm32f051x8.h	/^#define I2C_TXDR_TXDATA_Pos /;"	d
I2C_TypeDef	includes/stm32f051x8.h	/^} I2C_TypeDef;$/;"	t	typeref:struct:__anon43
I2SCFGR	includes/stm32f051x8.h	/^  __IO uint32_t I2SCFGR;    \/*!< SPI_I2S configuration register,                     Address offset: 0x1C *\/$/;"	m	struct:__anon48
I2SPR	includes/stm32f051x8.h	/^  __IO uint32_t I2SPR;      \/*!< SPI_I2S prescaler register,                         Address offset: 0x20 *\/$/;"	m	struct:__anon48
I2S_I2SCFGR_CLEAR_MASK	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^#define I2S_I2SCFGR_CLEAR_MASK /;"	d	file:
I2S_I2SPR_CLEAR_MASK	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^#define I2S_I2SPR_CLEAR_MASK /;"	d	file:
IC1ActiveInput	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t IC1ActiveInput;  \/*!< Specifies the TI1 input source$/;"	m	struct:__anon13
IC1Config	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^static ErrorStatus IC1Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)$/;"	f	file:
IC1Filter	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t IC1Filter;          \/*!< Specifies the TI1 input filter.$/;"	m	struct:__anon14
IC1Filter	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t IC1Filter;       \/*!< Specifies the TI1 input filter.$/;"	m	struct:__anon13
IC1Polarity	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t IC1Polarity;        \/*!< Specifies the active edge of TI1 input.$/;"	m	struct:__anon14
IC1Polarity	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t IC1Polarity;     \/*!< Specifies the active edge of TI1 input.$/;"	m	struct:__anon13
IC1Prescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t IC1Prescaler;       \/*!< Specifies the TI1 input prescaler value.$/;"	m	struct:__anon14
IC1Prescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t IC1Prescaler;    \/*!< Specifies the TI1 input prescaler value.$/;"	m	struct:__anon13
IC2ActiveInput	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t IC2ActiveInput;  \/*!< Specifies the TI2 input source$/;"	m	struct:__anon13
IC2Config	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^static ErrorStatus IC2Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)$/;"	f	file:
IC2Filter	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t IC2Filter;       \/*!< Specifies the TI2 input filter.$/;"	m	struct:__anon13
IC2Polarity	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t IC2Polarity;      \/*!< Specifies the active edge of TI2 input.$/;"	m	struct:__anon13
IC2Prescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t IC2Prescaler;    \/*!< Specifies the TI2 input prescaler value.$/;"	m	struct:__anon13
IC3Config	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^static ErrorStatus IC3Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)$/;"	f	file:
IC4Config	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^static ErrorStatus IC4Config(TIM_TypeDef *TIMx, LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)$/;"	f	file:
ICActiveInput	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t ICActiveInput; \/*!< Specifies the input.$/;"	m	struct:__anon12
ICER	includes/core_cm0.h	/^  __IOM uint32_t ICER[1U];               \/*!< Offset: 0x080 (R\/W)  Interrupt Clear Enable Register *\/$/;"	m	struct:__anon64
ICFilter	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t ICFilter;      \/*!< Specifies the input capture filter.$/;"	m	struct:__anon12
ICPR	includes/core_cm0.h	/^  __IOM uint32_t ICPR[1U];               \/*!< Offset: 0x180 (R\/W)  Interrupt Clear Pending Register *\/$/;"	m	struct:__anon64
ICPolarity	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t ICPolarity;    \/*!< Specifies the active edge of the input signal.$/;"	m	struct:__anon12
ICPrescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t ICPrescaler;   \/*!< Specifies the Input Capture Prescaler.$/;"	m	struct:__anon12
ICR	includes/stm32f051x8.h	/^  __IO uint32_t ICR;       \/*!< TSC interrupt clear register,                             Address offset: 0x08 *\/$/;"	m	struct:__anon50
ICR	includes/stm32f051x8.h	/^  __IO uint32_t ICR;      \/*!< I2C Interrupt clear register,      Address offset: 0x1C *\/$/;"	m	struct:__anon43
ICR	includes/stm32f051x8.h	/^  __IO uint32_t ICR;    \/*!< USART Interrupt flag Clear register,      Address offset: 0x20 *\/$/;"	m	struct:__anon51
ICSR	includes/core_cm0.h	/^  __IOM uint32_t ICSR;                   \/*!< Offset: 0x004 (R\/W)  Interrupt Control and State Register *\/$/;"	m	struct:__anon65
IDCODE	includes/stm32f051x8.h	/^  __IO uint32_t IDCODE;       \/*!< MCU device ID code,                          Address offset: 0x00 *\/$/;"	m	struct:__anon35
IDR	includes/stm32f051x8.h	/^  __IO uint32_t IDR;          \/*!< GPIO port input data register,               Address offset: 0x10      *\/$/;"	m	struct:__anon41
IDR	includes/stm32f051x8.h	/^  __IO uint8_t  IDR;         \/*!< CRC Independent data register,               Address offset: 0x04 *\/$/;"	m	struct:__anon33
IER	includes/stm32f051x8.h	/^  __IO uint32_t IER;          \/*!< ADC interrupt enable register,                 Address offset: 0x04 *\/$/;"	m	struct:__anon27
IER	includes/stm32f051x8.h	/^  __IO uint32_t IER;          \/*!< CEC interrupt enable register,                              Address offset:0x14 *\/$/;"	m	struct:__anon29
IER	includes/stm32f051x8.h	/^  __IO uint32_t IER;       \/*!< TSC interrupt enable register,                            Address offset: 0x04 *\/$/;"	m	struct:__anon50
IFCR	includes/stm32f051x8.h	/^  __IO uint32_t IFCR;         \/*!< DMA interrupt flag clear register,           Address offset: 0x04 *\/$/;"	m	struct:__anon37
IMR	includes/stm32f051x8.h	/^  __IO uint32_t IMR;          \/*!<EXTI Interrupt mask register,                 Address offset: 0x00 *\/$/;"	m	struct:__anon38
INIT	includes/stm32f051x8.h	/^  __IO uint32_t INIT;        \/*!< Initial CRC value register,                  Address offset: 0x10 *\/$/;"	m	struct:__anon33
IOASCR	includes/stm32f051x8.h	/^  __IO uint32_t IOASCR;    \/*!< TSC I\/O analog switch control register,                   Address offset: 0x18 *\/$/;"	m	struct:__anon50
IOCCR	includes/stm32f051x8.h	/^  __IO uint32_t IOCCR;     \/*!< TSC I\/O channel control register,                         Address offset: 0x28 *\/$/;"	m	struct:__anon50
IOGCSR	includes/stm32f051x8.h	/^  __IO uint32_t IOGCSR;    \/*!< TSC I\/O group control status register,                    Address offset: 0x30 *\/$/;"	m	struct:__anon50
IOGXCR	includes/stm32f051x8.h	/^  __IO uint32_t IOGXCR[8]; \/*!< TSC I\/O group x counter register,                         Address offset: 0x34-50 *\/$/;"	m	struct:__anon50
IOHCR	includes/stm32f051x8.h	/^  __IO uint32_t IOHCR;     \/*!< TSC I\/O hysteresis control register,                      Address offset: 0x10 *\/$/;"	m	struct:__anon50
IOSCR	includes/stm32f051x8.h	/^  __IO uint32_t IOSCR;     \/*!< TSC I\/O sampling control register,                        Address offset: 0x20 *\/$/;"	m	struct:__anon50
IP	includes/core_cm0.h	/^  __IOM uint32_t IP[8U];                 \/*!< Offset: 0x300 (R\/W)  Interrupt Priority Register *\/$/;"	m	struct:__anon64
IPSR_ISR_Msk	includes/core_cm0.h	/^#define IPSR_ISR_Msk /;"	d
IPSR_ISR_Pos	includes/core_cm0.h	/^#define IPSR_ISR_Pos /;"	d
IPSR_Type	includes/core_cm0.h	/^} IPSR_Type;$/;"	t	typeref:union:__anon58
IRQn_Type	includes/stm32f051x8.h	/^} IRQn_Type;$/;"	t	typeref:enum:__anon26
ISER	includes/core_cm0.h	/^  __IOM uint32_t ISER[1U];               \/*!< Offset: 0x000 (R\/W)  Interrupt Set Enable Register *\/$/;"	m	struct:__anon64
ISPR	includes/core_cm0.h	/^  __IOM uint32_t ISPR[1U];               \/*!< Offset: 0x100 (R\/W)  Interrupt Set Pending Register *\/$/;"	m	struct:__anon64
ISR	includes/core_cm0.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon58::__anon59
ISR	includes/core_cm0.h	/^    uint32_t ISR:9;                      \/*!< bit:  0.. 8  Exception number *\/$/;"	m	struct:__anon60::__anon61
ISR	includes/stm32f051x8.h	/^  __IO uint32_t ISR;          \/*!< ADC interrupt and status register,             Address offset: 0x00 *\/$/;"	m	struct:__anon27
ISR	includes/stm32f051x8.h	/^  __IO uint32_t ISR;          \/*!< CEC Interrupt and Status Register,                          Address offset:0x10 *\/$/;"	m	struct:__anon29
ISR	includes/stm32f051x8.h	/^  __IO uint32_t ISR;          \/*!< DMA interrupt status register,               Address offset: 0x00 *\/$/;"	m	struct:__anon37
ISR	includes/stm32f051x8.h	/^  __IO uint32_t ISR;        \/*!< RTC initialization and status register,                    Address offset: 0x0C *\/$/;"	m	struct:__anon47
ISR	includes/stm32f051x8.h	/^  __IO uint32_t ISR;       \/*!< TSC interrupt status register,                            Address offset: 0x0C *\/$/;"	m	struct:__anon50
ISR	includes/stm32f051x8.h	/^  __IO uint32_t ISR;      \/*!< I2C Interrupt and status register, Address offset: 0x18 *\/$/;"	m	struct:__anon43
ISR	includes/stm32f051x8.h	/^  __IO uint32_t ISR;    \/*!< USART Interrupt and status register,      Address offset: 0x1C *\/$/;"	m	struct:__anon51
IS_ADC_ALL_INSTANCE	includes/stm32f051x8.h	/^#define IS_ADC_ALL_INSTANCE(/;"	d
IS_ADC_COMMON_INSTANCE	includes/stm32f051x8.h	/^#define IS_ADC_COMMON_INSTANCE(/;"	d
IS_CEC_ALL_INSTANCE	includes/stm32f051x8.h	/^#define IS_CEC_ALL_INSTANCE(/;"	d
IS_COMP_ALL_INSTANCE	includes/stm32f051x8.h	/^#define IS_COMP_ALL_INSTANCE(/;"	d
IS_COMP_COMMON_INSTANCE	includes/stm32f051x8.h	/^#define IS_COMP_COMMON_INSTANCE(/;"	d
IS_COMP_DAC1SWITCH_INSTANCE	includes/stm32f051x8.h	/^#define IS_COMP_DAC1SWITCH_INSTANCE(/;"	d
IS_COMP_WINDOWMODE_INSTANCE	includes/stm32f051x8.h	/^#define IS_COMP_WINDOWMODE_INSTANCE(/;"	d
IS_CRC_ALL_INSTANCE	includes/stm32f051x8.h	/^#define IS_CRC_ALL_INSTANCE(/;"	d
IS_DAC_ALL_INSTANCE	includes/stm32f051x8.h	/^#define IS_DAC_ALL_INSTANCE(/;"	d
IS_DMA_ALL_INSTANCE	includes/stm32f051x8.h	/^#define IS_DMA_ALL_INSTANCE(/;"	d
IS_FUNCTIONAL_STATE	includes/stm32f0xx.h	/^#define IS_FUNCTIONAL_STATE(/;"	d
IS_GPIO_AF_INSTANCE	includes/stm32f051x8.h	/^#define IS_GPIO_AF_INSTANCE(/;"	d
IS_GPIO_ALL_INSTANCE	includes/stm32f051x8.h	/^#define IS_GPIO_ALL_INSTANCE(/;"	d
IS_GPIO_LOCK_INSTANCE	includes/stm32f051x8.h	/^#define IS_GPIO_LOCK_INSTANCE(/;"	d
IS_I2C_ALL_INSTANCE	includes/stm32f051x8.h	/^#define IS_I2C_ALL_INSTANCE(/;"	d
IS_I2C_WAKEUP_FROMSTOP_INSTANCE	includes/stm32f051x8.h	/^#define IS_I2C_WAKEUP_FROMSTOP_INSTANCE(/;"	d
IS_I2S_ALL_INSTANCE	includes/stm32f051x8.h	/^#define IS_I2S_ALL_INSTANCE(/;"	d
IS_IRDA_INSTANCE	includes/stm32f051x8.h	/^#define IS_IRDA_INSTANCE(/;"	d
IS_IWDG_ALL_INSTANCE	includes/stm32f051x8.h	/^#define IS_IWDG_ALL_INSTANCE(/;"	d
IS_LL_ADC_CLOCK	stm32f0_peripheral/Src/stm32f0xx_ll_adc.c	/^#define IS_LL_ADC_CLOCK(/;"	d	file:
IS_LL_ADC_DATA_ALIGN	stm32f0_peripheral/Src/stm32f0xx_ll_adc.c	/^#define IS_LL_ADC_DATA_ALIGN(/;"	d	file:
IS_LL_ADC_LOW_POWER	stm32f0_peripheral/Src/stm32f0xx_ll_adc.c	/^#define IS_LL_ADC_LOW_POWER(/;"	d	file:
IS_LL_ADC_REG_CONTINUOUS_MODE	stm32f0_peripheral/Src/stm32f0xx_ll_adc.c	/^#define IS_LL_ADC_REG_CONTINUOUS_MODE(/;"	d	file:
IS_LL_ADC_REG_DMA_TRANSFER	stm32f0_peripheral/Src/stm32f0xx_ll_adc.c	/^#define IS_LL_ADC_REG_DMA_TRANSFER(/;"	d	file:
IS_LL_ADC_REG_OVR_DATA_BEHAVIOR	stm32f0_peripheral/Src/stm32f0xx_ll_adc.c	/^#define IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(/;"	d	file:
IS_LL_ADC_REG_SEQ_SCAN_DISCONT_MODE	stm32f0_peripheral/Src/stm32f0xx_ll_adc.c	/^#define IS_LL_ADC_REG_SEQ_SCAN_DISCONT_MODE(/;"	d	file:
IS_LL_ADC_REG_TRIG_SOURCE	stm32f0_peripheral/Src/stm32f0xx_ll_adc.c	/^#define IS_LL_ADC_REG_TRIG_SOURCE(/;"	d	file:
IS_LL_ADC_RESOLUTION	stm32f0_peripheral/Src/stm32f0xx_ll_adc.c	/^#define IS_LL_ADC_RESOLUTION(/;"	d	file:
IS_LL_COMP_INPUT_HYSTERESIS	stm32f0_peripheral/Src/stm32f0xx_ll_comp.c	/^#define IS_LL_COMP_INPUT_HYSTERESIS(/;"	d	file:
IS_LL_COMP_INPUT_MINUS	stm32f0_peripheral/Src/stm32f0xx_ll_comp.c	/^#define IS_LL_COMP_INPUT_MINUS(/;"	d	file:
IS_LL_COMP_INPUT_PLUS	stm32f0_peripheral/Src/stm32f0xx_ll_comp.c	/^#define IS_LL_COMP_INPUT_PLUS(/;"	d	file:
IS_LL_COMP_OUTPUT_POLARITY	stm32f0_peripheral/Src/stm32f0xx_ll_comp.c	/^#define IS_LL_COMP_OUTPUT_POLARITY(/;"	d	file:
IS_LL_COMP_OUTPUT_SELECTION	stm32f0_peripheral/Src/stm32f0xx_ll_comp.c	/^#define IS_LL_COMP_OUTPUT_SELECTION(/;"	d	file:
IS_LL_COMP_POWER_MODE	stm32f0_peripheral/Src/stm32f0xx_ll_comp.c	/^#define IS_LL_COMP_POWER_MODE(/;"	d	file:
IS_LL_DAC_CHANNEL	stm32f0_peripheral/Src/stm32f0xx_ll_dac.c	/^#define IS_LL_DAC_CHANNEL(/;"	d	file:
IS_LL_DAC_OUTPUT_BUFFER	stm32f0_peripheral/Src/stm32f0xx_ll_dac.c	/^#define IS_LL_DAC_OUTPUT_BUFFER(/;"	d	file:
IS_LL_DAC_TRIGGER_SOURCE	stm32f0_peripheral/Src/stm32f0xx_ll_dac.c	/^#define IS_LL_DAC_TRIGGER_SOURCE(/;"	d	file:
IS_LL_DAC_WAVE_AUTO_GENER_CONFIG	stm32f0_peripheral/Src/stm32f0xx_ll_dac.c	/^#define IS_LL_DAC_WAVE_AUTO_GENER_CONFIG(/;"	d	file:
IS_LL_DAC_WAVE_AUTO_GENER_MODE	stm32f0_peripheral/Src/stm32f0xx_ll_dac.c	/^#define IS_LL_DAC_WAVE_AUTO_GENER_MODE(/;"	d	file:
IS_LL_DMA_ALL_CHANNEL_INSTANCE	stm32f0_peripheral/Src/stm32f0xx_ll_dma.c	/^#define IS_LL_DMA_ALL_CHANNEL_INSTANCE(/;"	d	file:
IS_LL_DMA_DIRECTION	stm32f0_peripheral/Src/stm32f0xx_ll_dma.c	/^#define IS_LL_DMA_DIRECTION(/;"	d	file:
IS_LL_DMA_MEMORYDATASIZE	stm32f0_peripheral/Src/stm32f0xx_ll_dma.c	/^#define IS_LL_DMA_MEMORYDATASIZE(/;"	d	file:
IS_LL_DMA_MEMORYINCMODE	stm32f0_peripheral/Src/stm32f0xx_ll_dma.c	/^#define IS_LL_DMA_MEMORYINCMODE(/;"	d	file:
IS_LL_DMA_MODE	stm32f0_peripheral/Src/stm32f0xx_ll_dma.c	/^#define IS_LL_DMA_MODE(/;"	d	file:
IS_LL_DMA_NBDATA	stm32f0_peripheral/Src/stm32f0xx_ll_dma.c	/^#define IS_LL_DMA_NBDATA(/;"	d	file:
IS_LL_DMA_PERIPHDATASIZE	stm32f0_peripheral/Src/stm32f0xx_ll_dma.c	/^#define IS_LL_DMA_PERIPHDATASIZE(/;"	d	file:
IS_LL_DMA_PERIPHINCMODE	stm32f0_peripheral/Src/stm32f0xx_ll_dma.c	/^#define IS_LL_DMA_PERIPHINCMODE(/;"	d	file:
IS_LL_DMA_PERIPHREQUEST	stm32f0_peripheral/Src/stm32f0xx_ll_dma.c	/^#define IS_LL_DMA_PERIPHREQUEST(/;"	d	file:
IS_LL_DMA_PRIORITY	stm32f0_peripheral/Src/stm32f0xx_ll_dma.c	/^#define IS_LL_DMA_PRIORITY(/;"	d	file:
IS_LL_EXTI_LINE_0_31	stm32f0_peripheral/Src/stm32f0xx_ll_exti.c	/^#define IS_LL_EXTI_LINE_0_31(/;"	d	file:
IS_LL_EXTI_MODE	stm32f0_peripheral/Src/stm32f0xx_ll_exti.c	/^#define IS_LL_EXTI_MODE(/;"	d	file:
IS_LL_EXTI_TRIGGER	stm32f0_peripheral/Src/stm32f0xx_ll_exti.c	/^#define IS_LL_EXTI_TRIGGER(/;"	d	file:
IS_LL_GPIO_ALTERNATE	stm32f0_peripheral/Src/stm32f0xx_ll_gpio.c	/^#define IS_LL_GPIO_ALTERNATE(/;"	d	file:
IS_LL_GPIO_MODE	stm32f0_peripheral/Src/stm32f0xx_ll_gpio.c	/^#define IS_LL_GPIO_MODE(/;"	d	file:
IS_LL_GPIO_OUTPUT_TYPE	stm32f0_peripheral/Src/stm32f0xx_ll_gpio.c	/^#define IS_LL_GPIO_OUTPUT_TYPE(/;"	d	file:
IS_LL_GPIO_PIN	stm32f0_peripheral/Src/stm32f0xx_ll_gpio.c	/^#define IS_LL_GPIO_PIN(/;"	d	file:
IS_LL_GPIO_PULL	stm32f0_peripheral/Src/stm32f0xx_ll_gpio.c	/^#define IS_LL_GPIO_PULL(/;"	d	file:
IS_LL_GPIO_SPEED	stm32f0_peripheral/Src/stm32f0xx_ll_gpio.c	/^#define IS_LL_GPIO_SPEED(/;"	d	file:
IS_LL_I2C_ANALOG_FILTER	stm32f0_peripheral/Src/stm32f0xx_ll_i2c.c	/^#define IS_LL_I2C_ANALOG_FILTER(/;"	d	file:
IS_LL_I2C_DIGITAL_FILTER	stm32f0_peripheral/Src/stm32f0xx_ll_i2c.c	/^#define IS_LL_I2C_DIGITAL_FILTER(/;"	d	file:
IS_LL_I2C_OWN_ADDRESS1	stm32f0_peripheral/Src/stm32f0xx_ll_i2c.c	/^#define IS_LL_I2C_OWN_ADDRESS1(/;"	d	file:
IS_LL_I2C_OWN_ADDRSIZE	stm32f0_peripheral/Src/stm32f0xx_ll_i2c.c	/^#define IS_LL_I2C_OWN_ADDRSIZE(/;"	d	file:
IS_LL_I2C_PERIPHERAL_MODE	stm32f0_peripheral/Src/stm32f0xx_ll_i2c.c	/^#define IS_LL_I2C_PERIPHERAL_MODE(/;"	d	file:
IS_LL_I2C_TYPE_ACKNOWLEDGE	stm32f0_peripheral/Src/stm32f0xx_ll_i2c.c	/^#define IS_LL_I2C_TYPE_ACKNOWLEDGE(/;"	d	file:
IS_LL_I2S_AUDIO_FREQ	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^#define IS_LL_I2S_AUDIO_FREQ(/;"	d	file:
IS_LL_I2S_CPOL	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^#define IS_LL_I2S_CPOL(/;"	d	file:
IS_LL_I2S_DATAFORMAT	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^#define IS_LL_I2S_DATAFORMAT(/;"	d	file:
IS_LL_I2S_MCLK_OUTPUT	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^#define IS_LL_I2S_MCLK_OUTPUT(/;"	d	file:
IS_LL_I2S_MODE	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^#define IS_LL_I2S_MODE(/;"	d	file:
IS_LL_I2S_PRESCALER_LINEAR	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^#define IS_LL_I2S_PRESCALER_LINEAR(/;"	d	file:
IS_LL_I2S_PRESCALER_PARITY	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^#define IS_LL_I2S_PRESCALER_PARITY(/;"	d	file:
IS_LL_I2S_STANDARD	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^#define IS_LL_I2S_STANDARD(/;"	d	file:
IS_LL_RCC_CEC_CLKSOURCE	stm32f0_peripheral/Src/stm32f0xx_ll_rcc.c	/^#define IS_LL_RCC_CEC_CLKSOURCE(/;"	d	file:
IS_LL_RCC_I2C_CLKSOURCE	stm32f0_peripheral/Src/stm32f0xx_ll_rcc.c	/^#define IS_LL_RCC_I2C_CLKSOURCE(/;"	d	file:
IS_LL_RCC_USART_CLKSOURCE	stm32f0_peripheral/Src/stm32f0xx_ll_rcc.c	/^#define IS_LL_RCC_USART_CLKSOURCE(/;"	d	file:
IS_LL_RCC_USB_CLKSOURCE	stm32f0_peripheral/Src/stm32f0xx_ll_rcc.c	/^#define IS_LL_RCC_USB_CLKSOURCE(/;"	d	file:
IS_LL_RTC_ALMA_DATE_WEEKDAY_SEL	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^#define IS_LL_RTC_ALMA_DATE_WEEKDAY_SEL(/;"	d	file:
IS_LL_RTC_ALMA_MASK	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^#define IS_LL_RTC_ALMA_MASK(/;"	d	file:
IS_LL_RTC_ASYNCH_PREDIV	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^#define IS_LL_RTC_ASYNCH_PREDIV(/;"	d	file:
IS_LL_RTC_DAY	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^#define IS_LL_RTC_DAY(/;"	d	file:
IS_LL_RTC_FORMAT	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^#define IS_LL_RTC_FORMAT(/;"	d	file:
IS_LL_RTC_HOUR12	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^#define IS_LL_RTC_HOUR12(/;"	d	file:
IS_LL_RTC_HOUR24	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^#define IS_LL_RTC_HOUR24(/;"	d	file:
IS_LL_RTC_HOURFORMAT	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^#define IS_LL_RTC_HOURFORMAT(/;"	d	file:
IS_LL_RTC_MINUTES	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^#define IS_LL_RTC_MINUTES(/;"	d	file:
IS_LL_RTC_MONTH	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^#define IS_LL_RTC_MONTH(/;"	d	file:
IS_LL_RTC_SECONDS	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^#define IS_LL_RTC_SECONDS(/;"	d	file:
IS_LL_RTC_SYNCH_PREDIV	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^#define IS_LL_RTC_SYNCH_PREDIV(/;"	d	file:
IS_LL_RTC_TIME_FORMAT	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^#define IS_LL_RTC_TIME_FORMAT(/;"	d	file:
IS_LL_RTC_WEEKDAY	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^#define IS_LL_RTC_WEEKDAY(/;"	d	file:
IS_LL_RTC_YEAR	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^#define IS_LL_RTC_YEAR(/;"	d	file:
IS_LL_SPI_BAUDRATE	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^#define IS_LL_SPI_BAUDRATE(/;"	d	file:
IS_LL_SPI_BITORDER	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^#define IS_LL_SPI_BITORDER(/;"	d	file:
IS_LL_SPI_CRCCALCULATION	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^#define IS_LL_SPI_CRCCALCULATION(/;"	d	file:
IS_LL_SPI_CRC_POLYNOMIAL	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^#define IS_LL_SPI_CRC_POLYNOMIAL(/;"	d	file:
IS_LL_SPI_DATAWIDTH	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^#define IS_LL_SPI_DATAWIDTH(/;"	d	file:
IS_LL_SPI_MODE	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^#define IS_LL_SPI_MODE(/;"	d	file:
IS_LL_SPI_NSS	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^#define IS_LL_SPI_NSS(/;"	d	file:
IS_LL_SPI_PHASE	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^#define IS_LL_SPI_PHASE(/;"	d	file:
IS_LL_SPI_POLARITY	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^#define IS_LL_SPI_POLARITY(/;"	d	file:
IS_LL_SPI_TRANSFER_DIRECTION	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^#define IS_LL_SPI_TRANSFER_DIRECTION(/;"	d	file:
IS_LL_TIM_ACTIVEINPUT	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^#define IS_LL_TIM_ACTIVEINPUT(/;"	d	file:
IS_LL_TIM_AUTOMATIC_OUTPUT_STATE	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^#define IS_LL_TIM_AUTOMATIC_OUTPUT_STATE(/;"	d	file:
IS_LL_TIM_BREAK_POLARITY	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^#define IS_LL_TIM_BREAK_POLARITY(/;"	d	file:
IS_LL_TIM_BREAK_STATE	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^#define IS_LL_TIM_BREAK_STATE(/;"	d	file:
IS_LL_TIM_CLOCKDIVISION	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^#define IS_LL_TIM_CLOCKDIVISION(/;"	d	file:
IS_LL_TIM_COUNTERMODE	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^#define IS_LL_TIM_COUNTERMODE(/;"	d	file:
IS_LL_TIM_ENCODERMODE	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^#define IS_LL_TIM_ENCODERMODE(/;"	d	file:
IS_LL_TIM_ICPSC	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^#define IS_LL_TIM_ICPSC(/;"	d	file:
IS_LL_TIM_IC_FILTER	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^#define IS_LL_TIM_IC_FILTER(/;"	d	file:
IS_LL_TIM_IC_POLARITY	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^#define IS_LL_TIM_IC_POLARITY(/;"	d	file:
IS_LL_TIM_IC_POLARITY_ENCODER	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^#define IS_LL_TIM_IC_POLARITY_ENCODER(/;"	d	file:
IS_LL_TIM_LOCK_LEVEL	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^#define IS_LL_TIM_LOCK_LEVEL(/;"	d	file:
IS_LL_TIM_OCIDLESTATE	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^#define IS_LL_TIM_OCIDLESTATE(/;"	d	file:
IS_LL_TIM_OCMODE	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^#define IS_LL_TIM_OCMODE(/;"	d	file:
IS_LL_TIM_OCPOLARITY	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^#define IS_LL_TIM_OCPOLARITY(/;"	d	file:
IS_LL_TIM_OCSTATE	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^#define IS_LL_TIM_OCSTATE(/;"	d	file:
IS_LL_TIM_OSSI_STATE	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^#define IS_LL_TIM_OSSI_STATE(/;"	d	file:
IS_LL_TIM_OSSR_STATE	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^#define IS_LL_TIM_OSSR_STATE(/;"	d	file:
IS_LL_USART_BAUDRATE	stm32f0_peripheral/Src/stm32f0xx_ll_usart.c	/^#define IS_LL_USART_BAUDRATE(/;"	d	file:
IS_LL_USART_BRR_MAX	stm32f0_peripheral/Src/stm32f0xx_ll_usart.c	/^#define IS_LL_USART_BRR_MAX(/;"	d	file:
IS_LL_USART_BRR_MIN	stm32f0_peripheral/Src/stm32f0xx_ll_usart.c	/^#define IS_LL_USART_BRR_MIN(/;"	d	file:
IS_LL_USART_CLOCKOUTPUT	stm32f0_peripheral/Src/stm32f0xx_ll_usart.c	/^#define IS_LL_USART_CLOCKOUTPUT(/;"	d	file:
IS_LL_USART_CLOCKPHASE	stm32f0_peripheral/Src/stm32f0xx_ll_usart.c	/^#define IS_LL_USART_CLOCKPHASE(/;"	d	file:
IS_LL_USART_CLOCKPOLARITY	stm32f0_peripheral/Src/stm32f0xx_ll_usart.c	/^#define IS_LL_USART_CLOCKPOLARITY(/;"	d	file:
IS_LL_USART_DATAWIDTH	stm32f0_peripheral/Src/stm32f0xx_ll_usart.c	/^#define IS_LL_USART_DATAWIDTH(/;"	d	file:
IS_LL_USART_DIRECTION	stm32f0_peripheral/Src/stm32f0xx_ll_usart.c	/^#define IS_LL_USART_DIRECTION(/;"	d	file:
IS_LL_USART_HWCONTROL	stm32f0_peripheral/Src/stm32f0xx_ll_usart.c	/^#define IS_LL_USART_HWCONTROL(/;"	d	file:
IS_LL_USART_LASTBITCLKOUTPUT	stm32f0_peripheral/Src/stm32f0xx_ll_usart.c	/^#define IS_LL_USART_LASTBITCLKOUTPUT(/;"	d	file:
IS_LL_USART_OVERSAMPLING	stm32f0_peripheral/Src/stm32f0xx_ll_usart.c	/^#define IS_LL_USART_OVERSAMPLING(/;"	d	file:
IS_LL_USART_PARITY	stm32f0_peripheral/Src/stm32f0xx_ll_usart.c	/^#define IS_LL_USART_PARITY(/;"	d	file:
IS_LL_USART_STOPBITS	stm32f0_peripheral/Src/stm32f0xx_ll_usart.c	/^#define IS_LL_USART_STOPBITS(/;"	d	file:
IS_LL_UTILS_APB1_DIV	stm32f0_peripheral/Src/stm32f0xx_ll_utils.c	/^#define IS_LL_UTILS_APB1_DIV(/;"	d	file:
IS_LL_UTILS_HSE_BYPASS	stm32f0_peripheral/Src/stm32f0xx_ll_utils.c	/^#define IS_LL_UTILS_HSE_BYPASS(/;"	d	file:
IS_LL_UTILS_HSE_FREQUENCY	stm32f0_peripheral/Src/stm32f0xx_ll_utils.c	/^#define IS_LL_UTILS_HSE_FREQUENCY(/;"	d	file:
IS_LL_UTILS_PLLMUL_VALUE	stm32f0_peripheral/Src/stm32f0xx_ll_utils.c	/^#define IS_LL_UTILS_PLLMUL_VALUE(/;"	d	file:
IS_LL_UTILS_PLL_FREQUENCY	stm32f0_peripheral/Src/stm32f0xx_ll_utils.c	/^#define IS_LL_UTILS_PLL_FREQUENCY(/;"	d	file:
IS_LL_UTILS_PREDIV_VALUE	stm32f0_peripheral/Src/stm32f0xx_ll_utils.c	/^#define IS_LL_UTILS_PREDIV_VALUE(/;"	d	file:
IS_LL_UTILS_SYSCLK_DIV	stm32f0_peripheral/Src/stm32f0xx_ll_utils.c	/^#define IS_LL_UTILS_SYSCLK_DIV(/;"	d	file:
IS_RTC_ALL_INSTANCE	includes/stm32f051x8.h	/^#define IS_RTC_ALL_INSTANCE(/;"	d
IS_SMARTCARD_INSTANCE	includes/stm32f051x8.h	/^#define IS_SMARTCARD_INSTANCE(/;"	d
IS_SMBUS_ALL_INSTANCE	includes/stm32f051x8.h	/^#define IS_SMBUS_ALL_INSTANCE(/;"	d
IS_SPI_ALL_INSTANCE	includes/stm32f051x8.h	/^#define IS_SPI_ALL_INSTANCE(/;"	d
IS_TIM_32B_COUNTER_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_32B_COUNTER_INSTANCE(/;"	d
IS_TIM_ADVANCED_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_ADVANCED_INSTANCE(/;"	d
IS_TIM_BREAK_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_BREAK_INSTANCE(/;"	d
IS_TIM_CC1_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_CC1_INSTANCE(/;"	d
IS_TIM_CC2_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_CC2_INSTANCE(/;"	d
IS_TIM_CC3_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_CC3_INSTANCE(/;"	d
IS_TIM_CC4_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_CC4_INSTANCE(/;"	d
IS_TIM_CCXN_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_CCXN_INSTANCE(/;"	d
IS_TIM_CCX_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_CCX_INSTANCE(/;"	d
IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(/;"	d
IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(/;"	d
IS_TIM_CLOCKSOURCE_ITRX_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(/;"	d
IS_TIM_CLOCKSOURCE_TIX_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(/;"	d
IS_TIM_CLOCK_DIVISION_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_CLOCK_DIVISION_INSTANCE(/;"	d
IS_TIM_COMMUTATION_EVENT_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_COMMUTATION_EVENT_INSTANCE(/;"	d
IS_TIM_COUNTER_MODE_SELECT_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(/;"	d
IS_TIM_DMABURST_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_DMABURST_INSTANCE(/;"	d
IS_TIM_DMA_CC_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_DMA_CC_INSTANCE(/;"	d
IS_TIM_DMA_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_DMA_INSTANCE(/;"	d
IS_TIM_ENCODER_INTERFACE_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_ENCODER_INTERFACE_INSTANCE(/;"	d
IS_TIM_HALL_INTERFACE_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_HALL_INTERFACE_INSTANCE(/;"	d
IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(/;"	d
IS_TIM_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_INSTANCE(/;"	d
IS_TIM_MASTER_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_MASTER_INSTANCE(/;"	d
IS_TIM_OCXREF_CLEAR_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_OCXREF_CLEAR_INSTANCE(/;"	d
IS_TIM_REMAP_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_REMAP_INSTANCE(/;"	d
IS_TIM_REPETITION_COUNTER_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_REPETITION_COUNTER_INSTANCE(/;"	d
IS_TIM_SLAVE_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_SLAVE_INSTANCE(/;"	d
IS_TIM_XOR_INSTANCE	includes/stm32f051x8.h	/^#define IS_TIM_XOR_INSTANCE(/;"	d
IS_TSC_ALL_INSTANCE	includes/stm32f051x8.h	/^#define IS_TSC_ALL_INSTANCE(/;"	d
IS_UART_DRIVER_ENABLE_INSTANCE	includes/stm32f051x8.h	/^#define IS_UART_DRIVER_ENABLE_INSTANCE(/;"	d
IS_UART_HALFDUPLEX_INSTANCE	includes/stm32f051x8.h	/^#define IS_UART_HALFDUPLEX_INSTANCE(/;"	d
IS_UART_HWFLOW_INSTANCE	includes/stm32f051x8.h	/^#define IS_UART_HWFLOW_INSTANCE(/;"	d
IS_UART_INSTANCE	includes/stm32f051x8.h	/^#define IS_UART_INSTANCE(/;"	d
IS_UART_LIN_INSTANCE	includes/stm32f051x8.h	/^#define IS_UART_LIN_INSTANCE(/;"	d
IS_UART_WAKEUP_FROMSTOP_INSTANCE	includes/stm32f051x8.h	/^#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(/;"	d
IS_UART_WAKEUP_INSTANCE	includes/stm32f051x8.h	/^#define IS_UART_WAKEUP_INSTANCE /;"	d
IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE	includes/stm32f051x8.h	/^#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(/;"	d
IS_USART_INSTANCE	includes/stm32f051x8.h	/^#define IS_USART_INSTANCE(/;"	d
IS_WWDG_ALL_INSTANCE	includes/stm32f051x8.h	/^#define IS_WWDG_ALL_INSTANCE(/;"	d
ITStatus	includes/stm32f0xx.h	/^} FlagStatus, ITStatus;$/;"	t	typeref:enum:__anon53
IWDG	includes/stm32f051x8.h	/^#define IWDG /;"	d
IWDG_BASE	includes/stm32f051x8.h	/^#define IWDG_BASE /;"	d
IWDG_KR_KEY	includes/stm32f051x8.h	/^#define IWDG_KR_KEY /;"	d
IWDG_KR_KEY_Msk	includes/stm32f051x8.h	/^#define IWDG_KR_KEY_Msk /;"	d
IWDG_KR_KEY_Pos	includes/stm32f051x8.h	/^#define IWDG_KR_KEY_Pos /;"	d
IWDG_PR_PR	includes/stm32f051x8.h	/^#define IWDG_PR_PR /;"	d
IWDG_PR_PR_0	includes/stm32f051x8.h	/^#define IWDG_PR_PR_0 /;"	d
IWDG_PR_PR_1	includes/stm32f051x8.h	/^#define IWDG_PR_PR_1 /;"	d
IWDG_PR_PR_2	includes/stm32f051x8.h	/^#define IWDG_PR_PR_2 /;"	d
IWDG_PR_PR_Msk	includes/stm32f051x8.h	/^#define IWDG_PR_PR_Msk /;"	d
IWDG_PR_PR_Pos	includes/stm32f051x8.h	/^#define IWDG_PR_PR_Pos /;"	d
IWDG_RLR_RL	includes/stm32f051x8.h	/^#define IWDG_RLR_RL /;"	d
IWDG_RLR_RL_Msk	includes/stm32f051x8.h	/^#define IWDG_RLR_RL_Msk /;"	d
IWDG_RLR_RL_Pos	includes/stm32f051x8.h	/^#define IWDG_RLR_RL_Pos /;"	d
IWDG_SR_PVU	includes/stm32f051x8.h	/^#define IWDG_SR_PVU /;"	d
IWDG_SR_PVU_Msk	includes/stm32f051x8.h	/^#define IWDG_SR_PVU_Msk /;"	d
IWDG_SR_PVU_Pos	includes/stm32f051x8.h	/^#define IWDG_SR_PVU_Pos /;"	d
IWDG_SR_RVU	includes/stm32f051x8.h	/^#define IWDG_SR_RVU /;"	d
IWDG_SR_RVU_Msk	includes/stm32f051x8.h	/^#define IWDG_SR_RVU_Msk /;"	d
IWDG_SR_RVU_Pos	includes/stm32f051x8.h	/^#define IWDG_SR_RVU_Pos /;"	d
IWDG_SR_WVU	includes/stm32f051x8.h	/^#define IWDG_SR_WVU /;"	d
IWDG_SR_WVU_Msk	includes/stm32f051x8.h	/^#define IWDG_SR_WVU_Msk /;"	d
IWDG_SR_WVU_Pos	includes/stm32f051x8.h	/^#define IWDG_SR_WVU_Pos /;"	d
IWDG_TypeDef	includes/stm32f051x8.h	/^} IWDG_TypeDef;$/;"	t	typeref:struct:__anon44
IWDG_WINR_WIN	includes/stm32f051x8.h	/^#define IWDG_WINR_WIN /;"	d
IWDG_WINR_WIN_Msk	includes/stm32f051x8.h	/^#define IWDG_WINR_WIN_Msk /;"	d
IWDG_WINR_WIN_Pos	includes/stm32f051x8.h	/^#define IWDG_WINR_WIN_Pos /;"	d
Infinite_Loop	src/startup_stm32f051x8.s	/^Infinite_Loop:$/;"	l
InputHysteresis	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^  uint32_t InputHysteresis;             \/*!< Set comparator hysteresis mode of the input minus.$/;"	m	struct:__anon24
InputMinus	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^  uint32_t InputMinus;                  \/*!< Set comparator input minus (inverting input).$/;"	m	struct:__anon24
InputPlus	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^  uint32_t InputPlus;                   \/*!< Set comparator input plus (non-inverting input).$/;"	m	struct:__anon24
KEYR	includes/stm32f051x8.h	/^  __IO uint32_t KEYR;         \/*!<FLASH key register,                            Address offset: 0x04 *\/$/;"	m	struct:__anon39
KR	includes/stm32f051x8.h	/^  __IO uint32_t KR;   \/*!< IWDG Key register,       Address offset: 0x00 *\/$/;"	m	struct:__anon44
LCKR	includes/stm32f051x8.h	/^  __IO uint32_t LCKR;         \/*!< GPIO port configuration lock register,       Address offset: 0x1C      *\/$/;"	m	struct:__anon41
LD	Makefile	/^LD = $(PREFIX)-gcc$/;"	m
LDFLAGS	Makefile	/^LDFLAGS = -static $(MCUFLAGS) -Wl,--start-group -lgcc -lc -lg -Wl,--end-group\\$/;"	m
LL_ADC_AWD1	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_AWD1 /;"	d
LL_ADC_AWD_ALL_CHANNELS_REG	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_AWD_ALL_CHANNELS_REG /;"	d
LL_ADC_AWD_CHANNEL_0_REG	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_0_REG /;"	d
LL_ADC_AWD_CHANNEL_10_REG	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_10_REG /;"	d
LL_ADC_AWD_CHANNEL_11_REG	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_11_REG /;"	d
LL_ADC_AWD_CHANNEL_12_REG	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_12_REG /;"	d
LL_ADC_AWD_CHANNEL_13_REG	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_13_REG /;"	d
LL_ADC_AWD_CHANNEL_14_REG	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_14_REG /;"	d
LL_ADC_AWD_CHANNEL_15_REG	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_15_REG /;"	d
LL_ADC_AWD_CHANNEL_16_REG	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_16_REG /;"	d
LL_ADC_AWD_CHANNEL_17_REG	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_17_REG /;"	d
LL_ADC_AWD_CHANNEL_18_REG	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_18_REG /;"	d
LL_ADC_AWD_CHANNEL_1_REG	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_1_REG /;"	d
LL_ADC_AWD_CHANNEL_2_REG	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_2_REG /;"	d
LL_ADC_AWD_CHANNEL_3_REG	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_3_REG /;"	d
LL_ADC_AWD_CHANNEL_4_REG	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_4_REG /;"	d
LL_ADC_AWD_CHANNEL_5_REG	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_5_REG /;"	d
LL_ADC_AWD_CHANNEL_6_REG	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_6_REG /;"	d
LL_ADC_AWD_CHANNEL_7_REG	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_7_REG /;"	d
LL_ADC_AWD_CHANNEL_8_REG	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_8_REG /;"	d
LL_ADC_AWD_CHANNEL_9_REG	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_AWD_CHANNEL_9_REG /;"	d
LL_ADC_AWD_CH_TEMPSENSOR_REG	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_AWD_CH_TEMPSENSOR_REG /;"	d
LL_ADC_AWD_CH_VBAT_REG	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_AWD_CH_VBAT_REG /;"	d
LL_ADC_AWD_CH_VREFINT_REG	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_AWD_CH_VREFINT_REG /;"	d
LL_ADC_AWD_DISABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_AWD_DISABLE /;"	d
LL_ADC_AWD_THRESHOLDS_HIGH_LOW	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_AWD_THRESHOLDS_HIGH_LOW /;"	d
LL_ADC_AWD_THRESHOLD_HIGH	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_AWD_THRESHOLD_HIGH /;"	d
LL_ADC_AWD_THRESHOLD_LOW	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_AWD_THRESHOLD_LOW /;"	d
LL_ADC_CHANNEL_0	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_0 /;"	d
LL_ADC_CHANNEL_1	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_1 /;"	d
LL_ADC_CHANNEL_10	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_10 /;"	d
LL_ADC_CHANNEL_11	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_11 /;"	d
LL_ADC_CHANNEL_12	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_12 /;"	d
LL_ADC_CHANNEL_13	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_13 /;"	d
LL_ADC_CHANNEL_14	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_14 /;"	d
LL_ADC_CHANNEL_15	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_15 /;"	d
LL_ADC_CHANNEL_16	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_16 /;"	d
LL_ADC_CHANNEL_17	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_17 /;"	d
LL_ADC_CHANNEL_18	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_18 /;"	d
LL_ADC_CHANNEL_2	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_2 /;"	d
LL_ADC_CHANNEL_3	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_3 /;"	d
LL_ADC_CHANNEL_4	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_4 /;"	d
LL_ADC_CHANNEL_5	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_5 /;"	d
LL_ADC_CHANNEL_6	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_6 /;"	d
LL_ADC_CHANNEL_7	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_7 /;"	d
LL_ADC_CHANNEL_8	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_8 /;"	d
LL_ADC_CHANNEL_9	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_9 /;"	d
LL_ADC_CHANNEL_TEMPSENSOR	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_TEMPSENSOR /;"	d
LL_ADC_CHANNEL_VBAT	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_VBAT /;"	d
LL_ADC_CHANNEL_VREFINT	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_CHANNEL_VREFINT /;"	d
LL_ADC_CLOCK_ASYNC	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_CLOCK_ASYNC /;"	d
LL_ADC_CLOCK_SYNC_PCLK_DIV2	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_CLOCK_SYNC_PCLK_DIV2 /;"	d
LL_ADC_CLOCK_SYNC_PCLK_DIV4	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_CLOCK_SYNC_PCLK_DIV4 /;"	d
LL_ADC_ClearFlag_ADRDY	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_ClearFlag_ADRDY(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_ClearFlag_AWD1	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_ClearFlag_EOC	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_ClearFlag_EOS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_ClearFlag_EOS(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_ClearFlag_EOSMP	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_ClearFlag_EOSMP(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_ClearFlag_OVR	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_ClearFlag_OVR(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_CommonDeInit	stm32f0_peripheral/Src/stm32f0xx_ll_adc.c	/^ErrorStatus LL_ADC_CommonDeInit(ADC_Common_TypeDef *ADCxy_COMMON)$/;"	f
LL_ADC_ConfigAnalogWDThresholds	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDThresholdHighValue, uint32_t AWDThresholdLowValue)$/;"	f
LL_ADC_DATA_ALIGN_LEFT	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_DATA_ALIGN_LEFT /;"	d
LL_ADC_DATA_ALIGN_RIGHT	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_DATA_ALIGN_RIGHT /;"	d
LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_DELAY_CALIB_ENABLE_ADC_CYCLES /;"	d
LL_ADC_DELAY_TEMPSENSOR_STAB_US	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_DELAY_TEMPSENSOR_STAB_US /;"	d
LL_ADC_DELAY_VREFINT_STAB_US	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_DELAY_VREFINT_STAB_US /;"	d
LL_ADC_DMA_GetRegAddr	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(ADC_TypeDef *ADCx, uint32_t Register)$/;"	f
LL_ADC_DMA_REG_REGULAR_DATA	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_DMA_REG_REGULAR_DATA /;"	d
LL_ADC_DeInit	stm32f0_peripheral/Src/stm32f0xx_ll_adc.c	/^ErrorStatus LL_ADC_DeInit(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_Disable	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_DisableIT_ADRDY	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_DisableIT_ADRDY(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_DisableIT_AWD1	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_DisableIT_EOC	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_DisableIT_EOC(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_DisableIT_EOS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_DisableIT_EOS(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_DisableIT_EOSMP	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_DisableIT_EOSMP(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_DisableIT_OVR	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_DisableIT_OVR(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_Enable	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_EnableIT_ADRDY	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_EnableIT_ADRDY(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_EnableIT_AWD1	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_EnableIT_EOC	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_EnableIT_EOC(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_EnableIT_EOS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_EnableIT_EOS(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_EnableIT_EOSMP	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_EnableIT_EOSMP(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_EnableIT_OVR	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_EnableIT_OVR(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_FLAG_ADRDY	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_FLAG_ADRDY /;"	d
LL_ADC_FLAG_AWD1	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_FLAG_AWD1 /;"	d
LL_ADC_FLAG_EOC	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_FLAG_EOC /;"	d
LL_ADC_FLAG_EOS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_FLAG_EOS /;"	d
LL_ADC_FLAG_EOSMP	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_FLAG_EOSMP /;"	d
LL_ADC_FLAG_OVR	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_FLAG_OVR /;"	d
LL_ADC_GROUP_REGULAR	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_GROUP_REGULAR /;"	d
LL_ADC_GetAnalogWDMonitChannels	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetAnalogWDMonitChannels(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_GetAnalogWDThresholds	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDThresholdsHighLow)$/;"	f
LL_ADC_GetClock	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetClock(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_GetCommonPathInternalCh	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)$/;"	f
LL_ADC_GetDataAlignment	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetDataAlignment(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_GetLowPowerMode	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetLowPowerMode(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_GetResolution	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetResolution(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_GetSamplingTimeCommonChannels	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IT_ADRDY	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_IT_ADRDY /;"	d
LL_ADC_IT_AWD1	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_IT_AWD1 /;"	d
LL_ADC_IT_EOC	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_IT_EOC /;"	d
LL_ADC_IT_EOS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_IT_EOS /;"	d
LL_ADC_IT_EOSMP	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_IT_EOSMP /;"	d
LL_ADC_IT_OVR	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_IT_OVR /;"	d
LL_ADC_Init	stm32f0_peripheral/Src/stm32f0xx_ll_adc.c	/^ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)$/;"	f
LL_ADC_InitTypeDef	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^} LL_ADC_InitTypeDef;$/;"	t	typeref:struct:__anon20
LL_ADC_IsActiveFlag_ADRDY	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IsActiveFlag_AWD1	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD1(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IsActiveFlag_EOC	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IsActiveFlag_EOS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOS(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IsActiveFlag_EOSMP	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOSMP(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IsActiveFlag_OVR	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_OVR(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IsCalibrationOnGoing	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IsDisableOngoing	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IsEnabled	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IsEnabledIT_ADRDY	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_ADRDY(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IsEnabledIT_AWD1	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_AWD1(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IsEnabledIT_EOC	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOC(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IsEnabledIT_EOS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOS(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IsEnabledIT_EOSMP	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOSMP(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_IsEnabledIT_OVR	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_OVR(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_LP_AUTOPOWEROFF	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_LP_AUTOPOWEROFF /;"	d
LL_ADC_LP_AUTOWAIT	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_LP_AUTOWAIT /;"	d
LL_ADC_LP_AUTOWAIT_AUTOPOWEROFF	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_LP_AUTOWAIT_AUTOPOWEROFF /;"	d
LL_ADC_LP_MODE_NONE	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_LP_MODE_NONE /;"	d
LL_ADC_PATH_INTERNAL_NONE	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_PATH_INTERNAL_NONE /;"	d
LL_ADC_PATH_INTERNAL_TEMPSENSOR	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_PATH_INTERNAL_TEMPSENSOR /;"	d
LL_ADC_PATH_INTERNAL_VBAT	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_PATH_INTERNAL_VBAT /;"	d
LL_ADC_PATH_INTERNAL_VREFINT	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_PATH_INTERNAL_VREFINT /;"	d
LL_ADC_REG_CONV_CONTINUOUS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_REG_CONV_CONTINUOUS /;"	d
LL_ADC_REG_CONV_SINGLE	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_REG_CONV_SINGLE /;"	d
LL_ADC_REG_DMA_TRANSFER_LIMITED	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_REG_DMA_TRANSFER_LIMITED /;"	d
LL_ADC_REG_DMA_TRANSFER_NONE	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_REG_DMA_TRANSFER_NONE /;"	d
LL_ADC_REG_DMA_TRANSFER_UNLIMITED	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_REG_DMA_TRANSFER_UNLIMITED /;"	d
LL_ADC_REG_GetContinuousMode	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_GetContinuousMode(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_GetDMATransfer	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_GetOverrun	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_GetOverrun(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_GetSequencerChannels	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerChannels(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_GetSequencerDiscont	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerDiscont(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_GetSequencerScanDirection	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerScanDirection(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_GetTriggerEdge	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerEdge(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_GetTriggerSource	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerSource(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_Init	stm32f0_peripheral/Src/stm32f0xx_ll_adc.c	/^ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)$/;"	f
LL_ADC_REG_InitTypeDef	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^} LL_ADC_REG_InitTypeDef;$/;"	t	typeref:struct:__anon21
LL_ADC_REG_IsConversionOngoing	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_IsStopConversionOngoing	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_IsStopConversionOngoing(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_IsTriggerSourceSWStart	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_OVR_DATA_OVERWRITTEN	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_REG_OVR_DATA_OVERWRITTEN /;"	d
LL_ADC_REG_OVR_DATA_PRESERVED	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_REG_OVR_DATA_PRESERVED /;"	d
LL_ADC_REG_ReadConversionData10	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData10(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_ReadConversionData12	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_ReadConversionData32	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint32_t LL_ADC_REG_ReadConversionData32(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_ReadConversionData6	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData6(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_ReadConversionData8	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData8(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_SEQ_DISCONT_1RANK	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_REG_SEQ_DISCONT_1RANK /;"	d
LL_ADC_REG_SEQ_DISCONT_DISABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_REG_SEQ_DISCONT_DISABLE /;"	d
LL_ADC_REG_SEQ_SCAN_DIR_BACKWARD	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_REG_SEQ_SCAN_DIR_BACKWARD /;"	d
LL_ADC_REG_SEQ_SCAN_DIR_FORWARD	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_REG_SEQ_SCAN_DIR_FORWARD /;"	d
LL_ADC_REG_SetContinuousMode	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetContinuousMode(ADC_TypeDef *ADCx, uint32_t Continuous)$/;"	f
LL_ADC_REG_SetDMATransfer	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer)$/;"	f
LL_ADC_REG_SetOverrun	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetOverrun(ADC_TypeDef *ADCx, uint32_t Overrun)$/;"	f
LL_ADC_REG_SetSequencerChAdd	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)$/;"	f
LL_ADC_REG_SetSequencerChRem	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)$/;"	f
LL_ADC_REG_SetSequencerChannels	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetSequencerChannels(ADC_TypeDef *ADCx, uint32_t Channel)$/;"	f
LL_ADC_REG_SetSequencerDiscont	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)$/;"	f
LL_ADC_REG_SetSequencerScanDirection	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetSequencerScanDirection(ADC_TypeDef *ADCx, uint32_t ScanDirection)$/;"	f
LL_ADC_REG_SetTriggerEdge	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetTriggerEdge(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)$/;"	f
LL_ADC_REG_SetTriggerSource	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)$/;"	f
LL_ADC_REG_StartConversion	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_StopConversion	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_REG_StructInit	stm32f0_peripheral/Src/stm32f0xx_ll_adc.c	/^void LL_ADC_REG_StructInit(LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)$/;"	f
LL_ADC_REG_TRIG_EXT_FALLING	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_REG_TRIG_EXT_FALLING /;"	d
LL_ADC_REG_TRIG_EXT_RISING	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_REG_TRIG_EXT_RISING /;"	d
LL_ADC_REG_TRIG_EXT_RISINGFALLING	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_REG_TRIG_EXT_RISINGFALLING /;"	d
LL_ADC_REG_TRIG_EXT_TIM15_TRGO	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_REG_TRIG_EXT_TIM15_TRGO /;"	d
LL_ADC_REG_TRIG_EXT_TIM1_CH4	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_REG_TRIG_EXT_TIM1_CH4 /;"	d
LL_ADC_REG_TRIG_EXT_TIM1_TRGO	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_REG_TRIG_EXT_TIM1_TRGO /;"	d
LL_ADC_REG_TRIG_EXT_TIM2_TRGO	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_REG_TRIG_EXT_TIM2_TRGO /;"	d
LL_ADC_REG_TRIG_EXT_TIM3_TRGO	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_REG_TRIG_EXT_TIM3_TRGO /;"	d
LL_ADC_REG_TRIG_SOFTWARE	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_REG_TRIG_SOFTWARE /;"	d
LL_ADC_RESOLUTION_10B	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_RESOLUTION_10B /;"	d
LL_ADC_RESOLUTION_12B	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_RESOLUTION_12B /;"	d
LL_ADC_RESOLUTION_6B	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_RESOLUTION_6B /;"	d
LL_ADC_RESOLUTION_8B	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_RESOLUTION_8B /;"	d
LL_ADC_ReadReg	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_ReadReg(/;"	d
LL_ADC_SAMPLINGTIME_13CYCLES_5	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_SAMPLINGTIME_13CYCLES_5 /;"	d
LL_ADC_SAMPLINGTIME_1CYCLE_5	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_SAMPLINGTIME_1CYCLE_5 /;"	d
LL_ADC_SAMPLINGTIME_239CYCLES_5	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_SAMPLINGTIME_239CYCLES_5 /;"	d
LL_ADC_SAMPLINGTIME_28CYCLES_5	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_SAMPLINGTIME_28CYCLES_5 /;"	d
LL_ADC_SAMPLINGTIME_41CYCLES_5	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_SAMPLINGTIME_41CYCLES_5 /;"	d
LL_ADC_SAMPLINGTIME_55CYCLES_5	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_SAMPLINGTIME_55CYCLES_5 /;"	d
LL_ADC_SAMPLINGTIME_71CYCLES_5	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_SAMPLINGTIME_71CYCLES_5 /;"	d
LL_ADC_SAMPLINGTIME_7CYCLES_5	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_SAMPLINGTIME_7CYCLES_5 /;"	d
LL_ADC_SetAnalogWDMonitChannels	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDChannelGroup)$/;"	f
LL_ADC_SetAnalogWDThresholds	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDThresholdsHighLow, uint32_t AWDThresholdValue)$/;"	f
LL_ADC_SetClock	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetClock(ADC_TypeDef *ADCx, uint32_t ClockSource)$/;"	f
LL_ADC_SetCommonPathInternalCh	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)$/;"	f
LL_ADC_SetDataAlignment	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetDataAlignment(ADC_TypeDef *ADCx, uint32_t DataAlignment)$/;"	f
LL_ADC_SetLowPowerMode	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetLowPowerMode(ADC_TypeDef *ADCx, uint32_t LowPowerMode)$/;"	f
LL_ADC_SetResolution	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)$/;"	f
LL_ADC_SetSamplingTimeCommonChannels	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTime)$/;"	f
LL_ADC_StartCalibration	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx)$/;"	f
LL_ADC_StructInit	stm32f0_peripheral/Src/stm32f0xx_ll_adc.c	/^void LL_ADC_StructInit(LL_ADC_InitTypeDef *ADC_InitStruct)$/;"	f
LL_ADC_WriteReg	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define LL_ADC_WriteReg(/;"	d
LL_AHB1_GRP1_DisableClock	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^__STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)$/;"	f
LL_AHB1_GRP1_EnableClock	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)$/;"	f
LL_AHB1_GRP1_ForceReset	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^__STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)$/;"	f
LL_AHB1_GRP1_IsEnabledClock	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^__STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)$/;"	f
LL_AHB1_GRP1_PERIPH_ALL	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_AHB1_GRP1_PERIPH_ALL /;"	d
LL_AHB1_GRP1_PERIPH_CRC	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_AHB1_GRP1_PERIPH_CRC /;"	d
LL_AHB1_GRP1_PERIPH_DMA1	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_AHB1_GRP1_PERIPH_DMA1 /;"	d
LL_AHB1_GRP1_PERIPH_DMA2	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_AHB1_GRP1_PERIPH_DMA2 /;"	d
LL_AHB1_GRP1_PERIPH_FLASH	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_AHB1_GRP1_PERIPH_FLASH /;"	d
LL_AHB1_GRP1_PERIPH_GPIOA	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_AHB1_GRP1_PERIPH_GPIOA /;"	d
LL_AHB1_GRP1_PERIPH_GPIOB	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_AHB1_GRP1_PERIPH_GPIOB /;"	d
LL_AHB1_GRP1_PERIPH_GPIOC	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_AHB1_GRP1_PERIPH_GPIOC /;"	d
LL_AHB1_GRP1_PERIPH_GPIOD	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_AHB1_GRP1_PERIPH_GPIOD /;"	d
LL_AHB1_GRP1_PERIPH_GPIOE	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_AHB1_GRP1_PERIPH_GPIOE /;"	d
LL_AHB1_GRP1_PERIPH_GPIOF	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_AHB1_GRP1_PERIPH_GPIOF /;"	d
LL_AHB1_GRP1_PERIPH_SRAM	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_AHB1_GRP1_PERIPH_SRAM /;"	d
LL_AHB1_GRP1_PERIPH_TSC	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_AHB1_GRP1_PERIPH_TSC /;"	d
LL_AHB1_GRP1_ReleaseReset	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^__STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)$/;"	f
LL_APB1_GRP1_DisableClock	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)$/;"	f
LL_APB1_GRP1_EnableClock	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)$/;"	f
LL_APB1_GRP1_ForceReset	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^__STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)$/;"	f
LL_APB1_GRP1_IsEnabledClock	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)$/;"	f
LL_APB1_GRP1_PERIPH_ALL	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP1_PERIPH_ALL /;"	d
LL_APB1_GRP1_PERIPH_CAN	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP1_PERIPH_CAN /;"	d
LL_APB1_GRP1_PERIPH_CEC	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP1_PERIPH_CEC /;"	d
LL_APB1_GRP1_PERIPH_CRS	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP1_PERIPH_CRS /;"	d
LL_APB1_GRP1_PERIPH_DAC1	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP1_PERIPH_DAC1 /;"	d
LL_APB1_GRP1_PERIPH_I2C1	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP1_PERIPH_I2C1 /;"	d
LL_APB1_GRP1_PERIPH_I2C2	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP1_PERIPH_I2C2 /;"	d
LL_APB1_GRP1_PERIPH_PWR	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP1_PERIPH_PWR /;"	d
LL_APB1_GRP1_PERIPH_SPI2	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP1_PERIPH_SPI2 /;"	d
LL_APB1_GRP1_PERIPH_TIM14	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP1_PERIPH_TIM14 /;"	d
LL_APB1_GRP1_PERIPH_TIM2	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP1_PERIPH_TIM2 /;"	d
LL_APB1_GRP1_PERIPH_TIM3	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP1_PERIPH_TIM3 /;"	d
LL_APB1_GRP1_PERIPH_TIM6	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP1_PERIPH_TIM6 /;"	d
LL_APB1_GRP1_PERIPH_TIM7	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP1_PERIPH_TIM7 /;"	d
LL_APB1_GRP1_PERIPH_USART2	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP1_PERIPH_USART2 /;"	d
LL_APB1_GRP1_PERIPH_USART3	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP1_PERIPH_USART3 /;"	d
LL_APB1_GRP1_PERIPH_USART4	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP1_PERIPH_USART4 /;"	d
LL_APB1_GRP1_PERIPH_USART5	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP1_PERIPH_USART5 /;"	d
LL_APB1_GRP1_PERIPH_USB	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP1_PERIPH_USB /;"	d
LL_APB1_GRP1_PERIPH_WWDG	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP1_PERIPH_WWDG /;"	d
LL_APB1_GRP1_ReleaseReset	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^__STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)$/;"	f
LL_APB1_GRP2_DisableClock	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^__STATIC_INLINE void LL_APB1_GRP2_DisableClock(uint32_t Periphs)$/;"	f
LL_APB1_GRP2_EnableClock	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^__STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)$/;"	f
LL_APB1_GRP2_ForceReset	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^__STATIC_INLINE void LL_APB1_GRP2_ForceReset(uint32_t Periphs)$/;"	f
LL_APB1_GRP2_IsEnabledClock	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^__STATIC_INLINE uint32_t LL_APB1_GRP2_IsEnabledClock(uint32_t Periphs)$/;"	f
LL_APB1_GRP2_PERIPH_ADC1	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP2_PERIPH_ADC1 /;"	d
LL_APB1_GRP2_PERIPH_ALL	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP2_PERIPH_ALL /;"	d
LL_APB1_GRP2_PERIPH_DBGMCU	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP2_PERIPH_DBGMCU /;"	d
LL_APB1_GRP2_PERIPH_SPI1	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP2_PERIPH_SPI1 /;"	d
LL_APB1_GRP2_PERIPH_SYSCFG	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP2_PERIPH_SYSCFG /;"	d
LL_APB1_GRP2_PERIPH_TIM1	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP2_PERIPH_TIM1 /;"	d
LL_APB1_GRP2_PERIPH_TIM15	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP2_PERIPH_TIM15 /;"	d
LL_APB1_GRP2_PERIPH_TIM16	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP2_PERIPH_TIM16 /;"	d
LL_APB1_GRP2_PERIPH_TIM17	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP2_PERIPH_TIM17 /;"	d
LL_APB1_GRP2_PERIPH_USART1	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP2_PERIPH_USART1 /;"	d
LL_APB1_GRP2_PERIPH_USART6	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP2_PERIPH_USART6 /;"	d
LL_APB1_GRP2_PERIPH_USART7	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP2_PERIPH_USART7 /;"	d
LL_APB1_GRP2_PERIPH_USART8	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define LL_APB1_GRP2_PERIPH_USART8 /;"	d
LL_APB1_GRP2_ReleaseReset	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^__STATIC_INLINE void LL_APB1_GRP2_ReleaseReset(uint32_t Periphs)$/;"	f
LL_COMP_ConfigInputs	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^__STATIC_INLINE void LL_COMP_ConfigInputs(COMP_TypeDef *COMPx, uint32_t InputMinus, uint32_t InputPlus)$/;"	f
LL_COMP_DELAY_STARTUP_US	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_DELAY_STARTUP_US /;"	d
LL_COMP_DELAY_VOLTAGE_SCALER_STAB_US	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_DELAY_VOLTAGE_SCALER_STAB_US /;"	d
LL_COMP_DeInit	stm32f0_peripheral/Src/stm32f0xx_ll_comp.c	/^ErrorStatus LL_COMP_DeInit(COMP_TypeDef *COMPx)$/;"	f
LL_COMP_Disable	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^__STATIC_INLINE void LL_COMP_Disable(COMP_TypeDef *COMPx)$/;"	f
LL_COMP_Enable	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^__STATIC_INLINE void LL_COMP_Enable(COMP_TypeDef *COMPx)$/;"	f
LL_COMP_GetCommonWindowMode	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^__STATIC_INLINE uint32_t LL_COMP_GetCommonWindowMode(COMP_Common_TypeDef *COMPxy_COMMON)$/;"	f
LL_COMP_GetInputHysteresis	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^__STATIC_INLINE uint32_t LL_COMP_GetInputHysteresis(COMP_TypeDef *COMPx)$/;"	f
LL_COMP_GetInputMinus	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^__STATIC_INLINE uint32_t LL_COMP_GetInputMinus(COMP_TypeDef *COMPx)$/;"	f
LL_COMP_GetInputPlus	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^__STATIC_INLINE uint32_t LL_COMP_GetInputPlus(COMP_TypeDef *COMPx)$/;"	f
LL_COMP_GetOutputPolarity	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^__STATIC_INLINE uint32_t LL_COMP_GetOutputPolarity(COMP_TypeDef *COMPx)$/;"	f
LL_COMP_GetOutputSelection	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^__STATIC_INLINE uint32_t LL_COMP_GetOutputSelection(COMP_TypeDef *COMPx)$/;"	f
LL_COMP_GetPowerMode	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^__STATIC_INLINE uint32_t LL_COMP_GetPowerMode(COMP_TypeDef *COMPx)$/;"	f
LL_COMP_HYSTERESIS_HIGH	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_HYSTERESIS_HIGH /;"	d
LL_COMP_HYSTERESIS_LOW	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_HYSTERESIS_LOW /;"	d
LL_COMP_HYSTERESIS_MEDIUM	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_HYSTERESIS_MEDIUM /;"	d
LL_COMP_HYSTERESIS_NONE	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_HYSTERESIS_NONE /;"	d
LL_COMP_INPUT_MINUS_1_2VREFINT	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_INPUT_MINUS_1_2VREFINT /;"	d
LL_COMP_INPUT_MINUS_1_4VREFINT	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_INPUT_MINUS_1_4VREFINT /;"	d
LL_COMP_INPUT_MINUS_3_4VREFINT	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_INPUT_MINUS_3_4VREFINT /;"	d
LL_COMP_INPUT_MINUS_DAC1_CH1	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_INPUT_MINUS_DAC1_CH1 /;"	d
LL_COMP_INPUT_MINUS_DAC1_CH2	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_INPUT_MINUS_DAC1_CH2 /;"	d
LL_COMP_INPUT_MINUS_IO1	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_INPUT_MINUS_IO1 /;"	d
LL_COMP_INPUT_MINUS_VREFINT	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_INPUT_MINUS_VREFINT /;"	d
LL_COMP_INPUT_PLUS_DAC1_CH1	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_INPUT_PLUS_DAC1_CH1 /;"	d
LL_COMP_INPUT_PLUS_IO1	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_INPUT_PLUS_IO1 /;"	d
LL_COMP_Init	stm32f0_peripheral/Src/stm32f0xx_ll_comp.c	/^ErrorStatus LL_COMP_Init(COMP_TypeDef *COMPx, LL_COMP_InitTypeDef *COMP_InitStruct)$/;"	f
LL_COMP_InitTypeDef	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^} LL_COMP_InitTypeDef;$/;"	t	typeref:struct:__anon24
LL_COMP_IsEnabled	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^__STATIC_INLINE uint32_t LL_COMP_IsEnabled(COMP_TypeDef *COMPx)$/;"	f
LL_COMP_IsLocked	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^__STATIC_INLINE uint32_t LL_COMP_IsLocked(COMP_TypeDef *COMPx)$/;"	f
LL_COMP_Lock	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^__STATIC_INLINE void LL_COMP_Lock(COMP_TypeDef *COMPx)$/;"	f
LL_COMP_OUTPUTPOL_INVERTED	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_OUTPUTPOL_INVERTED /;"	d
LL_COMP_OUTPUTPOL_NONINVERTED	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_OUTPUTPOL_NONINVERTED /;"	d
LL_COMP_OUTPUT_LEVEL_BITOFFSET_POS	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_OUTPUT_LEVEL_BITOFFSET_POS /;"	d
LL_COMP_OUTPUT_LEVEL_HIGH	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_OUTPUT_LEVEL_HIGH /;"	d
LL_COMP_OUTPUT_LEVEL_LOW	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_OUTPUT_LEVEL_LOW /;"	d
LL_COMP_OUTPUT_NONE	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_OUTPUT_NONE /;"	d
LL_COMP_OUTPUT_TIM1_BKIN	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_OUTPUT_TIM1_BKIN /;"	d
LL_COMP_OUTPUT_TIM1_IC1	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_OUTPUT_TIM1_IC1 /;"	d
LL_COMP_OUTPUT_TIM1_OCCLR	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_OUTPUT_TIM1_OCCLR /;"	d
LL_COMP_OUTPUT_TIM2_IC4	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_OUTPUT_TIM2_IC4 /;"	d
LL_COMP_OUTPUT_TIM2_OCCLR	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_OUTPUT_TIM2_OCCLR /;"	d
LL_COMP_OUTPUT_TIM3_IC1	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_OUTPUT_TIM3_IC1 /;"	d
LL_COMP_OUTPUT_TIM3_OCCLR	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_OUTPUT_TIM3_OCCLR /;"	d
LL_COMP_POWERMODE_HIGHSPEED	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_POWERMODE_HIGHSPEED /;"	d
LL_COMP_POWERMODE_LOWPOWER	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_POWERMODE_LOWPOWER /;"	d
LL_COMP_POWERMODE_MEDIUMSPEED	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_POWERMODE_MEDIUMSPEED /;"	d
LL_COMP_POWERMODE_ULTRALOWPOWER	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_POWERMODE_ULTRALOWPOWER /;"	d
LL_COMP_ReadOutputLevel	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^__STATIC_INLINE uint32_t LL_COMP_ReadOutputLevel(COMP_TypeDef *COMPx)$/;"	f
LL_COMP_ReadReg	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_ReadReg(/;"	d
LL_COMP_SetCommonWindowMode	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^__STATIC_INLINE void LL_COMP_SetCommonWindowMode(COMP_Common_TypeDef *COMPxy_COMMON, uint32_t WindowMode)$/;"	f
LL_COMP_SetInputHysteresis	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^__STATIC_INLINE void LL_COMP_SetInputHysteresis(COMP_TypeDef *COMPx, uint32_t InputHysteresis)$/;"	f
LL_COMP_SetInputMinus	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^__STATIC_INLINE void LL_COMP_SetInputMinus(COMP_TypeDef *COMPx, uint32_t InputMinus)$/;"	f
LL_COMP_SetInputPlus	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^__STATIC_INLINE void LL_COMP_SetInputPlus(COMP_TypeDef *COMPx, uint32_t InputPlus)$/;"	f
LL_COMP_SetOutputPolarity	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^__STATIC_INLINE void LL_COMP_SetOutputPolarity(COMP_TypeDef *COMPx, uint32_t OutputPolarity)$/;"	f
LL_COMP_SetOutputSelection	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^__STATIC_INLINE void LL_COMP_SetOutputSelection(COMP_TypeDef *COMPx, uint32_t OutputSelection)$/;"	f
LL_COMP_SetPowerMode	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^__STATIC_INLINE void LL_COMP_SetPowerMode(COMP_TypeDef *COMPx, uint32_t PowerMode)$/;"	f
LL_COMP_StructInit	stm32f0_peripheral/Src/stm32f0xx_ll_comp.c	/^void LL_COMP_StructInit(LL_COMP_InitTypeDef *COMP_InitStruct)$/;"	f
LL_COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON /;"	d
LL_COMP_WINDOWMODE_DISABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_WINDOWMODE_DISABLE /;"	d
LL_COMP_WriteReg	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define LL_COMP_WriteReg(/;"	d
LL_CPUID_GetArchitecture	stm32f0_peripheral/Inc/stm32f0xx_ll_cortex.h	/^__STATIC_INLINE uint32_t LL_CPUID_GetArchitecture(void)$/;"	f
LL_CPUID_GetImplementer	stm32f0_peripheral/Inc/stm32f0xx_ll_cortex.h	/^__STATIC_INLINE uint32_t LL_CPUID_GetImplementer(void)$/;"	f
LL_CPUID_GetParNo	stm32f0_peripheral/Inc/stm32f0xx_ll_cortex.h	/^__STATIC_INLINE uint32_t LL_CPUID_GetParNo(void)$/;"	f
LL_CPUID_GetRevision	stm32f0_peripheral/Inc/stm32f0xx_ll_cortex.h	/^__STATIC_INLINE uint32_t LL_CPUID_GetRevision(void)$/;"	f
LL_CPUID_GetVariant	stm32f0_peripheral/Inc/stm32f0xx_ll_cortex.h	/^__STATIC_INLINE uint32_t LL_CPUID_GetVariant(void)$/;"	f
LL_CRC_DEFAULT_CRC32_POLY	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^#define LL_CRC_DEFAULT_CRC32_POLY /;"	d
LL_CRC_DEFAULT_CRC_INITVALUE	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^#define LL_CRC_DEFAULT_CRC_INITVALUE /;"	d
LL_CRC_DeInit	stm32f0_peripheral/Src/stm32f0xx_ll_crc.c	/^ErrorStatus LL_CRC_DeInit(CRC_TypeDef *CRCx)$/;"	f
LL_CRC_FeedData16	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^__STATIC_INLINE void LL_CRC_FeedData16(CRC_TypeDef *CRCx, uint16_t InData)$/;"	f
LL_CRC_FeedData32	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^__STATIC_INLINE void LL_CRC_FeedData32(CRC_TypeDef *CRCx, uint32_t InData)$/;"	f
LL_CRC_FeedData8	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^__STATIC_INLINE void LL_CRC_FeedData8(CRC_TypeDef *CRCx, uint8_t InData)$/;"	f
LL_CRC_GetInitialData	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^__STATIC_INLINE uint32_t LL_CRC_GetInitialData(CRC_TypeDef *CRCx)$/;"	f
LL_CRC_GetInputDataReverseMode	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^__STATIC_INLINE uint32_t LL_CRC_GetInputDataReverseMode(CRC_TypeDef *CRCx)$/;"	f
LL_CRC_GetOutputDataReverseMode	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^__STATIC_INLINE uint32_t LL_CRC_GetOutputDataReverseMode(CRC_TypeDef *CRCx)$/;"	f
LL_CRC_GetPolynomialCoef	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^__STATIC_INLINE uint32_t LL_CRC_GetPolynomialCoef(CRC_TypeDef *CRCx)$/;"	f
LL_CRC_GetPolynomialSize	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^__STATIC_INLINE uint32_t LL_CRC_GetPolynomialSize(CRC_TypeDef *CRCx)$/;"	f
LL_CRC_INDATA_REVERSE_BYTE	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^#define LL_CRC_INDATA_REVERSE_BYTE /;"	d
LL_CRC_INDATA_REVERSE_HALFWORD	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^#define LL_CRC_INDATA_REVERSE_HALFWORD /;"	d
LL_CRC_INDATA_REVERSE_NONE	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^#define LL_CRC_INDATA_REVERSE_NONE /;"	d
LL_CRC_INDATA_REVERSE_WORD	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^#define LL_CRC_INDATA_REVERSE_WORD /;"	d
LL_CRC_OUTDATA_REVERSE_BIT	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^#define LL_CRC_OUTDATA_REVERSE_BIT /;"	d
LL_CRC_OUTDATA_REVERSE_NONE	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^#define LL_CRC_OUTDATA_REVERSE_NONE /;"	d
LL_CRC_POLYLENGTH_16B	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^#define LL_CRC_POLYLENGTH_16B /;"	d
LL_CRC_POLYLENGTH_32B	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^#define LL_CRC_POLYLENGTH_32B /;"	d
LL_CRC_POLYLENGTH_7B	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^#define LL_CRC_POLYLENGTH_7B /;"	d
LL_CRC_POLYLENGTH_8B	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^#define LL_CRC_POLYLENGTH_8B /;"	d
LL_CRC_ReadData16	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^__STATIC_INLINE uint16_t LL_CRC_ReadData16(CRC_TypeDef *CRCx)$/;"	f
LL_CRC_ReadData32	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^__STATIC_INLINE uint32_t LL_CRC_ReadData32(CRC_TypeDef *CRCx)$/;"	f
LL_CRC_ReadData7	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^__STATIC_INLINE uint8_t LL_CRC_ReadData7(CRC_TypeDef *CRCx)$/;"	f
LL_CRC_ReadData8	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^__STATIC_INLINE uint8_t LL_CRC_ReadData8(CRC_TypeDef *CRCx)$/;"	f
LL_CRC_ReadReg	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^#define LL_CRC_ReadReg(/;"	d
LL_CRC_Read_IDR	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^__STATIC_INLINE uint32_t LL_CRC_Read_IDR(CRC_TypeDef *CRCx)$/;"	f
LL_CRC_ResetCRCCalculationUnit	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^__STATIC_INLINE void LL_CRC_ResetCRCCalculationUnit(CRC_TypeDef *CRCx)$/;"	f
LL_CRC_SetInitialData	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^__STATIC_INLINE void LL_CRC_SetInitialData(CRC_TypeDef *CRCx, uint32_t InitCrc)$/;"	f
LL_CRC_SetInputDataReverseMode	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^__STATIC_INLINE void LL_CRC_SetInputDataReverseMode(CRC_TypeDef *CRCx, uint32_t ReverseMode)$/;"	f
LL_CRC_SetOutputDataReverseMode	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^__STATIC_INLINE void LL_CRC_SetOutputDataReverseMode(CRC_TypeDef *CRCx, uint32_t ReverseMode)$/;"	f
LL_CRC_SetPolynomialCoef	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^__STATIC_INLINE void LL_CRC_SetPolynomialCoef(CRC_TypeDef *CRCx, uint32_t PolynomCoef)$/;"	f
LL_CRC_SetPolynomialSize	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^__STATIC_INLINE void LL_CRC_SetPolynomialSize(CRC_TypeDef *CRCx, uint32_t PolySize)$/;"	f
LL_CRC_WriteReg	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^#define LL_CRC_WriteReg(/;"	d
LL_CRC_Write_IDR	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^__STATIC_INLINE void LL_CRC_Write_IDR(CRC_TypeDef *CRCx, uint32_t InData)$/;"	f
LL_CRS_CR_ERRIE	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_CR_ERRIE /;"	d
LL_CRS_CR_ESYNCIE	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_CR_ESYNCIE /;"	d
LL_CRS_CR_SYNCOKIE	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_CR_SYNCOKIE /;"	d
LL_CRS_CR_SYNCWARNIE	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_CR_SYNCWARNIE /;"	d
LL_CRS_ClearFlag_ERR	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_ClearFlag_ERR(void)$/;"	f
LL_CRS_ClearFlag_ESYNC	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_ClearFlag_ESYNC(void)$/;"	f
LL_CRS_ClearFlag_SYNCOK	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_ClearFlag_SYNCOK(void)$/;"	f
LL_CRS_ClearFlag_SYNCWARN	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_ClearFlag_SYNCWARN(void)$/;"	f
LL_CRS_ConfigSynchronization	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_ConfigSynchronization(uint32_t HSI48CalibrationValue, uint32_t ErrorLimitValue, uint32_t ReloadValue, uint32_t Settings)$/;"	f
LL_CRS_DeInit	stm32f0_peripheral/Src/stm32f0xx_ll_crs.c	/^ErrorStatus LL_CRS_DeInit(void)$/;"	f
LL_CRS_DisableAutoTrimming	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_DisableAutoTrimming(void)$/;"	f
LL_CRS_DisableFreqErrorCounter	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_DisableFreqErrorCounter(void)$/;"	f
LL_CRS_DisableIT_ERR	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_DisableIT_ERR(void)$/;"	f
LL_CRS_DisableIT_ESYNC	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_DisableIT_ESYNC(void)$/;"	f
LL_CRS_DisableIT_SYNCOK	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_DisableIT_SYNCOK(void)$/;"	f
LL_CRS_DisableIT_SYNCWARN	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_DisableIT_SYNCWARN(void)$/;"	f
LL_CRS_ERRORLIMIT_DEFAULT	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_ERRORLIMIT_DEFAULT /;"	d
LL_CRS_EnableAutoTrimming	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_EnableAutoTrimming(void)$/;"	f
LL_CRS_EnableFreqErrorCounter	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_EnableFreqErrorCounter(void)$/;"	f
LL_CRS_EnableIT_ERR	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_EnableIT_ERR(void)$/;"	f
LL_CRS_EnableIT_ESYNC	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_EnableIT_ESYNC(void)$/;"	f
LL_CRS_EnableIT_SYNCOK	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_EnableIT_SYNCOK(void)$/;"	f
LL_CRS_EnableIT_SYNCWARN	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_EnableIT_SYNCWARN(void)$/;"	f
LL_CRS_FREQ_ERROR_DIR_DOWN	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_FREQ_ERROR_DIR_DOWN /;"	d
LL_CRS_FREQ_ERROR_DIR_UP	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_FREQ_ERROR_DIR_UP /;"	d
LL_CRS_GenerateEvent_SWSYNC	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_GenerateEvent_SWSYNC(void)$/;"	f
LL_CRS_GetFreqErrorCapture	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_GetFreqErrorCapture(void)$/;"	f
LL_CRS_GetFreqErrorDirection	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_GetFreqErrorDirection(void)$/;"	f
LL_CRS_GetFreqErrorLimit	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_GetFreqErrorLimit(void)$/;"	f
LL_CRS_GetHSI48SmoothTrimming	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_GetHSI48SmoothTrimming(void)$/;"	f
LL_CRS_GetReloadCounter	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_GetReloadCounter(void)$/;"	f
LL_CRS_GetSyncDivider	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_GetSyncDivider(void)$/;"	f
LL_CRS_GetSyncPolarity	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_GetSyncPolarity(void)$/;"	f
LL_CRS_GetSyncSignalSource	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_GetSyncSignalSource(void)$/;"	f
LL_CRS_HSI48CALIBRATION_DEFAULT	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_HSI48CALIBRATION_DEFAULT /;"	d
LL_CRS_ISR_ERRF	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_ISR_ERRF /;"	d
LL_CRS_ISR_ESYNCF	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_ISR_ESYNCF /;"	d
LL_CRS_ISR_SYNCERR	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_ISR_SYNCERR /;"	d
LL_CRS_ISR_SYNCMISS	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_ISR_SYNCMISS /;"	d
LL_CRS_ISR_SYNCOKF	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_ISR_SYNCOKF /;"	d
LL_CRS_ISR_SYNCWARNF	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_ISR_SYNCWARNF /;"	d
LL_CRS_ISR_TRIMOVF	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_ISR_TRIMOVF /;"	d
LL_CRS_IsActiveFlag_ERR	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_ERR(void)$/;"	f
LL_CRS_IsActiveFlag_ESYNC	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_ESYNC(void)$/;"	f
LL_CRS_IsActiveFlag_SYNCERR	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCERR(void)$/;"	f
LL_CRS_IsActiveFlag_SYNCMISS	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCMISS(void)$/;"	f
LL_CRS_IsActiveFlag_SYNCOK	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCOK(void)$/;"	f
LL_CRS_IsActiveFlag_SYNCWARN	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_SYNCWARN(void)$/;"	f
LL_CRS_IsActiveFlag_TRIMOVF	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_IsActiveFlag_TRIMOVF(void)$/;"	f
LL_CRS_IsEnabledAutoTrimming	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_IsEnabledAutoTrimming(void)$/;"	f
LL_CRS_IsEnabledFreqErrorCounter	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_IsEnabledFreqErrorCounter(void)$/;"	f
LL_CRS_IsEnabledIT_ERR	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_ERR(void)$/;"	f
LL_CRS_IsEnabledIT_ESYNC	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_ESYNC(void)$/;"	f
LL_CRS_IsEnabledIT_SYNCOK	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_SYNCOK(void)$/;"	f
LL_CRS_IsEnabledIT_SYNCWARN	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE uint32_t LL_CRS_IsEnabledIT_SYNCWARN(void)$/;"	f
LL_CRS_RELOADVALUE_DEFAULT	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_RELOADVALUE_DEFAULT /;"	d
LL_CRS_ReadReg	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_ReadReg(/;"	d
LL_CRS_SYNC_DIV_1	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_SYNC_DIV_1 /;"	d
LL_CRS_SYNC_DIV_128	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_SYNC_DIV_128 /;"	d
LL_CRS_SYNC_DIV_16	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_SYNC_DIV_16 /;"	d
LL_CRS_SYNC_DIV_2	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_SYNC_DIV_2 /;"	d
LL_CRS_SYNC_DIV_32	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_SYNC_DIV_32 /;"	d
LL_CRS_SYNC_DIV_4	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_SYNC_DIV_4 /;"	d
LL_CRS_SYNC_DIV_64	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_SYNC_DIV_64 /;"	d
LL_CRS_SYNC_DIV_8	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_SYNC_DIV_8 /;"	d
LL_CRS_SYNC_POLARITY_FALLING	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_SYNC_POLARITY_FALLING /;"	d
LL_CRS_SYNC_POLARITY_RISING	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_SYNC_POLARITY_RISING /;"	d
LL_CRS_SYNC_SOURCE_GPIO	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_SYNC_SOURCE_GPIO /;"	d
LL_CRS_SYNC_SOURCE_LSE	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_SYNC_SOURCE_LSE /;"	d
LL_CRS_SYNC_SOURCE_USB	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_SYNC_SOURCE_USB /;"	d
LL_CRS_SetFreqErrorLimit	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_SetFreqErrorLimit(uint32_t Value)$/;"	f
LL_CRS_SetHSI48SmoothTrimming	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_SetHSI48SmoothTrimming(uint32_t Value)$/;"	f
LL_CRS_SetReloadCounter	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_SetReloadCounter(uint32_t Value)$/;"	f
LL_CRS_SetSyncDivider	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_SetSyncDivider(uint32_t Divider)$/;"	f
LL_CRS_SetSyncPolarity	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_SetSyncPolarity(uint32_t Polarity)$/;"	f
LL_CRS_SetSyncSignalSource	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^__STATIC_INLINE void LL_CRS_SetSyncSignalSource(uint32_t Source)$/;"	f
LL_CRS_WriteReg	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define LL_CRS_WriteReg(/;"	d
LL_DAC_CHANNEL_1	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_CHANNEL_1 /;"	d
LL_DAC_CHANNEL_2	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_CHANNEL_2 /;"	d
LL_DAC_ClearFlag_DMAUDR1	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_ClearFlag_DMAUDR1(DAC_TypeDef *DACx)$/;"	f
LL_DAC_ClearFlag_DMAUDR2	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_ClearFlag_DMAUDR2(DAC_TypeDef *DACx)$/;"	f
LL_DAC_ConvertData12LeftAligned	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_ConvertData12LeftAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)$/;"	f
LL_DAC_ConvertData12RightAligned	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_ConvertData12RightAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)$/;"	f
LL_DAC_ConvertData8RightAligned	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_ConvertData8RightAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)$/;"	f
LL_DAC_ConvertDualData12LeftAligned	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_ConvertDualData12LeftAligned(DAC_TypeDef *DACx, uint32_t DataChannel1, uint32_t DataChannel2)$/;"	f
LL_DAC_ConvertDualData12RightAligned	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_ConvertDualData12RightAligned(DAC_TypeDef *DACx, uint32_t DataChannel1, uint32_t DataChannel2)$/;"	f
LL_DAC_ConvertDualData8RightAligned	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_ConvertDualData8RightAligned(DAC_TypeDef *DACx, uint32_t DataChannel1, uint32_t DataChannel2)$/;"	f
LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_DELAY_STARTUP_VOLTAGE_SETTLING_US /;"	d
LL_DAC_DELAY_VOLTAGE_SETTLING_US	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_DELAY_VOLTAGE_SETTLING_US /;"	d
LL_DAC_DMA_GetRegAddr	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE uint32_t LL_DAC_DMA_GetRegAddr(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Register)$/;"	f
LL_DAC_DMA_REG_DATA_12BITS_LEFT_ALIGNED	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_DMA_REG_DATA_12BITS_LEFT_ALIGNED /;"	d
LL_DAC_DMA_REG_DATA_12BITS_RIGHT_ALIGNED	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_DMA_REG_DATA_12BITS_RIGHT_ALIGNED /;"	d
LL_DAC_DMA_REG_DATA_8BITS_RIGHT_ALIGNED	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_DMA_REG_DATA_8BITS_RIGHT_ALIGNED /;"	d
LL_DAC_DeInit	stm32f0_peripheral/Src/stm32f0xx_ll_dac.c	/^ErrorStatus LL_DAC_DeInit(DAC_TypeDef *DACx)$/;"	f
LL_DAC_Disable	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_Disable(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_DisableDMAReq	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_DisableDMAReq(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_DisableIT_DMAUDR1	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_DisableIT_DMAUDR1(DAC_TypeDef *DACx)$/;"	f
LL_DAC_DisableIT_DMAUDR2	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_DisableIT_DMAUDR2(DAC_TypeDef *DACx)$/;"	f
LL_DAC_DisableTrigger	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_DisableTrigger(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_Enable	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_Enable(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_EnableDMAReq	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_EnableDMAReq(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_EnableIT_DMAUDR1	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_EnableIT_DMAUDR1(DAC_TypeDef *DACx)$/;"	f
LL_DAC_EnableIT_DMAUDR2	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_EnableIT_DMAUDR2(DAC_TypeDef *DACx)$/;"	f
LL_DAC_EnableTrigger	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_EnableTrigger(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_FLAG_DMAUDR1	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_FLAG_DMAUDR1 /;"	d
LL_DAC_FLAG_DMAUDR2	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_FLAG_DMAUDR2 /;"	d
LL_DAC_GetOutputBuffer	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE uint32_t LL_DAC_GetOutputBuffer(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_GetTriggerSource	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE uint32_t LL_DAC_GetTriggerSource(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_GetWaveAutoGeneration	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE uint32_t LL_DAC_GetWaveAutoGeneration(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_GetWaveNoiseLFSR	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE uint32_t LL_DAC_GetWaveNoiseLFSR(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_GetWaveTriangleAmplitude	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE uint32_t LL_DAC_GetWaveTriangleAmplitude(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_IT_DMAUDRIE1	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_IT_DMAUDRIE1 /;"	d
LL_DAC_IT_DMAUDRIE2	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_IT_DMAUDRIE2 /;"	d
LL_DAC_Init	stm32f0_peripheral/Src/stm32f0xx_ll_dac.c	/^ErrorStatus LL_DAC_Init(DAC_TypeDef *DACx, uint32_t DAC_Channel, LL_DAC_InitTypeDef *DAC_InitStruct)$/;"	f
LL_DAC_InitTypeDef	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^} LL_DAC_InitTypeDef;$/;"	t	typeref:struct:__anon22
LL_DAC_IsActiveFlag_DMAUDR1	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE uint32_t LL_DAC_IsActiveFlag_DMAUDR1(DAC_TypeDef *DACx)$/;"	f
LL_DAC_IsActiveFlag_DMAUDR2	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE uint32_t LL_DAC_IsActiveFlag_DMAUDR2(DAC_TypeDef *DACx)$/;"	f
LL_DAC_IsDMAReqEnabled	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE uint32_t LL_DAC_IsDMAReqEnabled(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_IsEnabled	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE uint32_t LL_DAC_IsEnabled(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_IsEnabledIT_DMAUDR1	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE uint32_t LL_DAC_IsEnabledIT_DMAUDR1(DAC_TypeDef *DACx)$/;"	f
LL_DAC_IsEnabledIT_DMAUDR2	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE uint32_t LL_DAC_IsEnabledIT_DMAUDR2(DAC_TypeDef *DACx)$/;"	f
LL_DAC_IsTriggerEnabled	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE uint32_t LL_DAC_IsTriggerEnabled(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_NOISE_LFSR_UNMASK_BIT0	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_NOISE_LFSR_UNMASK_BIT0 /;"	d
LL_DAC_NOISE_LFSR_UNMASK_BITS10_0	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_NOISE_LFSR_UNMASK_BITS10_0 /;"	d
LL_DAC_NOISE_LFSR_UNMASK_BITS11_0	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_NOISE_LFSR_UNMASK_BITS11_0 /;"	d
LL_DAC_NOISE_LFSR_UNMASK_BITS1_0	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_NOISE_LFSR_UNMASK_BITS1_0 /;"	d
LL_DAC_NOISE_LFSR_UNMASK_BITS2_0	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_NOISE_LFSR_UNMASK_BITS2_0 /;"	d
LL_DAC_NOISE_LFSR_UNMASK_BITS3_0	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_NOISE_LFSR_UNMASK_BITS3_0 /;"	d
LL_DAC_NOISE_LFSR_UNMASK_BITS4_0	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_NOISE_LFSR_UNMASK_BITS4_0 /;"	d
LL_DAC_NOISE_LFSR_UNMASK_BITS5_0	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_NOISE_LFSR_UNMASK_BITS5_0 /;"	d
LL_DAC_NOISE_LFSR_UNMASK_BITS6_0	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_NOISE_LFSR_UNMASK_BITS6_0 /;"	d
LL_DAC_NOISE_LFSR_UNMASK_BITS7_0	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_NOISE_LFSR_UNMASK_BITS7_0 /;"	d
LL_DAC_NOISE_LFSR_UNMASK_BITS8_0	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_NOISE_LFSR_UNMASK_BITS8_0 /;"	d
LL_DAC_NOISE_LFSR_UNMASK_BITS9_0	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_NOISE_LFSR_UNMASK_BITS9_0 /;"	d
LL_DAC_OUTPUT_BUFFER_DISABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_OUTPUT_BUFFER_DISABLE /;"	d
LL_DAC_OUTPUT_BUFFER_ENABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_OUTPUT_BUFFER_ENABLE /;"	d
LL_DAC_RESOLUTION_12B	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_RESOLUTION_12B /;"	d
LL_DAC_RESOLUTION_8B	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_RESOLUTION_8B /;"	d
LL_DAC_ReadReg	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_ReadReg(/;"	d
LL_DAC_RetrieveOutputData	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE uint32_t LL_DAC_RetrieveOutputData(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_SetOutputBuffer	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_SetOutputBuffer(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t OutputBuffer)$/;"	f
LL_DAC_SetTriggerSource	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_SetTriggerSource(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t TriggerSource)$/;"	f
LL_DAC_SetWaveAutoGeneration	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_SetWaveAutoGeneration(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t WaveAutoGeneration)$/;"	f
LL_DAC_SetWaveNoiseLFSR	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_SetWaveNoiseLFSR(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t NoiseLFSRMask)$/;"	f
LL_DAC_SetWaveTriangleAmplitude	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_SetWaveTriangleAmplitude(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t TriangleAmplitude)$/;"	f
LL_DAC_StructInit	stm32f0_peripheral/Src/stm32f0xx_ll_dac.c	/^void LL_DAC_StructInit(LL_DAC_InitTypeDef *DAC_InitStruct)$/;"	f
LL_DAC_TRIANGLE_AMPLITUDE_1	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_TRIANGLE_AMPLITUDE_1 /;"	d
LL_DAC_TRIANGLE_AMPLITUDE_1023	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_TRIANGLE_AMPLITUDE_1023 /;"	d
LL_DAC_TRIANGLE_AMPLITUDE_127	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_TRIANGLE_AMPLITUDE_127 /;"	d
LL_DAC_TRIANGLE_AMPLITUDE_15	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_TRIANGLE_AMPLITUDE_15 /;"	d
LL_DAC_TRIANGLE_AMPLITUDE_2047	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_TRIANGLE_AMPLITUDE_2047 /;"	d
LL_DAC_TRIANGLE_AMPLITUDE_255	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_TRIANGLE_AMPLITUDE_255 /;"	d
LL_DAC_TRIANGLE_AMPLITUDE_3	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_TRIANGLE_AMPLITUDE_3 /;"	d
LL_DAC_TRIANGLE_AMPLITUDE_31	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_TRIANGLE_AMPLITUDE_31 /;"	d
LL_DAC_TRIANGLE_AMPLITUDE_4095	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_TRIANGLE_AMPLITUDE_4095 /;"	d
LL_DAC_TRIANGLE_AMPLITUDE_511	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_TRIANGLE_AMPLITUDE_511 /;"	d
LL_DAC_TRIANGLE_AMPLITUDE_63	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_TRIANGLE_AMPLITUDE_63 /;"	d
LL_DAC_TRIANGLE_AMPLITUDE_7	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_TRIANGLE_AMPLITUDE_7 /;"	d
LL_DAC_TRIG_EXT_EXTI_LINE9	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_TRIG_EXT_EXTI_LINE9 /;"	d
LL_DAC_TRIG_EXT_TIM15_TRGO	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_TRIG_EXT_TIM15_TRGO /;"	d
LL_DAC_TRIG_EXT_TIM2_TRGO	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_TRIG_EXT_TIM2_TRGO /;"	d
LL_DAC_TRIG_EXT_TIM3_TRGO	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_TRIG_EXT_TIM3_TRGO /;"	d
LL_DAC_TRIG_EXT_TIM4_TRGO	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_TRIG_EXT_TIM4_TRGO /;"	d
LL_DAC_TRIG_EXT_TIM6_TRGO	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_TRIG_EXT_TIM6_TRGO /;"	d
LL_DAC_TRIG_EXT_TIM7_TRGO	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_TRIG_EXT_TIM7_TRGO /;"	d
LL_DAC_TRIG_SOFTWARE	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_TRIG_SOFTWARE /;"	d
LL_DAC_TrigSWConversion	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^__STATIC_INLINE void LL_DAC_TrigSWConversion(DAC_TypeDef *DACx, uint32_t DAC_Channel)$/;"	f
LL_DAC_WAVE_AUTO_GENERATION_NOISE	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_WAVE_AUTO_GENERATION_NOISE /;"	d
LL_DAC_WAVE_AUTO_GENERATION_NONE	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_WAVE_AUTO_GENERATION_NONE /;"	d
LL_DAC_WAVE_AUTO_GENERATION_TRIANGLE	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_WAVE_AUTO_GENERATION_TRIANGLE /;"	d
LL_DAC_WriteReg	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define LL_DAC_WriteReg(/;"	d
LL_DBGMCU_APB1_GRP1_CAN_STOP	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_DBGMCU_APB1_GRP1_CAN_STOP /;"	d
LL_DBGMCU_APB1_GRP1_FreezePeriph	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)$/;"	f
LL_DBGMCU_APB1_GRP1_I2C1_STOP	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_DBGMCU_APB1_GRP1_I2C1_STOP /;"	d
LL_DBGMCU_APB1_GRP1_IWDG_STOP	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_DBGMCU_APB1_GRP1_IWDG_STOP /;"	d
LL_DBGMCU_APB1_GRP1_RTC_STOP	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_DBGMCU_APB1_GRP1_RTC_STOP /;"	d
LL_DBGMCU_APB1_GRP1_TIM14_STOP	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_DBGMCU_APB1_GRP1_TIM14_STOP /;"	d
LL_DBGMCU_APB1_GRP1_TIM2_STOP	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_DBGMCU_APB1_GRP1_TIM2_STOP /;"	d
LL_DBGMCU_APB1_GRP1_TIM3_STOP	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_DBGMCU_APB1_GRP1_TIM3_STOP /;"	d
LL_DBGMCU_APB1_GRP1_TIM6_STOP	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_DBGMCU_APB1_GRP1_TIM6_STOP /;"	d
LL_DBGMCU_APB1_GRP1_TIM7_STOP	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_DBGMCU_APB1_GRP1_TIM7_STOP /;"	d
LL_DBGMCU_APB1_GRP1_UnFreezePeriph	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)$/;"	f
LL_DBGMCU_APB1_GRP1_WWDG_STOP	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_DBGMCU_APB1_GRP1_WWDG_STOP /;"	d
LL_DBGMCU_APB1_GRP2_FreezePeriph	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_DBGMCU_APB1_GRP2_FreezePeriph(uint32_t Periphs)$/;"	f
LL_DBGMCU_APB1_GRP2_TIM15_STOP	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_DBGMCU_APB1_GRP2_TIM15_STOP /;"	d
LL_DBGMCU_APB1_GRP2_TIM16_STOP	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_DBGMCU_APB1_GRP2_TIM16_STOP /;"	d
LL_DBGMCU_APB1_GRP2_TIM17_STOP	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_DBGMCU_APB1_GRP2_TIM17_STOP /;"	d
LL_DBGMCU_APB1_GRP2_TIM1_STOP	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_DBGMCU_APB1_GRP2_TIM1_STOP /;"	d
LL_DBGMCU_APB1_GRP2_UnFreezePeriph	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_DBGMCU_APB1_GRP2_UnFreezePeriph(uint32_t Periphs)$/;"	f
LL_DBGMCU_DisableDBGStandbyMode	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)$/;"	f
LL_DBGMCU_DisableDBGStopMode	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)$/;"	f
LL_DBGMCU_EnableDBGStandbyMode	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)$/;"	f
LL_DBGMCU_EnableDBGStopMode	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)$/;"	f
LL_DBGMCU_GetDeviceID	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)$/;"	f
LL_DBGMCU_GetRevisionID	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)$/;"	f
LL_DMA_CCR_HTIE	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_CCR_HTIE /;"	d
LL_DMA_CCR_TCIE	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_CCR_TCIE /;"	d
LL_DMA_CCR_TEIE	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_CCR_TEIE /;"	d
LL_DMA_CHANNEL_1	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_CHANNEL_1 /;"	d
LL_DMA_CHANNEL_2	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_CHANNEL_2 /;"	d
LL_DMA_CHANNEL_3	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_CHANNEL_3 /;"	d
LL_DMA_CHANNEL_4	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_CHANNEL_4 /;"	d
LL_DMA_CHANNEL_5	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_CHANNEL_5 /;"	d
LL_DMA_CHANNEL_6	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_CHANNEL_6 /;"	d
LL_DMA_CHANNEL_7	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_CHANNEL_7 /;"	d
LL_DMA_CHANNEL_ALL	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_CHANNEL_ALL /;"	d
LL_DMA_ClearFlag_GI1	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_GI1(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_GI2	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_GI2(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_GI3	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_GI3(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_GI4	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_GI4(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_GI5	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_GI5(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_GI6	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_GI6(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_GI7	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_GI7(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_HT1	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_HT1(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_HT2	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_HT2(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_HT3	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_HT3(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_HT4	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_HT4(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_HT5	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_HT5(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_HT6	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_HT7	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_HT7(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_TC1	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TC1(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_TC2	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TC2(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_TC3	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TC3(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_TC4	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TC4(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_TC5	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TC5(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_TC6	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_TC7	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_TE1	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TE1(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_TE2	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TE2(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_TE3	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TE3(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_TE4	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TE4(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_TE5	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TE5(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_TE6	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TE6(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ClearFlag_TE7	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ClearFlag_TE7(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_ConfigAddresses	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress,$/;"	f
LL_DMA_ConfigTransfer	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Configuration)$/;"	f
LL_DMA_DIRECTION_MEMORY_TO_MEMORY	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_DIRECTION_MEMORY_TO_MEMORY /;"	d
LL_DMA_DIRECTION_MEMORY_TO_PERIPH	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_DIRECTION_MEMORY_TO_PERIPH /;"	d
LL_DMA_DIRECTION_PERIPH_TO_MEMORY	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_DIRECTION_PERIPH_TO_MEMORY /;"	d
LL_DMA_DeInit	stm32f0_peripheral/Src/stm32f0xx_ll_dma.c	/^uint32_t LL_DMA_DeInit(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_DisableChannel	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_DisableIT_HT	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_DisableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_DisableIT_TC	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_DisableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_DisableIT_TE	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_DisableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_EnableChannel	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_EnableIT_HT	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_EnableIT_TC	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_EnableIT_TE	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_GetChannelPriorityLevel	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_GetDataLength	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_GetDataTransferDirection	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_GetM2MDstAddress	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_GetM2MSrcAddress	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_GetMemoryAddress	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_GetMemoryIncMode	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_GetMemorySize	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_GetMode	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetMode(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_GetPeriphAddress	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_GetPeriphIncMode	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_GetPeriphRequest	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_GetPeriphSize	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_GetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_IFCR_CGIF1	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_IFCR_CGIF1 /;"	d
LL_DMA_IFCR_CGIF2	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_IFCR_CGIF2 /;"	d
LL_DMA_IFCR_CGIF3	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_IFCR_CGIF3 /;"	d
LL_DMA_IFCR_CGIF4	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_IFCR_CGIF4 /;"	d
LL_DMA_IFCR_CGIF5	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_IFCR_CGIF5 /;"	d
LL_DMA_IFCR_CGIF6	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_IFCR_CGIF6 /;"	d
LL_DMA_IFCR_CGIF7	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_IFCR_CGIF7 /;"	d
LL_DMA_IFCR_CHTIF1	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_IFCR_CHTIF1 /;"	d
LL_DMA_IFCR_CHTIF2	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_IFCR_CHTIF2 /;"	d
LL_DMA_IFCR_CHTIF3	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_IFCR_CHTIF3 /;"	d
LL_DMA_IFCR_CHTIF4	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_IFCR_CHTIF4 /;"	d
LL_DMA_IFCR_CHTIF5	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_IFCR_CHTIF5 /;"	d
LL_DMA_IFCR_CHTIF6	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_IFCR_CHTIF6 /;"	d
LL_DMA_IFCR_CHTIF7	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_IFCR_CHTIF7 /;"	d
LL_DMA_IFCR_CTCIF1	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_IFCR_CTCIF1 /;"	d
LL_DMA_IFCR_CTCIF2	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_IFCR_CTCIF2 /;"	d
LL_DMA_IFCR_CTCIF3	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_IFCR_CTCIF3 /;"	d
LL_DMA_IFCR_CTCIF4	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_IFCR_CTCIF4 /;"	d
LL_DMA_IFCR_CTCIF5	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_IFCR_CTCIF5 /;"	d
LL_DMA_IFCR_CTCIF6	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_IFCR_CTCIF6 /;"	d
LL_DMA_IFCR_CTCIF7	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_IFCR_CTCIF7 /;"	d
LL_DMA_IFCR_CTEIF1	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_IFCR_CTEIF1 /;"	d
LL_DMA_IFCR_CTEIF2	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_IFCR_CTEIF2 /;"	d
LL_DMA_IFCR_CTEIF3	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_IFCR_CTEIF3 /;"	d
LL_DMA_IFCR_CTEIF4	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_IFCR_CTEIF4 /;"	d
LL_DMA_IFCR_CTEIF5	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_IFCR_CTEIF5 /;"	d
LL_DMA_IFCR_CTEIF6	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_IFCR_CTEIF6 /;"	d
LL_DMA_IFCR_CTEIF7	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_IFCR_CTEIF7 /;"	d
LL_DMA_ISR_GIF1	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ISR_GIF1 /;"	d
LL_DMA_ISR_GIF2	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ISR_GIF2 /;"	d
LL_DMA_ISR_GIF3	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ISR_GIF3 /;"	d
LL_DMA_ISR_GIF4	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ISR_GIF4 /;"	d
LL_DMA_ISR_GIF5	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ISR_GIF5 /;"	d
LL_DMA_ISR_GIF6	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ISR_GIF6 /;"	d
LL_DMA_ISR_GIF7	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ISR_GIF7 /;"	d
LL_DMA_ISR_HTIF1	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ISR_HTIF1 /;"	d
LL_DMA_ISR_HTIF2	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ISR_HTIF2 /;"	d
LL_DMA_ISR_HTIF3	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ISR_HTIF3 /;"	d
LL_DMA_ISR_HTIF4	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ISR_HTIF4 /;"	d
LL_DMA_ISR_HTIF5	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ISR_HTIF5 /;"	d
LL_DMA_ISR_HTIF6	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ISR_HTIF6 /;"	d
LL_DMA_ISR_HTIF7	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ISR_HTIF7 /;"	d
LL_DMA_ISR_TCIF1	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ISR_TCIF1 /;"	d
LL_DMA_ISR_TCIF2	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ISR_TCIF2 /;"	d
LL_DMA_ISR_TCIF3	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ISR_TCIF3 /;"	d
LL_DMA_ISR_TCIF4	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ISR_TCIF4 /;"	d
LL_DMA_ISR_TCIF5	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ISR_TCIF5 /;"	d
LL_DMA_ISR_TCIF6	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ISR_TCIF6 /;"	d
LL_DMA_ISR_TCIF7	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ISR_TCIF7 /;"	d
LL_DMA_ISR_TEIF1	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ISR_TEIF1 /;"	d
LL_DMA_ISR_TEIF2	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ISR_TEIF2 /;"	d
LL_DMA_ISR_TEIF3	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ISR_TEIF3 /;"	d
LL_DMA_ISR_TEIF4	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ISR_TEIF4 /;"	d
LL_DMA_ISR_TEIF5	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ISR_TEIF5 /;"	d
LL_DMA_ISR_TEIF6	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ISR_TEIF6 /;"	d
LL_DMA_ISR_TEIF7	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ISR_TEIF7 /;"	d
LL_DMA_Init	stm32f0_peripheral/Src/stm32f0xx_ll_dma.c	/^uint32_t LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Channel, LL_DMA_InitTypeDef *DMA_InitStruct)$/;"	f
LL_DMA_InitTypeDef	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^} LL_DMA_InitTypeDef;$/;"	t	typeref:struct:__anon23
LL_DMA_IsActiveFlag_GI1	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI1(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_GI2	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI2(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_GI3	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI3(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_GI4	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI4(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_GI5	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI5(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_GI6	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI6(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_GI7	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_GI7(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_HT1	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT1(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_HT2	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT2(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_HT3	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT3(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_HT4	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT4(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_HT5	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT5(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_HT6	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_HT7	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT7(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_TC1	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_TC2	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_TC3	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_TC4	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC4(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_TC5	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_TC6	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_TC7	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_TE1	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_TE2	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_TE3	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE3(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_TE4	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE4(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_TE5	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_TE6	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsActiveFlag_TE7	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE7(DMA_TypeDef *DMAx)$/;"	f
LL_DMA_IsEnabledChannel	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsEnabledChannel(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_IsEnabledIT_HT	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_HT(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_IsEnabledIT_TC	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_IsEnabledIT_TE	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)$/;"	f
LL_DMA_MDATAALIGN_BYTE	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_MDATAALIGN_BYTE /;"	d
LL_DMA_MDATAALIGN_HALFWORD	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_MDATAALIGN_HALFWORD /;"	d
LL_DMA_MDATAALIGN_WORD	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_MDATAALIGN_WORD /;"	d
LL_DMA_MEMORY_INCREMENT	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_MEMORY_INCREMENT /;"	d
LL_DMA_MEMORY_NOINCREMENT	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_MEMORY_NOINCREMENT /;"	d
LL_DMA_MODE_CIRCULAR	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_MODE_CIRCULAR /;"	d
LL_DMA_MODE_NORMAL	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_MODE_NORMAL /;"	d
LL_DMA_PDATAALIGN_BYTE	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_PDATAALIGN_BYTE /;"	d
LL_DMA_PDATAALIGN_HALFWORD	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_PDATAALIGN_HALFWORD /;"	d
LL_DMA_PDATAALIGN_WORD	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_PDATAALIGN_WORD /;"	d
LL_DMA_PERIPH_INCREMENT	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_PERIPH_INCREMENT /;"	d
LL_DMA_PERIPH_NOINCREMENT	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_PERIPH_NOINCREMENT /;"	d
LL_DMA_PRIORITY_HIGH	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_PRIORITY_HIGH /;"	d
LL_DMA_PRIORITY_LOW	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_PRIORITY_LOW /;"	d
LL_DMA_PRIORITY_MEDIUM	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_PRIORITY_MEDIUM /;"	d
LL_DMA_PRIORITY_VERYHIGH	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_PRIORITY_VERYHIGH /;"	d
LL_DMA_REQUEST_0	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_REQUEST_0 /;"	d
LL_DMA_REQUEST_1	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_REQUEST_1 /;"	d
LL_DMA_REQUEST_10	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_REQUEST_10 /;"	d
LL_DMA_REQUEST_11	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_REQUEST_11 /;"	d
LL_DMA_REQUEST_12	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_REQUEST_12 /;"	d
LL_DMA_REQUEST_13	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_REQUEST_13 /;"	d
LL_DMA_REQUEST_14	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_REQUEST_14 /;"	d
LL_DMA_REQUEST_15	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_REQUEST_15 /;"	d
LL_DMA_REQUEST_2	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_REQUEST_2 /;"	d
LL_DMA_REQUEST_3	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_REQUEST_3 /;"	d
LL_DMA_REQUEST_4	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_REQUEST_4 /;"	d
LL_DMA_REQUEST_5	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_REQUEST_5 /;"	d
LL_DMA_REQUEST_6	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_REQUEST_6 /;"	d
LL_DMA_REQUEST_7	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_REQUEST_7 /;"	d
LL_DMA_REQUEST_8	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_REQUEST_8 /;"	d
LL_DMA_REQUEST_9	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_REQUEST_9 /;"	d
LL_DMA_ReadReg	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_ReadReg(/;"	d
LL_DMA_SetChannelPriorityLevel	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)$/;"	f
LL_DMA_SetDataLength	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)$/;"	f
LL_DMA_SetDataTransferDirection	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)$/;"	f
LL_DMA_SetM2MDstAddress	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetM2MDstAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)$/;"	f
LL_DMA_SetM2MSrcAddress	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetM2MSrcAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)$/;"	f
LL_DMA_SetMemoryAddress	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)$/;"	f
LL_DMA_SetMemoryIncMode	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)$/;"	f
LL_DMA_SetMemorySize	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)$/;"	f
LL_DMA_SetMode	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)$/;"	f
LL_DMA_SetPeriphAddress	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)$/;"	f
LL_DMA_SetPeriphIncMode	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)$/;"	f
LL_DMA_SetPeriphRequest	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest)$/;"	f
LL_DMA_SetPeriphSize	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)$/;"	f
LL_DMA_StructInit	stm32f0_peripheral/Src/stm32f0xx_ll_dma.c	/^void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct)$/;"	f
LL_DMA_WriteReg	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define LL_DMA_WriteReg(/;"	d
LL_EXTI_ClearFlag_0_31	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_DeInit	stm32f0_peripheral/Src/stm32f0xx_ll_exti.c	/^uint32_t LL_EXTI_DeInit(void)$/;"	f
LL_EXTI_DisableEvent_0_31	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_DisableFallingTrig_0_31	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_DisableIT_0_31	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_DisableRisingTrig_0_31	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_EnableEvent_0_31	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_EnableFallingTrig_0_31	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_EnableIT_0_31	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_EnableRisingTrig_0_31	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_GenerateSWI_0_31	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^__STATIC_INLINE void LL_EXTI_GenerateSWI_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_Init	stm32f0_peripheral/Src/stm32f0xx_ll_exti.c	/^uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)$/;"	f
LL_EXTI_InitTypeDef	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^} LL_EXTI_InitTypeDef;$/;"	t	typeref:struct:__anon5
LL_EXTI_IsActiveFlag_0_31	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_IsEnabledEvent_0_31	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^__STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_IsEnabledFallingTrig_0_31	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^__STATIC_INLINE uint32_t LL_EXTI_IsEnabledFallingTrig_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_IsEnabledIT_0_31	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^__STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_IsEnabledRisingTrig_0_31	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^__STATIC_INLINE uint32_t LL_EXTI_IsEnabledRisingTrig_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_LINE_0	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_0 /;"	d
LL_EXTI_LINE_1	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_1 /;"	d
LL_EXTI_LINE_10	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_10 /;"	d
LL_EXTI_LINE_11	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_11 /;"	d
LL_EXTI_LINE_12	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_12 /;"	d
LL_EXTI_LINE_13	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_13 /;"	d
LL_EXTI_LINE_14	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_14 /;"	d
LL_EXTI_LINE_15	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_15 /;"	d
LL_EXTI_LINE_16	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_16 /;"	d
LL_EXTI_LINE_17	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_17 /;"	d
LL_EXTI_LINE_18	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_18 /;"	d
LL_EXTI_LINE_19	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_19 /;"	d
LL_EXTI_LINE_2	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_2 /;"	d
LL_EXTI_LINE_20	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_20 /;"	d
LL_EXTI_LINE_21	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_21 /;"	d
LL_EXTI_LINE_22	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_22 /;"	d
LL_EXTI_LINE_23	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_23 /;"	d
LL_EXTI_LINE_24	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_24 /;"	d
LL_EXTI_LINE_25	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_25 /;"	d
LL_EXTI_LINE_26	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_26 /;"	d
LL_EXTI_LINE_27	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_27 /;"	d
LL_EXTI_LINE_28	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_28 /;"	d
LL_EXTI_LINE_29	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_29 /;"	d
LL_EXTI_LINE_3	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_3 /;"	d
LL_EXTI_LINE_30	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_30 /;"	d
LL_EXTI_LINE_31	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_31 /;"	d
LL_EXTI_LINE_4	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_4 /;"	d
LL_EXTI_LINE_5	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_5 /;"	d
LL_EXTI_LINE_6	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_6 /;"	d
LL_EXTI_LINE_7	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_7 /;"	d
LL_EXTI_LINE_8	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_8 /;"	d
LL_EXTI_LINE_9	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_9 /;"	d
LL_EXTI_LINE_ALL	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_ALL /;"	d
LL_EXTI_LINE_ALL_0_31	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_ALL_0_31 /;"	d
LL_EXTI_LINE_NONE	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_LINE_NONE /;"	d
LL_EXTI_MODE_EVENT	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_MODE_EVENT /;"	d
LL_EXTI_MODE_IT	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_MODE_IT /;"	d
LL_EXTI_MODE_IT_EVENT	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_MODE_IT_EVENT /;"	d
LL_EXTI_ReadFlag_0_31	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)$/;"	f
LL_EXTI_ReadReg	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_ReadReg(/;"	d
LL_EXTI_StructInit	stm32f0_peripheral/Src/stm32f0xx_ll_exti.c	/^void LL_EXTI_StructInit(LL_EXTI_InitTypeDef *EXTI_InitStruct)$/;"	f
LL_EXTI_TRIGGER_FALLING	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_TRIGGER_FALLING /;"	d
LL_EXTI_TRIGGER_NONE	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_TRIGGER_NONE /;"	d
LL_EXTI_TRIGGER_RISING	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_TRIGGER_RISING /;"	d
LL_EXTI_TRIGGER_RISING_FALLING	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_TRIGGER_RISING_FALLING /;"	d
LL_EXTI_WriteReg	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define LL_EXTI_WriteReg(/;"	d
LL_FLASH_DisablePrefetch	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_FLASH_DisablePrefetch(void)$/;"	f
LL_FLASH_EnablePrefetch	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_FLASH_EnablePrefetch(void)$/;"	f
LL_FLASH_GetLatency	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)$/;"	f
LL_FLASH_IsPrefetchEnabled	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_FLASH_IsPrefetchEnabled(void)$/;"	f
LL_FLASH_LATENCY_0	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_FLASH_LATENCY_0 /;"	d
LL_FLASH_LATENCY_1	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_FLASH_LATENCY_1 /;"	d
LL_FLASH_SetLatency	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)$/;"	f
LL_GPIO_AF_0	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_AF_0 /;"	d
LL_GPIO_AF_1	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_AF_1 /;"	d
LL_GPIO_AF_2	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_AF_2 /;"	d
LL_GPIO_AF_3	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_AF_3 /;"	d
LL_GPIO_AF_4	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_AF_4 /;"	d
LL_GPIO_AF_5	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_AF_5 /;"	d
LL_GPIO_AF_6	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_AF_6 /;"	d
LL_GPIO_AF_7	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_AF_7 /;"	d
LL_GPIO_DeInit	stm32f0_peripheral/Src/stm32f0xx_ll_gpio.c	/^ErrorStatus LL_GPIO_DeInit(GPIO_TypeDef *GPIOx)$/;"	f
LL_GPIO_GetAFPin_0_7	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^__STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin)$/;"	f
LL_GPIO_GetAFPin_8_15	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^__STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin)$/;"	f
LL_GPIO_GetPinMode	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^__STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin)$/;"	f
LL_GPIO_GetPinOutputType	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^__STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin)$/;"	f
LL_GPIO_GetPinPull	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^__STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin)$/;"	f
LL_GPIO_GetPinSpeed	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^__STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin)$/;"	f
LL_GPIO_Init	stm32f0_peripheral/Src/stm32f0xx_ll_gpio.c	/^ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)$/;"	f
LL_GPIO_InitTypeDef	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^} LL_GPIO_InitTypeDef;$/;"	t	typeref:struct:__anon25
LL_GPIO_IsAnyPinLocked	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^__STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx)$/;"	f
LL_GPIO_IsInputPinSet	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)$/;"	f
LL_GPIO_IsOutputPinSet	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^__STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)$/;"	f
LL_GPIO_IsPinLocked	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^__STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask)$/;"	f
LL_GPIO_LockPin	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)$/;"	f
LL_GPIO_MODE_ALTERNATE	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_MODE_ALTERNATE /;"	d
LL_GPIO_MODE_ANALOG	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_MODE_ANALOG /;"	d
LL_GPIO_MODE_INPUT	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_MODE_INPUT /;"	d
LL_GPIO_MODE_OUTPUT	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_MODE_OUTPUT /;"	d
LL_GPIO_OUTPUT_OPENDRAIN	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_OUTPUT_OPENDRAIN /;"	d
LL_GPIO_OUTPUT_PUSHPULL	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_OUTPUT_PUSHPULL /;"	d
LL_GPIO_PIN_0	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_PIN_0 /;"	d
LL_GPIO_PIN_1	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_PIN_1 /;"	d
LL_GPIO_PIN_10	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_PIN_10 /;"	d
LL_GPIO_PIN_11	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_PIN_11 /;"	d
LL_GPIO_PIN_12	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_PIN_12 /;"	d
LL_GPIO_PIN_13	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_PIN_13 /;"	d
LL_GPIO_PIN_14	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_PIN_14 /;"	d
LL_GPIO_PIN_15	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_PIN_15 /;"	d
LL_GPIO_PIN_2	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_PIN_2 /;"	d
LL_GPIO_PIN_3	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_PIN_3 /;"	d
LL_GPIO_PIN_4	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_PIN_4 /;"	d
LL_GPIO_PIN_5	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_PIN_5 /;"	d
LL_GPIO_PIN_6	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_PIN_6 /;"	d
LL_GPIO_PIN_7	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_PIN_7 /;"	d
LL_GPIO_PIN_8	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_PIN_8 /;"	d
LL_GPIO_PIN_9	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_PIN_9 /;"	d
LL_GPIO_PIN_ALL	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_PIN_ALL /;"	d
LL_GPIO_PULL_DOWN	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_PULL_DOWN /;"	d
LL_GPIO_PULL_NO	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_PULL_NO /;"	d
LL_GPIO_PULL_UP	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_PULL_UP /;"	d
LL_GPIO_ReadInputPort	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^__STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)$/;"	f
LL_GPIO_ReadOutputPort	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^__STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)$/;"	f
LL_GPIO_ReadReg	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_ReadReg(/;"	d
LL_GPIO_ResetOutputPin	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)$/;"	f
LL_GPIO_SPEED_FREQ_HIGH	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_SPEED_FREQ_HIGH /;"	d
LL_GPIO_SPEED_FREQ_LOW	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_SPEED_FREQ_LOW /;"	d
LL_GPIO_SPEED_FREQ_MEDIUM	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_SPEED_FREQ_MEDIUM /;"	d
LL_GPIO_SPEED_HIGH	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_SPEED_HIGH /;"	d
LL_GPIO_SPEED_LOW	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_SPEED_LOW /;"	d
LL_GPIO_SPEED_MEDIUM	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_SPEED_MEDIUM /;"	d
LL_GPIO_SetAFPin_0_7	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)$/;"	f
LL_GPIO_SetAFPin_8_15	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)$/;"	f
LL_GPIO_SetOutputPin	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)$/;"	f
LL_GPIO_SetPinMode	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)$/;"	f
LL_GPIO_SetPinOutputType	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)$/;"	f
LL_GPIO_SetPinPull	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)$/;"	f
LL_GPIO_SetPinSpeed	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)$/;"	f
LL_GPIO_StructInit	stm32f0_peripheral/Src/stm32f0xx_ll_gpio.c	/^void LL_GPIO_StructInit(LL_GPIO_InitTypeDef *GPIO_InitStruct)$/;"	f
LL_GPIO_TogglePin	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)$/;"	f
LL_GPIO_WriteOutputPort	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^__STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue)$/;"	f
LL_GPIO_WriteReg	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define LL_GPIO_WriteReg(/;"	d
LL_GetFlashSize	stm32f0_peripheral/Inc/stm32f0xx_ll_utils.h	/^__STATIC_INLINE uint32_t LL_GetFlashSize(void)$/;"	f
LL_GetUID_Word0	stm32f0_peripheral/Inc/stm32f0xx_ll_utils.h	/^__STATIC_INLINE uint32_t LL_GetUID_Word0(void)$/;"	f
LL_GetUID_Word1	stm32f0_peripheral/Inc/stm32f0xx_ll_utils.h	/^__STATIC_INLINE uint32_t LL_GetUID_Word1(void)$/;"	f
LL_GetUID_Word2	stm32f0_peripheral/Inc/stm32f0xx_ll_utils.h	/^__STATIC_INLINE uint32_t LL_GetUID_Word2(void)$/;"	f
LL_I2C_ACK	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ACK /;"	d
LL_I2C_ADDRESSING_MODE_10BIT	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ADDRESSING_MODE_10BIT /;"	d
LL_I2C_ADDRESSING_MODE_7BIT	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ADDRESSING_MODE_7BIT /;"	d
LL_I2C_ADDRSLAVE_10BIT	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ADDRSLAVE_10BIT /;"	d
LL_I2C_ADDRSLAVE_7BIT	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ADDRSLAVE_7BIT /;"	d
LL_I2C_ANALOGFILTER_DISABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ANALOGFILTER_DISABLE /;"	d
LL_I2C_ANALOGFILTER_ENABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ANALOGFILTER_ENABLE /;"	d
LL_I2C_AcknowledgeNextData	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)$/;"	f
LL_I2C_CR1_ADDRIE	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_CR1_ADDRIE /;"	d
LL_I2C_CR1_ERRIE	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_CR1_ERRIE /;"	d
LL_I2C_CR1_NACKIE	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_CR1_NACKIE /;"	d
LL_I2C_CR1_RXIE	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_CR1_RXIE /;"	d
LL_I2C_CR1_STOPIE	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_CR1_STOPIE /;"	d
LL_I2C_CR1_TCIE	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_CR1_TCIE /;"	d
LL_I2C_CR1_TXIE	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_CR1_TXIE /;"	d
LL_I2C_ClearFlag_ADDR	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_ClearFlag_ADDR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_ClearFlag_ARLO	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_ClearFlag_ARLO(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_ClearFlag_BERR	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_ClearFlag_BERR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_ClearFlag_NACK	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_ClearFlag_NACK(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_ClearFlag_OVR	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_ClearFlag_OVR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_ClearFlag_STOP	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_ClearFlag_STOP(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_ClearFlag_TXE	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_ClearFlag_TXE(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_ClearSMBusFlag_ALERT	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_ClearSMBusFlag_ALERT(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_ClearSMBusFlag_PECERR	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_ClearSMBusFlag_PECERR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_ClearSMBusFlag_TIMEOUT	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_ClearSMBusFlag_TIMEOUT(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_ConfigFilters	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_ConfigFilters(I2C_TypeDef *I2Cx, uint32_t AnalogFilter, uint32_t DigitalFilter)$/;"	f
LL_I2C_ConfigSMBusTimeout	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_ConfigSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t TimeoutA, uint32_t TimeoutAMode,$/;"	f
LL_I2C_DIRECTION_READ	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_DIRECTION_READ /;"	d
LL_I2C_DIRECTION_WRITE	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_DIRECTION_WRITE /;"	d
LL_I2C_DMA_GetRegAddr	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_DMA_GetRegAddr(I2C_TypeDef *I2Cx, uint32_t Direction)$/;"	f
LL_I2C_DMA_REG_DATA_RECEIVE	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_DMA_REG_DATA_RECEIVE /;"	d
LL_I2C_DMA_REG_DATA_TRANSMIT	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_DMA_REG_DATA_TRANSMIT /;"	d
LL_I2C_DeInit	stm32f0_peripheral/Src/stm32f0xx_ll_i2c.c	/^uint32_t LL_I2C_DeInit(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_Disable	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_Disable(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableAnalogFilter	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableAnalogFilter(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableAuto10BitRead	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableAuto10BitRead(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableAutoEndMode	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableAutoEndMode(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableClockStretching	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableClockStretching(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableDMAReq_RX	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableDMAReq_RX(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableDMAReq_TX	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableDMAReq_TX(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableGeneralCall	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableIT_ADDR	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableIT_ADDR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableIT_ERR	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableIT_ERR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableIT_NACK	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableIT_NACK(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableIT_RX	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableIT_RX(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableIT_STOP	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableIT_STOP(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableIT_TC	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableIT_TC(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableIT_TX	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableIT_TX(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableOwnAddress1	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableOwnAddress1(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableOwnAddress2	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableReloadMode	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableReloadMode(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableSMBusAlert	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableSMBusAlert(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableSMBusPEC	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableSMBusPEC(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableSMBusTimeout	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t ClockTimeout)$/;"	f
LL_I2C_DisableSlaveByteControl	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableSlaveByteControl(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_DisableWakeUpFromStop	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_DisableWakeUpFromStop(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_Enable	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_Enable(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableAnalogFilter	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableAnalogFilter(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableAuto10BitRead	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableAuto10BitRead(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableAutoEndMode	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableClockStretching	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableDMAReq_RX	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableDMAReq_RX(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableDMAReq_TX	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableDMAReq_TX(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableGeneralCall	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableGeneralCall(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableIT_ADDR	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableIT_ADDR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableIT_ERR	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableIT_ERR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableIT_NACK	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableIT_NACK(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableIT_RX	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableIT_RX(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableIT_STOP	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableIT_STOP(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableIT_TC	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableIT_TC(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableIT_TX	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableIT_TX(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableOwnAddress1	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableOwnAddress1(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableOwnAddress2	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableOwnAddress2(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableReloadMode	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableReloadMode(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableSMBusAlert	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableSMBusAlert(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableSMBusPEC	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableSMBusPEC(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableSMBusPECCompare	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableSMBusPECCompare(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableSMBusTimeout	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t ClockTimeout)$/;"	f
LL_I2C_EnableSlaveByteControl	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableSlaveByteControl(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_EnableWakeUpFromStop	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_EnableWakeUpFromStop(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GENERATE_NOSTARTSTOP	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_GENERATE_NOSTARTSTOP /;"	d
LL_I2C_GENERATE_RESTART_10BIT_READ	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_GENERATE_RESTART_10BIT_READ /;"	d
LL_I2C_GENERATE_RESTART_10BIT_WRITE	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_GENERATE_RESTART_10BIT_WRITE /;"	d
LL_I2C_GENERATE_RESTART_7BIT_READ	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_GENERATE_RESTART_7BIT_READ /;"	d
LL_I2C_GENERATE_RESTART_7BIT_WRITE	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_GENERATE_RESTART_7BIT_WRITE /;"	d
LL_I2C_GENERATE_START_READ	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_GENERATE_START_READ /;"	d
LL_I2C_GENERATE_START_WRITE	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_GENERATE_START_WRITE /;"	d
LL_I2C_GENERATE_STOP	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_GENERATE_STOP /;"	d
LL_I2C_GenerateStartCondition	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_GenerateStartCondition(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GenerateStopCondition	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_GenerateStopCondition(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetAddressMatchCode	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetAddressMatchCode(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetClockHighPeriod	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetClockHighPeriod(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetClockLowPeriod	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetClockLowPeriod(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetDataHoldTime	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetDataHoldTime(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetDataSetupTime	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetDataSetupTime(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetDigitalFilter	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetDigitalFilter(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetMasterAddressingMode	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetMasterAddressingMode(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetMode	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetMode(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetSMBusPEC	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetSMBusPEC(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetSMBusTimeoutA	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutA(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetSMBusTimeoutAMode	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutAMode(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetSMBusTimeoutB	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetSMBusTimeoutB(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetSlaveAddr	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetSlaveAddr(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetTimingPrescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetTimingPrescaler(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetTransferDirection	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetTransferDirection(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetTransferRequest	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetTransferRequest(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_GetTransferSize	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_GetTransferSize(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_HandleTransfer	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_HandleTransfer(I2C_TypeDef *I2Cx, uint32_t SlaveAddr, uint32_t SlaveAddrSize,$/;"	f
LL_I2C_ICR_ADDRCF	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ICR_ADDRCF /;"	d
LL_I2C_ICR_ALERTCF	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ICR_ALERTCF /;"	d
LL_I2C_ICR_ARLOCF	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ICR_ARLOCF /;"	d
LL_I2C_ICR_BERRCF	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ICR_BERRCF /;"	d
LL_I2C_ICR_NACKCF	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ICR_NACKCF /;"	d
LL_I2C_ICR_OVRCF	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ICR_OVRCF /;"	d
LL_I2C_ICR_PECCF	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ICR_PECCF /;"	d
LL_I2C_ICR_STOPCF	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ICR_STOPCF /;"	d
LL_I2C_ICR_TIMOUTCF	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ICR_TIMOUTCF /;"	d
LL_I2C_ISR_ADDR	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ISR_ADDR /;"	d
LL_I2C_ISR_ALERT	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ISR_ALERT /;"	d
LL_I2C_ISR_ARLO	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ISR_ARLO /;"	d
LL_I2C_ISR_BERR	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ISR_BERR /;"	d
LL_I2C_ISR_BUSY	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ISR_BUSY /;"	d
LL_I2C_ISR_NACKF	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ISR_NACKF /;"	d
LL_I2C_ISR_OVR	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ISR_OVR /;"	d
LL_I2C_ISR_PECERR	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ISR_PECERR /;"	d
LL_I2C_ISR_RXNE	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ISR_RXNE /;"	d
LL_I2C_ISR_STOPF	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ISR_STOPF /;"	d
LL_I2C_ISR_TC	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ISR_TC /;"	d
LL_I2C_ISR_TCR	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ISR_TCR /;"	d
LL_I2C_ISR_TIMEOUT	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ISR_TIMEOUT /;"	d
LL_I2C_ISR_TXE	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ISR_TXE /;"	d
LL_I2C_ISR_TXIS	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ISR_TXIS /;"	d
LL_I2C_Init	stm32f0_peripheral/Src/stm32f0xx_ll_i2c.c	/^uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)$/;"	f
LL_I2C_InitTypeDef	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^} LL_I2C_InitTypeDef;$/;"	t	typeref:struct:__anon2
LL_I2C_IsActiveFlag_ADDR	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ADDR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsActiveFlag_ARLO	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_ARLO(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsActiveFlag_BERR	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BERR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsActiveFlag_BUSY	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_BUSY(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsActiveFlag_NACK	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_NACK(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsActiveFlag_OVR	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_OVR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsActiveFlag_RXNE	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_RXNE(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsActiveFlag_STOP	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_STOP(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsActiveFlag_TC	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TC(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsActiveFlag_TCR	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TCR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsActiveFlag_TXE	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXE(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsActiveFlag_TXIS	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveFlag_TXIS(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsActiveSMBusFlag_ALERT	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_ALERT(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsActiveSMBusFlag_PECERR	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_PECERR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsActiveSMBusFlag_TIMEOUT	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsActiveSMBusFlag_TIMEOUT(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabled	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabled(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledAnalogFilter	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledAnalogFilter(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledAuto10BitRead	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledAuto10BitRead(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledAutoEndMode	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledAutoEndMode(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledClockStretching	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledClockStretching(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledDMAReq_RX	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledDMAReq_RX(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledDMAReq_TX	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledDMAReq_TX(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledGeneralCall	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledGeneralCall(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledIT_ADDR	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_ADDR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledIT_ERR	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_ERR(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledIT_NACK	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_NACK(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledIT_RX	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_RX(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledIT_STOP	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_STOP(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledIT_TC	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_TC(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledIT_TX	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledIT_TX(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledOwnAddress1	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledOwnAddress1(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledOwnAddress2	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledOwnAddress2(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledReloadMode	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledReloadMode(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledSMBusAlert	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusAlert(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledSMBusPEC	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusPEC(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledSMBusPECCompare	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusPECCompare(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledSMBusTimeout	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledSMBusTimeout(I2C_TypeDef *I2Cx, uint32_t ClockTimeout)$/;"	f
LL_I2C_IsEnabledSlaveByteControl	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledSlaveByteControl(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_IsEnabledWakeUpFromStop	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint32_t LL_I2C_IsEnabledWakeUpFromStop(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_MODE_AUTOEND	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_MODE_AUTOEND /;"	d
LL_I2C_MODE_I2C	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_MODE_I2C /;"	d
LL_I2C_MODE_RELOAD	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_MODE_RELOAD /;"	d
LL_I2C_MODE_SMBUS_AUTOEND_NO_PEC	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_MODE_SMBUS_AUTOEND_NO_PEC /;"	d
LL_I2C_MODE_SMBUS_AUTOEND_WITH_PEC	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_MODE_SMBUS_AUTOEND_WITH_PEC /;"	d
LL_I2C_MODE_SMBUS_DEVICE	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_MODE_SMBUS_DEVICE /;"	d
LL_I2C_MODE_SMBUS_DEVICE_ARP	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_MODE_SMBUS_DEVICE_ARP /;"	d
LL_I2C_MODE_SMBUS_HOST	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_MODE_SMBUS_HOST /;"	d
LL_I2C_MODE_SMBUS_RELOAD	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_MODE_SMBUS_RELOAD /;"	d
LL_I2C_MODE_SMBUS_SOFTEND_NO_PEC	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_MODE_SMBUS_SOFTEND_NO_PEC /;"	d
LL_I2C_MODE_SMBUS_SOFTEND_WITH_PEC	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_MODE_SMBUS_SOFTEND_WITH_PEC /;"	d
LL_I2C_MODE_SOFTEND	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_MODE_SOFTEND /;"	d
LL_I2C_NACK	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_NACK /;"	d
LL_I2C_OWNADDRESS1_10BIT	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_OWNADDRESS1_10BIT /;"	d
LL_I2C_OWNADDRESS1_7BIT	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_OWNADDRESS1_7BIT /;"	d
LL_I2C_OWNADDRESS2_MASK01	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_OWNADDRESS2_MASK01 /;"	d
LL_I2C_OWNADDRESS2_MASK02	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_OWNADDRESS2_MASK02 /;"	d
LL_I2C_OWNADDRESS2_MASK03	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_OWNADDRESS2_MASK03 /;"	d
LL_I2C_OWNADDRESS2_MASK04	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_OWNADDRESS2_MASK04 /;"	d
LL_I2C_OWNADDRESS2_MASK05	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_OWNADDRESS2_MASK05 /;"	d
LL_I2C_OWNADDRESS2_MASK06	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_OWNADDRESS2_MASK06 /;"	d
LL_I2C_OWNADDRESS2_MASK07	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_OWNADDRESS2_MASK07 /;"	d
LL_I2C_OWNADDRESS2_NOMASK	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_OWNADDRESS2_NOMASK /;"	d
LL_I2C_REQUEST_READ	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_REQUEST_READ /;"	d
LL_I2C_REQUEST_WRITE	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_REQUEST_WRITE /;"	d
LL_I2C_ReadReg	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_ReadReg(/;"	d
LL_I2C_ReceiveData8	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE uint8_t LL_I2C_ReceiveData8(I2C_TypeDef *I2Cx)$/;"	f
LL_I2C_SMBUS_ALL_TIMEOUT	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_SMBUS_ALL_TIMEOUT /;"	d
LL_I2C_SMBUS_TIMEOUTA	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_SMBUS_TIMEOUTA /;"	d
LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_SMBUS_TIMEOUTA_MODE_SCL_LOW /;"	d
LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_SMBUS_TIMEOUTA_MODE_SDA_SCL_HIGH /;"	d
LL_I2C_SMBUS_TIMEOUTB	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_SMBUS_TIMEOUTB /;"	d
LL_I2C_SetDigitalFilter	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_SetDigitalFilter(I2C_TypeDef *I2Cx, uint32_t DigitalFilter)$/;"	f
LL_I2C_SetMasterAddressingMode	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_SetMasterAddressingMode(I2C_TypeDef *I2Cx, uint32_t AddressingMode)$/;"	f
LL_I2C_SetMode	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)$/;"	f
LL_I2C_SetOwnAddress1	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_SetOwnAddress1(I2C_TypeDef *I2Cx, uint32_t OwnAddress1, uint32_t OwnAddrSize)$/;"	f
LL_I2C_SetOwnAddress2	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAddrMask)$/;"	f
LL_I2C_SetSMBusTimeoutA	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_SetSMBusTimeoutA(I2C_TypeDef *I2Cx, uint32_t TimeoutA)$/;"	f
LL_I2C_SetSMBusTimeoutAMode	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_SetSMBusTimeoutAMode(I2C_TypeDef *I2Cx, uint32_t TimeoutAMode)$/;"	f
LL_I2C_SetSMBusTimeoutB	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_SetSMBusTimeoutB(I2C_TypeDef *I2Cx, uint32_t TimeoutB)$/;"	f
LL_I2C_SetSlaveAddr	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_SetSlaveAddr(I2C_TypeDef *I2Cx, uint32_t SlaveAddr)$/;"	f
LL_I2C_SetTiming	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_SetTiming(I2C_TypeDef *I2Cx, uint32_t Timing)$/;"	f
LL_I2C_SetTransferRequest	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_SetTransferRequest(I2C_TypeDef *I2Cx, uint32_t TransferRequest)$/;"	f
LL_I2C_SetTransferSize	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_SetTransferSize(I2C_TypeDef *I2Cx, uint32_t TransferSize)$/;"	f
LL_I2C_StructInit	stm32f0_peripheral/Src/stm32f0xx_ll_i2c.c	/^void LL_I2C_StructInit(LL_I2C_InitTypeDef *I2C_InitStruct)$/;"	f
LL_I2C_TransmitData8	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)$/;"	f
LL_I2C_WriteReg	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define LL_I2C_WriteReg(/;"	d
LL_I2S_AUDIOFREQ_11K	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_AUDIOFREQ_11K /;"	d
LL_I2S_AUDIOFREQ_16K	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_AUDIOFREQ_16K /;"	d
LL_I2S_AUDIOFREQ_192K	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_AUDIOFREQ_192K /;"	d
LL_I2S_AUDIOFREQ_22K	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_AUDIOFREQ_22K /;"	d
LL_I2S_AUDIOFREQ_32K	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_AUDIOFREQ_32K /;"	d
LL_I2S_AUDIOFREQ_44K	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_AUDIOFREQ_44K /;"	d
LL_I2S_AUDIOFREQ_48K	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_AUDIOFREQ_48K /;"	d
LL_I2S_AUDIOFREQ_8K	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_AUDIOFREQ_8K /;"	d
LL_I2S_AUDIOFREQ_96K	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_AUDIOFREQ_96K /;"	d
LL_I2S_AUDIOFREQ_DEFAULT	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_AUDIOFREQ_DEFAULT /;"	d
LL_I2S_CR2_ERRIE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_CR2_ERRIE /;"	d
LL_I2S_CR2_RXNEIE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_CR2_RXNEIE /;"	d
LL_I2S_CR2_TXEIE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_CR2_TXEIE /;"	d
LL_I2S_ClearFlag_FRE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_ClearFlag_FRE(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_ClearFlag_OVR	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_ClearFlag_OVR(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_ClearFlag_UDR	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_ClearFlag_UDR(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_ConfigPrescaler	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^void LL_I2S_ConfigPrescaler(SPI_TypeDef *SPIx, uint32_t PrescalerLinear, uint32_t PrescalerParity)$/;"	f
LL_I2S_DATAFORMAT_16B	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_DATAFORMAT_16B /;"	d
LL_I2S_DATAFORMAT_16B_EXTENDED	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_DATAFORMAT_16B_EXTENDED /;"	d
LL_I2S_DATAFORMAT_24B	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_DATAFORMAT_24B /;"	d
LL_I2S_DATAFORMAT_32B	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_DATAFORMAT_32B /;"	d
LL_I2S_DeInit	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^ErrorStatus LL_I2S_DeInit(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_Disable	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_Disable(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_DisableAsyncStart	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_DisableAsyncStart(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_DisableDMAReq_RX	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_DisableDMAReq_RX(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_DisableDMAReq_TX	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_DisableDMAReq_TX(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_DisableIT_ERR	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_DisableIT_ERR(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_DisableIT_RXNE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_DisableIT_RXNE(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_DisableIT_TXE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_DisableIT_TXE(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_DisableMasterClock	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_DisableMasterClock(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_Enable	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_Enable(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_EnableAsyncStart	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_EnableAsyncStart(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_EnableDMAReq_RX	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_EnableDMAReq_RX(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_EnableDMAReq_TX	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_EnableDMAReq_TX(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_EnableIT_ERR	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_EnableIT_ERR(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_EnableIT_RXNE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_EnableIT_RXNE(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_EnableIT_TXE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_EnableIT_TXE(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_EnableMasterClock	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_EnableMasterClock(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_GetClockPolarity	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_GetClockPolarity(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_GetDataFormat	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_GetDataFormat(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_GetPrescalerLinear	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_GetPrescalerLinear(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_GetPrescalerParity	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_GetPrescalerParity(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_GetStandard	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_GetStandard(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_GetTransferMode	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_GetTransferMode(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_Init	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^ErrorStatus LL_I2S_Init(SPI_TypeDef *SPIx, LL_I2S_InitTypeDef *I2S_InitStruct)$/;"	f
LL_I2S_InitTypeDef	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^} LL_I2S_InitTypeDef;$/;"	t	typeref:struct:__anon19
LL_I2S_IsActiveFlag_BSY	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_BSY(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_IsActiveFlag_CHSIDE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_CHSIDE(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_IsActiveFlag_FRE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_FRE(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_IsActiveFlag_OVR	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_OVR(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_IsActiveFlag_RXNE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_IsActiveFlag_TXE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_TXE(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_IsActiveFlag_UDR	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsActiveFlag_UDR(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_IsEnabled	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsEnabled(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_IsEnabledAsyncStart	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsEnabledAsyncStart(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_IsEnabledDMAReq_RX	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsEnabledDMAReq_RX(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_IsEnabledDMAReq_TX	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsEnabledDMAReq_TX(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_IsEnabledIT_ERR	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsEnabledIT_ERR(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_IsEnabledIT_RXNE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsEnabledIT_RXNE(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_IsEnabledIT_TXE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsEnabledIT_TXE(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_IsEnabledMasterClock	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_I2S_IsEnabledMasterClock(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_MCLK_OUTPUT_DISABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_MCLK_OUTPUT_DISABLE /;"	d
LL_I2S_MCLK_OUTPUT_ENABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_MCLK_OUTPUT_ENABLE /;"	d
LL_I2S_MODE_MASTER_RX	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_MODE_MASTER_RX /;"	d
LL_I2S_MODE_MASTER_TX	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_MODE_MASTER_TX /;"	d
LL_I2S_MODE_SLAVE_RX	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_MODE_SLAVE_RX /;"	d
LL_I2S_MODE_SLAVE_TX	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_MODE_SLAVE_TX /;"	d
LL_I2S_POLARITY_HIGH	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_POLARITY_HIGH /;"	d
LL_I2S_POLARITY_LOW	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_POLARITY_LOW /;"	d
LL_I2S_PRESCALER_PARITY_EVEN	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_PRESCALER_PARITY_EVEN /;"	d
LL_I2S_PRESCALER_PARITY_ODD	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_PRESCALER_PARITY_ODD /;"	d
LL_I2S_ReadReg	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_ReadReg(/;"	d
LL_I2S_ReceiveData16	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint16_t LL_I2S_ReceiveData16(SPI_TypeDef *SPIx)$/;"	f
LL_I2S_SR_BSY	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_SR_BSY /;"	d
LL_I2S_SR_FRE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_SR_FRE /;"	d
LL_I2S_SR_OVR	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_SR_OVR /;"	d
LL_I2S_SR_RXNE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_SR_RXNE /;"	d
LL_I2S_SR_TXE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_SR_TXE /;"	d
LL_I2S_SR_UDR	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_SR_UDR /;"	d
LL_I2S_STANDARD_LSB	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_STANDARD_LSB /;"	d
LL_I2S_STANDARD_MSB	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_STANDARD_MSB /;"	d
LL_I2S_STANDARD_PCM_LONG	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_STANDARD_PCM_LONG /;"	d
LL_I2S_STANDARD_PCM_SHORT	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_STANDARD_PCM_SHORT /;"	d
LL_I2S_STANDARD_PHILIPS	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_STANDARD_PHILIPS /;"	d
LL_I2S_SetClockPolarity	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_SetClockPolarity(SPI_TypeDef *SPIx, uint32_t ClockPolarity)$/;"	f
LL_I2S_SetDataFormat	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_SetDataFormat(SPI_TypeDef *SPIx, uint32_t DataFormat)$/;"	f
LL_I2S_SetPrescalerLinear	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_SetPrescalerLinear(SPI_TypeDef *SPIx, uint8_t PrescalerLinear)$/;"	f
LL_I2S_SetPrescalerParity	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_SetPrescalerParity(SPI_TypeDef *SPIx, uint32_t PrescalerParity)$/;"	f
LL_I2S_SetStandard	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)$/;"	f
LL_I2S_SetTransferMode	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_SetTransferMode(SPI_TypeDef *SPIx, uint32_t Mode)$/;"	f
LL_I2S_StructInit	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^void LL_I2S_StructInit(LL_I2S_InitTypeDef *I2S_InitStruct)$/;"	f
LL_I2S_TransmitData16	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_I2S_TransmitData16(SPI_TypeDef *SPIx, uint16_t TxData)$/;"	f
LL_I2S_WriteReg	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_I2S_WriteReg(/;"	d
LL_IWDG_DisableWriteAccess	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^__STATIC_INLINE void LL_IWDG_DisableWriteAccess(IWDG_TypeDef *IWDGx)$/;"	f
LL_IWDG_Enable	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^__STATIC_INLINE void LL_IWDG_Enable(IWDG_TypeDef *IWDGx)$/;"	f
LL_IWDG_EnableWriteAccess	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^__STATIC_INLINE void LL_IWDG_EnableWriteAccess(IWDG_TypeDef *IWDGx)$/;"	f
LL_IWDG_GetPrescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^__STATIC_INLINE uint32_t LL_IWDG_GetPrescaler(IWDG_TypeDef *IWDGx)$/;"	f
LL_IWDG_GetReloadCounter	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^__STATIC_INLINE uint32_t LL_IWDG_GetReloadCounter(IWDG_TypeDef *IWDGx)$/;"	f
LL_IWDG_GetWindow	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^__STATIC_INLINE uint32_t LL_IWDG_GetWindow(IWDG_TypeDef *IWDGx)$/;"	f
LL_IWDG_IsActiveFlag_PVU	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^__STATIC_INLINE uint32_t LL_IWDG_IsActiveFlag_PVU(IWDG_TypeDef *IWDGx)$/;"	f
LL_IWDG_IsActiveFlag_RVU	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^__STATIC_INLINE uint32_t LL_IWDG_IsActiveFlag_RVU(IWDG_TypeDef *IWDGx)$/;"	f
LL_IWDG_IsActiveFlag_WVU	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^__STATIC_INLINE uint32_t LL_IWDG_IsActiveFlag_WVU(IWDG_TypeDef *IWDGx)$/;"	f
LL_IWDG_IsReady	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^__STATIC_INLINE uint32_t LL_IWDG_IsReady(IWDG_TypeDef *IWDGx)$/;"	f
LL_IWDG_KEY_ENABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^#define LL_IWDG_KEY_ENABLE /;"	d
LL_IWDG_KEY_RELOAD	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^#define LL_IWDG_KEY_RELOAD /;"	d
LL_IWDG_KEY_WR_ACCESS_DISABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^#define LL_IWDG_KEY_WR_ACCESS_DISABLE /;"	d
LL_IWDG_KEY_WR_ACCESS_ENABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^#define LL_IWDG_KEY_WR_ACCESS_ENABLE /;"	d
LL_IWDG_PRESCALER_128	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^#define LL_IWDG_PRESCALER_128 /;"	d
LL_IWDG_PRESCALER_16	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^#define LL_IWDG_PRESCALER_16 /;"	d
LL_IWDG_PRESCALER_256	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^#define LL_IWDG_PRESCALER_256 /;"	d
LL_IWDG_PRESCALER_32	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^#define LL_IWDG_PRESCALER_32 /;"	d
LL_IWDG_PRESCALER_4	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^#define LL_IWDG_PRESCALER_4 /;"	d
LL_IWDG_PRESCALER_64	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^#define LL_IWDG_PRESCALER_64 /;"	d
LL_IWDG_PRESCALER_8	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^#define LL_IWDG_PRESCALER_8 /;"	d
LL_IWDG_ReadReg	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^#define LL_IWDG_ReadReg(/;"	d
LL_IWDG_ReloadCounter	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^__STATIC_INLINE void LL_IWDG_ReloadCounter(IWDG_TypeDef *IWDGx)$/;"	f
LL_IWDG_SR_PVU	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^#define LL_IWDG_SR_PVU /;"	d
LL_IWDG_SR_RVU	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^#define LL_IWDG_SR_RVU /;"	d
LL_IWDG_SR_WVU	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^#define LL_IWDG_SR_WVU /;"	d
LL_IWDG_SetPrescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^__STATIC_INLINE void LL_IWDG_SetPrescaler(IWDG_TypeDef *IWDGx, uint32_t Prescaler)$/;"	f
LL_IWDG_SetReloadCounter	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^__STATIC_INLINE void LL_IWDG_SetReloadCounter(IWDG_TypeDef *IWDGx, uint32_t Counter)$/;"	f
LL_IWDG_SetWindow	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^__STATIC_INLINE void LL_IWDG_SetWindow(IWDG_TypeDef *IWDGx, uint32_t Window)$/;"	f
LL_IWDG_WriteReg	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^#define LL_IWDG_WriteReg(/;"	d
LL_Init1msTick	stm32f0_peripheral/Src/stm32f0xx_ll_utils.c	/^void LL_Init1msTick(uint32_t HCLKFrequency)$/;"	f
LL_InitTick	stm32f0_peripheral/Inc/stm32f0xx_ll_utils.h	/^__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)$/;"	f
LL_LPM_DisableEventOnPend	stm32f0_peripheral/Inc/stm32f0xx_ll_cortex.h	/^__STATIC_INLINE void LL_LPM_DisableEventOnPend(void)$/;"	f
LL_LPM_DisableSleepOnExit	stm32f0_peripheral/Inc/stm32f0xx_ll_cortex.h	/^__STATIC_INLINE void LL_LPM_DisableSleepOnExit(void)$/;"	f
LL_LPM_EnableDeepSleep	stm32f0_peripheral/Inc/stm32f0xx_ll_cortex.h	/^__STATIC_INLINE void LL_LPM_EnableDeepSleep(void)$/;"	f
LL_LPM_EnableEventOnPend	stm32f0_peripheral/Inc/stm32f0xx_ll_cortex.h	/^__STATIC_INLINE void LL_LPM_EnableEventOnPend(void)$/;"	f
LL_LPM_EnableSleep	stm32f0_peripheral/Inc/stm32f0xx_ll_cortex.h	/^__STATIC_INLINE void LL_LPM_EnableSleep(void)$/;"	f
LL_LPM_EnableSleepOnExit	stm32f0_peripheral/Inc/stm32f0xx_ll_cortex.h	/^__STATIC_INLINE void LL_LPM_EnableSleepOnExit(void)$/;"	f
LL_MAX_DELAY	stm32f0_peripheral/Inc/stm32f0xx_ll_utils.h	/^#define LL_MAX_DELAY /;"	d
LL_PLL_ConfigSystemClock_HSE	stm32f0_peripheral/Src/stm32f0xx_ll_utils.c	/^ErrorStatus LL_PLL_ConfigSystemClock_HSE(uint32_t HSEFrequency, uint32_t HSEBypass,$/;"	f
LL_PLL_ConfigSystemClock_HSI	stm32f0_peripheral/Src/stm32f0xx_ll_utils.c	/^ErrorStatus LL_PLL_ConfigSystemClock_HSI(LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct,$/;"	f
LL_PLL_ConfigSystemClock_HSI48	stm32f0_peripheral/Src/stm32f0xx_ll_utils.c	/^ErrorStatus LL_PLL_ConfigSystemClock_HSI48(LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct,$/;"	f
LL_PWR_CR_CSBF	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_CR_CSBF /;"	d
LL_PWR_CR_CWUF	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_CR_CWUF /;"	d
LL_PWR_CSR_EWUP1	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_CSR_EWUP1 /;"	d
LL_PWR_CSR_EWUP2	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_CSR_EWUP2 /;"	d
LL_PWR_CSR_EWUP3	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_CSR_EWUP3 /;"	d
LL_PWR_CSR_EWUP4	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_CSR_EWUP4 /;"	d
LL_PWR_CSR_EWUP5	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_CSR_EWUP5 /;"	d
LL_PWR_CSR_EWUP6	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_CSR_EWUP6 /;"	d
LL_PWR_CSR_EWUP7	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_CSR_EWUP7 /;"	d
LL_PWR_CSR_EWUP8	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_CSR_EWUP8 /;"	d
LL_PWR_CSR_PVDO	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_CSR_PVDO /;"	d
LL_PWR_CSR_SBF	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_CSR_SBF /;"	d
LL_PWR_CSR_VREFINTRDYF	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_CSR_VREFINTRDYF /;"	d
LL_PWR_CSR_WUF	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_CSR_WUF /;"	d
LL_PWR_ClearFlag_SB	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^__STATIC_INLINE void LL_PWR_ClearFlag_SB(void)$/;"	f
LL_PWR_ClearFlag_WU	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^__STATIC_INLINE void LL_PWR_ClearFlag_WU(void)$/;"	f
LL_PWR_DeInit	stm32f0_peripheral/Src/stm32f0xx_ll_pwr.c	/^ErrorStatus LL_PWR_DeInit(void)$/;"	f
LL_PWR_DisableBkUpAccess	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^__STATIC_INLINE void LL_PWR_DisableBkUpAccess(void)$/;"	f
LL_PWR_DisablePVD	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^__STATIC_INLINE void LL_PWR_DisablePVD(void)$/;"	f
LL_PWR_DisableWakeUpPin	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^__STATIC_INLINE void LL_PWR_DisableWakeUpPin(uint32_t WakeUpPin)$/;"	f
LL_PWR_EnableBkUpAccess	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)$/;"	f
LL_PWR_EnablePVD	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^__STATIC_INLINE void LL_PWR_EnablePVD(void)$/;"	f
LL_PWR_EnableWakeUpPin	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^__STATIC_INLINE void LL_PWR_EnableWakeUpPin(uint32_t WakeUpPin)$/;"	f
LL_PWR_GetPVDLevel	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^__STATIC_INLINE uint32_t LL_PWR_GetPVDLevel(void)$/;"	f
LL_PWR_GetPowerMode	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^__STATIC_INLINE uint32_t LL_PWR_GetPowerMode(void)$/;"	f
LL_PWR_GetRegulModeDS	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^__STATIC_INLINE uint32_t LL_PWR_GetRegulModeDS(void)$/;"	f
LL_PWR_IsActiveFlag_PVDO	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVDO(void)$/;"	f
LL_PWR_IsActiveFlag_SB	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_SB(void)$/;"	f
LL_PWR_IsActiveFlag_VREFINTRDY	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VREFINTRDY(void)$/;"	f
LL_PWR_IsActiveFlag_WU	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU(void)$/;"	f
LL_PWR_IsEnabledBkUpAccess	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)$/;"	f
LL_PWR_IsEnabledPVD	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^__STATIC_INLINE uint32_t LL_PWR_IsEnabledPVD(void)$/;"	f
LL_PWR_IsEnabledWakeUpPin	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^__STATIC_INLINE uint32_t LL_PWR_IsEnabledWakeUpPin(uint32_t WakeUpPin)$/;"	f
LL_PWR_MODE_STANDBY	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_MODE_STANDBY /;"	d
LL_PWR_MODE_STOP_LPREGU	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_MODE_STOP_LPREGU /;"	d
LL_PWR_MODE_STOP_MAINREGU	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_MODE_STOP_MAINREGU /;"	d
LL_PWR_PVDLEVEL_0	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_PVDLEVEL_0 /;"	d
LL_PWR_PVDLEVEL_1	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_PVDLEVEL_1 /;"	d
LL_PWR_PVDLEVEL_2	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_PVDLEVEL_2 /;"	d
LL_PWR_PVDLEVEL_3	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_PVDLEVEL_3 /;"	d
LL_PWR_PVDLEVEL_4	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_PVDLEVEL_4 /;"	d
LL_PWR_PVDLEVEL_5	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_PVDLEVEL_5 /;"	d
LL_PWR_PVDLEVEL_6	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_PVDLEVEL_6 /;"	d
LL_PWR_PVDLEVEL_7	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_PVDLEVEL_7 /;"	d
LL_PWR_REGU_DSMODE_LOW_POWER	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_REGU_DSMODE_LOW_POWER /;"	d
LL_PWR_REGU_DSMODE_MAIN	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_REGU_DSMODE_MAIN /;"	d
LL_PWR_ReadReg	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_ReadReg(/;"	d
LL_PWR_SetPVDLevel	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^__STATIC_INLINE void LL_PWR_SetPVDLevel(uint32_t PVDLevel)$/;"	f
LL_PWR_SetPowerMode	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^__STATIC_INLINE void LL_PWR_SetPowerMode(uint32_t PDMode)$/;"	f
LL_PWR_SetRegulModeDS	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^__STATIC_INLINE void LL_PWR_SetRegulModeDS(uint32_t RegulMode)$/;"	f
LL_PWR_WAKEUP_PIN1	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_WAKEUP_PIN1 /;"	d
LL_PWR_WAKEUP_PIN2	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_WAKEUP_PIN2 /;"	d
LL_PWR_WAKEUP_PIN3	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_WAKEUP_PIN3 /;"	d
LL_PWR_WAKEUP_PIN4	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_WAKEUP_PIN4 /;"	d
LL_PWR_WAKEUP_PIN5	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_WAKEUP_PIN5 /;"	d
LL_PWR_WAKEUP_PIN6	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_WAKEUP_PIN6 /;"	d
LL_PWR_WAKEUP_PIN7	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_WAKEUP_PIN7 /;"	d
LL_PWR_WAKEUP_PIN8	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_WAKEUP_PIN8 /;"	d
LL_PWR_WriteReg	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define LL_PWR_WriteReg(/;"	d
LL_RCC_APB1_DIV_1	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_APB1_DIV_1 /;"	d
LL_RCC_APB1_DIV_16	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_APB1_DIV_16 /;"	d
LL_RCC_APB1_DIV_2	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_APB1_DIV_2 /;"	d
LL_RCC_APB1_DIV_4	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_APB1_DIV_4 /;"	d
LL_RCC_APB1_DIV_8	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_APB1_DIV_8 /;"	d
LL_RCC_CEC_CLKSOURCE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CEC_CLKSOURCE /;"	d
LL_RCC_CEC_CLKSOURCE_HSI_DIV244	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CEC_CLKSOURCE_HSI_DIV244 /;"	d
LL_RCC_CEC_CLKSOURCE_LSE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CEC_CLKSOURCE_LSE /;"	d
LL_RCC_CIR_CSSC	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CIR_CSSC /;"	d
LL_RCC_CIR_CSSF	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CIR_CSSF /;"	d
LL_RCC_CIR_HSERDYC	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CIR_HSERDYC /;"	d
LL_RCC_CIR_HSERDYF	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CIR_HSERDYF /;"	d
LL_RCC_CIR_HSERDYIE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CIR_HSERDYIE /;"	d
LL_RCC_CIR_HSI14RDYC	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CIR_HSI14RDYC /;"	d
LL_RCC_CIR_HSI14RDYF	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CIR_HSI14RDYF /;"	d
LL_RCC_CIR_HSI14RDYIE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CIR_HSI14RDYIE /;"	d
LL_RCC_CIR_HSI48RDYC	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CIR_HSI48RDYC /;"	d
LL_RCC_CIR_HSI48RDYF	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CIR_HSI48RDYF /;"	d
LL_RCC_CIR_HSI48RDYIE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CIR_HSI48RDYIE /;"	d
LL_RCC_CIR_HSIRDYC	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CIR_HSIRDYC /;"	d
LL_RCC_CIR_HSIRDYF	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CIR_HSIRDYF /;"	d
LL_RCC_CIR_HSIRDYIE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CIR_HSIRDYIE /;"	d
LL_RCC_CIR_LSERDYC	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CIR_LSERDYC /;"	d
LL_RCC_CIR_LSERDYF	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CIR_LSERDYF /;"	d
LL_RCC_CIR_LSERDYIE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CIR_LSERDYIE /;"	d
LL_RCC_CIR_LSIRDYC	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CIR_LSIRDYC /;"	d
LL_RCC_CIR_LSIRDYF	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CIR_LSIRDYF /;"	d
LL_RCC_CIR_LSIRDYIE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CIR_LSIRDYIE /;"	d
LL_RCC_CIR_PLLRDYC	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CIR_PLLRDYC /;"	d
LL_RCC_CIR_PLLRDYF	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CIR_PLLRDYF /;"	d
LL_RCC_CIR_PLLRDYIE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CIR_PLLRDYIE /;"	d
LL_RCC_CSR_IWDGRSTF	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CSR_IWDGRSTF /;"	d
LL_RCC_CSR_LPWRRSTF	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CSR_LPWRRSTF /;"	d
LL_RCC_CSR_OBLRSTF	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CSR_OBLRSTF /;"	d
LL_RCC_CSR_PINRSTF	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CSR_PINRSTF /;"	d
LL_RCC_CSR_PORRSTF	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CSR_PORRSTF /;"	d
LL_RCC_CSR_SFTRSTF	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CSR_SFTRSTF /;"	d
LL_RCC_CSR_V18PWRRSTF	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CSR_V18PWRRSTF /;"	d
LL_RCC_CSR_WWDGRSTF	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_CSR_WWDGRSTF /;"	d
LL_RCC_ClearFlag_HSECSS	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ClearFlag_HSECSS(void)$/;"	f
LL_RCC_ClearFlag_HSERDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ClearFlag_HSERDY(void)$/;"	f
LL_RCC_ClearFlag_HSI14RDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ClearFlag_HSI14RDY(void)$/;"	f
LL_RCC_ClearFlag_HSI48RDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ClearFlag_HSI48RDY(void)$/;"	f
LL_RCC_ClearFlag_HSIRDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ClearFlag_HSIRDY(void)$/;"	f
LL_RCC_ClearFlag_LSERDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ClearFlag_LSERDY(void)$/;"	f
LL_RCC_ClearFlag_LSIRDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ClearFlag_LSIRDY(void)$/;"	f
LL_RCC_ClearFlag_PLLRDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ClearFlag_PLLRDY(void)$/;"	f
LL_RCC_ClearResetFlags	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ClearResetFlags(void)$/;"	f
LL_RCC_ClocksTypeDef	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^} LL_RCC_ClocksTypeDef;$/;"	t	typeref:struct:__anon1
LL_RCC_ConfigMCO	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)$/;"	f
LL_RCC_DeInit	stm32f0_peripheral/Src/stm32f0xx_ll_rcc.c	/^ErrorStatus LL_RCC_DeInit(void)$/;"	f
LL_RCC_DisableIT_HSERDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_DisableIT_HSERDY(void)$/;"	f
LL_RCC_DisableIT_HSI14RDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_DisableIT_HSI14RDY(void)$/;"	f
LL_RCC_DisableIT_HSI48RDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_DisableIT_HSI48RDY(void)$/;"	f
LL_RCC_DisableIT_HSIRDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_DisableIT_HSIRDY(void)$/;"	f
LL_RCC_DisableIT_LSERDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_DisableIT_LSERDY(void)$/;"	f
LL_RCC_DisableIT_LSIRDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_DisableIT_LSIRDY(void)$/;"	f
LL_RCC_DisableIT_PLLRDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_DisableIT_PLLRDY(void)$/;"	f
LL_RCC_DisableRTC	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_DisableRTC(void)$/;"	f
LL_RCC_EnableIT_HSERDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_EnableIT_HSERDY(void)$/;"	f
LL_RCC_EnableIT_HSI14RDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_EnableIT_HSI14RDY(void)$/;"	f
LL_RCC_EnableIT_HSI48RDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_EnableIT_HSI48RDY(void)$/;"	f
LL_RCC_EnableIT_HSIRDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_EnableIT_HSIRDY(void)$/;"	f
LL_RCC_EnableIT_LSERDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_EnableIT_LSERDY(void)$/;"	f
LL_RCC_EnableIT_LSIRDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_EnableIT_LSIRDY(void)$/;"	f
LL_RCC_EnableIT_PLLRDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_EnableIT_PLLRDY(void)$/;"	f
LL_RCC_EnableRTC	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_EnableRTC(void)$/;"	f
LL_RCC_ForceBackupDomainReset	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)$/;"	f
LL_RCC_GetAHBPrescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)$/;"	f
LL_RCC_GetAPB1Prescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)$/;"	f
LL_RCC_GetCECClockFreq	stm32f0_peripheral/Src/stm32f0xx_ll_rcc.c	/^uint32_t LL_RCC_GetCECClockFreq(uint32_t CECxSource)$/;"	f
LL_RCC_GetCECClockSource	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetCECClockSource(uint32_t CECx)$/;"	f
LL_RCC_GetI2CClockFreq	stm32f0_peripheral/Src/stm32f0xx_ll_rcc.c	/^uint32_t LL_RCC_GetI2CClockFreq(uint32_t I2CxSource)$/;"	f
LL_RCC_GetI2CClockSource	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)$/;"	f
LL_RCC_GetRTCClockSource	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)$/;"	f
LL_RCC_GetSysClkSource	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)$/;"	f
LL_RCC_GetSystemClocksFreq	stm32f0_peripheral/Src/stm32f0xx_ll_rcc.c	/^void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)$/;"	f
LL_RCC_GetUSARTClockFreq	stm32f0_peripheral/Src/stm32f0xx_ll_rcc.c	/^uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)$/;"	f
LL_RCC_GetUSARTClockSource	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)$/;"	f
LL_RCC_GetUSBClockFreq	stm32f0_peripheral/Src/stm32f0xx_ll_rcc.c	/^uint32_t LL_RCC_GetUSBClockFreq(uint32_t USBxSource)$/;"	f
LL_RCC_GetUSBClockSource	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)$/;"	f
LL_RCC_HSE_Disable	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSE_Disable(void)$/;"	f
LL_RCC_HSE_DisableBypass	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)$/;"	f
LL_RCC_HSE_DisableCSS	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSE_DisableCSS(void)$/;"	f
LL_RCC_HSE_Enable	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSE_Enable(void)$/;"	f
LL_RCC_HSE_EnableBypass	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)$/;"	f
LL_RCC_HSE_EnableCSS	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)$/;"	f
LL_RCC_HSE_IsReady	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)$/;"	f
LL_RCC_HSI14_Disable	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSI14_Disable(void)$/;"	f
LL_RCC_HSI14_DisableADCControl	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSI14_DisableADCControl(void)$/;"	f
LL_RCC_HSI14_Enable	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSI14_Enable(void)$/;"	f
LL_RCC_HSI14_EnableADCControl	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSI14_EnableADCControl(void)$/;"	f
LL_RCC_HSI14_GetCalibTrimming	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_HSI14_GetCalibTrimming(void)$/;"	f
LL_RCC_HSI14_GetCalibration	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_HSI14_GetCalibration(void)$/;"	f
LL_RCC_HSI14_IsReady	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_HSI14_IsReady(void)$/;"	f
LL_RCC_HSI14_SetCalibTrimming	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSI14_SetCalibTrimming(uint32_t Value)$/;"	f
LL_RCC_HSI48_Disable	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSI48_Disable(void)$/;"	f
LL_RCC_HSI48_Enable	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSI48_Enable(void)$/;"	f
LL_RCC_HSI48_GetCalibration	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_HSI48_GetCalibration(void)$/;"	f
LL_RCC_HSI48_IsReady	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_HSI48_IsReady(void)$/;"	f
LL_RCC_HSI_Disable	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSI_Disable(void)$/;"	f
LL_RCC_HSI_Enable	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSI_Enable(void)$/;"	f
LL_RCC_HSI_GetCalibTrimming	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)$/;"	f
LL_RCC_HSI_GetCalibration	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)$/;"	f
LL_RCC_HSI_IsReady	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)$/;"	f
LL_RCC_HSI_SetCalibTrimming	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)$/;"	f
LL_RCC_I2C1_CLKSOURCE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_I2C1_CLKSOURCE /;"	d
LL_RCC_I2C1_CLKSOURCE_HSI	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_I2C1_CLKSOURCE_HSI /;"	d
LL_RCC_I2C1_CLKSOURCE_SYSCLK	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_I2C1_CLKSOURCE_SYSCLK /;"	d
LL_RCC_IsActiveFlag_HSECSS	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSECSS(void)$/;"	f
LL_RCC_IsActiveFlag_HSERDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSERDY(void)$/;"	f
LL_RCC_IsActiveFlag_HSI14RDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSI14RDY(void)$/;"	f
LL_RCC_IsActiveFlag_HSI48RDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSI48RDY(void)$/;"	f
LL_RCC_IsActiveFlag_HSIRDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSIRDY(void)$/;"	f
LL_RCC_IsActiveFlag_IWDGRST	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_IWDGRST(void)$/;"	f
LL_RCC_IsActiveFlag_LPWRRST	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LPWRRST(void)$/;"	f
LL_RCC_IsActiveFlag_LSERDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSERDY(void)$/;"	f
LL_RCC_IsActiveFlag_LSIRDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSIRDY(void)$/;"	f
LL_RCC_IsActiveFlag_OBLRST	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_OBLRST(void)$/;"	f
LL_RCC_IsActiveFlag_PINRST	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void)$/;"	f
LL_RCC_IsActiveFlag_PLLRDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLRDY(void)$/;"	f
LL_RCC_IsActiveFlag_PORRST	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PORRST(void)$/;"	f
LL_RCC_IsActiveFlag_SFTRST	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(void)$/;"	f
LL_RCC_IsActiveFlag_V18PWRRST	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_V18PWRRST(void)$/;"	f
LL_RCC_IsActiveFlag_WWDGRST	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_WWDGRST(void)$/;"	f
LL_RCC_IsEnabledIT_HSERDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSERDY(void)$/;"	f
LL_RCC_IsEnabledIT_HSI14RDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSI14RDY(void)$/;"	f
LL_RCC_IsEnabledIT_HSI48RDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSI48RDY(void)$/;"	f
LL_RCC_IsEnabledIT_HSIRDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSIRDY(void)$/;"	f
LL_RCC_IsEnabledIT_LSERDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSERDY(void)$/;"	f
LL_RCC_IsEnabledIT_LSIRDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSIRDY(void)$/;"	f
LL_RCC_IsEnabledIT_PLLRDY	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLRDY(void)$/;"	f
LL_RCC_IsEnabledRTC	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)$/;"	f
LL_RCC_LSEDRIVE_HIGH	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_LSEDRIVE_HIGH /;"	d
LL_RCC_LSEDRIVE_LOW	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_LSEDRIVE_LOW /;"	d
LL_RCC_LSEDRIVE_MEDIUMHIGH	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_LSEDRIVE_MEDIUMHIGH /;"	d
LL_RCC_LSEDRIVE_MEDIUMLOW	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_LSEDRIVE_MEDIUMLOW /;"	d
LL_RCC_LSE_Disable	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_LSE_Disable(void)$/;"	f
LL_RCC_LSE_DisableBypass	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)$/;"	f
LL_RCC_LSE_Enable	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_LSE_Enable(void)$/;"	f
LL_RCC_LSE_EnableBypass	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)$/;"	f
LL_RCC_LSE_GetDriveCapability	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void)$/;"	f
LL_RCC_LSE_IsReady	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)$/;"	f
LL_RCC_LSE_SetDriveCapability	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)$/;"	f
LL_RCC_LSI_Disable	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_LSI_Disable(void)$/;"	f
LL_RCC_LSI_Enable	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_LSI_Enable(void)$/;"	f
LL_RCC_LSI_IsReady	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)$/;"	f
LL_RCC_MCO1SOURCE_HSE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_MCO1SOURCE_HSE /;"	d
LL_RCC_MCO1SOURCE_HSI	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_MCO1SOURCE_HSI /;"	d
LL_RCC_MCO1SOURCE_HSI14	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_MCO1SOURCE_HSI14 /;"	d
LL_RCC_MCO1SOURCE_HSI48	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_MCO1SOURCE_HSI48 /;"	d
LL_RCC_MCO1SOURCE_LSE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_MCO1SOURCE_LSE /;"	d
LL_RCC_MCO1SOURCE_LSI	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_MCO1SOURCE_LSI /;"	d
LL_RCC_MCO1SOURCE_NOCLOCK	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_MCO1SOURCE_NOCLOCK /;"	d
LL_RCC_MCO1SOURCE_PLLCLK	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_MCO1SOURCE_PLLCLK /;"	d
LL_RCC_MCO1SOURCE_PLLCLK_DIV_2	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_MCO1SOURCE_PLLCLK_DIV_2 /;"	d
LL_RCC_MCO1SOURCE_SYSCLK	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_MCO1SOURCE_SYSCLK /;"	d
LL_RCC_MCO1_DIV_1	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_MCO1_DIV_1 /;"	d
LL_RCC_MCO1_DIV_128	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_MCO1_DIV_128 /;"	d
LL_RCC_MCO1_DIV_16	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_MCO1_DIV_16 /;"	d
LL_RCC_MCO1_DIV_2	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_MCO1_DIV_2 /;"	d
LL_RCC_MCO1_DIV_32	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_MCO1_DIV_32 /;"	d
LL_RCC_MCO1_DIV_4	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_MCO1_DIV_4 /;"	d
LL_RCC_MCO1_DIV_64	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_MCO1_DIV_64 /;"	d
LL_RCC_MCO1_DIV_8	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_MCO1_DIV_8 /;"	d
LL_RCC_PERIPH_FREQUENCY_NA	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PERIPH_FREQUENCY_NA /;"	d
LL_RCC_PERIPH_FREQUENCY_NO	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PERIPH_FREQUENCY_NO /;"	d
LL_RCC_PLLSOURCE_HSE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLLSOURCE_HSE /;"	d
LL_RCC_PLLSOURCE_HSE_DIV_1	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLLSOURCE_HSE_DIV_1 /;"	d
LL_RCC_PLLSOURCE_HSE_DIV_10	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLLSOURCE_HSE_DIV_10 /;"	d
LL_RCC_PLLSOURCE_HSE_DIV_11	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLLSOURCE_HSE_DIV_11 /;"	d
LL_RCC_PLLSOURCE_HSE_DIV_12	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLLSOURCE_HSE_DIV_12 /;"	d
LL_RCC_PLLSOURCE_HSE_DIV_13	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLLSOURCE_HSE_DIV_13 /;"	d
LL_RCC_PLLSOURCE_HSE_DIV_14	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLLSOURCE_HSE_DIV_14 /;"	d
LL_RCC_PLLSOURCE_HSE_DIV_15	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLLSOURCE_HSE_DIV_15 /;"	d
LL_RCC_PLLSOURCE_HSE_DIV_16	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLLSOURCE_HSE_DIV_16 /;"	d
LL_RCC_PLLSOURCE_HSE_DIV_2	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLLSOURCE_HSE_DIV_2 /;"	d
LL_RCC_PLLSOURCE_HSE_DIV_3	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLLSOURCE_HSE_DIV_3 /;"	d
LL_RCC_PLLSOURCE_HSE_DIV_4	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLLSOURCE_HSE_DIV_4 /;"	d
LL_RCC_PLLSOURCE_HSE_DIV_5	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLLSOURCE_HSE_DIV_5 /;"	d
LL_RCC_PLLSOURCE_HSE_DIV_6	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLLSOURCE_HSE_DIV_6 /;"	d
LL_RCC_PLLSOURCE_HSE_DIV_7	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLLSOURCE_HSE_DIV_7 /;"	d
LL_RCC_PLLSOURCE_HSE_DIV_8	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLLSOURCE_HSE_DIV_8 /;"	d
LL_RCC_PLLSOURCE_HSE_DIV_9	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLLSOURCE_HSE_DIV_9 /;"	d
LL_RCC_PLLSOURCE_HSI	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLLSOURCE_HSI /;"	d
LL_RCC_PLLSOURCE_HSI48	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLLSOURCE_HSI48 /;"	d
LL_RCC_PLLSOURCE_HSI_DIV_2	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLLSOURCE_HSI_DIV_2 /;"	d
LL_RCC_PLL_ConfigDomain_SYS	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)$/;"	f
LL_RCC_PLL_ConfigDomain_SYS	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul, uint32_t PLLDiv)$/;"	f
LL_RCC_PLL_Disable	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_Disable(void)$/;"	f
LL_RCC_PLL_Enable	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_PLL_Enable(void)$/;"	f
LL_RCC_PLL_GetMainSource	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)$/;"	f
LL_RCC_PLL_GetMultiplicator	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)$/;"	f
LL_RCC_PLL_GetPrediv	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)$/;"	f
LL_RCC_PLL_IsReady	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)$/;"	f
LL_RCC_PLL_MUL_10	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLL_MUL_10 /;"	d
LL_RCC_PLL_MUL_11	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLL_MUL_11 /;"	d
LL_RCC_PLL_MUL_12	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLL_MUL_12 /;"	d
LL_RCC_PLL_MUL_13	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLL_MUL_13 /;"	d
LL_RCC_PLL_MUL_14	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLL_MUL_14 /;"	d
LL_RCC_PLL_MUL_15	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLL_MUL_15 /;"	d
LL_RCC_PLL_MUL_16	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLL_MUL_16 /;"	d
LL_RCC_PLL_MUL_2	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLL_MUL_2 /;"	d
LL_RCC_PLL_MUL_3	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLL_MUL_3 /;"	d
LL_RCC_PLL_MUL_4	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLL_MUL_4 /;"	d
LL_RCC_PLL_MUL_5	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLL_MUL_5 /;"	d
LL_RCC_PLL_MUL_6	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLL_MUL_6 /;"	d
LL_RCC_PLL_MUL_7	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLL_MUL_7 /;"	d
LL_RCC_PLL_MUL_8	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLL_MUL_8 /;"	d
LL_RCC_PLL_MUL_9	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PLL_MUL_9 /;"	d
LL_RCC_PREDIV_DIV_1	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PREDIV_DIV_1 /;"	d
LL_RCC_PREDIV_DIV_10	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PREDIV_DIV_10 /;"	d
LL_RCC_PREDIV_DIV_11	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PREDIV_DIV_11 /;"	d
LL_RCC_PREDIV_DIV_12	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PREDIV_DIV_12 /;"	d
LL_RCC_PREDIV_DIV_13	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PREDIV_DIV_13 /;"	d
LL_RCC_PREDIV_DIV_14	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PREDIV_DIV_14 /;"	d
LL_RCC_PREDIV_DIV_15	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PREDIV_DIV_15 /;"	d
LL_RCC_PREDIV_DIV_16	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PREDIV_DIV_16 /;"	d
LL_RCC_PREDIV_DIV_2	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PREDIV_DIV_2 /;"	d
LL_RCC_PREDIV_DIV_3	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PREDIV_DIV_3 /;"	d
LL_RCC_PREDIV_DIV_4	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PREDIV_DIV_4 /;"	d
LL_RCC_PREDIV_DIV_5	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PREDIV_DIV_5 /;"	d
LL_RCC_PREDIV_DIV_6	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PREDIV_DIV_6 /;"	d
LL_RCC_PREDIV_DIV_7	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PREDIV_DIV_7 /;"	d
LL_RCC_PREDIV_DIV_8	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PREDIV_DIV_8 /;"	d
LL_RCC_PREDIV_DIV_9	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_PREDIV_DIV_9 /;"	d
LL_RCC_RTC_CLKSOURCE_HSE_DIV32	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_RTC_CLKSOURCE_HSE_DIV32 /;"	d
LL_RCC_RTC_CLKSOURCE_LSE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_RTC_CLKSOURCE_LSE /;"	d
LL_RCC_RTC_CLKSOURCE_LSI	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_RTC_CLKSOURCE_LSI /;"	d
LL_RCC_RTC_CLKSOURCE_NONE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_RTC_CLKSOURCE_NONE /;"	d
LL_RCC_ReadReg	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_ReadReg(/;"	d
LL_RCC_ReleaseBackupDomainReset	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)$/;"	f
LL_RCC_SYSCLK_DIV_1	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_SYSCLK_DIV_1 /;"	d
LL_RCC_SYSCLK_DIV_128	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_SYSCLK_DIV_128 /;"	d
LL_RCC_SYSCLK_DIV_16	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_SYSCLK_DIV_16 /;"	d
LL_RCC_SYSCLK_DIV_2	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_SYSCLK_DIV_2 /;"	d
LL_RCC_SYSCLK_DIV_256	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_SYSCLK_DIV_256 /;"	d
LL_RCC_SYSCLK_DIV_4	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_SYSCLK_DIV_4 /;"	d
LL_RCC_SYSCLK_DIV_512	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_SYSCLK_DIV_512 /;"	d
LL_RCC_SYSCLK_DIV_64	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_SYSCLK_DIV_64 /;"	d
LL_RCC_SYSCLK_DIV_8	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_SYSCLK_DIV_8 /;"	d
LL_RCC_SYS_CLKSOURCE_HSE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_SYS_CLKSOURCE_HSE /;"	d
LL_RCC_SYS_CLKSOURCE_HSI	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_SYS_CLKSOURCE_HSI /;"	d
LL_RCC_SYS_CLKSOURCE_HSI48	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_SYS_CLKSOURCE_HSI48 /;"	d
LL_RCC_SYS_CLKSOURCE_PLL	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_SYS_CLKSOURCE_PLL /;"	d
LL_RCC_SYS_CLKSOURCE_STATUS_HSE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_SYS_CLKSOURCE_STATUS_HSE /;"	d
LL_RCC_SYS_CLKSOURCE_STATUS_HSI	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_SYS_CLKSOURCE_STATUS_HSI /;"	d
LL_RCC_SYS_CLKSOURCE_STATUS_HSI48	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_SYS_CLKSOURCE_STATUS_HSI48 /;"	d
LL_RCC_SYS_CLKSOURCE_STATUS_PLL	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_SYS_CLKSOURCE_STATUS_PLL /;"	d
LL_RCC_SetAHBPrescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)$/;"	f
LL_RCC_SetAPB1Prescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)$/;"	f
LL_RCC_SetCECClockSource	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetCECClockSource(uint32_t CECxSource)$/;"	f
LL_RCC_SetI2CClockSource	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)$/;"	f
LL_RCC_SetRTCClockSource	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)$/;"	f
LL_RCC_SetSysClkSource	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)$/;"	f
LL_RCC_SetUSARTClockSource	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)$/;"	f
LL_RCC_SetUSBClockSource	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^__STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)$/;"	f
LL_RCC_USART1_CLKSOURCE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_USART1_CLKSOURCE /;"	d
LL_RCC_USART1_CLKSOURCE_HSI	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_USART1_CLKSOURCE_HSI /;"	d
LL_RCC_USART1_CLKSOURCE_LSE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_USART1_CLKSOURCE_LSE /;"	d
LL_RCC_USART1_CLKSOURCE_PCLK1	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_USART1_CLKSOURCE_PCLK1 /;"	d
LL_RCC_USART1_CLKSOURCE_SYSCLK	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_USART1_CLKSOURCE_SYSCLK /;"	d
LL_RCC_USART2_CLKSOURCE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_USART2_CLKSOURCE /;"	d
LL_RCC_USART2_CLKSOURCE_HSI	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_USART2_CLKSOURCE_HSI /;"	d
LL_RCC_USART2_CLKSOURCE_LSE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_USART2_CLKSOURCE_LSE /;"	d
LL_RCC_USART2_CLKSOURCE_PCLK1	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_USART2_CLKSOURCE_PCLK1 /;"	d
LL_RCC_USART2_CLKSOURCE_SYSCLK	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_USART2_CLKSOURCE_SYSCLK /;"	d
LL_RCC_USART3_CLKSOURCE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_USART3_CLKSOURCE /;"	d
LL_RCC_USART3_CLKSOURCE_HSI	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_USART3_CLKSOURCE_HSI /;"	d
LL_RCC_USART3_CLKSOURCE_LSE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_USART3_CLKSOURCE_LSE /;"	d
LL_RCC_USART3_CLKSOURCE_PCLK1	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_USART3_CLKSOURCE_PCLK1 /;"	d
LL_RCC_USART3_CLKSOURCE_SYSCLK	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_USART3_CLKSOURCE_SYSCLK /;"	d
LL_RCC_USB_CLKSOURCE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_USB_CLKSOURCE /;"	d
LL_RCC_USB_CLKSOURCE_HSI48	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_USB_CLKSOURCE_HSI48 /;"	d
LL_RCC_USB_CLKSOURCE_NONE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_USB_CLKSOURCE_NONE /;"	d
LL_RCC_USB_CLKSOURCE_PLL	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_USB_CLKSOURCE_PLL /;"	d
LL_RCC_WriteReg	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LL_RCC_WriteReg(/;"	d
LL_RTC_ALARMOUT_ALMA	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ALARMOUT_ALMA /;"	d
LL_RTC_ALARMOUT_ALMB	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ALARMOUT_ALMB /;"	d
LL_RTC_ALARMOUT_DISABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ALARMOUT_DISABLE /;"	d
LL_RTC_ALARMOUT_WAKEUP	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ALARMOUT_WAKEUP /;"	d
LL_RTC_ALARM_OUTPUTTYPE_OPENDRAIN	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ALARM_OUTPUTTYPE_OPENDRAIN /;"	d
LL_RTC_ALARM_OUTPUTTYPE_PUSHPULL	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ALARM_OUTPUTTYPE_PUSHPULL /;"	d
LL_RTC_ALMA_ConfigTime	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ALMA_ConfigTime(RTC_TypeDef *RTCx, uint32_t Format12_24, uint32_t Hours, uint32_t Minutes, uint32_t Seconds)$/;"	f
LL_RTC_ALMA_DATEWEEKDAYSEL_DATE	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ALMA_DATEWEEKDAYSEL_DATE /;"	d
LL_RTC_ALMA_DATEWEEKDAYSEL_WEEKDAY	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ALMA_DATEWEEKDAYSEL_WEEKDAY /;"	d
LL_RTC_ALMA_Disable	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ALMA_Disable(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ALMA_DisableWeekday	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ALMA_DisableWeekday(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ALMA_Enable	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ALMA_Enable(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ALMA_EnableWeekday	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ALMA_EnableWeekday(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ALMA_GetDay	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_ALMA_GetDay(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ALMA_GetHour	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_ALMA_GetHour(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ALMA_GetMask	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_ALMA_GetMask(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ALMA_GetMinute	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_ALMA_GetMinute(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ALMA_GetSecond	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_ALMA_GetSecond(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ALMA_GetSubSecond	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_ALMA_GetSubSecond(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ALMA_GetSubSecondMask	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_ALMA_GetSubSecondMask(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ALMA_GetTime	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_ALMA_GetTime(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ALMA_GetTimeFormat	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_ALMA_GetTimeFormat(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ALMA_GetWeekDay	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_ALMA_GetWeekDay(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ALMA_Init	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^ErrorStatus LL_RTC_ALMA_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_AlarmTypeDef *RTC_AlarmStruct)$/;"	f
LL_RTC_ALMA_MASK_ALL	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ALMA_MASK_ALL /;"	d
LL_RTC_ALMA_MASK_DATEWEEKDAY	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ALMA_MASK_DATEWEEKDAY /;"	d
LL_RTC_ALMA_MASK_HOURS	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ALMA_MASK_HOURS /;"	d
LL_RTC_ALMA_MASK_MINUTES	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ALMA_MASK_MINUTES /;"	d
LL_RTC_ALMA_MASK_NONE	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ALMA_MASK_NONE /;"	d
LL_RTC_ALMA_MASK_SECONDS	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ALMA_MASK_SECONDS /;"	d
LL_RTC_ALMA_SetDay	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ALMA_SetDay(RTC_TypeDef *RTCx, uint32_t Day)$/;"	f
LL_RTC_ALMA_SetHour	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ALMA_SetHour(RTC_TypeDef *RTCx, uint32_t Hours)$/;"	f
LL_RTC_ALMA_SetMask	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ALMA_SetMask(RTC_TypeDef *RTCx, uint32_t Mask)$/;"	f
LL_RTC_ALMA_SetMinute	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ALMA_SetMinute(RTC_TypeDef *RTCx, uint32_t Minutes)$/;"	f
LL_RTC_ALMA_SetSecond	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ALMA_SetSecond(RTC_TypeDef *RTCx, uint32_t Seconds)$/;"	f
LL_RTC_ALMA_SetSubSecond	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ALMA_SetSubSecond(RTC_TypeDef *RTCx, uint32_t Subsecond)$/;"	f
LL_RTC_ALMA_SetSubSecondMask	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ALMA_SetSubSecondMask(RTC_TypeDef *RTCx, uint32_t Mask)$/;"	f
LL_RTC_ALMA_SetTimeFormat	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ALMA_SetTimeFormat(RTC_TypeDef *RTCx, uint32_t TimeFormat)$/;"	f
LL_RTC_ALMA_SetWeekDay	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ALMA_SetWeekDay(RTC_TypeDef *RTCx, uint32_t WeekDay)$/;"	f
LL_RTC_ALMA_StructInit	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^void LL_RTC_ALMA_StructInit(LL_RTC_AlarmTypeDef *RTC_AlarmStruct)$/;"	f
LL_RTC_ALMA_TIME_FORMAT_AM	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ALMA_TIME_FORMAT_AM /;"	d
LL_RTC_ALMA_TIME_FORMAT_PM	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ALMA_TIME_FORMAT_PM /;"	d
LL_RTC_AlarmTypeDef	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^} LL_RTC_AlarmTypeDef;$/;"	t	typeref:struct:__anon9
LL_RTC_BAK_GetRegister	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_BAK_GetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister)$/;"	f
LL_RTC_BAK_SetRegister	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_BAK_SetRegister(RTC_TypeDef *RTCx, uint32_t BackupRegister, uint32_t Data)$/;"	f
LL_RTC_BKP_DR0	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_BKP_DR0 /;"	d
LL_RTC_BKP_DR1	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_BKP_DR1 /;"	d
LL_RTC_BKP_DR2	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_BKP_DR2 /;"	d
LL_RTC_BKP_DR3	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_BKP_DR3 /;"	d
LL_RTC_BKP_DR4	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_BKP_DR4 /;"	d
LL_RTC_CALIB_INSERTPULSE_NONE	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_CALIB_INSERTPULSE_NONE /;"	d
LL_RTC_CALIB_INSERTPULSE_SET	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_CALIB_INSERTPULSE_SET /;"	d
LL_RTC_CALIB_OUTPUT_1HZ	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_CALIB_OUTPUT_1HZ /;"	d
LL_RTC_CALIB_OUTPUT_512HZ	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_CALIB_OUTPUT_512HZ /;"	d
LL_RTC_CALIB_OUTPUT_NONE	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_CALIB_OUTPUT_NONE /;"	d
LL_RTC_CALIB_PERIOD_16SEC	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_CALIB_PERIOD_16SEC /;"	d
LL_RTC_CALIB_PERIOD_32SEC	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_CALIB_PERIOD_32SEC /;"	d
LL_RTC_CALIB_PERIOD_8SEC	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_CALIB_PERIOD_8SEC /;"	d
LL_RTC_CAL_GetMinus	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_CAL_GetMinus(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_CAL_GetOutputFreq	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_CAL_GetOutputFreq(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_CAL_GetPeriod	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_CAL_GetPeriod(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_CAL_IsPulseInserted	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_CAL_IsPulseInserted(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_CAL_SetMinus	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_CAL_SetMinus(RTC_TypeDef *RTCx, uint32_t CalibMinus)$/;"	f
LL_RTC_CAL_SetOutputFreq	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_CAL_SetOutputFreq(RTC_TypeDef *RTCx, uint32_t Frequency)$/;"	f
LL_RTC_CAL_SetPeriod	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_CAL_SetPeriod(RTC_TypeDef *RTCx, uint32_t Period)$/;"	f
LL_RTC_CAL_SetPulse	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_CAL_SetPulse(RTC_TypeDef *RTCx, uint32_t Pulse)$/;"	f
LL_RTC_CR_ALRAIE	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_CR_ALRAIE /;"	d
LL_RTC_CR_TSIE	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_CR_TSIE /;"	d
LL_RTC_CR_WUTIE	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_CR_WUTIE /;"	d
LL_RTC_ClearFlag_ALRA	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ClearFlag_ALRA(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ClearFlag_RS	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ClearFlag_RS(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ClearFlag_TAMP1	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ClearFlag_TAMP1(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ClearFlag_TAMP2	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ClearFlag_TAMP2(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ClearFlag_TAMP3	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ClearFlag_TAMP3(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ClearFlag_TS	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ClearFlag_TS(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ClearFlag_TSOV	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ClearFlag_TSOV(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ClearFlag_WUT	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ClearFlag_WUT(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_DATE_Config	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_DATE_Config(RTC_TypeDef *RTCx, uint32_t WeekDay, uint32_t Day, uint32_t Month, uint32_t Year)$/;"	f
LL_RTC_DATE_Get	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_DATE_Get(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_DATE_GetDay	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_DATE_GetDay(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_DATE_GetMonth	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_DATE_GetMonth(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_DATE_GetWeekDay	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_DATE_GetWeekDay(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_DATE_GetYear	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_DATE_GetYear(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_DATE_Init	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^ErrorStatus LL_RTC_DATE_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_DateTypeDef *RTC_DateStruct)$/;"	f
LL_RTC_DATE_SetDay	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_DATE_SetDay(RTC_TypeDef *RTCx, uint32_t Day)$/;"	f
LL_RTC_DATE_SetMonth	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_DATE_SetMonth(RTC_TypeDef *RTCx, uint32_t Month)$/;"	f
LL_RTC_DATE_SetWeekDay	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_DATE_SetWeekDay(RTC_TypeDef *RTCx, uint32_t WeekDay)$/;"	f
LL_RTC_DATE_SetYear	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_DATE_SetYear(RTC_TypeDef *RTCx, uint32_t Year)$/;"	f
LL_RTC_DATE_StructInit	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^void LL_RTC_DATE_StructInit(LL_RTC_DateTypeDef *RTC_DateStruct)$/;"	f
LL_RTC_DateTypeDef	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^} LL_RTC_DateTypeDef;$/;"	t	typeref:struct:__anon8
LL_RTC_DeInit	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^ErrorStatus LL_RTC_DeInit(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_DisableIT_ALRA	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_DisableIT_ALRA(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_DisableIT_TAMP	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_DisableIT_TAMP(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_DisableIT_TS	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_DisableIT_TS(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_DisableIT_WUT	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_DisableIT_WUT(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_DisableInitMode	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_DisableInitMode(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_DisablePushPullMode	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_DisablePushPullMode(RTC_TypeDef* RTCx, uint32_t PinMask)$/;"	f
LL_RTC_DisableRefClock	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_DisableRefClock(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_DisableShadowRegBypass	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_DisableShadowRegBypass(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_DisableWriteProtection	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_EnableIT_ALRA	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_EnableIT_ALRA(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_EnableIT_TAMP	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_EnableIT_TAMP(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_EnableIT_TS	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_EnableIT_TS(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_EnableIT_WUT	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_EnableIT_WUT(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_EnableInitMode	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_EnableInitMode(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_EnablePushPullMode	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_EnablePushPullMode(RTC_TypeDef *RTCx, uint32_t PinMask)$/;"	f
LL_RTC_EnableRefClock	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_EnableRefClock(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_EnableShadowRegBypass	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_EnableShadowRegBypass(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_EnableWriteProtection	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_EnterInitMode	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^ErrorStatus LL_RTC_EnterInitMode(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_ExitInitMode	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^ErrorStatus LL_RTC_ExitInitMode(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_FORMAT_BCD	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_FORMAT_BCD /;"	d
LL_RTC_FORMAT_BIN	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_FORMAT_BIN /;"	d
LL_RTC_GetAlarmOutEvent	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_GetAlarmOutEvent(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_GetAlarmOutputType	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_GetAlarmOutputType(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_GetAsynchPrescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_GetAsynchPrescaler(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_GetHourFormat	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_GetHourFormat(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_GetOutputPolarity	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_GetOutputPolarity(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_GetSynchPrescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_GetSynchPrescaler(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_HOURFORMAT_24HOUR	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_HOURFORMAT_24HOUR /;"	d
LL_RTC_HOURFORMAT_AMPM	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_HOURFORMAT_AMPM /;"	d
LL_RTC_ISR_ALRAF	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ISR_ALRAF /;"	d
LL_RTC_ISR_ALRAWF	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ISR_ALRAWF /;"	d
LL_RTC_ISR_INITF	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ISR_INITF /;"	d
LL_RTC_ISR_INITS	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ISR_INITS /;"	d
LL_RTC_ISR_RECALPF	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ISR_RECALPF /;"	d
LL_RTC_ISR_RSF	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ISR_RSF /;"	d
LL_RTC_ISR_SHPF	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ISR_SHPF /;"	d
LL_RTC_ISR_TAMP1F	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ISR_TAMP1F /;"	d
LL_RTC_ISR_TAMP2F	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ISR_TAMP2F /;"	d
LL_RTC_ISR_TAMP3F	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ISR_TAMP3F /;"	d
LL_RTC_ISR_TSF	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ISR_TSF /;"	d
LL_RTC_ISR_TSOVF	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ISR_TSOVF /;"	d
LL_RTC_ISR_WUTF	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ISR_WUTF /;"	d
LL_RTC_ISR_WUTWF	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ISR_WUTWF /;"	d
LL_RTC_Init	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^ErrorStatus LL_RTC_Init(RTC_TypeDef *RTCx, LL_RTC_InitTypeDef *RTC_InitStruct)$/;"	f
LL_RTC_InitTypeDef	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^} LL_RTC_InitTypeDef;$/;"	t	typeref:struct:__anon6
LL_RTC_IsActiveFlag_ALRA	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRA(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsActiveFlag_ALRAW	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_ALRAW(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsActiveFlag_INIT	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_INIT(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsActiveFlag_INITS	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_INITS(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsActiveFlag_RECALP	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_RECALP(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsActiveFlag_RS	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_RS(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsActiveFlag_SHP	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_SHP(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsActiveFlag_TAMP1	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP1(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsActiveFlag_TAMP2	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP2(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsActiveFlag_TAMP3	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TAMP3(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsActiveFlag_TS	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TS(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsActiveFlag_TSOV	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_TSOV(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsActiveFlag_WUT	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_WUT(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsActiveFlag_WUTW	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsActiveFlag_WUTW(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsEnabledIT_ALRA	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_ALRA(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsEnabledIT_TAMP	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TAMP(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsEnabledIT_TS	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_TS(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsEnabledIT_WUT	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsEnabledIT_WUT(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_IsShadowRegBypassEnabled	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_IsShadowRegBypassEnabled(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_MONTH_APRIL	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_MONTH_APRIL /;"	d
LL_RTC_MONTH_AUGUST	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_MONTH_AUGUST /;"	d
LL_RTC_MONTH_DECEMBER	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_MONTH_DECEMBER /;"	d
LL_RTC_MONTH_FEBRUARY	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_MONTH_FEBRUARY /;"	d
LL_RTC_MONTH_JANUARY	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_MONTH_JANUARY /;"	d
LL_RTC_MONTH_JULY	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_MONTH_JULY /;"	d
LL_RTC_MONTH_JUNE	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_MONTH_JUNE /;"	d
LL_RTC_MONTH_MARCH	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_MONTH_MARCH /;"	d
LL_RTC_MONTH_MAY	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_MONTH_MAY /;"	d
LL_RTC_MONTH_NOVEMBER	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_MONTH_NOVEMBER /;"	d
LL_RTC_MONTH_OCTOBER	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_MONTH_OCTOBER /;"	d
LL_RTC_MONTH_SEPTEMBER	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_MONTH_SEPTEMBER /;"	d
LL_RTC_OUTPUTPOLARITY_PIN_HIGH	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_OUTPUTPOLARITY_PIN_HIGH /;"	d
LL_RTC_OUTPUTPOLARITY_PIN_LOW	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_OUTPUTPOLARITY_PIN_LOW /;"	d
LL_RTC_PIN_PC13	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_PIN_PC13 /;"	d
LL_RTC_PIN_PC14	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_PIN_PC14 /;"	d
LL_RTC_PIN_PC15	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_PIN_PC15 /;"	d
LL_RTC_ReadReg	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_ReadReg(/;"	d
LL_RTC_ResetOutputPin	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_ResetOutputPin(RTC_TypeDef* RTCx, uint32_t PinMask)$/;"	f
LL_RTC_SHIFT_SECOND_ADVANCE	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_SHIFT_SECOND_ADVANCE /;"	d
LL_RTC_SHIFT_SECOND_DELAY	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_SHIFT_SECOND_DELAY /;"	d
LL_RTC_SetAlarmOutEvent	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_SetAlarmOutEvent(RTC_TypeDef *RTCx, uint32_t AlarmOutput)$/;"	f
LL_RTC_SetAlarmOutputType	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_SetAlarmOutputType(RTC_TypeDef *RTCx, uint32_t Output)$/;"	f
LL_RTC_SetAsynchPrescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_SetAsynchPrescaler(RTC_TypeDef *RTCx, uint32_t AsynchPrescaler)$/;"	f
LL_RTC_SetHourFormat	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_SetHourFormat(RTC_TypeDef *RTCx, uint32_t HourFormat)$/;"	f
LL_RTC_SetOutputPin	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_SetOutputPin(RTC_TypeDef* RTCx, uint32_t PinMask)$/;"	f
LL_RTC_SetOutputPolarity	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_SetOutputPolarity(RTC_TypeDef *RTCx, uint32_t Polarity)$/;"	f
LL_RTC_SetSynchPrescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_SetSynchPrescaler(RTC_TypeDef *RTCx, uint32_t SynchPrescaler)$/;"	f
LL_RTC_StructInit	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^void LL_RTC_StructInit(LL_RTC_InitTypeDef *RTC_InitStruct)$/;"	f
LL_RTC_TAFCR_TAMPIE	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAFCR_TAMPIE /;"	d
LL_RTC_TAMPER_1	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAMPER_1 /;"	d
LL_RTC_TAMPER_2	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAMPER_2 /;"	d
LL_RTC_TAMPER_3	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAMPER_3 /;"	d
LL_RTC_TAMPER_ACTIVELEVEL_TAMP1	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAMPER_ACTIVELEVEL_TAMP1 /;"	d
LL_RTC_TAMPER_ACTIVELEVEL_TAMP2	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAMPER_ACTIVELEVEL_TAMP2 /;"	d
LL_RTC_TAMPER_ACTIVELEVEL_TAMP3	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAMPER_ACTIVELEVEL_TAMP3 /;"	d
LL_RTC_TAMPER_DURATION_1RTCCLK	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAMPER_DURATION_1RTCCLK /;"	d
LL_RTC_TAMPER_DURATION_2RTCCLK	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAMPER_DURATION_2RTCCLK /;"	d
LL_RTC_TAMPER_DURATION_4RTCCLK	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAMPER_DURATION_4RTCCLK /;"	d
LL_RTC_TAMPER_DURATION_8RTCCLK	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAMPER_DURATION_8RTCCLK /;"	d
LL_RTC_TAMPER_Disable	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TAMPER_Disable(RTC_TypeDef *RTCx, uint32_t Tamper)$/;"	f
LL_RTC_TAMPER_DisableActiveLevel	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TAMPER_DisableActiveLevel(RTC_TypeDef *RTCx, uint32_t Tamper)$/;"	f
LL_RTC_TAMPER_DisablePullUp	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TAMPER_DisablePullUp(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TAMPER_Enable	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TAMPER_Enable(RTC_TypeDef *RTCx, uint32_t Tamper)$/;"	f
LL_RTC_TAMPER_EnableActiveLevel	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TAMPER_EnableActiveLevel(RTC_TypeDef *RTCx, uint32_t Tamper)$/;"	f
LL_RTC_TAMPER_EnablePullUp	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TAMPER_EnablePullUp(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TAMPER_FILTER_2SAMPLE	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAMPER_FILTER_2SAMPLE /;"	d
LL_RTC_TAMPER_FILTER_4SAMPLE	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAMPER_FILTER_4SAMPLE /;"	d
LL_RTC_TAMPER_FILTER_8SAMPLE	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAMPER_FILTER_8SAMPLE /;"	d
LL_RTC_TAMPER_FILTER_DISABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAMPER_FILTER_DISABLE /;"	d
LL_RTC_TAMPER_GetFilterCount	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TAMPER_GetFilterCount(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TAMPER_GetPrecharge	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TAMPER_GetPrecharge(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TAMPER_GetSamplingFreq	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TAMPER_GetSamplingFreq(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TAMPER_MASK_TAMPER1	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAMPER_MASK_TAMPER1 /;"	d
LL_RTC_TAMPER_MASK_TAMPER2	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAMPER_MASK_TAMPER2 /;"	d
LL_RTC_TAMPER_MASK_TAMPER3	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAMPER_MASK_TAMPER3 /;"	d
LL_RTC_TAMPER_NOERASE_TAMPER1	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAMPER_NOERASE_TAMPER1 /;"	d
LL_RTC_TAMPER_NOERASE_TAMPER2	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAMPER_NOERASE_TAMPER2 /;"	d
LL_RTC_TAMPER_NOERASE_TAMPER3	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAMPER_NOERASE_TAMPER3 /;"	d
LL_RTC_TAMPER_SAMPLFREQDIV_1024	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAMPER_SAMPLFREQDIV_1024 /;"	d
LL_RTC_TAMPER_SAMPLFREQDIV_16384	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAMPER_SAMPLFREQDIV_16384 /;"	d
LL_RTC_TAMPER_SAMPLFREQDIV_2048	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAMPER_SAMPLFREQDIV_2048 /;"	d
LL_RTC_TAMPER_SAMPLFREQDIV_256	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAMPER_SAMPLFREQDIV_256 /;"	d
LL_RTC_TAMPER_SAMPLFREQDIV_32768	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAMPER_SAMPLFREQDIV_32768 /;"	d
LL_RTC_TAMPER_SAMPLFREQDIV_4096	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAMPER_SAMPLFREQDIV_4096 /;"	d
LL_RTC_TAMPER_SAMPLFREQDIV_512	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAMPER_SAMPLFREQDIV_512 /;"	d
LL_RTC_TAMPER_SAMPLFREQDIV_8192	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TAMPER_SAMPLFREQDIV_8192 /;"	d
LL_RTC_TAMPER_SetFilterCount	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TAMPER_SetFilterCount(RTC_TypeDef *RTCx, uint32_t FilterCount)$/;"	f
LL_RTC_TAMPER_SetPrecharge	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TAMPER_SetPrecharge(RTC_TypeDef *RTCx, uint32_t Duration)$/;"	f
LL_RTC_TAMPER_SetSamplingFreq	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TAMPER_SetSamplingFreq(RTC_TypeDef *RTCx, uint32_t SamplingFreq)$/;"	f
LL_RTC_TIMESTAMP_EDGE_FALLING	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TIMESTAMP_EDGE_FALLING /;"	d
LL_RTC_TIMESTAMP_EDGE_RISING	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TIMESTAMP_EDGE_RISING /;"	d
LL_RTC_TIME_Config	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TIME_Config(RTC_TypeDef *RTCx, uint32_t Format12_24, uint32_t Hours, uint32_t Minutes, uint32_t Seconds)$/;"	f
LL_RTC_TIME_DecHour	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TIME_DecHour(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TIME_DisableDayLightStore	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TIME_DisableDayLightStore(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TIME_EnableDayLightStore	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TIME_EnableDayLightStore(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TIME_FORMAT_AM_OR_24	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TIME_FORMAT_AM_OR_24 /;"	d
LL_RTC_TIME_FORMAT_PM	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TIME_FORMAT_PM /;"	d
LL_RTC_TIME_Get	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TIME_Get(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TIME_GetFormat	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TIME_GetFormat(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TIME_GetHour	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TIME_GetHour(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TIME_GetMinute	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TIME_GetMinute(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TIME_GetSecond	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TIME_GetSecond(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TIME_GetSubSecond	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TIME_IncHour	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TIME_IncHour(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TIME_Init	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^ErrorStatus LL_RTC_TIME_Init(RTC_TypeDef *RTCx, uint32_t RTC_Format, LL_RTC_TimeTypeDef *RTC_TimeStruct)$/;"	f
LL_RTC_TIME_IsDayLightStoreEnabled	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TIME_IsDayLightStoreEnabled(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TIME_SetFormat	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TIME_SetFormat(RTC_TypeDef *RTCx, uint32_t TimeFormat)$/;"	f
LL_RTC_TIME_SetHour	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TIME_SetHour(RTC_TypeDef *RTCx, uint32_t Hours)$/;"	f
LL_RTC_TIME_SetMinute	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TIME_SetMinute(RTC_TypeDef *RTCx, uint32_t Minutes)$/;"	f
LL_RTC_TIME_SetSecond	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TIME_SetSecond(RTC_TypeDef *RTCx, uint32_t Seconds)$/;"	f
LL_RTC_TIME_StructInit	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^void LL_RTC_TIME_StructInit(LL_RTC_TimeTypeDef *RTC_TimeStruct)$/;"	f
LL_RTC_TIME_Synchronize	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TIME_Synchronize(RTC_TypeDef *RTCx, uint32_t ShiftSecond, uint32_t Fraction)$/;"	f
LL_RTC_TS_Disable	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TS_Disable(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_DisableOnTamper	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TS_DisableOnTamper(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_Enable	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TS_Enable(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_EnableOnTamper	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TS_EnableOnTamper(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_GetActiveEdge	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TS_GetActiveEdge(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_GetDate	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TS_GetDate(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_GetDay	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TS_GetDay(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_GetHour	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TS_GetHour(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_GetMinute	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TS_GetMinute(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_GetMonth	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TS_GetMonth(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_GetSecond	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TS_GetSecond(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_GetSubSecond	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TS_GetSubSecond(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_GetTime	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TS_GetTime(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_GetTimeFormat	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TS_GetTimeFormat(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_GetWeekDay	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_TS_GetWeekDay(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_TS_SetActiveEdge	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_TS_SetActiveEdge(RTC_TypeDef *RTCx, uint32_t Edge)$/;"	f
LL_RTC_TS_TIME_FORMAT_AM	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TS_TIME_FORMAT_AM /;"	d
LL_RTC_TS_TIME_FORMAT_PM	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_TS_TIME_FORMAT_PM /;"	d
LL_RTC_TimeTypeDef	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^} LL_RTC_TimeTypeDef;$/;"	t	typeref:struct:__anon7
LL_RTC_WAKEUPCLOCK_CKSPRE	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_WAKEUPCLOCK_CKSPRE /;"	d
LL_RTC_WAKEUPCLOCK_CKSPRE_WUT	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_WAKEUPCLOCK_CKSPRE_WUT /;"	d
LL_RTC_WAKEUPCLOCK_DIV_16	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_WAKEUPCLOCK_DIV_16 /;"	d
LL_RTC_WAKEUPCLOCK_DIV_2	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_WAKEUPCLOCK_DIV_2 /;"	d
LL_RTC_WAKEUPCLOCK_DIV_4	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_WAKEUPCLOCK_DIV_4 /;"	d
LL_RTC_WAKEUPCLOCK_DIV_8	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_WAKEUPCLOCK_DIV_8 /;"	d
LL_RTC_WAKEUP_Disable	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_WAKEUP_Disable(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_WAKEUP_Enable	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_WAKEUP_Enable(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_WAKEUP_GetAutoReload	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_WAKEUP_GetAutoReload(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_WAKEUP_GetClock	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_WAKEUP_GetClock(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_WAKEUP_IsEnabled	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE uint32_t LL_RTC_WAKEUP_IsEnabled(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_WAKEUP_SetAutoReload	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_WAKEUP_SetAutoReload(RTC_TypeDef *RTCx, uint32_t Value)$/;"	f
LL_RTC_WAKEUP_SetClock	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)$/;"	f
LL_RTC_WEEKDAY_FRIDAY	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_WEEKDAY_FRIDAY /;"	d
LL_RTC_WEEKDAY_MONDAY	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_WEEKDAY_MONDAY /;"	d
LL_RTC_WEEKDAY_SATURDAY	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_WEEKDAY_SATURDAY /;"	d
LL_RTC_WEEKDAY_SUNDAY	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_WEEKDAY_SUNDAY /;"	d
LL_RTC_WEEKDAY_THURSDAY	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_WEEKDAY_THURSDAY /;"	d
LL_RTC_WEEKDAY_TUESDAY	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_WEEKDAY_TUESDAY /;"	d
LL_RTC_WEEKDAY_WEDNESDAY	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_WEEKDAY_WEDNESDAY /;"	d
LL_RTC_WaitForSynchro	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^ErrorStatus LL_RTC_WaitForSynchro(RTC_TypeDef *RTCx)$/;"	f
LL_RTC_WriteReg	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define LL_RTC_WriteReg(/;"	d
LL_SPI_BAUDRATEPRESCALER_DIV128	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_BAUDRATEPRESCALER_DIV128 /;"	d
LL_SPI_BAUDRATEPRESCALER_DIV16	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_BAUDRATEPRESCALER_DIV16 /;"	d
LL_SPI_BAUDRATEPRESCALER_DIV2	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_BAUDRATEPRESCALER_DIV2 /;"	d
LL_SPI_BAUDRATEPRESCALER_DIV256	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_BAUDRATEPRESCALER_DIV256 /;"	d
LL_SPI_BAUDRATEPRESCALER_DIV32	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_BAUDRATEPRESCALER_DIV32 /;"	d
LL_SPI_BAUDRATEPRESCALER_DIV4	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_BAUDRATEPRESCALER_DIV4 /;"	d
LL_SPI_BAUDRATEPRESCALER_DIV64	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_BAUDRATEPRESCALER_DIV64 /;"	d
LL_SPI_BAUDRATEPRESCALER_DIV8	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_BAUDRATEPRESCALER_DIV8 /;"	d
LL_SPI_CR2_ERRIE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_CR2_ERRIE /;"	d
LL_SPI_CR2_RXNEIE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_CR2_RXNEIE /;"	d
LL_SPI_CR2_TXEIE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_CR2_TXEIE /;"	d
LL_SPI_CRCCALCULATION_DISABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_CRCCALCULATION_DISABLE /;"	d
LL_SPI_CRCCALCULATION_ENABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_CRCCALCULATION_ENABLE /;"	d
LL_SPI_CRC_16BIT	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_CRC_16BIT /;"	d
LL_SPI_CRC_8BIT	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_CRC_8BIT /;"	d
LL_SPI_ClearFlag_CRCERR	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_ClearFlag_CRCERR(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_ClearFlag_FRE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_ClearFlag_FRE(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_ClearFlag_MODF	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_ClearFlag_MODF(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_ClearFlag_OVR	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_ClearFlag_OVR(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_DATAWIDTH_10BIT	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_DATAWIDTH_10BIT /;"	d
LL_SPI_DATAWIDTH_11BIT	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_DATAWIDTH_11BIT /;"	d
LL_SPI_DATAWIDTH_12BIT	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_DATAWIDTH_12BIT /;"	d
LL_SPI_DATAWIDTH_13BIT	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_DATAWIDTH_13BIT /;"	d
LL_SPI_DATAWIDTH_14BIT	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_DATAWIDTH_14BIT /;"	d
LL_SPI_DATAWIDTH_15BIT	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_DATAWIDTH_15BIT /;"	d
LL_SPI_DATAWIDTH_16BIT	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_DATAWIDTH_16BIT /;"	d
LL_SPI_DATAWIDTH_4BIT	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_DATAWIDTH_4BIT /;"	d
LL_SPI_DATAWIDTH_5BIT	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_DATAWIDTH_5BIT /;"	d
LL_SPI_DATAWIDTH_6BIT	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_DATAWIDTH_6BIT /;"	d
LL_SPI_DATAWIDTH_7BIT	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_DATAWIDTH_7BIT /;"	d
LL_SPI_DATAWIDTH_8BIT	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_DATAWIDTH_8BIT /;"	d
LL_SPI_DATAWIDTH_9BIT	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_DATAWIDTH_9BIT /;"	d
LL_SPI_DMA_GetRegAddr	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_DMA_GetRegAddr(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_DMA_PARITY_EVEN	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_DMA_PARITY_EVEN /;"	d
LL_SPI_DMA_PARITY_ODD	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_DMA_PARITY_ODD /;"	d
LL_SPI_DeInit	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^ErrorStatus LL_SPI_DeInit(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_Disable	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_Disable(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_DisableCRC	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_DisableCRC(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_DisableDMAReq_RX	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_DisableDMAReq_RX(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_DisableDMAReq_TX	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_DisableDMAReq_TX(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_DisableIT_ERR	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_DisableIT_ERR(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_DisableIT_RXNE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_DisableIT_RXNE(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_DisableIT_TXE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_DisableIT_TXE(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_DisableNSSPulseMgt	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_Enable	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_EnableCRC	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_EnableCRC(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_EnableDMAReq_RX	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_EnableDMAReq_RX(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_EnableDMAReq_TX	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_EnableDMAReq_TX(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_EnableIT_ERR	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_EnableIT_ERR(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_EnableIT_RXNE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_EnableIT_RXNE(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_EnableIT_TXE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_EnableIT_TXE(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_EnableNSSPulseMgt	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_EnableNSSPulseMgt(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_FULL_DUPLEX	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_FULL_DUPLEX /;"	d
LL_SPI_GetBaudRatePrescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetBaudRatePrescaler(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetCRCPolynomial	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetCRCPolynomial(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetCRCWidth	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetCRCWidth(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetClockPhase	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetClockPhase(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetClockPolarity	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetClockPolarity(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetDMAParity_RX	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetDMAParity_RX(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetDMAParity_TX	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetDMAParity_TX(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetDataWidth	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetDataWidth(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetMode	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetMode(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetNSSMode	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetNSSMode(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetRxCRC	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetRxCRC(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetRxFIFOLevel	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetRxFIFOLevel(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetRxFIFOThreshold	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetRxFIFOThreshold(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetStandard	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetStandard(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetTransferBitOrder	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetTransferBitOrder(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetTransferDirection	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetTransferDirection(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetTxCRC	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetTxCRC(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_GetTxFIFOLevel	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_GetTxFIFOLevel(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_HALF_DUPLEX_RX	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_HALF_DUPLEX_RX /;"	d
LL_SPI_HALF_DUPLEX_TX	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_HALF_DUPLEX_TX /;"	d
LL_SPI_Init	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)$/;"	f
LL_SPI_InitTypeDef	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^} LL_SPI_InitTypeDef;$/;"	t	typeref:struct:__anon18
LL_SPI_IsActiveFlag_BSY	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_IsActiveFlag_CRCERR	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_CRCERR(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_IsActiveFlag_FRE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_FRE(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_IsActiveFlag_MODF	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_MODF(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_IsActiveFlag_OVR	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_OVR(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_IsActiveFlag_RXNE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_IsActiveFlag_TXE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_IsEnabled	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_IsEnabledCRC	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsEnabledCRC(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_IsEnabledDMAReq_RX	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsEnabledDMAReq_RX(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_IsEnabledDMAReq_TX	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsEnabledDMAReq_TX(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_IsEnabledIT_ERR	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsEnabledIT_ERR(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_IsEnabledIT_RXNE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsEnabledIT_RXNE(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_IsEnabledIT_TXE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsEnabledIT_TXE(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_IsEnabledNSSPulse	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint32_t LL_SPI_IsEnabledNSSPulse(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_LSB_FIRST	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_LSB_FIRST /;"	d
LL_SPI_MODE_MASTER	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_MODE_MASTER /;"	d
LL_SPI_MODE_SLAVE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_MODE_SLAVE /;"	d
LL_SPI_MSB_FIRST	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_MSB_FIRST /;"	d
LL_SPI_NSS_HARD_INPUT	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_NSS_HARD_INPUT /;"	d
LL_SPI_NSS_HARD_OUTPUT	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_NSS_HARD_OUTPUT /;"	d
LL_SPI_NSS_SOFT	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_NSS_SOFT /;"	d
LL_SPI_PHASE_1EDGE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_PHASE_1EDGE /;"	d
LL_SPI_PHASE_2EDGE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_PHASE_2EDGE /;"	d
LL_SPI_POLARITY_HIGH	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_POLARITY_HIGH /;"	d
LL_SPI_POLARITY_LOW	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_POLARITY_LOW /;"	d
LL_SPI_PROTOCOL_MOTOROLA	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_PROTOCOL_MOTOROLA /;"	d
LL_SPI_PROTOCOL_TI	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_PROTOCOL_TI /;"	d
LL_SPI_RX_FIFO_EMPTY	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_RX_FIFO_EMPTY /;"	d
LL_SPI_RX_FIFO_FULL	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_RX_FIFO_FULL /;"	d
LL_SPI_RX_FIFO_HALF_FULL	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_RX_FIFO_HALF_FULL /;"	d
LL_SPI_RX_FIFO_QUARTER_FULL	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_RX_FIFO_QUARTER_FULL /;"	d
LL_SPI_RX_FIFO_TH_HALF	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_RX_FIFO_TH_HALF /;"	d
LL_SPI_RX_FIFO_TH_QUARTER	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_RX_FIFO_TH_QUARTER /;"	d
LL_SPI_ReadReg	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_ReadReg(/;"	d
LL_SPI_ReceiveData16	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint16_t LL_SPI_ReceiveData16(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_ReceiveData8	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_SIMPLEX_RX	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_SIMPLEX_RX /;"	d
LL_SPI_SR_BSY	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_SR_BSY /;"	d
LL_SPI_SR_CRCERR	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_SR_CRCERR /;"	d
LL_SPI_SR_FRE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_SR_FRE /;"	d
LL_SPI_SR_MODF	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_SR_MODF /;"	d
LL_SPI_SR_OVR	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_SR_OVR /;"	d
LL_SPI_SR_RXNE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_SR_RXNE /;"	d
LL_SPI_SR_TXE	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_SR_TXE /;"	d
LL_SPI_SetBaudRatePrescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetBaudRatePrescaler(SPI_TypeDef *SPIx, uint32_t BaudRate)$/;"	f
LL_SPI_SetCRCNext	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetCRCNext(SPI_TypeDef *SPIx)$/;"	f
LL_SPI_SetCRCPolynomial	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)$/;"	f
LL_SPI_SetCRCWidth	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetCRCWidth(SPI_TypeDef *SPIx, uint32_t CRCLength)$/;"	f
LL_SPI_SetClockPhase	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetClockPhase(SPI_TypeDef *SPIx, uint32_t ClockPhase)$/;"	f
LL_SPI_SetClockPolarity	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetClockPolarity(SPI_TypeDef *SPIx, uint32_t ClockPolarity)$/;"	f
LL_SPI_SetDMAParity_RX	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetDMAParity_RX(SPI_TypeDef *SPIx, uint32_t Parity)$/;"	f
LL_SPI_SetDMAParity_TX	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetDMAParity_TX(SPI_TypeDef *SPIx, uint32_t Parity)$/;"	f
LL_SPI_SetDataWidth	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetDataWidth(SPI_TypeDef *SPIx, uint32_t DataWidth)$/;"	f
LL_SPI_SetMode	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetMode(SPI_TypeDef *SPIx, uint32_t Mode)$/;"	f
LL_SPI_SetNSSMode	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetNSSMode(SPI_TypeDef *SPIx, uint32_t NSS)$/;"	f
LL_SPI_SetRxFIFOThreshold	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetRxFIFOThreshold(SPI_TypeDef *SPIx, uint32_t Threshold)$/;"	f
LL_SPI_SetStandard	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)$/;"	f
LL_SPI_SetTransferBitOrder	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetTransferBitOrder(SPI_TypeDef *SPIx, uint32_t BitOrder)$/;"	f
LL_SPI_SetTransferDirection	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_SetTransferDirection(SPI_TypeDef *SPIx, uint32_t TransferDirection)$/;"	f
LL_SPI_StructInit	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^void LL_SPI_StructInit(LL_SPI_InitTypeDef *SPI_InitStruct)$/;"	f
LL_SPI_TX_FIFO_EMPTY	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_TX_FIFO_EMPTY /;"	d
LL_SPI_TX_FIFO_FULL	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_TX_FIFO_FULL /;"	d
LL_SPI_TX_FIFO_HALF_FULL	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_TX_FIFO_HALF_FULL /;"	d
LL_SPI_TX_FIFO_QUARTER_FULL	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_TX_FIFO_QUARTER_FULL /;"	d
LL_SPI_TransmitData16	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_TransmitData16(SPI_TypeDef *SPIx, uint16_t TxData)$/;"	f
LL_SPI_TransmitData8	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)$/;"	f
LL_SPI_WriteReg	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define LL_SPI_WriteReg(/;"	d
LL_SYSCFG_ADC1_RMP_DMA1_CH1	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_ADC1_RMP_DMA1_CH1 /;"	d
LL_SYSCFG_ADC1_RMP_DMA1_CH2	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_ADC1_RMP_DMA1_CH2 /;"	d
LL_SYSCFG_ClearFlag_SP	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_SYSCFG_ClearFlag_SP(void)$/;"	f
LL_SYSCFG_DisableFastModePlus	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus)$/;"	f
LL_SYSCFG_DisablePinRemap	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_SYSCFG_DisablePinRemap(void)$/;"	f
LL_SYSCFG_EXTI_LINE0	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_EXTI_LINE0 /;"	d
LL_SYSCFG_EXTI_LINE1	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_EXTI_LINE1 /;"	d
LL_SYSCFG_EXTI_LINE10	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_EXTI_LINE10 /;"	d
LL_SYSCFG_EXTI_LINE11	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_EXTI_LINE11 /;"	d
LL_SYSCFG_EXTI_LINE12	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_EXTI_LINE12 /;"	d
LL_SYSCFG_EXTI_LINE13	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_EXTI_LINE13 /;"	d
LL_SYSCFG_EXTI_LINE14	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_EXTI_LINE14 /;"	d
LL_SYSCFG_EXTI_LINE15	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_EXTI_LINE15 /;"	d
LL_SYSCFG_EXTI_LINE2	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_EXTI_LINE2 /;"	d
LL_SYSCFG_EXTI_LINE3	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_EXTI_LINE3 /;"	d
LL_SYSCFG_EXTI_LINE4	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_EXTI_LINE4 /;"	d
LL_SYSCFG_EXTI_LINE5	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_EXTI_LINE5 /;"	d
LL_SYSCFG_EXTI_LINE6	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_EXTI_LINE6 /;"	d
LL_SYSCFG_EXTI_LINE7	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_EXTI_LINE7 /;"	d
LL_SYSCFG_EXTI_LINE8	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_EXTI_LINE8 /;"	d
LL_SYSCFG_EXTI_LINE9	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_EXTI_LINE9 /;"	d
LL_SYSCFG_EXTI_PORTA	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_EXTI_PORTA /;"	d
LL_SYSCFG_EXTI_PORTB	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_EXTI_PORTB /;"	d
LL_SYSCFG_EXTI_PORTC	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_EXTI_PORTC /;"	d
LL_SYSCFG_EXTI_PORTD	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_EXTI_PORTD /;"	d
LL_SYSCFG_EXTI_PORTE	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_EXTI_PORTE /;"	d
LL_SYSCFG_EXTI_PORTF	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_EXTI_PORTF /;"	d
LL_SYSCFG_EnableFastModePlus	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)$/;"	f
LL_SYSCFG_EnablePinRemap	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_SYSCFG_EnablePinRemap(void)$/;"	f
LL_SYSCFG_GetEXTISource	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)$/;"	f
LL_SYSCFG_GetIRModEnvelopeSignal	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_GetIRModEnvelopeSignal(void)$/;"	f
LL_SYSCFG_GetRemapMemory	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void)$/;"	f
LL_SYSCFG_GetTIMBreakInputs	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void)$/;"	f
LL_SYSCFG_I2C1_RMP_DMA1_CH32	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_I2C1_RMP_DMA1_CH32 /;"	d
LL_SYSCFG_I2C1_RMP_DMA1_CH76	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_I2C1_RMP_DMA1_CH76 /;"	d
LL_SYSCFG_I2C_FASTMODEPLUS_I2C1	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_I2C_FASTMODEPLUS_I2C1 /;"	d
LL_SYSCFG_I2C_FASTMODEPLUS_I2C2	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_I2C_FASTMODEPLUS_I2C2 /;"	d
LL_SYSCFG_I2C_FASTMODEPLUS_PA10	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_I2C_FASTMODEPLUS_PA10 /;"	d
LL_SYSCFG_I2C_FASTMODEPLUS_PA9	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_I2C_FASTMODEPLUS_PA9 /;"	d
LL_SYSCFG_I2C_FASTMODEPLUS_PB6	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_I2C_FASTMODEPLUS_PB6 /;"	d
LL_SYSCFG_I2C_FASTMODEPLUS_PB7	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_I2C_FASTMODEPLUS_PB7 /;"	d
LL_SYSCFG_I2C_FASTMODEPLUS_PB8	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_I2C_FASTMODEPLUS_PB8 /;"	d
LL_SYSCFG_I2C_FASTMODEPLUS_PB9	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_I2C_FASTMODEPLUS_PB9 /;"	d
LL_SYSCFG_IR_MOD_TIM16	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_IR_MOD_TIM16 /;"	d
LL_SYSCFG_IR_MOD_USART1	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_IR_MOD_USART1 /;"	d
LL_SYSCFG_IR_MOD_USART4	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_IR_MOD_USART4 /;"	d
LL_SYSCFG_IsActiveFlag_ADC	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_ADC(void)$/;"	f
LL_SYSCFG_IsActiveFlag_CAN	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CAN(void)$/;"	f
LL_SYSCFG_IsActiveFlag_CEC	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CEC(void)$/;"	f
LL_SYSCFG_IsActiveFlag_CLK_CTRL	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CLK_CTRL(void)$/;"	f
LL_SYSCFG_IsActiveFlag_COMP1	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_COMP1(void)$/;"	f
LL_SYSCFG_IsActiveFlag_COMP2	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_COMP2(void)$/;"	f
LL_SYSCFG_IsActiveFlag_CRS	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CRS(void)$/;"	f
LL_SYSCFG_IsActiveFlag_DAC	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DAC(void)$/;"	f
LL_SYSCFG_IsActiveFlag_DMA1_CH1	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH1(void)$/;"	f
LL_SYSCFG_IsActiveFlag_DMA1_CH2	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH2(void)$/;"	f
LL_SYSCFG_IsActiveFlag_DMA1_CH3	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH3(void)$/;"	f
LL_SYSCFG_IsActiveFlag_DMA1_CH4	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH4(void)$/;"	f
LL_SYSCFG_IsActiveFlag_DMA1_CH5	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH5(void)$/;"	f
LL_SYSCFG_IsActiveFlag_DMA1_CH6	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH6(void)$/;"	f
LL_SYSCFG_IsActiveFlag_DMA1_CH7	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA1_CH7(void)$/;"	f
LL_SYSCFG_IsActiveFlag_DMA2_CH1	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH1(void)$/;"	f
LL_SYSCFG_IsActiveFlag_DMA2_CH2	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH2(void)$/;"	f
LL_SYSCFG_IsActiveFlag_DMA2_CH3	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH3(void)$/;"	f
LL_SYSCFG_IsActiveFlag_DMA2_CH4	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH4(void)$/;"	f
LL_SYSCFG_IsActiveFlag_DMA2_CH5	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_DMA2_CH5(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI0	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI0(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI1	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI1(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI10	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI10(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI11	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI11(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI12	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI12(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI13	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI13(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI14	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI14(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI15	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI15(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI2	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI2(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI3	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI3(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI4	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI4(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI5	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI5(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI6	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI6(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI7	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI7(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI8	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI8(void)$/;"	f
LL_SYSCFG_IsActiveFlag_EXTI9	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_EXTI9(void)$/;"	f
LL_SYSCFG_IsActiveFlag_FLASH_ITF	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_FLASH_ITF(void)$/;"	f
LL_SYSCFG_IsActiveFlag_I2C1	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_I2C1(void)$/;"	f
LL_SYSCFG_IsActiveFlag_I2C2	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_I2C2(void)$/;"	f
LL_SYSCFG_IsActiveFlag_PVDOUT	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_PVDOUT(void)$/;"	f
LL_SYSCFG_IsActiveFlag_RTC_ALRA	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_RTC_ALRA(void)$/;"	f
LL_SYSCFG_IsActiveFlag_RTC_TSTAMP	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_RTC_TSTAMP(void)$/;"	f
LL_SYSCFG_IsActiveFlag_RTC_WAKEUP	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_RTC_WAKEUP(void)$/;"	f
LL_SYSCFG_IsActiveFlag_SP	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SP(void)$/;"	f
LL_SYSCFG_IsActiveFlag_SPI1	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SPI1(void)$/;"	f
LL_SYSCFG_IsActiveFlag_SPI2	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_SPI2(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TIM14	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM14(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TIM15	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM15(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TIM16	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM16(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TIM17	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM17(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TIM1_BRK	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_BRK(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TIM1_CC	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_CC(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TIM1_CCU	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_CCU(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TIM1_TRG	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_TRG(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TIM1_UPD	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM1_UPD(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TIM2	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM2(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TIM3	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM3(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TIM6	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM6(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TIM7	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TIM7(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TSC_EOA	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TSC_EOA(void)$/;"	f
LL_SYSCFG_IsActiveFlag_TSC_MCE	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_TSC_MCE(void)$/;"	f
LL_SYSCFG_IsActiveFlag_USART1	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART1(void)$/;"	f
LL_SYSCFG_IsActiveFlag_USART2	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART2(void)$/;"	f
LL_SYSCFG_IsActiveFlag_USART3	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART3(void)$/;"	f
LL_SYSCFG_IsActiveFlag_USART4	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART4(void)$/;"	f
LL_SYSCFG_IsActiveFlag_USART5	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART5(void)$/;"	f
LL_SYSCFG_IsActiveFlag_USART6	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART6(void)$/;"	f
LL_SYSCFG_IsActiveFlag_USART7	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART7(void)$/;"	f
LL_SYSCFG_IsActiveFlag_USART8	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_USART8(void)$/;"	f
LL_SYSCFG_IsActiveFlag_VDDIO2	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_VDDIO2(void)$/;"	f
LL_SYSCFG_IsActiveFlag_WWDG	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_WWDG(void)$/;"	f
LL_SYSCFG_REMAP_FLASH	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_REMAP_FLASH /;"	d
LL_SYSCFG_REMAP_SRAM	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_REMAP_SRAM /;"	d
LL_SYSCFG_REMAP_SYSTEMFLASH	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_REMAP_SYSTEMFLASH /;"	d
LL_SYSCFG_SPI2_RMP_DMA1_CH45	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_SPI2_RMP_DMA1_CH45 /;"	d
LL_SYSCFG_SPI2_RMP_DMA1_CH67	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_SPI2_RMP_DMA1_CH67 /;"	d
LL_SYSCFG_SetEXTISource	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)$/;"	f
LL_SYSCFG_SetIRModEnvelopeSignal	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_SYSCFG_SetIRModEnvelopeSignal(uint32_t Source)$/;"	f
LL_SYSCFG_SetRemapDMA_ADC	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_SYSCFG_SetRemapDMA_ADC(uint32_t Remap)$/;"	f
LL_SYSCFG_SetRemapDMA_I2C	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_SYSCFG_SetRemapDMA_I2C(uint32_t Remap)$/;"	f
LL_SYSCFG_SetRemapDMA_SPI	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_SYSCFG_SetRemapDMA_SPI(uint32_t Remap)$/;"	f
LL_SYSCFG_SetRemapDMA_TIM	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_SYSCFG_SetRemapDMA_TIM(uint32_t Remap)$/;"	f
LL_SYSCFG_SetRemapDMA_USART	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_SYSCFG_SetRemapDMA_USART(uint32_t Remap)$/;"	f
LL_SYSCFG_SetRemapMemory	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory)$/;"	f
LL_SYSCFG_SetTIMBreakInputs	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^__STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break)$/;"	f
LL_SYSCFG_TIM16_RMP_DMA1_CH3	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_TIM16_RMP_DMA1_CH3 /;"	d
LL_SYSCFG_TIM16_RMP_DMA1_CH4	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_TIM16_RMP_DMA1_CH4 /;"	d
LL_SYSCFG_TIM16_RMP_DMA1_CH6	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_TIM16_RMP_DMA1_CH6 /;"	d
LL_SYSCFG_TIM17_RMP_DMA1_CH1	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_TIM17_RMP_DMA1_CH1 /;"	d
LL_SYSCFG_TIM17_RMP_DMA1_CH2	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_TIM17_RMP_DMA1_CH2 /;"	d
LL_SYSCFG_TIM17_RMP_DMA1_CH7	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_TIM17_RMP_DMA1_CH7 /;"	d
LL_SYSCFG_TIM1_RMP_DMA1_CH234	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_TIM1_RMP_DMA1_CH234 /;"	d
LL_SYSCFG_TIM1_RMP_DMA1_CH6	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_TIM1_RMP_DMA1_CH6 /;"	d
LL_SYSCFG_TIM2_RMP_DMA1_CH34	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_TIM2_RMP_DMA1_CH34 /;"	d
LL_SYSCFG_TIM2_RMP_DMA1_CH7	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_TIM2_RMP_DMA1_CH7 /;"	d
LL_SYSCFG_TIM3_RMP_DMA1_CH4	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_TIM3_RMP_DMA1_CH4 /;"	d
LL_SYSCFG_TIM3_RMP_DMA1_CH6	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_TIM3_RMP_DMA1_CH6 /;"	d
LL_SYSCFG_TIMBREAK_LOCKUP	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_TIMBREAK_LOCKUP /;"	d
LL_SYSCFG_TIMBREAK_PVD	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_TIMBREAK_PVD /;"	d
LL_SYSCFG_TIMBREAK_SRAM_PARITY	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_TIMBREAK_SRAM_PARITY /;"	d
LL_SYSCFG_USART1RX_RMP_DMA1CH3	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_USART1RX_RMP_DMA1CH3 /;"	d
LL_SYSCFG_USART1RX_RMP_DMA1CH5	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_USART1RX_RMP_DMA1CH5 /;"	d
LL_SYSCFG_USART1TX_RMP_DMA1CH2	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_USART1TX_RMP_DMA1CH2 /;"	d
LL_SYSCFG_USART1TX_RMP_DMA1CH4	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_USART1TX_RMP_DMA1CH4 /;"	d
LL_SYSCFG_USART2_RMP_DMA1CH54	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_USART2_RMP_DMA1CH54 /;"	d
LL_SYSCFG_USART2_RMP_DMA1CH67	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_USART2_RMP_DMA1CH67 /;"	d
LL_SYSCFG_USART3_RMP_DMA1CH32	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_USART3_RMP_DMA1CH32 /;"	d
LL_SYSCFG_USART3_RMP_DMA1CH67	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define LL_SYSCFG_USART3_RMP_DMA1CH67 /;"	d
LL_SYSTICK_CLKSOURCE_HCLK	stm32f0_peripheral/Inc/stm32f0xx_ll_cortex.h	/^#define LL_SYSTICK_CLKSOURCE_HCLK /;"	d
LL_SYSTICK_CLKSOURCE_HCLK_DIV8	stm32f0_peripheral/Inc/stm32f0xx_ll_cortex.h	/^#define LL_SYSTICK_CLKSOURCE_HCLK_DIV8 /;"	d
LL_SYSTICK_DisableIT	stm32f0_peripheral/Inc/stm32f0xx_ll_cortex.h	/^__STATIC_INLINE void LL_SYSTICK_DisableIT(void)$/;"	f
LL_SYSTICK_EnableIT	stm32f0_peripheral/Inc/stm32f0xx_ll_cortex.h	/^__STATIC_INLINE void LL_SYSTICK_EnableIT(void)$/;"	f
LL_SYSTICK_GetClkSource	stm32f0_peripheral/Inc/stm32f0xx_ll_cortex.h	/^__STATIC_INLINE uint32_t LL_SYSTICK_GetClkSource(void)$/;"	f
LL_SYSTICK_IsActiveCounterFlag	stm32f0_peripheral/Inc/stm32f0xx_ll_cortex.h	/^__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void)$/;"	f
LL_SYSTICK_IsEnabledIT	stm32f0_peripheral/Inc/stm32f0xx_ll_cortex.h	/^__STATIC_INLINE uint32_t LL_SYSTICK_IsEnabledIT(void)$/;"	f
LL_SYSTICK_SetClkSource	stm32f0_peripheral/Inc/stm32f0xx_ll_cortex.h	/^__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)$/;"	f
LL_SetSystemCoreClock	stm32f0_peripheral/Src/stm32f0xx_ll_utils.c	/^void LL_SetSystemCoreClock(uint32_t HCLKFrequency)$/;"	f
LL_TIM_ACTIVEINPUT_DIRECTTI	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ACTIVEINPUT_DIRECTTI /;"	d
LL_TIM_ACTIVEINPUT_INDIRECTTI	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ACTIVEINPUT_INDIRECTTI /;"	d
LL_TIM_ACTIVEINPUT_TRC	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ACTIVEINPUT_TRC /;"	d
LL_TIM_AUTOMATICOUTPUT_DISABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_AUTOMATICOUTPUT_DISABLE /;"	d
LL_TIM_AUTOMATICOUTPUT_ENABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_AUTOMATICOUTPUT_ENABLE /;"	d
LL_TIM_BDTR_Init	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)$/;"	f
LL_TIM_BDTR_InitTypeDef	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^} LL_TIM_BDTR_InitTypeDef;$/;"	t	typeref:struct:__anon15
LL_TIM_BDTR_StructInit	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^void LL_TIM_BDTR_StructInit(LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)$/;"	f
LL_TIM_BREAK_DISABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_BREAK_DISABLE /;"	d
LL_TIM_BREAK_ENABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_BREAK_ENABLE /;"	d
LL_TIM_BREAK_POLARITY_HIGH	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_BREAK_POLARITY_HIGH /;"	d
LL_TIM_BREAK_POLARITY_LOW	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_BREAK_POLARITY_LOW /;"	d
LL_TIM_CCDMAREQUEST_CC	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_CCDMAREQUEST_CC /;"	d
LL_TIM_CCDMAREQUEST_UPDATE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_CCDMAREQUEST_UPDATE /;"	d
LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI /;"	d
LL_TIM_CCUPDATESOURCE_COMG_ONLY	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_CCUPDATESOURCE_COMG_ONLY /;"	d
LL_TIM_CC_DisableChannel	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)$/;"	f
LL_TIM_CC_DisablePreload	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_CC_DisablePreload(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_CC_EnableChannel	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)$/;"	f
LL_TIM_CC_EnablePreload	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_CC_EnablePreload(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_CC_GetDMAReqTrigger	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_CC_GetDMAReqTrigger(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_CC_IsEnabledChannel	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(TIM_TypeDef *TIMx, uint32_t Channels)$/;"	f
LL_TIM_CC_SetDMAReqTrigger	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_CC_SetDMAReqTrigger(TIM_TypeDef *TIMx, uint32_t DMAReqTrigger)$/;"	f
LL_TIM_CC_SetLockLevel	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_CC_SetLockLevel(TIM_TypeDef *TIMx, uint32_t LockLevel)$/;"	f
LL_TIM_CC_SetUpdate	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_CC_SetUpdate(TIM_TypeDef *TIMx, uint32_t CCUpdateSource)$/;"	f
LL_TIM_CHANNEL_CH1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_CHANNEL_CH1 /;"	d
LL_TIM_CHANNEL_CH1N	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_CHANNEL_CH1N /;"	d
LL_TIM_CHANNEL_CH2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_CHANNEL_CH2 /;"	d
LL_TIM_CHANNEL_CH2N	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_CHANNEL_CH2N /;"	d
LL_TIM_CHANNEL_CH3	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_CHANNEL_CH3 /;"	d
LL_TIM_CHANNEL_CH3N	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_CHANNEL_CH3N /;"	d
LL_TIM_CHANNEL_CH4	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_CHANNEL_CH4 /;"	d
LL_TIM_CLOCKDIVISION_DIV1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_CLOCKDIVISION_DIV1 /;"	d
LL_TIM_CLOCKDIVISION_DIV2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_CLOCKDIVISION_DIV2 /;"	d
LL_TIM_CLOCKDIVISION_DIV4	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_CLOCKDIVISION_DIV4 /;"	d
LL_TIM_CLOCKSOURCE_EXT_MODE1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_CLOCKSOURCE_EXT_MODE1 /;"	d
LL_TIM_CLOCKSOURCE_EXT_MODE2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_CLOCKSOURCE_EXT_MODE2 /;"	d
LL_TIM_CLOCKSOURCE_INTERNAL	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_CLOCKSOURCE_INTERNAL /;"	d
LL_TIM_COUNTERDIRECTION_DOWN	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_COUNTERDIRECTION_DOWN /;"	d
LL_TIM_COUNTERDIRECTION_UP	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_COUNTERDIRECTION_UP /;"	d
LL_TIM_COUNTERMODE_CENTER_DOWN	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_COUNTERMODE_CENTER_DOWN /;"	d
LL_TIM_COUNTERMODE_CENTER_UP	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_COUNTERMODE_CENTER_UP /;"	d
LL_TIM_COUNTERMODE_CENTER_UP_DOWN	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_COUNTERMODE_CENTER_UP_DOWN /;"	d
LL_TIM_COUNTERMODE_DOWN	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_COUNTERMODE_DOWN /;"	d
LL_TIM_COUNTERMODE_UP	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_COUNTERMODE_UP /;"	d
LL_TIM_ClearFlag_BRK	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ClearFlag_BRK(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_ClearFlag_CC1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_ClearFlag_CC1OVR	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ClearFlag_CC1OVR(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_ClearFlag_CC2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ClearFlag_CC2(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_ClearFlag_CC2OVR	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ClearFlag_CC2OVR(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_ClearFlag_CC3	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ClearFlag_CC3(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_ClearFlag_CC3OVR	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ClearFlag_CC3OVR(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_ClearFlag_CC4	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ClearFlag_CC4(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_ClearFlag_CC4OVR	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ClearFlag_CC4OVR(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_ClearFlag_COM	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ClearFlag_COM(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_ClearFlag_TRIG	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ClearFlag_TRIG(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_ClearFlag_UPDATE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_ConfigBRK	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ConfigBRK(TIM_TypeDef *TIMx, uint32_t BreakPolarity)$/;"	f
LL_TIM_ConfigDMABurst	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ConfigDMABurst(TIM_TypeDef *TIMx, uint32_t DMABurstBaseAddress, uint32_t DMABurstLength)$/;"	f
LL_TIM_ConfigETR	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_ConfigETR(TIM_TypeDef *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler,$/;"	f
LL_TIM_DIER_BIE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DIER_BIE /;"	d
LL_TIM_DIER_CC1IE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DIER_CC1IE /;"	d
LL_TIM_DIER_CC2IE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DIER_CC2IE /;"	d
LL_TIM_DIER_CC3IE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DIER_CC3IE /;"	d
LL_TIM_DIER_CC4IE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DIER_CC4IE /;"	d
LL_TIM_DIER_COMIE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DIER_COMIE /;"	d
LL_TIM_DIER_TIE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DIER_TIE /;"	d
LL_TIM_DIER_UIE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DIER_UIE /;"	d
LL_TIM_DMABURST_BASEADDR_ARR	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_BASEADDR_ARR /;"	d
LL_TIM_DMABURST_BASEADDR_BDTR	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_BASEADDR_BDTR /;"	d
LL_TIM_DMABURST_BASEADDR_CCER	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_BASEADDR_CCER /;"	d
LL_TIM_DMABURST_BASEADDR_CCMR1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_BASEADDR_CCMR1 /;"	d
LL_TIM_DMABURST_BASEADDR_CCMR2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_BASEADDR_CCMR2 /;"	d
LL_TIM_DMABURST_BASEADDR_CCR1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_BASEADDR_CCR1 /;"	d
LL_TIM_DMABURST_BASEADDR_CCR2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_BASEADDR_CCR2 /;"	d
LL_TIM_DMABURST_BASEADDR_CCR3	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_BASEADDR_CCR3 /;"	d
LL_TIM_DMABURST_BASEADDR_CCR4	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_BASEADDR_CCR4 /;"	d
LL_TIM_DMABURST_BASEADDR_CNT	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_BASEADDR_CNT /;"	d
LL_TIM_DMABURST_BASEADDR_CR1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_BASEADDR_CR1 /;"	d
LL_TIM_DMABURST_BASEADDR_CR2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_BASEADDR_CR2 /;"	d
LL_TIM_DMABURST_BASEADDR_DIER	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_BASEADDR_DIER /;"	d
LL_TIM_DMABURST_BASEADDR_EGR	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_BASEADDR_EGR /;"	d
LL_TIM_DMABURST_BASEADDR_PSC	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_BASEADDR_PSC /;"	d
LL_TIM_DMABURST_BASEADDR_RCR	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_BASEADDR_RCR /;"	d
LL_TIM_DMABURST_BASEADDR_SMCR	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_BASEADDR_SMCR /;"	d
LL_TIM_DMABURST_BASEADDR_SR	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_BASEADDR_SR /;"	d
LL_TIM_DMABURST_LENGTH_10TRANSFERS	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_LENGTH_10TRANSFERS /;"	d
LL_TIM_DMABURST_LENGTH_11TRANSFERS	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_LENGTH_11TRANSFERS /;"	d
LL_TIM_DMABURST_LENGTH_12TRANSFERS	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_LENGTH_12TRANSFERS /;"	d
LL_TIM_DMABURST_LENGTH_13TRANSFERS	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_LENGTH_13TRANSFERS /;"	d
LL_TIM_DMABURST_LENGTH_14TRANSFERS	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_LENGTH_14TRANSFERS /;"	d
LL_TIM_DMABURST_LENGTH_15TRANSFERS	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_LENGTH_15TRANSFERS /;"	d
LL_TIM_DMABURST_LENGTH_16TRANSFERS	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_LENGTH_16TRANSFERS /;"	d
LL_TIM_DMABURST_LENGTH_17TRANSFERS	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_LENGTH_17TRANSFERS /;"	d
LL_TIM_DMABURST_LENGTH_18TRANSFERS	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_LENGTH_18TRANSFERS /;"	d
LL_TIM_DMABURST_LENGTH_1TRANSFER	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_LENGTH_1TRANSFER /;"	d
LL_TIM_DMABURST_LENGTH_2TRANSFERS	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_LENGTH_2TRANSFERS /;"	d
LL_TIM_DMABURST_LENGTH_3TRANSFERS	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_LENGTH_3TRANSFERS /;"	d
LL_TIM_DMABURST_LENGTH_4TRANSFERS	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_LENGTH_4TRANSFERS /;"	d
LL_TIM_DMABURST_LENGTH_5TRANSFERS	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_LENGTH_5TRANSFERS /;"	d
LL_TIM_DMABURST_LENGTH_6TRANSFERS	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_LENGTH_6TRANSFERS /;"	d
LL_TIM_DMABURST_LENGTH_7TRANSFERS	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_LENGTH_7TRANSFERS /;"	d
LL_TIM_DMABURST_LENGTH_8TRANSFERS	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_LENGTH_8TRANSFERS /;"	d
LL_TIM_DMABURST_LENGTH_9TRANSFERS	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_DMABURST_LENGTH_9TRANSFERS /;"	d
LL_TIM_DeInit	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^ErrorStatus LL_TIM_DeInit(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableARRPreload	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableAllOutputs	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableAllOutputs(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableAutomaticOutput	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableAutomaticOutput(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableBRK	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableBRK(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableCounter	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableDMAReq_CC1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableDMAReq_CC1(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableDMAReq_CC2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableDMAReq_CC2(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableDMAReq_CC3	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableDMAReq_CC3(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableDMAReq_CC4	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableDMAReq_CC4(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableDMAReq_COM	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableDMAReq_COM(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableDMAReq_TRIG	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableDMAReq_TRIG(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableDMAReq_UPDATE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableDMAReq_UPDATE(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableExternalClock	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableExternalClock(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableIT_BRK	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableIT_BRK(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableIT_CC1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableIT_CC1(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableIT_CC2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableIT_CC2(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableIT_CC3	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableIT_CC3(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableIT_CC4	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableIT_CC4(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableIT_COM	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableIT_COM(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableIT_TRIG	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableIT_TRIG(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableIT_UPDATE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableIT_UPDATE(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableMasterSlaveMode	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_DisableUpdateEvent	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_DisableUpdateEvent(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_ENCODERMODE_X2_TI1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ENCODERMODE_X2_TI1 /;"	d
LL_TIM_ENCODERMODE_X2_TI2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ENCODERMODE_X2_TI2 /;"	d
LL_TIM_ENCODERMODE_X4_TI12	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ENCODERMODE_X4_TI12 /;"	d
LL_TIM_ENCODER_Init	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^ErrorStatus LL_TIM_ENCODER_Init(TIM_TypeDef *TIMx, LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct)$/;"	f
LL_TIM_ENCODER_InitTypeDef	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^} LL_TIM_ENCODER_InitTypeDef;$/;"	t	typeref:struct:__anon13
LL_TIM_ENCODER_StructInit	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^void LL_TIM_ENCODER_StructInit(LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct)$/;"	f
LL_TIM_ETR_FILTER_FDIV1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ETR_FILTER_FDIV1 /;"	d
LL_TIM_ETR_FILTER_FDIV16_N5	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ETR_FILTER_FDIV16_N5 /;"	d
LL_TIM_ETR_FILTER_FDIV16_N6	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ETR_FILTER_FDIV16_N6 /;"	d
LL_TIM_ETR_FILTER_FDIV16_N8	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ETR_FILTER_FDIV16_N8 /;"	d
LL_TIM_ETR_FILTER_FDIV1_N2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ETR_FILTER_FDIV1_N2 /;"	d
LL_TIM_ETR_FILTER_FDIV1_N4	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ETR_FILTER_FDIV1_N4 /;"	d
LL_TIM_ETR_FILTER_FDIV1_N8	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ETR_FILTER_FDIV1_N8 /;"	d
LL_TIM_ETR_FILTER_FDIV2_N6	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ETR_FILTER_FDIV2_N6 /;"	d
LL_TIM_ETR_FILTER_FDIV2_N8	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ETR_FILTER_FDIV2_N8 /;"	d
LL_TIM_ETR_FILTER_FDIV32_N5	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ETR_FILTER_FDIV32_N5 /;"	d
LL_TIM_ETR_FILTER_FDIV32_N6	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ETR_FILTER_FDIV32_N6 /;"	d
LL_TIM_ETR_FILTER_FDIV32_N8	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ETR_FILTER_FDIV32_N8 /;"	d
LL_TIM_ETR_FILTER_FDIV4_N6	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ETR_FILTER_FDIV4_N6 /;"	d
LL_TIM_ETR_FILTER_FDIV4_N8	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ETR_FILTER_FDIV4_N8 /;"	d
LL_TIM_ETR_FILTER_FDIV8_N6	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ETR_FILTER_FDIV8_N6 /;"	d
LL_TIM_ETR_FILTER_FDIV8_N8	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ETR_FILTER_FDIV8_N8 /;"	d
LL_TIM_ETR_POLARITY_INVERTED	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ETR_POLARITY_INVERTED /;"	d
LL_TIM_ETR_POLARITY_NONINVERTED	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ETR_POLARITY_NONINVERTED /;"	d
LL_TIM_ETR_PRESCALER_DIV1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ETR_PRESCALER_DIV1 /;"	d
LL_TIM_ETR_PRESCALER_DIV2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ETR_PRESCALER_DIV2 /;"	d
LL_TIM_ETR_PRESCALER_DIV4	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ETR_PRESCALER_DIV4 /;"	d
LL_TIM_ETR_PRESCALER_DIV8	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ETR_PRESCALER_DIV8 /;"	d
LL_TIM_EnableARRPreload	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableAllOutputs	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableAutomaticOutput	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableAutomaticOutput(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableBRK	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableBRK(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableCounter	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableDMAReq_CC1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableDMAReq_CC1(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableDMAReq_CC2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableDMAReq_CC2(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableDMAReq_CC3	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableDMAReq_CC3(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableDMAReq_CC4	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableDMAReq_CC4(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableDMAReq_COM	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableDMAReq_COM(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableDMAReq_TRIG	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableDMAReq_TRIG(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableDMAReq_UPDATE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableDMAReq_UPDATE(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableExternalClock	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableExternalClock(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableIT_BRK	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableIT_BRK(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableIT_CC1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableIT_CC1(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableIT_CC2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableIT_CC2(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableIT_CC3	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableIT_CC3(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableIT_CC4	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableIT_CC4(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableIT_COM	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableIT_COM(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableIT_TRIG	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableIT_TRIG(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableIT_UPDATE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableMasterSlaveMode	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableMasterSlaveMode(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_EnableUpdateEvent	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_EnableUpdateEvent(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GenerateEvent_BRK	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_GenerateEvent_BRK(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GenerateEvent_CC1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_GenerateEvent_CC1(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GenerateEvent_CC2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_GenerateEvent_CC2(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GenerateEvent_CC3	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_GenerateEvent_CC3(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GenerateEvent_CC4	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_GenerateEvent_CC4(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GenerateEvent_COM	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_GenerateEvent_COM(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GenerateEvent_TRIG	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_GenerateEvent_TRIG(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GenerateEvent_UPDATE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GetAutoReload	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_GetAutoReload(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GetClockDivision	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_GetClockDivision(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GetCounter	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_GetCounter(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GetCounterMode	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_GetCounterMode(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GetDirection	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_GetDirection(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GetOnePulseMode	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_GetOnePulseMode(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GetPrescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_GetPrescaler(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GetRepetitionCounter	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_GetRepetitionCounter(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_GetUpdateSource	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_GetUpdateSource(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_HALLSENSOR_Init	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^ErrorStatus LL_TIM_HALLSENSOR_Init(TIM_TypeDef *TIMx, LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct)$/;"	f
LL_TIM_HALLSENSOR_InitTypeDef	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^} LL_TIM_HALLSENSOR_InitTypeDef;$/;"	t	typeref:struct:__anon14
LL_TIM_HALLSENSOR_StructInit	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^void LL_TIM_HALLSENSOR_StructInit(LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct)$/;"	f
LL_TIM_ICPSC_DIV1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ICPSC_DIV1 /;"	d
LL_TIM_ICPSC_DIV2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ICPSC_DIV2 /;"	d
LL_TIM_ICPSC_DIV4	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ICPSC_DIV4 /;"	d
LL_TIM_ICPSC_DIV8	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ICPSC_DIV8 /;"	d
LL_TIM_IC_Config	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_IC_Config(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)$/;"	f
LL_TIM_IC_DisableXORCombination	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_IC_DisableXORCombination(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IC_EnableXORCombination	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_IC_EnableXORCombination(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IC_FILTER_FDIV1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_IC_FILTER_FDIV1 /;"	d
LL_TIM_IC_FILTER_FDIV16_N5	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_IC_FILTER_FDIV16_N5 /;"	d
LL_TIM_IC_FILTER_FDIV16_N6	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_IC_FILTER_FDIV16_N6 /;"	d
LL_TIM_IC_FILTER_FDIV16_N8	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_IC_FILTER_FDIV16_N8 /;"	d
LL_TIM_IC_FILTER_FDIV1_N2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_IC_FILTER_FDIV1_N2 /;"	d
LL_TIM_IC_FILTER_FDIV1_N4	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_IC_FILTER_FDIV1_N4 /;"	d
LL_TIM_IC_FILTER_FDIV1_N8	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_IC_FILTER_FDIV1_N8 /;"	d
LL_TIM_IC_FILTER_FDIV2_N6	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_IC_FILTER_FDIV2_N6 /;"	d
LL_TIM_IC_FILTER_FDIV2_N8	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_IC_FILTER_FDIV2_N8 /;"	d
LL_TIM_IC_FILTER_FDIV32_N5	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_IC_FILTER_FDIV32_N5 /;"	d
LL_TIM_IC_FILTER_FDIV32_N6	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_IC_FILTER_FDIV32_N6 /;"	d
LL_TIM_IC_FILTER_FDIV32_N8	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_IC_FILTER_FDIV32_N8 /;"	d
LL_TIM_IC_FILTER_FDIV4_N6	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_IC_FILTER_FDIV4_N6 /;"	d
LL_TIM_IC_FILTER_FDIV4_N8	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_IC_FILTER_FDIV4_N8 /;"	d
LL_TIM_IC_FILTER_FDIV8_N6	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_IC_FILTER_FDIV8_N6 /;"	d
LL_TIM_IC_FILTER_FDIV8_N8	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_IC_FILTER_FDIV8_N8 /;"	d
LL_TIM_IC_GetActiveInput	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_IC_GetCaptureCH1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IC_GetCaptureCH2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IC_GetCaptureCH3	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IC_GetCaptureCH4	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IC_GetFilter	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_IC_GetPolarity	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_IC_GetPrescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_IC_Init	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^ErrorStatus LL_TIM_IC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_IC_InitTypeDef *TIM_IC_InitStruct)$/;"	f
LL_TIM_IC_InitTypeDef	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^} LL_TIM_IC_InitTypeDef;$/;"	t	typeref:struct:__anon12
LL_TIM_IC_IsEnabledXORCombination	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IC_POLARITY_BOTHEDGE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_IC_POLARITY_BOTHEDGE /;"	d
LL_TIM_IC_POLARITY_FALLING	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_IC_POLARITY_FALLING /;"	d
LL_TIM_IC_POLARITY_RISING	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_IC_POLARITY_RISING /;"	d
LL_TIM_IC_SetActiveInput	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput)$/;"	f
LL_TIM_IC_SetFilter	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)$/;"	f
LL_TIM_IC_SetPolarity	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)$/;"	f
LL_TIM_IC_SetPrescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)$/;"	f
LL_TIM_IC_StructInit	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^void LL_TIM_IC_StructInit(LL_TIM_IC_InitTypeDef *TIM_ICInitStruct)$/;"	f
LL_TIM_Init	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)$/;"	f
LL_TIM_InitTypeDef	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^} LL_TIM_InitTypeDef;$/;"	t	typeref:struct:__anon10
LL_TIM_IsActiveFlag_BRK	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsActiveFlag_CC1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsActiveFlag_CC1OVR	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1OVR(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsActiveFlag_CC2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsActiveFlag_CC2OVR	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2OVR(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsActiveFlag_CC3	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsActiveFlag_CC3OVR	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3OVR(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsActiveFlag_CC4	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsActiveFlag_CC4OVR	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4OVR(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsActiveFlag_COM	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_COM(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsActiveFlag_TRIG	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_TRIG(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsActiveFlag_UPDATE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledARRPreload	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledARRPreload(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledAllOutputs	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledAllOutputs(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledAutomaticOutput	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledAutomaticOutput(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledCounter	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledCounter(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledDMAReq_CC1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC1(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledDMAReq_CC2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC2(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledDMAReq_CC3	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC3(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledDMAReq_CC4	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC4(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledDMAReq_COM	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_COM(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledDMAReq_TRIG	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_TRIG(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledDMAReq_UPDATE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_UPDATE(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledExternalClock	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledIT_BRK	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_BRK(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledIT_CC1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC1(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledIT_CC2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC2(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledIT_CC3	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC3(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledIT_CC4	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC4(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledIT_COM	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_COM(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledIT_TRIG	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_TRIG(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledIT_UPDATE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledMasterSlaveMode	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledMasterSlaveMode(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_IsEnabledUpdateEvent	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_IsEnabledUpdateEvent(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_LOCKLEVEL_1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_LOCKLEVEL_1 /;"	d
LL_TIM_LOCKLEVEL_2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_LOCKLEVEL_2 /;"	d
LL_TIM_LOCKLEVEL_3	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_LOCKLEVEL_3 /;"	d
LL_TIM_LOCKLEVEL_OFF	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_LOCKLEVEL_OFF /;"	d
LL_TIM_OCIDLESTATE_HIGH	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_OCIDLESTATE_HIGH /;"	d
LL_TIM_OCIDLESTATE_LOW	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_OCIDLESTATE_LOW /;"	d
LL_TIM_OCMODE_ACTIVE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_OCMODE_ACTIVE /;"	d
LL_TIM_OCMODE_FORCED_ACTIVE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_OCMODE_FORCED_ACTIVE /;"	d
LL_TIM_OCMODE_FORCED_INACTIVE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_OCMODE_FORCED_INACTIVE /;"	d
LL_TIM_OCMODE_FROZEN	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_OCMODE_FROZEN /;"	d
LL_TIM_OCMODE_INACTIVE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_OCMODE_INACTIVE /;"	d
LL_TIM_OCMODE_PWM1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_OCMODE_PWM1 /;"	d
LL_TIM_OCMODE_PWM2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_OCMODE_PWM2 /;"	d
LL_TIM_OCMODE_TOGGLE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_OCMODE_TOGGLE /;"	d
LL_TIM_OCPOLARITY_HIGH	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_OCPOLARITY_HIGH /;"	d
LL_TIM_OCPOLARITY_LOW	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_OCPOLARITY_LOW /;"	d
LL_TIM_OCREF_CLR_INT_ETR	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_OCREF_CLR_INT_ETR /;"	d
LL_TIM_OCREF_CLR_INT_OCREF_CLR	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_OCREF_CLR_INT_OCREF_CLR /;"	d
LL_TIM_OCSTATE_DISABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_OCSTATE_DISABLE /;"	d
LL_TIM_OCSTATE_ENABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_OCSTATE_ENABLE /;"	d
LL_TIM_OC_ConfigOutput	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_ConfigOutput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)$/;"	f
LL_TIM_OC_DisableClear	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_DisableClear(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_OC_DisableFast	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_OC_DisablePreload	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_OC_EnableClear	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_EnableClear(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_OC_EnableFast	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_OC_EnablePreload	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_OC_GetCompareCH1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_OC_GetCompareCH2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_OC_GetCompareCH3	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_OC_GetCompareCH4	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(TIM_TypeDef *TIMx)$/;"	f
LL_TIM_OC_GetIdleState	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_OC_GetIdleState(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_OC_GetMode	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_OC_GetMode(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_OC_GetPolarity	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_OC_GetPolarity(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_OC_Init	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)$/;"	f
LL_TIM_OC_InitTypeDef	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^} LL_TIM_OC_InitTypeDef;$/;"	t	typeref:struct:__anon11
LL_TIM_OC_IsEnabledClear	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledClear(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_OC_IsEnabledFast	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_OC_IsEnabledPreload	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledPreload(TIM_TypeDef *TIMx, uint32_t Channel)$/;"	f
LL_TIM_OC_SetCompareCH1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)$/;"	f
LL_TIM_OC_SetCompareCH2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)$/;"	f
LL_TIM_OC_SetCompareCH3	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)$/;"	f
LL_TIM_OC_SetCompareCH4	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)$/;"	f
LL_TIM_OC_SetDeadTime	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_SetDeadTime(TIM_TypeDef *TIMx, uint32_t DeadTime)$/;"	f
LL_TIM_OC_SetIdleState	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_SetIdleState(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t IdleState)$/;"	f
LL_TIM_OC_SetMode	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)$/;"	f
LL_TIM_OC_SetPolarity	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)$/;"	f
LL_TIM_OC_StructInit	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^void LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)$/;"	f
LL_TIM_ONEPULSEMODE_REPETITIVE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ONEPULSEMODE_REPETITIVE /;"	d
LL_TIM_ONEPULSEMODE_SINGLE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ONEPULSEMODE_SINGLE /;"	d
LL_TIM_OSSI_DISABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_OSSI_DISABLE /;"	d
LL_TIM_OSSI_ENABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_OSSI_ENABLE /;"	d
LL_TIM_OSSR_DISABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_OSSR_DISABLE /;"	d
LL_TIM_OSSR_ENABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_OSSR_ENABLE /;"	d
LL_TIM_ReadReg	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_ReadReg(/;"	d
LL_TIM_SLAVEMODE_DISABLED	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_SLAVEMODE_DISABLED /;"	d
LL_TIM_SLAVEMODE_GATED	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_SLAVEMODE_GATED /;"	d
LL_TIM_SLAVEMODE_RESET	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_SLAVEMODE_RESET /;"	d
LL_TIM_SLAVEMODE_TRIGGER	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_SLAVEMODE_TRIGGER /;"	d
LL_TIM_SR_BIF	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_SR_BIF /;"	d
LL_TIM_SR_CC1IF	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_SR_CC1IF /;"	d
LL_TIM_SR_CC1OF	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_SR_CC1OF /;"	d
LL_TIM_SR_CC2IF	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_SR_CC2IF /;"	d
LL_TIM_SR_CC2OF	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_SR_CC2OF /;"	d
LL_TIM_SR_CC3IF	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_SR_CC3IF /;"	d
LL_TIM_SR_CC3OF	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_SR_CC3OF /;"	d
LL_TIM_SR_CC4IF	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_SR_CC4IF /;"	d
LL_TIM_SR_CC4OF	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_SR_CC4OF /;"	d
LL_TIM_SR_COMIF	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_SR_COMIF /;"	d
LL_TIM_SR_TIF	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_SR_TIF /;"	d
LL_TIM_SR_UIF	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_SR_UIF /;"	d
LL_TIM_SetAutoReload	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)$/;"	f
LL_TIM_SetClockDivision	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetClockDivision(TIM_TypeDef *TIMx, uint32_t ClockDivision)$/;"	f
LL_TIM_SetClockSource	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)$/;"	f
LL_TIM_SetCounter	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)$/;"	f
LL_TIM_SetCounterMode	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)$/;"	f
LL_TIM_SetEncoderMode	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)$/;"	f
LL_TIM_SetOCRefClearInputSource	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetOCRefClearInputSource(TIM_TypeDef *TIMx, uint32_t OCRefClearInputSource)$/;"	f
LL_TIM_SetOffStates	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetOffStates(TIM_TypeDef *TIMx, uint32_t OffStateIdle, uint32_t OffStateRun)$/;"	f
LL_TIM_SetOnePulseMode	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetOnePulseMode(TIM_TypeDef *TIMx, uint32_t OnePulseMode)$/;"	f
LL_TIM_SetPrescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)$/;"	f
LL_TIM_SetRemap	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetRemap(TIM_TypeDef *TIMx, uint32_t Remap)$/;"	f
LL_TIM_SetRepetitionCounter	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)$/;"	f
LL_TIM_SetSlaveMode	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetSlaveMode(TIM_TypeDef *TIMx, uint32_t SlaveMode)$/;"	f
LL_TIM_SetTriggerInput	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)$/;"	f
LL_TIM_SetTriggerOutput	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)$/;"	f
LL_TIM_SetUpdateSource	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^__STATIC_INLINE void LL_TIM_SetUpdateSource(TIM_TypeDef *TIMx, uint32_t UpdateSource)$/;"	f
LL_TIM_StructInit	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^void LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct)$/;"	f
LL_TIM_TIM14_TI1_RMP_GPIO	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_TIM14_TI1_RMP_GPIO /;"	d
LL_TIM_TIM14_TI1_RMP_HSE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_TIM14_TI1_RMP_HSE /;"	d
LL_TIM_TIM14_TI1_RMP_MCO	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_TIM14_TI1_RMP_MCO /;"	d
LL_TIM_TIM14_TI1_RMP_RTC_CLK	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_TIM14_TI1_RMP_RTC_CLK /;"	d
LL_TIM_TRGO_CC1IF	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_TRGO_CC1IF /;"	d
LL_TIM_TRGO_ENABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_TRGO_ENABLE /;"	d
LL_TIM_TRGO_OC1REF	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_TRGO_OC1REF /;"	d
LL_TIM_TRGO_OC2REF	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_TRGO_OC2REF /;"	d
LL_TIM_TRGO_OC3REF	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_TRGO_OC3REF /;"	d
LL_TIM_TRGO_OC4REF	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_TRGO_OC4REF /;"	d
LL_TIM_TRGO_RESET	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_TRGO_RESET /;"	d
LL_TIM_TRGO_UPDATE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_TRGO_UPDATE /;"	d
LL_TIM_TS_ETRF	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_TS_ETRF /;"	d
LL_TIM_TS_ITR0	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_TS_ITR0 /;"	d
LL_TIM_TS_ITR1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_TS_ITR1 /;"	d
LL_TIM_TS_ITR2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_TS_ITR2 /;"	d
LL_TIM_TS_ITR3	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_TS_ITR3 /;"	d
LL_TIM_TS_TI1FP1	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_TS_TI1FP1 /;"	d
LL_TIM_TS_TI1F_ED	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_TS_TI1F_ED /;"	d
LL_TIM_TS_TI2FP2	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_TS_TI2FP2 /;"	d
LL_TIM_UPDATESOURCE_COUNTER	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_UPDATESOURCE_COUNTER /;"	d
LL_TIM_UPDATESOURCE_REGULAR	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_UPDATESOURCE_REGULAR /;"	d
LL_TIM_WriteReg	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define LL_TIM_WriteReg(/;"	d
LL_USART_ADDRESS_DETECT_4B	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ADDRESS_DETECT_4B /;"	d
LL_USART_ADDRESS_DETECT_7B	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ADDRESS_DETECT_7B /;"	d
LL_USART_AUTOBAUD_DETECT_ON_55_FRAME	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_AUTOBAUD_DETECT_ON_55_FRAME /;"	d
LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_AUTOBAUD_DETECT_ON_7F_FRAME /;"	d
LL_USART_AUTOBAUD_DETECT_ON_FALLINGEDGE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_AUTOBAUD_DETECT_ON_FALLINGEDGE /;"	d
LL_USART_AUTOBAUD_DETECT_ON_STARTBIT	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_AUTOBAUD_DETECT_ON_STARTBIT /;"	d
LL_USART_BINARY_LOGIC_NEGATIVE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_BINARY_LOGIC_NEGATIVE /;"	d
LL_USART_BINARY_LOGIC_POSITIVE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_BINARY_LOGIC_POSITIVE /;"	d
LL_USART_BITORDER_LSBFIRST	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_BITORDER_LSBFIRST /;"	d
LL_USART_BITORDER_MSBFIRST	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_BITORDER_MSBFIRST /;"	d
LL_USART_CLOCK_DISABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_CLOCK_DISABLE /;"	d
LL_USART_CLOCK_ENABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_CLOCK_ENABLE /;"	d
LL_USART_CR1_CMIE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_CR1_CMIE /;"	d
LL_USART_CR1_EOBIE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_CR1_EOBIE /;"	d
LL_USART_CR1_IDLEIE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_CR1_IDLEIE /;"	d
LL_USART_CR1_PEIE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_CR1_PEIE /;"	d
LL_USART_CR1_RTOIE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_CR1_RTOIE /;"	d
LL_USART_CR1_RXNEIE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_CR1_RXNEIE /;"	d
LL_USART_CR1_TCIE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_CR1_TCIE /;"	d
LL_USART_CR1_TXEIE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_CR1_TXEIE /;"	d
LL_USART_CR2_LBDIE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_CR2_LBDIE /;"	d
LL_USART_CR3_CTSIE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_CR3_CTSIE /;"	d
LL_USART_CR3_EIE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_CR3_EIE /;"	d
LL_USART_CR3_WUFIE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_CR3_WUFIE /;"	d
LL_USART_ClearFlag_CM	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ClearFlag_CM(USART_TypeDef *USARTx)$/;"	f
LL_USART_ClearFlag_EOB	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ClearFlag_EOB(USART_TypeDef *USARTx)$/;"	f
LL_USART_ClearFlag_FE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ClearFlag_FE(USART_TypeDef *USARTx)$/;"	f
LL_USART_ClearFlag_IDLE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx)$/;"	f
LL_USART_ClearFlag_LBD	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ClearFlag_LBD(USART_TypeDef *USARTx)$/;"	f
LL_USART_ClearFlag_NE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ClearFlag_NE(USART_TypeDef *USARTx)$/;"	f
LL_USART_ClearFlag_ORE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)$/;"	f
LL_USART_ClearFlag_PE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ClearFlag_PE(USART_TypeDef *USARTx)$/;"	f
LL_USART_ClearFlag_RTO	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ClearFlag_RTO(USART_TypeDef *USARTx)$/;"	f
LL_USART_ClearFlag_TC	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)$/;"	f
LL_USART_ClearFlag_WKUP	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ClearFlag_WKUP(USART_TypeDef *USARTx)$/;"	f
LL_USART_ClearFlag_nCTS	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ClearFlag_nCTS(USART_TypeDef *USARTx)$/;"	f
LL_USART_ClockInit	stm32f0_peripheral/Src/stm32f0xx_ll_usart.c	/^ErrorStatus LL_USART_ClockInit(USART_TypeDef *USARTx, LL_USART_ClockInitTypeDef *USART_ClockInitStruct)$/;"	f
LL_USART_ClockInitTypeDef	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^} LL_USART_ClockInitTypeDef;$/;"	t	typeref:struct:__anon4
LL_USART_ClockStructInit	stm32f0_peripheral/Src/stm32f0xx_ll_usart.c	/^void LL_USART_ClockStructInit(LL_USART_ClockInitTypeDef *USART_ClockInitStruct)$/;"	f
LL_USART_ConfigAsyncMode	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_ConfigCharacter	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ConfigCharacter(USART_TypeDef *USARTx, uint32_t DataWidth, uint32_t Parity,$/;"	f
LL_USART_ConfigClock	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ConfigClock(USART_TypeDef *USARTx, uint32_t Phase, uint32_t Polarity, uint32_t LBCPOutput)$/;"	f
LL_USART_ConfigHalfDuplexMode	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ConfigHalfDuplexMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_ConfigIrdaMode	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ConfigIrdaMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_ConfigLINMode	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ConfigLINMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_ConfigMultiProcessMode	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ConfigMultiProcessMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_ConfigNodeAddress	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ConfigNodeAddress(USART_TypeDef *USARTx, uint32_t AddressLen, uint32_t NodeAddress)$/;"	f
LL_USART_ConfigSmartcardMode	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ConfigSmartcardMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_ConfigSyncMode	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_ConfigSyncMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_DATAWIDTH_7B	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_DATAWIDTH_7B /;"	d
LL_USART_DATAWIDTH_8B	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_DATAWIDTH_8B /;"	d
LL_USART_DATAWIDTH_9B	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_DATAWIDTH_9B /;"	d
LL_USART_DE_POLARITY_HIGH	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_DE_POLARITY_HIGH /;"	d
LL_USART_DE_POLARITY_LOW	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_DE_POLARITY_LOW /;"	d
LL_USART_DIRECTION_NONE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_DIRECTION_NONE /;"	d
LL_USART_DIRECTION_RX	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_DIRECTION_RX /;"	d
LL_USART_DIRECTION_TX	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_DIRECTION_TX /;"	d
LL_USART_DIRECTION_TX_RX	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_DIRECTION_TX_RX /;"	d
LL_USART_DMA_GetRegAddr	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(USART_TypeDef *USARTx, uint32_t Direction)$/;"	f
LL_USART_DMA_REG_DATA_RECEIVE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_DMA_REG_DATA_RECEIVE /;"	d
LL_USART_DMA_REG_DATA_TRANSMIT	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_DMA_REG_DATA_TRANSMIT /;"	d
LL_USART_DeInit	stm32f0_peripheral/Src/stm32f0xx_ll_usart.c	/^ErrorStatus LL_USART_DeInit(USART_TypeDef *USARTx)$/;"	f
LL_USART_Disable	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_Disable(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableAutoBaudRate	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableAutoBaudRate(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableCTSHWFlowCtrl	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableCTSHWFlowCtrl(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableDEMode	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableDEMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableDMADeactOnRxErr	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableDMADeactOnRxErr(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableDMAReq_RX	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableDMAReq_TX	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableDMAReq_TX(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableDirectionRx	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableDirectionRx(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableDirectionTx	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableDirectionTx(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableHalfDuplex	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableHalfDuplex(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableIT_CM	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableIT_CM(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableIT_CTS	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableIT_EOB	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableIT_EOB(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableIT_ERROR	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableIT_ERROR(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableIT_IDLE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableIT_IDLE(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableIT_LBD	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableIT_LBD(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableIT_PE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableIT_PE(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableIT_RTO	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableIT_RTO(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableIT_RXNE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableIT_RXNE(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableIT_TC	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableIT_TC(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableIT_TXE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableIT_TXE(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableIT_WKUP	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableIT_WKUP(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableInStopMode	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableInStopMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableIrda	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableIrda(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableLIN	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableLIN(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableMuteMode	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableMuteMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableOneBitSamp	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableOneBitSamp(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableOverrunDetect	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableOverrunDetect(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableRTSHWFlowCtrl	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableRTSHWFlowCtrl(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableRxTimeout	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableRxTimeout(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableSCLKOutput	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableSCLKOutput(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableSmartcard	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableSmartcard(USART_TypeDef *USARTx)$/;"	f
LL_USART_DisableSmartcardNACK	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_DisableSmartcardNACK(USART_TypeDef *USARTx)$/;"	f
LL_USART_Enable	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableAutoBaudRate	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableAutoBaudRate(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableCTSHWFlowCtrl	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableCTSHWFlowCtrl(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableDEMode	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableDEMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableDMADeactOnRxErr	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableDMADeactOnRxErr(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableDMAReq_RX	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableDMAReq_TX	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableDirectionRx	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableDirectionRx(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableDirectionTx	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableDirectionTx(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableHalfDuplex	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableHalfDuplex(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableIT_CM	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableIT_CM(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableIT_CTS	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableIT_CTS(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableIT_EOB	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableIT_EOB(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableIT_ERROR	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableIT_IDLE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableIT_LBD	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableIT_LBD(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableIT_PE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableIT_PE(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableIT_RTO	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableIT_RTO(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableIT_RXNE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableIT_TC	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableIT_TC(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableIT_TXE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableIT_TXE(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableIT_WKUP	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableIT_WKUP(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableInStopMode	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableInStopMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableIrda	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableIrda(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableLIN	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableLIN(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableMuteMode	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableMuteMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableOneBitSamp	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableOneBitSamp(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableOverrunDetect	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableOverrunDetect(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableRTSHWFlowCtrl	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableRTSHWFlowCtrl(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableRxTimeout	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableRxTimeout(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableSCLKOutput	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableSCLKOutput(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableSmartcard	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableSmartcard(USART_TypeDef *USARTx)$/;"	f
LL_USART_EnableSmartcardNACK	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_EnableSmartcardNACK(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetAutoBaudRateMode	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetAutoBaudRateMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetBaudRate	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling)$/;"	f
LL_USART_GetBinaryDataLogic	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetBinaryDataLogic(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetBlockLength	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetBlockLength(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetClockPhase	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetClockPhase(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetClockPolarity	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetClockPolarity(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetDEAssertionTime	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetDEAssertionTime(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetDEDeassertionTime	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetDEDeassertionTime(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetDESignalPolarity	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetDESignalPolarity(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetDataWidth	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetDataWidth(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetHWFlowCtrl	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetHWFlowCtrl(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetIrdaPowerMode	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetIrdaPowerMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetIrdaPrescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetIrdaPrescaler(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetLINBrkDetectionLen	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetLINBrkDetectionLen(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetLastClkPulseOutput	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetLastClkPulseOutput(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetNodeAddress	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetNodeAddress(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetNodeAddressLen	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetNodeAddressLen(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetOverSampling	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetOverSampling(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetParity	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetParity(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetRXPinLevel	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetRXPinLevel(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetRxTimeout	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetRxTimeout(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetSmartcardAutoRetryCount	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetSmartcardAutoRetryCount(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetSmartcardGuardTime	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetSmartcardGuardTime(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetSmartcardPrescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetSmartcardPrescaler(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetStopBitsLength	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetStopBitsLength(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetTXPinLevel	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetTXPinLevel(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetTXRXSwap	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetTXRXSwap(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetTransferBitOrder	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetTransferBitOrder(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetTransferDirection	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetTransferDirection(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetWKUPType	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetWKUPType(USART_TypeDef *USARTx)$/;"	f
LL_USART_GetWakeUpMethod	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_GetWakeUpMethod(USART_TypeDef *USARTx)$/;"	f
LL_USART_HWCONTROL_CTS	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_HWCONTROL_CTS /;"	d
LL_USART_HWCONTROL_NONE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_HWCONTROL_NONE /;"	d
LL_USART_HWCONTROL_RTS	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_HWCONTROL_RTS /;"	d
LL_USART_HWCONTROL_RTS_CTS	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_HWCONTROL_RTS_CTS /;"	d
LL_USART_ICR_CMCF	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ICR_CMCF /;"	d
LL_USART_ICR_CTSCF	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ICR_CTSCF /;"	d
LL_USART_ICR_EOBCF	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ICR_EOBCF /;"	d
LL_USART_ICR_FECF	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ICR_FECF /;"	d
LL_USART_ICR_IDLECF	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ICR_IDLECF /;"	d
LL_USART_ICR_LBDCF	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ICR_LBDCF /;"	d
LL_USART_ICR_NCF	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ICR_NCF /;"	d
LL_USART_ICR_ORECF	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ICR_ORECF /;"	d
LL_USART_ICR_PECF	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ICR_PECF /;"	d
LL_USART_ICR_RTOCF	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ICR_RTOCF /;"	d
LL_USART_ICR_TCCF	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ICR_TCCF /;"	d
LL_USART_ICR_WUCF	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ICR_WUCF /;"	d
LL_USART_IRDA_POWER_LOW	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_IRDA_POWER_LOW /;"	d
LL_USART_IRDA_POWER_NORMAL	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_IRDA_POWER_NORMAL /;"	d
LL_USART_ISR_ABRE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ISR_ABRE /;"	d
LL_USART_ISR_ABRF	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ISR_ABRF /;"	d
LL_USART_ISR_BUSY	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ISR_BUSY /;"	d
LL_USART_ISR_CMF	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ISR_CMF /;"	d
LL_USART_ISR_CTS	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ISR_CTS /;"	d
LL_USART_ISR_CTSIF	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ISR_CTSIF /;"	d
LL_USART_ISR_EOBF	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ISR_EOBF /;"	d
LL_USART_ISR_FE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ISR_FE /;"	d
LL_USART_ISR_IDLE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ISR_IDLE /;"	d
LL_USART_ISR_LBDF	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ISR_LBDF /;"	d
LL_USART_ISR_NE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ISR_NE /;"	d
LL_USART_ISR_ORE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ISR_ORE /;"	d
LL_USART_ISR_PE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ISR_PE /;"	d
LL_USART_ISR_REACK	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ISR_REACK /;"	d
LL_USART_ISR_RTOF	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ISR_RTOF /;"	d
LL_USART_ISR_RWU	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ISR_RWU /;"	d
LL_USART_ISR_RXNE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ISR_RXNE /;"	d
LL_USART_ISR_SBKF	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ISR_SBKF /;"	d
LL_USART_ISR_TC	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ISR_TC /;"	d
LL_USART_ISR_TEACK	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ISR_TEACK /;"	d
LL_USART_ISR_TXE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ISR_TXE /;"	d
LL_USART_ISR_WUF	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ISR_WUF /;"	d
LL_USART_Init	stm32f0_peripheral/Src/stm32f0xx_ll_usart.c	/^ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)$/;"	f
LL_USART_InitTypeDef	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^} LL_USART_InitTypeDef;$/;"	t	typeref:struct:__anon3
LL_USART_IsActiveFlag_ABR	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ABR(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_ABRE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ABRE(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_BUSY	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_BUSY(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_CM	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_CM(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_CTS	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_CTS(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_EOB	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_EOB(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_FE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_FE(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_IDLE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_LBD	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_LBD(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_NE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_NE(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_ORE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ORE(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_PE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_PE(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_REACK	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_RTO	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RTO(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_RWU	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RWU(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_RXNE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_SBK	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_SBK(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_TC	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_TEACK	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_TXE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_WKUP	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_WKUP(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsActiveFlag_nCTS	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_nCTS(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabled	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledAutoBaud	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledAutoBaud(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledDEMode	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledDEMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledDMADeactOnRxErr	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledDMADeactOnRxErr(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledDMAReq_RX	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledDMAReq_RX(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledDMAReq_TX	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledDMAReq_TX(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledHalfDuplex	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledHalfDuplex(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledIT_CM	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_CM(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledIT_CTS	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_CTS(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledIT_EOB	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_EOB(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledIT_ERROR	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_ERROR(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledIT_IDLE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_IDLE(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledIT_LBD	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_LBD(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledIT_PE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_PE(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledIT_RTO	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RTO(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledIT_RXNE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledIT_TC	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TC(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledIT_TXE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledIT_WKUP	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_WKUP(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledInStopMode	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledInStopMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledIrda	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledIrda(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledLIN	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledLIN(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledMuteMode	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledMuteMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledOneBitSamp	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledOneBitSamp(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledOverrunDetect	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledOverrunDetect(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledRxTimeout	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledRxTimeout(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledSCLKOutput	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledSCLKOutput(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledSmartcard	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledSmartcard(USART_TypeDef *USARTx)$/;"	f
LL_USART_IsEnabledSmartcardNACK	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint32_t LL_USART_IsEnabledSmartcardNACK(USART_TypeDef *USARTx)$/;"	f
LL_USART_LASTCLKPULSE_NO_OUTPUT	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_LASTCLKPULSE_NO_OUTPUT /;"	d
LL_USART_LASTCLKPULSE_OUTPUT	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_LASTCLKPULSE_OUTPUT /;"	d
LL_USART_LINBREAK_DETECT_10B	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_LINBREAK_DETECT_10B /;"	d
LL_USART_LINBREAK_DETECT_11B	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_LINBREAK_DETECT_11B /;"	d
LL_USART_OVERSAMPLING_16	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_OVERSAMPLING_16 /;"	d
LL_USART_OVERSAMPLING_8	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_OVERSAMPLING_8 /;"	d
LL_USART_PARITY_EVEN	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_PARITY_EVEN /;"	d
LL_USART_PARITY_NONE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_PARITY_NONE /;"	d
LL_USART_PARITY_ODD	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_PARITY_ODD /;"	d
LL_USART_PHASE_1EDGE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_PHASE_1EDGE /;"	d
LL_USART_PHASE_2EDGE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_PHASE_2EDGE /;"	d
LL_USART_POLARITY_HIGH	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_POLARITY_HIGH /;"	d
LL_USART_POLARITY_LOW	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_POLARITY_LOW /;"	d
LL_USART_RXPIN_LEVEL_INVERTED	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_RXPIN_LEVEL_INVERTED /;"	d
LL_USART_RXPIN_LEVEL_STANDARD	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_RXPIN_LEVEL_STANDARD /;"	d
LL_USART_ReadReg	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_ReadReg(/;"	d
LL_USART_ReceiveData8	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint8_t LL_USART_ReceiveData8(USART_TypeDef *USARTx)$/;"	f
LL_USART_ReceiveData9	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE uint16_t LL_USART_ReceiveData9(USART_TypeDef *USARTx)$/;"	f
LL_USART_RequestAutoBaudRate	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_RequestAutoBaudRate(USART_TypeDef *USARTx)$/;"	f
LL_USART_RequestBreakSending	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_RequestBreakSending(USART_TypeDef *USARTx)$/;"	f
LL_USART_RequestEnterMuteMode	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_RequestEnterMuteMode(USART_TypeDef *USARTx)$/;"	f
LL_USART_RequestRxDataFlush	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_RequestRxDataFlush(USART_TypeDef *USARTx)$/;"	f
LL_USART_RequestTxDataFlush	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_RequestTxDataFlush(USART_TypeDef *USARTx)$/;"	f
LL_USART_STOPBITS_0_5	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_STOPBITS_0_5 /;"	d
LL_USART_STOPBITS_1	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_STOPBITS_1 /;"	d
LL_USART_STOPBITS_1_5	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_STOPBITS_1_5 /;"	d
LL_USART_STOPBITS_2	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_STOPBITS_2 /;"	d
LL_USART_SetAutoBaudRateMode	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetAutoBaudRateMode(USART_TypeDef *USARTx, uint32_t AutoBaudRateMode)$/;"	f
LL_USART_SetBaudRate	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,$/;"	f
LL_USART_SetBinaryDataLogic	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetBinaryDataLogic(USART_TypeDef *USARTx, uint32_t DataLogic)$/;"	f
LL_USART_SetBlockLength	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetBlockLength(USART_TypeDef *USARTx, uint32_t BlockLength)$/;"	f
LL_USART_SetClockPhase	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetClockPhase(USART_TypeDef *USARTx, uint32_t ClockPhase)$/;"	f
LL_USART_SetClockPolarity	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetClockPolarity(USART_TypeDef *USARTx, uint32_t ClockPolarity)$/;"	f
LL_USART_SetDEAssertionTime	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetDEAssertionTime(USART_TypeDef *USARTx, uint32_t Time)$/;"	f
LL_USART_SetDEDeassertionTime	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetDEDeassertionTime(USART_TypeDef *USARTx, uint32_t Time)$/;"	f
LL_USART_SetDESignalPolarity	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetDESignalPolarity(USART_TypeDef *USARTx, uint32_t Polarity)$/;"	f
LL_USART_SetDataWidth	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetDataWidth(USART_TypeDef *USARTx, uint32_t DataWidth)$/;"	f
LL_USART_SetHWFlowCtrl	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)$/;"	f
LL_USART_SetIrdaPowerMode	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetIrdaPowerMode(USART_TypeDef *USARTx, uint32_t PowerMode)$/;"	f
LL_USART_SetIrdaPrescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetIrdaPrescaler(USART_TypeDef *USARTx, uint32_t PrescalerValue)$/;"	f
LL_USART_SetLINBrkDetectionLen	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetLINBrkDetectionLen(USART_TypeDef *USARTx, uint32_t LINBDLength)$/;"	f
LL_USART_SetLastClkPulseOutput	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetLastClkPulseOutput(USART_TypeDef *USARTx, uint32_t LastBitClockPulse)$/;"	f
LL_USART_SetOverSampling	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetOverSampling(USART_TypeDef *USARTx, uint32_t OverSampling)$/;"	f
LL_USART_SetParity	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetParity(USART_TypeDef *USARTx, uint32_t Parity)$/;"	f
LL_USART_SetRXPinLevel	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetRXPinLevel(USART_TypeDef *USARTx, uint32_t PinInvMethod)$/;"	f
LL_USART_SetRxTimeout	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetRxTimeout(USART_TypeDef *USARTx, uint32_t Timeout)$/;"	f
LL_USART_SetSmartcardAutoRetryCount	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetSmartcardAutoRetryCount(USART_TypeDef *USARTx, uint32_t AutoRetryCount)$/;"	f
LL_USART_SetSmartcardGuardTime	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetSmartcardGuardTime(USART_TypeDef *USARTx, uint32_t GuardTime)$/;"	f
LL_USART_SetSmartcardPrescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetSmartcardPrescaler(USART_TypeDef *USARTx, uint32_t PrescalerValue)$/;"	f
LL_USART_SetStopBitsLength	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)$/;"	f
LL_USART_SetTXPinLevel	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetTXPinLevel(USART_TypeDef *USARTx, uint32_t PinInvMethod)$/;"	f
LL_USART_SetTXRXSwap	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetTXRXSwap(USART_TypeDef *USARTx, uint32_t SwapConfig)$/;"	f
LL_USART_SetTransferBitOrder	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetTransferBitOrder(USART_TypeDef *USARTx, uint32_t BitOrder)$/;"	f
LL_USART_SetTransferDirection	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetTransferDirection(USART_TypeDef *USARTx, uint32_t TransferDirection)$/;"	f
LL_USART_SetWKUPType	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetWKUPType(USART_TypeDef *USARTx, uint32_t Type)$/;"	f
LL_USART_SetWakeUpMethod	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_SetWakeUpMethod(USART_TypeDef *USARTx, uint32_t Method)$/;"	f
LL_USART_StructInit	stm32f0_peripheral/Src/stm32f0xx_ll_usart.c	/^void LL_USART_StructInit(LL_USART_InitTypeDef *USART_InitStruct)$/;"	f
LL_USART_TXPIN_LEVEL_INVERTED	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_TXPIN_LEVEL_INVERTED /;"	d
LL_USART_TXPIN_LEVEL_STANDARD	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_TXPIN_LEVEL_STANDARD /;"	d
LL_USART_TXRX_STANDARD	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_TXRX_STANDARD /;"	d
LL_USART_TXRX_SWAPPED	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_TXRX_SWAPPED /;"	d
LL_USART_TransmitData8	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)$/;"	f
LL_USART_TransmitData9	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^__STATIC_INLINE void LL_USART_TransmitData9(USART_TypeDef *USARTx, uint16_t Value)$/;"	f
LL_USART_WAKEUP_ADDRESSMARK	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_WAKEUP_ADDRESSMARK /;"	d
LL_USART_WAKEUP_IDLELINE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_WAKEUP_IDLELINE /;"	d
LL_USART_WAKEUP_ON_ADDRESS	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_WAKEUP_ON_ADDRESS /;"	d
LL_USART_WAKEUP_ON_RXNE	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_WAKEUP_ON_RXNE /;"	d
LL_USART_WAKEUP_ON_STARTBIT	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_WAKEUP_ON_STARTBIT /;"	d
LL_USART_WriteReg	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define LL_USART_WriteReg(/;"	d
LL_UTILS_ClkInitTypeDef	stm32f0_peripheral/Inc/stm32f0xx_ll_utils.h	/^} LL_UTILS_ClkInitTypeDef;$/;"	t	typeref:struct:__anon17
LL_UTILS_HSEBYPASS_OFF	stm32f0_peripheral/Inc/stm32f0xx_ll_utils.h	/^#define LL_UTILS_HSEBYPASS_OFF /;"	d
LL_UTILS_HSEBYPASS_ON	stm32f0_peripheral/Inc/stm32f0xx_ll_utils.h	/^#define LL_UTILS_HSEBYPASS_ON /;"	d
LL_UTILS_PLLInitTypeDef	stm32f0_peripheral/Inc/stm32f0xx_ll_utils.h	/^} LL_UTILS_PLLInitTypeDef;$/;"	t	typeref:struct:__anon16
LL_WWDG_CFR_EWI	stm32f0_peripheral/Inc/stm32f0xx_ll_wwdg.h	/^#define LL_WWDG_CFR_EWI /;"	d
LL_WWDG_ClearFlag_EWKUP	stm32f0_peripheral/Inc/stm32f0xx_ll_wwdg.h	/^__STATIC_INLINE void LL_WWDG_ClearFlag_EWKUP(WWDG_TypeDef *WWDGx)$/;"	f
LL_WWDG_Enable	stm32f0_peripheral/Inc/stm32f0xx_ll_wwdg.h	/^__STATIC_INLINE void LL_WWDG_Enable(WWDG_TypeDef *WWDGx)$/;"	f
LL_WWDG_EnableIT_EWKUP	stm32f0_peripheral/Inc/stm32f0xx_ll_wwdg.h	/^__STATIC_INLINE void LL_WWDG_EnableIT_EWKUP(WWDG_TypeDef *WWDGx)$/;"	f
LL_WWDG_GetCounter	stm32f0_peripheral/Inc/stm32f0xx_ll_wwdg.h	/^__STATIC_INLINE uint32_t LL_WWDG_GetCounter(WWDG_TypeDef *WWDGx)$/;"	f
LL_WWDG_GetPrescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_wwdg.h	/^__STATIC_INLINE uint32_t LL_WWDG_GetPrescaler(WWDG_TypeDef *WWDGx)$/;"	f
LL_WWDG_GetWindow	stm32f0_peripheral/Inc/stm32f0xx_ll_wwdg.h	/^__STATIC_INLINE uint32_t LL_WWDG_GetWindow(WWDG_TypeDef *WWDGx)$/;"	f
LL_WWDG_IsActiveFlag_EWKUP	stm32f0_peripheral/Inc/stm32f0xx_ll_wwdg.h	/^__STATIC_INLINE uint32_t LL_WWDG_IsActiveFlag_EWKUP(WWDG_TypeDef *WWDGx)$/;"	f
LL_WWDG_IsEnabled	stm32f0_peripheral/Inc/stm32f0xx_ll_wwdg.h	/^__STATIC_INLINE uint32_t LL_WWDG_IsEnabled(WWDG_TypeDef *WWDGx)$/;"	f
LL_WWDG_IsEnabledIT_EWKUP	stm32f0_peripheral/Inc/stm32f0xx_ll_wwdg.h	/^__STATIC_INLINE uint32_t LL_WWDG_IsEnabledIT_EWKUP(WWDG_TypeDef *WWDGx)$/;"	f
LL_WWDG_PRESCALER_1	stm32f0_peripheral/Inc/stm32f0xx_ll_wwdg.h	/^#define LL_WWDG_PRESCALER_1 /;"	d
LL_WWDG_PRESCALER_2	stm32f0_peripheral/Inc/stm32f0xx_ll_wwdg.h	/^#define LL_WWDG_PRESCALER_2 /;"	d
LL_WWDG_PRESCALER_4	stm32f0_peripheral/Inc/stm32f0xx_ll_wwdg.h	/^#define LL_WWDG_PRESCALER_4 /;"	d
LL_WWDG_PRESCALER_8	stm32f0_peripheral/Inc/stm32f0xx_ll_wwdg.h	/^#define LL_WWDG_PRESCALER_8 /;"	d
LL_WWDG_ReadReg	stm32f0_peripheral/Inc/stm32f0xx_ll_wwdg.h	/^#define LL_WWDG_ReadReg(/;"	d
LL_WWDG_SetCounter	stm32f0_peripheral/Inc/stm32f0xx_ll_wwdg.h	/^__STATIC_INLINE void LL_WWDG_SetCounter(WWDG_TypeDef *WWDGx, uint32_t Counter)$/;"	f
LL_WWDG_SetPrescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_wwdg.h	/^__STATIC_INLINE void LL_WWDG_SetPrescaler(WWDG_TypeDef *WWDGx, uint32_t Prescaler)$/;"	f
LL_WWDG_SetWindow	stm32f0_peripheral/Inc/stm32f0xx_ll_wwdg.h	/^__STATIC_INLINE void LL_WWDG_SetWindow(WWDG_TypeDef *WWDGx, uint32_t Window)$/;"	f
LL_WWDG_WriteReg	stm32f0_peripheral/Inc/stm32f0xx_ll_wwdg.h	/^#define LL_WWDG_WriteReg(/;"	d
LL_mDelay	stm32f0_peripheral/Src/stm32f0xx_ll_utils.c	/^void LL_mDelay(uint32_t Delay)$/;"	f
LOAD	includes/core_cm0.h	/^  __IOM uint32_t LOAD;                   \/*!< Offset: 0x004 (R\/W)  SysTick Reload Value Register *\/$/;"	m	struct:__anon66
LSE_VALUE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LSE_VALUE /;"	d
LSI_VALUE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define LSI_VALUE /;"	d
LastBitClockPulse	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^  uint32_t LastBitClockPulse;         \/*!< Specifies whether the clock pulse corresponding to the last transmitted$/;"	m	struct:__anon4
LineCommand	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^  FunctionalState LineCommand;  \/*!< Specifies the new state of the selected EXTI lines.$/;"	m	struct:__anon5
Line_0_31	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^  uint32_t Line_0_31;           \/*!< Specifies the EXTI lines to be enabled or disabled for Lines in range 0 to 31$/;"	m	struct:__anon5
LockLevel	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t LockLevel;            \/*!< Specifies the LOCK level parameters.$/;"	m	struct:__anon15
LoopCopyDataInit	src/startup_stm32f051x8.s	/^LoopCopyDataInit:$/;"	l
LoopFillZerobss	src/startup_stm32f051x8.s	/^LoopFillZerobss:$/;"	l
LoopForever	src/startup_stm32f051x8.s	/^LoopForever:$/;"	l
LowPowerMode	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^  uint32_t LowPowerMode;                \/*!< Set ADC low power mode.$/;"	m	struct:__anon20
MCLKOutput	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^  uint32_t MCLKOutput;              \/*!< Specifies whether the I2S MCLK output is enabled or not.$/;"	m	struct:__anon19
MCUFLAGS	Makefile	/^MCUFLAGS = -mcpu=cortex-m0 -mlittle-endian -mfloat-abi=soft -mthumb$/;"	m
MODER	includes/stm32f051x8.h	/^  __IO uint32_t MODER;        \/*!< GPIO port mode register,                     Address offset: 0x00      *\/$/;"	m	struct:__anon41
MODIFY_REG	includes/stm32f0xx.h	/^#define MODIFY_REG(/;"	d
MemoryOrM2MDstAddress	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^  uint32_t MemoryOrM2MDstAddress;  \/*!< Specifies the memory base address for DMA transfer$/;"	m	struct:__anon23
MemoryOrM2MDstDataSize	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^  uint32_t MemoryOrM2MDstDataSize; \/*!< Specifies the Memory data size alignment or Destination data size alignment (byte, half word, word)$/;"	m	struct:__anon23
MemoryOrM2MDstIncMode	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^  uint32_t MemoryOrM2MDstIncMode;  \/*!< Specifies whether the Memory address or Destination address in case of memory to memory transfer direction$/;"	m	struct:__anon23
Minutes	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^  uint8_t Minutes;     \/*!< Specifies the RTC Time Minutes.$/;"	m	struct:__anon7
Mode	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^  uint32_t Mode;                   \/*!< Specifies the normal or circular operation mode.$/;"	m	struct:__anon23
Mode	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^  uint8_t Mode;                 \/*!< Specifies the mode for the EXTI lines.$/;"	m	struct:__anon5
Mode	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^  uint32_t Mode;         \/*!< Specifies the operating mode for the selected pins.$/;"	m	struct:__anon25
Mode	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^  uint32_t Mode;                    \/*!< Specifies the I2S operating mode.$/;"	m	struct:__anon19
Mode	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^  uint32_t Mode;                    \/*!< Specifies the SPI mode (Master\/Slave).$/;"	m	struct:__anon18
Month	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^  uint8_t Month;    \/*!< Specifies the RTC Date Month.$/;"	m	struct:__anon8
N	includes/core_cm0.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon56::__anon57
N	includes/core_cm0.h	/^    uint32_t N:1;                        \/*!< bit:     31  Negative condition code flag *\/$/;"	m	struct:__anon60::__anon61
NM	Makefile	/^NM = $(PREFIX)-nm$/;"	m
NMI_Handler	examples/EXTI_PA0_button.c	/^NMI_Handler(void) {$/;"	f
NMI_Handler	examples/USART_TX.c	/^NMI_Handler(void) {$/;"	f
NMI_Handler	src/main.c	/^NMI_Handler(void) {$/;"	f
NSS	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^  uint32_t NSS;                     \/*!< Specifies whether the NSS signal is managed by hardware (NSS pin) or by software using the SSI bit.$/;"	m	struct:__anon18
NVIC	includes/core_cm0.h	/^#define NVIC /;"	d
NVIC_BASE	includes/core_cm0.h	/^#define NVIC_BASE /;"	d
NVIC_ClearPendingIRQ	includes/core_cm0.h	/^__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_DisableIRQ	includes/core_cm0.h	/^__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_EnableIRQ	includes/core_cm0.h	/^__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPendingIRQ	includes/core_cm0.h	/^__STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_GetPriority	includes/core_cm0.h	/^__STATIC_INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)$/;"	f
NVIC_SetPendingIRQ	includes/core_cm0.h	/^__STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)$/;"	f
NVIC_SetPriority	includes/core_cm0.h	/^__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)$/;"	f
NVIC_SystemReset	includes/core_cm0.h	/^__STATIC_INLINE void NVIC_SystemReset(void)$/;"	f
NVIC_Type	includes/core_cm0.h	/^}  NVIC_Type;$/;"	t	typeref:struct:__anon64
NbData	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^  uint32_t NbData;                 \/*!< Specifies the number of data to transfer, in data unit.$/;"	m	struct:__anon23
NonMaskableInt_IRQn	includes/stm32f051x8.h	/^  NonMaskableInt_IRQn         = -14,    \/*!< 2 Non Maskable Interrupt                                        *\/$/;"	e	enum:__anon26
OAR1	includes/stm32f051x8.h	/^  __IO uint32_t OAR1;     \/*!< I2C Own address 1 register,        Address offset: 0x08 *\/$/;"	m	struct:__anon43
OAR2	includes/stm32f051x8.h	/^  __IO uint32_t OAR2;     \/*!< I2C Own address 2 register,        Address offset: 0x0C *\/$/;"	m	struct:__anon43
OB	includes/stm32f051x8.h	/^#define OB /;"	d
OBJCOPY	Makefile	/^OBJCOPY = $(PREFIX)-objcopy$/;"	m
OBJDUMP	Makefile	/^OBJDUMP = $(PREFIX)-objdump$/;"	m
OBJS	Makefile	/^OBJS = $(SOURCES_S:.s=.o) $(SOURCES_C:.c=.o)$/;"	m
OBR	includes/stm32f051x8.h	/^  __IO uint32_t OBR;          \/*!<FLASH option bytes register,                   Address offset: 0x1C *\/$/;"	m	struct:__anon39
OB_BASE	includes/stm32f051x8.h	/^#define OB_BASE /;"	d
OB_RDP_RDP	includes/stm32f051x8.h	/^#define OB_RDP_RDP /;"	d
OB_RDP_RDP_Msk	includes/stm32f051x8.h	/^#define OB_RDP_RDP_Msk /;"	d
OB_RDP_RDP_Pos	includes/stm32f051x8.h	/^#define OB_RDP_RDP_Pos /;"	d
OB_RDP_nRDP	includes/stm32f051x8.h	/^#define OB_RDP_nRDP /;"	d
OB_RDP_nRDP_Msk	includes/stm32f051x8.h	/^#define OB_RDP_nRDP_Msk /;"	d
OB_RDP_nRDP_Pos	includes/stm32f051x8.h	/^#define OB_RDP_nRDP_Pos /;"	d
OB_TypeDef	includes/stm32f051x8.h	/^} OB_TypeDef;$/;"	t	typeref:struct:__anon40
OB_USER_USER	includes/stm32f051x8.h	/^#define OB_USER_USER /;"	d
OB_USER_USER_Msk	includes/stm32f051x8.h	/^#define OB_USER_USER_Msk /;"	d
OB_USER_USER_Pos	includes/stm32f051x8.h	/^#define OB_USER_USER_Pos /;"	d
OB_USER_nUSER	includes/stm32f051x8.h	/^#define OB_USER_nUSER /;"	d
OB_USER_nUSER_Msk	includes/stm32f051x8.h	/^#define OB_USER_nUSER_Msk /;"	d
OB_USER_nUSER_Pos	includes/stm32f051x8.h	/^#define OB_USER_nUSER_Pos /;"	d
OB_WRP0_WRP0	includes/stm32f051x8.h	/^#define OB_WRP0_WRP0 /;"	d
OB_WRP0_WRP0_Msk	includes/stm32f051x8.h	/^#define OB_WRP0_WRP0_Msk /;"	d
OB_WRP0_WRP0_Pos	includes/stm32f051x8.h	/^#define OB_WRP0_WRP0_Pos /;"	d
OB_WRP0_nWRP0	includes/stm32f051x8.h	/^#define OB_WRP0_nWRP0 /;"	d
OB_WRP0_nWRP0_Msk	includes/stm32f051x8.h	/^#define OB_WRP0_nWRP0_Msk /;"	d
OB_WRP0_nWRP0_Pos	includes/stm32f051x8.h	/^#define OB_WRP0_nWRP0_Pos /;"	d
OB_WRP1_WRP1	includes/stm32f051x8.h	/^#define OB_WRP1_WRP1 /;"	d
OB_WRP1_WRP1_Msk	includes/stm32f051x8.h	/^#define OB_WRP1_WRP1_Msk /;"	d
OB_WRP1_WRP1_Pos	includes/stm32f051x8.h	/^#define OB_WRP1_WRP1_Pos /;"	d
OB_WRP1_nWRP1	includes/stm32f051x8.h	/^#define OB_WRP1_nWRP1 /;"	d
OB_WRP1_nWRP1_Msk	includes/stm32f051x8.h	/^#define OB_WRP1_nWRP1_Msk /;"	d
OB_WRP1_nWRP1_Pos	includes/stm32f051x8.h	/^#define OB_WRP1_nWRP1_Pos /;"	d
OC1Config	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)$/;"	f	file:
OC2Config	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)$/;"	f	file:
OC3Config	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)$/;"	f	file:
OC4Config	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)$/;"	f	file:
OCIdleState	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t OCIdleState;   \/*!< Specifies the TIM Output Compare pin state during Idle state.$/;"	m	struct:__anon11
OCMode	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t OCMode;        \/*!< Specifies the output mode.$/;"	m	struct:__anon11
OCNIdleState	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t OCNIdleState;  \/*!< Specifies the TIM Output Compare pin state during Idle state.$/;"	m	struct:__anon11
OCNPolarity	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t OCNPolarity;   \/*!< Specifies the complementary output polarity.$/;"	m	struct:__anon11
OCNState	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t OCNState;      \/*!< Specifies the TIM complementary Output Compare state.$/;"	m	struct:__anon11
OCPolarity	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t OCPolarity;    \/*!< Specifies the output polarity.$/;"	m	struct:__anon11
OCState	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t OCState;       \/*!< Specifies the TIM Output Compare state.$/;"	m	struct:__anon11
ODR	includes/stm32f051x8.h	/^  __IO uint32_t ODR;          \/*!< GPIO port output data register,              Address offset: 0x14      *\/$/;"	m	struct:__anon41
OFFSET_TAB_CCMRx	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^static const uint8_t OFFSET_TAB_CCMRx[] =$/;"	v
OPENOCD	Makefile	/^OPENOCD=openocd$/;"	m
OPENOCD_P	Makefile	/^OPENOCD_P=3333$/;"	m
OPENOCD_SCRIPT_DIR	Makefile	/^OPENOCD_SCRIPT_DIR ?= \/usr\/share\/openocd\/scripts$/;"	m
OPTKEYR	includes/stm32f051x8.h	/^  __IO uint32_t OPTKEYR;      \/*!<FLASH OPT key register,                        Address offset: 0x08 *\/$/;"	m	struct:__anon39
OR	includes/stm32f051x8.h	/^  __IO uint32_t OR;           \/*!< TIM option register,                 Address offset: 0x50 *\/$/;"	m	struct:__anon49
OSPEEDR	includes/stm32f051x8.h	/^  __IO uint32_t OSPEEDR;      \/*!< GPIO port output speed register,             Address offset: 0x08      *\/$/;"	m	struct:__anon41
OSSIState	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t OSSIState;            \/*!< Specifies the Off-State used in Idle state.$/;"	m	struct:__anon15
OSSRState	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint32_t OSSRState;            \/*!< Specifies the Off-State selection used in Run mode.$/;"	m	struct:__anon15
OTYPER	includes/stm32f051x8.h	/^  __IO uint32_t OTYPER;       \/*!< GPIO port output type register,              Address offset: 0x04      *\/$/;"	m	struct:__anon41
OutputBuffer	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^  uint32_t OutputBuffer;                \/*!< Set the output buffer for the selected DAC channel.$/;"	m	struct:__anon22
OutputPolarity	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^  uint32_t OutputPolarity;              \/*!< Set comparator output polarity.$/;"	m	struct:__anon24
OutputSelection	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^  uint32_t OutputSelection;             \/*!< Set comparator output selection.$/;"	m	struct:__anon24
OutputType	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^  uint32_t OutputType;   \/*!< Specifies the operating output type for the selected pins.$/;"	m	struct:__anon25
OverSampling	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^  uint32_t OverSampling;              \/*!< Specifies whether USART oversampling mode is 16 or 8.$/;"	m	struct:__anon3
Overrun	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^  uint32_t Overrun;                     \/*!< Set ADC group regular behavior in case of overrun:$/;"	m	struct:__anon21
OwnAddrSize	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^  uint32_t OwnAddrSize;         \/*!< Specifies the device own address 1 size (7-bit or 10-bit).$/;"	m	struct:__anon2
OwnAddress1	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^  uint32_t OwnAddress1;         \/*!< Specifies the device own address 1.$/;"	m	struct:__anon2
PCLK1_Frequency	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^  uint32_t PCLK1_Frequency;         \/*!< PCLK1 clock frequency *\/$/;"	m	struct:__anon1
PECR	includes/stm32f051x8.h	/^  __IO uint32_t PECR;     \/*!< I2C PEC register,                  Address offset: 0x20 *\/$/;"	m	struct:__anon43
PERIPH_BASE	includes/stm32f051x8.h	/^#define PERIPH_BASE /;"	d
PLLDiv	stm32f0_peripheral/Inc/stm32f0xx_ll_utils.h	/^  uint32_t PLLDiv;   \/*!< Division factor for PLL VCO output clock.$/;"	m	struct:__anon16
PLLMul	stm32f0_peripheral/Inc/stm32f0xx_ll_utils.h	/^  uint32_t PLLMul;   \/*!< Multiplication factor for PLL VCO input clock.$/;"	m	struct:__anon16
PR	includes/stm32f051x8.h	/^  __IO uint32_t PR;           \/*!<EXTI Pending register,                        Address offset: 0x14 *\/$/;"	m	struct:__anon38
PR	includes/stm32f051x8.h	/^  __IO uint32_t PR;   \/*!< IWDG Prescaler register, Address offset: 0x04 *\/$/;"	m	struct:__anon44
PREFIX	Makefile	/^PREFIX = arm-none-eabi$/;"	m
PRER	includes/stm32f051x8.h	/^  __IO uint32_t PRER;       \/*!< RTC prescaler register,                                    Address offset: 0x10 *\/$/;"	m	struct:__anon47
PROJECT	Makefile	/^PROJECT = temp$/;"	m
PSC	includes/stm32f051x8.h	/^  __IO uint32_t PSC;          \/*!< TIM prescaler register,              Address offset: 0x28 *\/$/;"	m	struct:__anon49
PUPDR	includes/stm32f051x8.h	/^  __IO uint32_t PUPDR;        \/*!< GPIO port pull-up\/pull-down register,        Address offset: 0x0C      *\/$/;"	m	struct:__anon41
PVD_IRQn	includes/stm32f051x8.h	/^  PVD_IRQn                    = 1,      \/*!< PVD Interrupt through EXTI Lines 16                             *\/$/;"	e	enum:__anon26
PVD_VDDIO2_IRQHandler	includes/stm32f051x8.h	/^#define PVD_VDDIO2_IRQHandler /;"	d
PVD_VDDIO2_IRQn	includes/stm32f051x8.h	/^#define PVD_VDDIO2_IRQn /;"	d
PWR	includes/stm32f051x8.h	/^#define PWR /;"	d
PWR_BASE	includes/stm32f051x8.h	/^#define PWR_BASE /;"	d
PWR_CR_CSBF	includes/stm32f051x8.h	/^#define PWR_CR_CSBF /;"	d
PWR_CR_CSBF_Msk	includes/stm32f051x8.h	/^#define PWR_CR_CSBF_Msk /;"	d
PWR_CR_CSBF_Pos	includes/stm32f051x8.h	/^#define PWR_CR_CSBF_Pos /;"	d
PWR_CR_CWUF	includes/stm32f051x8.h	/^#define PWR_CR_CWUF /;"	d
PWR_CR_CWUF_Msk	includes/stm32f051x8.h	/^#define PWR_CR_CWUF_Msk /;"	d
PWR_CR_CWUF_Pos	includes/stm32f051x8.h	/^#define PWR_CR_CWUF_Pos /;"	d
PWR_CR_DBP	includes/stm32f051x8.h	/^#define PWR_CR_DBP /;"	d
PWR_CR_DBP_Msk	includes/stm32f051x8.h	/^#define PWR_CR_DBP_Msk /;"	d
PWR_CR_DBP_Pos	includes/stm32f051x8.h	/^#define PWR_CR_DBP_Pos /;"	d
PWR_CR_LPDS	includes/stm32f051x8.h	/^#define PWR_CR_LPDS /;"	d
PWR_CR_LPDS_Msk	includes/stm32f051x8.h	/^#define PWR_CR_LPDS_Msk /;"	d
PWR_CR_LPDS_Pos	includes/stm32f051x8.h	/^#define PWR_CR_LPDS_Pos /;"	d
PWR_CR_PDDS	includes/stm32f051x8.h	/^#define PWR_CR_PDDS /;"	d
PWR_CR_PDDS_Msk	includes/stm32f051x8.h	/^#define PWR_CR_PDDS_Msk /;"	d
PWR_CR_PDDS_Pos	includes/stm32f051x8.h	/^#define PWR_CR_PDDS_Pos /;"	d
PWR_CR_PLS	includes/stm32f051x8.h	/^#define PWR_CR_PLS /;"	d
PWR_CR_PLS_0	includes/stm32f051x8.h	/^#define PWR_CR_PLS_0 /;"	d
PWR_CR_PLS_1	includes/stm32f051x8.h	/^#define PWR_CR_PLS_1 /;"	d
PWR_CR_PLS_2	includes/stm32f051x8.h	/^#define PWR_CR_PLS_2 /;"	d
PWR_CR_PLS_LEV0	includes/stm32f051x8.h	/^#define PWR_CR_PLS_LEV0 /;"	d
PWR_CR_PLS_LEV1	includes/stm32f051x8.h	/^#define PWR_CR_PLS_LEV1 /;"	d
PWR_CR_PLS_LEV2	includes/stm32f051x8.h	/^#define PWR_CR_PLS_LEV2 /;"	d
PWR_CR_PLS_LEV3	includes/stm32f051x8.h	/^#define PWR_CR_PLS_LEV3 /;"	d
PWR_CR_PLS_LEV4	includes/stm32f051x8.h	/^#define PWR_CR_PLS_LEV4 /;"	d
PWR_CR_PLS_LEV5	includes/stm32f051x8.h	/^#define PWR_CR_PLS_LEV5 /;"	d
PWR_CR_PLS_LEV6	includes/stm32f051x8.h	/^#define PWR_CR_PLS_LEV6 /;"	d
PWR_CR_PLS_LEV7	includes/stm32f051x8.h	/^#define PWR_CR_PLS_LEV7 /;"	d
PWR_CR_PLS_Msk	includes/stm32f051x8.h	/^#define PWR_CR_PLS_Msk /;"	d
PWR_CR_PLS_Pos	includes/stm32f051x8.h	/^#define PWR_CR_PLS_Pos /;"	d
PWR_CR_PVDE	includes/stm32f051x8.h	/^#define PWR_CR_PVDE /;"	d
PWR_CR_PVDE_Msk	includes/stm32f051x8.h	/^#define PWR_CR_PVDE_Msk /;"	d
PWR_CR_PVDE_Pos	includes/stm32f051x8.h	/^#define PWR_CR_PVDE_Pos /;"	d
PWR_CSR_EWUP1	includes/stm32f051x8.h	/^#define PWR_CSR_EWUP1 /;"	d
PWR_CSR_EWUP1_Msk	includes/stm32f051x8.h	/^#define PWR_CSR_EWUP1_Msk /;"	d
PWR_CSR_EWUP1_Pos	includes/stm32f051x8.h	/^#define PWR_CSR_EWUP1_Pos /;"	d
PWR_CSR_EWUP2	includes/stm32f051x8.h	/^#define PWR_CSR_EWUP2 /;"	d
PWR_CSR_EWUP2_Msk	includes/stm32f051x8.h	/^#define PWR_CSR_EWUP2_Msk /;"	d
PWR_CSR_EWUP2_Pos	includes/stm32f051x8.h	/^#define PWR_CSR_EWUP2_Pos /;"	d
PWR_CSR_PVDO	includes/stm32f051x8.h	/^#define PWR_CSR_PVDO /;"	d
PWR_CSR_PVDO_Msk	includes/stm32f051x8.h	/^#define PWR_CSR_PVDO_Msk /;"	d
PWR_CSR_PVDO_Pos	includes/stm32f051x8.h	/^#define PWR_CSR_PVDO_Pos /;"	d
PWR_CSR_SBF	includes/stm32f051x8.h	/^#define PWR_CSR_SBF /;"	d
PWR_CSR_SBF_Msk	includes/stm32f051x8.h	/^#define PWR_CSR_SBF_Msk /;"	d
PWR_CSR_SBF_Pos	includes/stm32f051x8.h	/^#define PWR_CSR_SBF_Pos /;"	d
PWR_CSR_VREFINTRDYF	includes/stm32f051x8.h	/^#define PWR_CSR_VREFINTRDYF /;"	d
PWR_CSR_VREFINTRDYF_Msk	includes/stm32f051x8.h	/^#define PWR_CSR_VREFINTRDYF_Msk /;"	d
PWR_CSR_VREFINTRDYF_Pos	includes/stm32f051x8.h	/^#define PWR_CSR_VREFINTRDYF_Pos /;"	d
PWR_CSR_WUF	includes/stm32f051x8.h	/^#define PWR_CSR_WUF /;"	d
PWR_CSR_WUF_Msk	includes/stm32f051x8.h	/^#define PWR_CSR_WUF_Msk /;"	d
PWR_CSR_WUF_Pos	includes/stm32f051x8.h	/^#define PWR_CSR_WUF_Pos /;"	d
PWR_PVD_SUPPORT	includes/stm32f051x8.h	/^#define PWR_PVD_SUPPORT /;"	d
PWR_TypeDef	includes/stm32f051x8.h	/^} PWR_TypeDef;$/;"	t	typeref:struct:__anon45
Parity	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^  uint32_t Parity;                    \/*!< Specifies the parity mode.$/;"	m	struct:__anon3
PendSV_Handler	examples/EXTI_PA0_button.c	/^PendSV_Handler(void) {$/;"	f
PendSV_Handler	examples/USART_TX.c	/^PendSV_Handler(void) {$/;"	f
PendSV_Handler	src/main.c	/^PendSV_Handler(void) {$/;"	f
PendSV_IRQn	includes/stm32f051x8.h	/^  PendSV_IRQn                 = -2,     \/*!< 14 Cortex-M0 Pend SV Interrupt                                  *\/$/;"	e	enum:__anon26
PeriphOrM2MSrcAddress	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^  uint32_t PeriphOrM2MSrcAddress;  \/*!< Specifies the peripheral base address for DMA transfer$/;"	m	struct:__anon23
PeriphOrM2MSrcDataSize	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^  uint32_t PeriphOrM2MSrcDataSize; \/*!< Specifies the Peripheral data size alignment or Source data size alignment (byte, half word, word)$/;"	m	struct:__anon23
PeriphOrM2MSrcIncMode	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^  uint32_t PeriphOrM2MSrcIncMode;  \/*!< Specifies whether the Peripheral address or Source address in case of memory to memory transfer direction$/;"	m	struct:__anon23
PeriphRequest	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^  uint32_t PeriphRequest;          \/*!< Specifies the peripheral request.$/;"	m	struct:__anon23
PeripheralMode	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^  uint32_t PeripheralMode;      \/*!< Specifies the peripheral mode.$/;"	m	struct:__anon2
Pin	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^  uint32_t Pin;          \/*!< Specifies the GPIO pins to be configured.$/;"	m	struct:__anon25
PowerMode	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^  uint32_t PowerMode;                   \/*!< Set comparator operating mode to adjust power and speed.$/;"	m	struct:__anon24
Prediv	stm32f0_peripheral/Inc/stm32f0xx_ll_utils.h	/^  uint32_t Prediv;   \/*!< Division factor for HSE used as PLL clock source.$/;"	m	struct:__anon16
Prescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint16_t Prescaler;         \/*!< Specifies the prescaler value used to divide the TIM clock.$/;"	m	struct:__anon10
Priority	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^  uint32_t Priority;               \/*!< Specifies the channel priority level.$/;"	m	struct:__anon23
Pull	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^  uint32_t Pull;         \/*!< Specifies the operating Pull-up\/Pull down for the selected pins.$/;"	m	struct:__anon25
RCC	includes/stm32f051x8.h	/^#define RCC /;"	d
RCC_AHBENR_CRCEN	includes/stm32f051x8.h	/^#define RCC_AHBENR_CRCEN /;"	d
RCC_AHBENR_CRCEN_Msk	includes/stm32f051x8.h	/^#define RCC_AHBENR_CRCEN_Msk /;"	d
RCC_AHBENR_CRCEN_Pos	includes/stm32f051x8.h	/^#define RCC_AHBENR_CRCEN_Pos /;"	d
RCC_AHBENR_DMA1EN	includes/stm32f051x8.h	/^#define  RCC_AHBENR_DMA1EN /;"	d
RCC_AHBENR_DMAEN	includes/stm32f051x8.h	/^#define RCC_AHBENR_DMAEN /;"	d
RCC_AHBENR_DMAEN_Msk	includes/stm32f051x8.h	/^#define RCC_AHBENR_DMAEN_Msk /;"	d
RCC_AHBENR_DMAEN_Pos	includes/stm32f051x8.h	/^#define RCC_AHBENR_DMAEN_Pos /;"	d
RCC_AHBENR_FLITFEN	includes/stm32f051x8.h	/^#define RCC_AHBENR_FLITFEN /;"	d
RCC_AHBENR_FLITFEN_Msk	includes/stm32f051x8.h	/^#define RCC_AHBENR_FLITFEN_Msk /;"	d
RCC_AHBENR_FLITFEN_Pos	includes/stm32f051x8.h	/^#define RCC_AHBENR_FLITFEN_Pos /;"	d
RCC_AHBENR_GPIOAEN	includes/stm32f051x8.h	/^#define RCC_AHBENR_GPIOAEN /;"	d
RCC_AHBENR_GPIOAEN_Msk	includes/stm32f051x8.h	/^#define RCC_AHBENR_GPIOAEN_Msk /;"	d
RCC_AHBENR_GPIOAEN_Pos	includes/stm32f051x8.h	/^#define RCC_AHBENR_GPIOAEN_Pos /;"	d
RCC_AHBENR_GPIOBEN	includes/stm32f051x8.h	/^#define RCC_AHBENR_GPIOBEN /;"	d
RCC_AHBENR_GPIOBEN_Msk	includes/stm32f051x8.h	/^#define RCC_AHBENR_GPIOBEN_Msk /;"	d
RCC_AHBENR_GPIOBEN_Pos	includes/stm32f051x8.h	/^#define RCC_AHBENR_GPIOBEN_Pos /;"	d
RCC_AHBENR_GPIOCEN	includes/stm32f051x8.h	/^#define RCC_AHBENR_GPIOCEN /;"	d
RCC_AHBENR_GPIOCEN_Msk	includes/stm32f051x8.h	/^#define RCC_AHBENR_GPIOCEN_Msk /;"	d
RCC_AHBENR_GPIOCEN_Pos	includes/stm32f051x8.h	/^#define RCC_AHBENR_GPIOCEN_Pos /;"	d
RCC_AHBENR_GPIODEN	includes/stm32f051x8.h	/^#define RCC_AHBENR_GPIODEN /;"	d
RCC_AHBENR_GPIODEN_Msk	includes/stm32f051x8.h	/^#define RCC_AHBENR_GPIODEN_Msk /;"	d
RCC_AHBENR_GPIODEN_Pos	includes/stm32f051x8.h	/^#define RCC_AHBENR_GPIODEN_Pos /;"	d
RCC_AHBENR_GPIOFEN	includes/stm32f051x8.h	/^#define RCC_AHBENR_GPIOFEN /;"	d
RCC_AHBENR_GPIOFEN_Msk	includes/stm32f051x8.h	/^#define RCC_AHBENR_GPIOFEN_Msk /;"	d
RCC_AHBENR_GPIOFEN_Pos	includes/stm32f051x8.h	/^#define RCC_AHBENR_GPIOFEN_Pos /;"	d
RCC_AHBENR_SRAMEN	includes/stm32f051x8.h	/^#define RCC_AHBENR_SRAMEN /;"	d
RCC_AHBENR_SRAMEN_Msk	includes/stm32f051x8.h	/^#define RCC_AHBENR_SRAMEN_Msk /;"	d
RCC_AHBENR_SRAMEN_Pos	includes/stm32f051x8.h	/^#define RCC_AHBENR_SRAMEN_Pos /;"	d
RCC_AHBENR_TSCEN	includes/stm32f051x8.h	/^#define RCC_AHBENR_TSCEN /;"	d
RCC_AHBENR_TSCEN_Msk	includes/stm32f051x8.h	/^#define RCC_AHBENR_TSCEN_Msk /;"	d
RCC_AHBENR_TSCEN_Pos	includes/stm32f051x8.h	/^#define RCC_AHBENR_TSCEN_Pos /;"	d
RCC_AHBENR_TSEN	includes/stm32f051x8.h	/^#define  RCC_AHBENR_TSEN /;"	d
RCC_AHBRSTR_GPIOARST	includes/stm32f051x8.h	/^#define RCC_AHBRSTR_GPIOARST /;"	d
RCC_AHBRSTR_GPIOARST_Msk	includes/stm32f051x8.h	/^#define RCC_AHBRSTR_GPIOARST_Msk /;"	d
RCC_AHBRSTR_GPIOARST_Pos	includes/stm32f051x8.h	/^#define RCC_AHBRSTR_GPIOARST_Pos /;"	d
RCC_AHBRSTR_GPIOBRST	includes/stm32f051x8.h	/^#define RCC_AHBRSTR_GPIOBRST /;"	d
RCC_AHBRSTR_GPIOBRST_Msk	includes/stm32f051x8.h	/^#define RCC_AHBRSTR_GPIOBRST_Msk /;"	d
RCC_AHBRSTR_GPIOBRST_Pos	includes/stm32f051x8.h	/^#define RCC_AHBRSTR_GPIOBRST_Pos /;"	d
RCC_AHBRSTR_GPIOCRST	includes/stm32f051x8.h	/^#define RCC_AHBRSTR_GPIOCRST /;"	d
RCC_AHBRSTR_GPIOCRST_Msk	includes/stm32f051x8.h	/^#define RCC_AHBRSTR_GPIOCRST_Msk /;"	d
RCC_AHBRSTR_GPIOCRST_Pos	includes/stm32f051x8.h	/^#define RCC_AHBRSTR_GPIOCRST_Pos /;"	d
RCC_AHBRSTR_GPIODRST	includes/stm32f051x8.h	/^#define RCC_AHBRSTR_GPIODRST /;"	d
RCC_AHBRSTR_GPIODRST_Msk	includes/stm32f051x8.h	/^#define RCC_AHBRSTR_GPIODRST_Msk /;"	d
RCC_AHBRSTR_GPIODRST_Pos	includes/stm32f051x8.h	/^#define RCC_AHBRSTR_GPIODRST_Pos /;"	d
RCC_AHBRSTR_GPIOFRST	includes/stm32f051x8.h	/^#define RCC_AHBRSTR_GPIOFRST /;"	d
RCC_AHBRSTR_GPIOFRST_Msk	includes/stm32f051x8.h	/^#define RCC_AHBRSTR_GPIOFRST_Msk /;"	d
RCC_AHBRSTR_GPIOFRST_Pos	includes/stm32f051x8.h	/^#define RCC_AHBRSTR_GPIOFRST_Pos /;"	d
RCC_AHBRSTR_TSCRST	includes/stm32f051x8.h	/^#define RCC_AHBRSTR_TSCRST /;"	d
RCC_AHBRSTR_TSCRST_Msk	includes/stm32f051x8.h	/^#define RCC_AHBRSTR_TSCRST_Msk /;"	d
RCC_AHBRSTR_TSCRST_Pos	includes/stm32f051x8.h	/^#define RCC_AHBRSTR_TSCRST_Pos /;"	d
RCC_AHBRSTR_TSRST	includes/stm32f051x8.h	/^#define  RCC_AHBRSTR_TSRST /;"	d
RCC_APB1ENR_CECEN	includes/stm32f051x8.h	/^#define RCC_APB1ENR_CECEN /;"	d
RCC_APB1ENR_CECEN_Msk	includes/stm32f051x8.h	/^#define RCC_APB1ENR_CECEN_Msk /;"	d
RCC_APB1ENR_CECEN_Pos	includes/stm32f051x8.h	/^#define RCC_APB1ENR_CECEN_Pos /;"	d
RCC_APB1ENR_DACEN	includes/stm32f051x8.h	/^#define RCC_APB1ENR_DACEN /;"	d
RCC_APB1ENR_DACEN_Msk	includes/stm32f051x8.h	/^#define RCC_APB1ENR_DACEN_Msk /;"	d
RCC_APB1ENR_DACEN_Pos	includes/stm32f051x8.h	/^#define RCC_APB1ENR_DACEN_Pos /;"	d
RCC_APB1ENR_I2C1EN	includes/stm32f051x8.h	/^#define RCC_APB1ENR_I2C1EN /;"	d
RCC_APB1ENR_I2C1EN_Msk	includes/stm32f051x8.h	/^#define RCC_APB1ENR_I2C1EN_Msk /;"	d
RCC_APB1ENR_I2C1EN_Pos	includes/stm32f051x8.h	/^#define RCC_APB1ENR_I2C1EN_Pos /;"	d
RCC_APB1ENR_I2C2EN	includes/stm32f051x8.h	/^#define RCC_APB1ENR_I2C2EN /;"	d
RCC_APB1ENR_I2C2EN_Msk	includes/stm32f051x8.h	/^#define RCC_APB1ENR_I2C2EN_Msk /;"	d
RCC_APB1ENR_I2C2EN_Pos	includes/stm32f051x8.h	/^#define RCC_APB1ENR_I2C2EN_Pos /;"	d
RCC_APB1ENR_PWREN	includes/stm32f051x8.h	/^#define RCC_APB1ENR_PWREN /;"	d
RCC_APB1ENR_PWREN_Msk	includes/stm32f051x8.h	/^#define RCC_APB1ENR_PWREN_Msk /;"	d
RCC_APB1ENR_PWREN_Pos	includes/stm32f051x8.h	/^#define RCC_APB1ENR_PWREN_Pos /;"	d
RCC_APB1ENR_SPI2EN	includes/stm32f051x8.h	/^#define RCC_APB1ENR_SPI2EN /;"	d
RCC_APB1ENR_SPI2EN_Msk	includes/stm32f051x8.h	/^#define RCC_APB1ENR_SPI2EN_Msk /;"	d
RCC_APB1ENR_SPI2EN_Pos	includes/stm32f051x8.h	/^#define RCC_APB1ENR_SPI2EN_Pos /;"	d
RCC_APB1ENR_TIM14EN	includes/stm32f051x8.h	/^#define RCC_APB1ENR_TIM14EN /;"	d
RCC_APB1ENR_TIM14EN_Msk	includes/stm32f051x8.h	/^#define RCC_APB1ENR_TIM14EN_Msk /;"	d
RCC_APB1ENR_TIM14EN_Pos	includes/stm32f051x8.h	/^#define RCC_APB1ENR_TIM14EN_Pos /;"	d
RCC_APB1ENR_TIM2EN	includes/stm32f051x8.h	/^#define RCC_APB1ENR_TIM2EN /;"	d
RCC_APB1ENR_TIM2EN_Msk	includes/stm32f051x8.h	/^#define RCC_APB1ENR_TIM2EN_Msk /;"	d
RCC_APB1ENR_TIM2EN_Pos	includes/stm32f051x8.h	/^#define RCC_APB1ENR_TIM2EN_Pos /;"	d
RCC_APB1ENR_TIM3EN	includes/stm32f051x8.h	/^#define RCC_APB1ENR_TIM3EN /;"	d
RCC_APB1ENR_TIM3EN_Msk	includes/stm32f051x8.h	/^#define RCC_APB1ENR_TIM3EN_Msk /;"	d
RCC_APB1ENR_TIM3EN_Pos	includes/stm32f051x8.h	/^#define RCC_APB1ENR_TIM3EN_Pos /;"	d
RCC_APB1ENR_TIM6EN	includes/stm32f051x8.h	/^#define RCC_APB1ENR_TIM6EN /;"	d
RCC_APB1ENR_TIM6EN_Msk	includes/stm32f051x8.h	/^#define RCC_APB1ENR_TIM6EN_Msk /;"	d
RCC_APB1ENR_TIM6EN_Pos	includes/stm32f051x8.h	/^#define RCC_APB1ENR_TIM6EN_Pos /;"	d
RCC_APB1ENR_USART2EN	includes/stm32f051x8.h	/^#define RCC_APB1ENR_USART2EN /;"	d
RCC_APB1ENR_USART2EN_Msk	includes/stm32f051x8.h	/^#define RCC_APB1ENR_USART2EN_Msk /;"	d
RCC_APB1ENR_USART2EN_Pos	includes/stm32f051x8.h	/^#define RCC_APB1ENR_USART2EN_Pos /;"	d
RCC_APB1ENR_WWDGEN	includes/stm32f051x8.h	/^#define RCC_APB1ENR_WWDGEN /;"	d
RCC_APB1ENR_WWDGEN_Msk	includes/stm32f051x8.h	/^#define RCC_APB1ENR_WWDGEN_Msk /;"	d
RCC_APB1ENR_WWDGEN_Pos	includes/stm32f051x8.h	/^#define RCC_APB1ENR_WWDGEN_Pos /;"	d
RCC_APB1RSTR_CECRST	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_CECRST /;"	d
RCC_APB1RSTR_CECRST_Msk	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_CECRST_Msk /;"	d
RCC_APB1RSTR_CECRST_Pos	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_CECRST_Pos /;"	d
RCC_APB1RSTR_DACRST	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_DACRST /;"	d
RCC_APB1RSTR_DACRST_Msk	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_DACRST_Msk /;"	d
RCC_APB1RSTR_DACRST_Pos	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_DACRST_Pos /;"	d
RCC_APB1RSTR_I2C1RST	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_I2C1RST /;"	d
RCC_APB1RSTR_I2C1RST_Msk	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_I2C1RST_Msk /;"	d
RCC_APB1RSTR_I2C1RST_Pos	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_I2C1RST_Pos /;"	d
RCC_APB1RSTR_I2C2RST	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_I2C2RST /;"	d
RCC_APB1RSTR_I2C2RST_Msk	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_I2C2RST_Msk /;"	d
RCC_APB1RSTR_I2C2RST_Pos	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_I2C2RST_Pos /;"	d
RCC_APB1RSTR_PWRRST	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_PWRRST /;"	d
RCC_APB1RSTR_PWRRST_Msk	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_PWRRST_Msk /;"	d
RCC_APB1RSTR_PWRRST_Pos	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_PWRRST_Pos /;"	d
RCC_APB1RSTR_SPI2RST	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_SPI2RST /;"	d
RCC_APB1RSTR_SPI2RST_Msk	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_SPI2RST_Msk /;"	d
RCC_APB1RSTR_SPI2RST_Pos	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_SPI2RST_Pos /;"	d
RCC_APB1RSTR_TIM14RST	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_TIM14RST /;"	d
RCC_APB1RSTR_TIM14RST_Msk	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_TIM14RST_Msk /;"	d
RCC_APB1RSTR_TIM14RST_Pos	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_TIM14RST_Pos /;"	d
RCC_APB1RSTR_TIM2RST	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_TIM2RST /;"	d
RCC_APB1RSTR_TIM2RST_Msk	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_TIM2RST_Msk /;"	d
RCC_APB1RSTR_TIM2RST_Pos	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_TIM2RST_Pos /;"	d
RCC_APB1RSTR_TIM3RST	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_TIM3RST /;"	d
RCC_APB1RSTR_TIM3RST_Msk	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_TIM3RST_Msk /;"	d
RCC_APB1RSTR_TIM3RST_Pos	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_TIM3RST_Pos /;"	d
RCC_APB1RSTR_TIM6RST	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_TIM6RST /;"	d
RCC_APB1RSTR_TIM6RST_Msk	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_TIM6RST_Msk /;"	d
RCC_APB1RSTR_TIM6RST_Pos	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_TIM6RST_Pos /;"	d
RCC_APB1RSTR_USART2RST	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_USART2RST /;"	d
RCC_APB1RSTR_USART2RST_Msk	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_USART2RST_Msk /;"	d
RCC_APB1RSTR_USART2RST_Pos	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_USART2RST_Pos /;"	d
RCC_APB1RSTR_WWDGRST	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_WWDGRST /;"	d
RCC_APB1RSTR_WWDGRST_Msk	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_WWDGRST_Msk /;"	d
RCC_APB1RSTR_WWDGRST_Pos	includes/stm32f051x8.h	/^#define RCC_APB1RSTR_WWDGRST_Pos /;"	d
RCC_APB2ENR_ADC1EN	includes/stm32f051x8.h	/^#define  RCC_APB2ENR_ADC1EN /;"	d
RCC_APB2ENR_ADCEN	includes/stm32f051x8.h	/^#define RCC_APB2ENR_ADCEN /;"	d
RCC_APB2ENR_ADCEN_Msk	includes/stm32f051x8.h	/^#define RCC_APB2ENR_ADCEN_Msk /;"	d
RCC_APB2ENR_ADCEN_Pos	includes/stm32f051x8.h	/^#define RCC_APB2ENR_ADCEN_Pos /;"	d
RCC_APB2ENR_DBGMCUEN	includes/stm32f051x8.h	/^#define RCC_APB2ENR_DBGMCUEN /;"	d
RCC_APB2ENR_DBGMCUEN_Msk	includes/stm32f051x8.h	/^#define RCC_APB2ENR_DBGMCUEN_Msk /;"	d
RCC_APB2ENR_DBGMCUEN_Pos	includes/stm32f051x8.h	/^#define RCC_APB2ENR_DBGMCUEN_Pos /;"	d
RCC_APB2ENR_SPI1EN	includes/stm32f051x8.h	/^#define RCC_APB2ENR_SPI1EN /;"	d
RCC_APB2ENR_SPI1EN_Msk	includes/stm32f051x8.h	/^#define RCC_APB2ENR_SPI1EN_Msk /;"	d
RCC_APB2ENR_SPI1EN_Pos	includes/stm32f051x8.h	/^#define RCC_APB2ENR_SPI1EN_Pos /;"	d
RCC_APB2ENR_SYSCFGCOMPEN	includes/stm32f051x8.h	/^#define RCC_APB2ENR_SYSCFGCOMPEN /;"	d
RCC_APB2ENR_SYSCFGCOMPEN_Msk	includes/stm32f051x8.h	/^#define RCC_APB2ENR_SYSCFGCOMPEN_Msk /;"	d
RCC_APB2ENR_SYSCFGCOMPEN_Pos	includes/stm32f051x8.h	/^#define RCC_APB2ENR_SYSCFGCOMPEN_Pos /;"	d
RCC_APB2ENR_SYSCFGEN	includes/stm32f051x8.h	/^#define  RCC_APB2ENR_SYSCFGEN /;"	d
RCC_APB2ENR_TIM15EN	includes/stm32f051x8.h	/^#define RCC_APB2ENR_TIM15EN /;"	d
RCC_APB2ENR_TIM15EN_Msk	includes/stm32f051x8.h	/^#define RCC_APB2ENR_TIM15EN_Msk /;"	d
RCC_APB2ENR_TIM15EN_Pos	includes/stm32f051x8.h	/^#define RCC_APB2ENR_TIM15EN_Pos /;"	d
RCC_APB2ENR_TIM16EN	includes/stm32f051x8.h	/^#define RCC_APB2ENR_TIM16EN /;"	d
RCC_APB2ENR_TIM16EN_Msk	includes/stm32f051x8.h	/^#define RCC_APB2ENR_TIM16EN_Msk /;"	d
RCC_APB2ENR_TIM16EN_Pos	includes/stm32f051x8.h	/^#define RCC_APB2ENR_TIM16EN_Pos /;"	d
RCC_APB2ENR_TIM17EN	includes/stm32f051x8.h	/^#define RCC_APB2ENR_TIM17EN /;"	d
RCC_APB2ENR_TIM17EN_Msk	includes/stm32f051x8.h	/^#define RCC_APB2ENR_TIM17EN_Msk /;"	d
RCC_APB2ENR_TIM17EN_Pos	includes/stm32f051x8.h	/^#define RCC_APB2ENR_TIM17EN_Pos /;"	d
RCC_APB2ENR_TIM1EN	includes/stm32f051x8.h	/^#define RCC_APB2ENR_TIM1EN /;"	d
RCC_APB2ENR_TIM1EN_Msk	includes/stm32f051x8.h	/^#define RCC_APB2ENR_TIM1EN_Msk /;"	d
RCC_APB2ENR_TIM1EN_Pos	includes/stm32f051x8.h	/^#define RCC_APB2ENR_TIM1EN_Pos /;"	d
RCC_APB2ENR_USART1EN	includes/stm32f051x8.h	/^#define RCC_APB2ENR_USART1EN /;"	d
RCC_APB2ENR_USART1EN_Msk	includes/stm32f051x8.h	/^#define RCC_APB2ENR_USART1EN_Msk /;"	d
RCC_APB2ENR_USART1EN_Pos	includes/stm32f051x8.h	/^#define RCC_APB2ENR_USART1EN_Pos /;"	d
RCC_APB2RSTR_ADC1RST	includes/stm32f051x8.h	/^#define  RCC_APB2RSTR_ADC1RST /;"	d
RCC_APB2RSTR_ADCRST	includes/stm32f051x8.h	/^#define RCC_APB2RSTR_ADCRST /;"	d
RCC_APB2RSTR_ADCRST_Msk	includes/stm32f051x8.h	/^#define RCC_APB2RSTR_ADCRST_Msk /;"	d
RCC_APB2RSTR_ADCRST_Pos	includes/stm32f051x8.h	/^#define RCC_APB2RSTR_ADCRST_Pos /;"	d
RCC_APB2RSTR_DBGMCURST	includes/stm32f051x8.h	/^#define RCC_APB2RSTR_DBGMCURST /;"	d
RCC_APB2RSTR_DBGMCURST_Msk	includes/stm32f051x8.h	/^#define RCC_APB2RSTR_DBGMCURST_Msk /;"	d
RCC_APB2RSTR_DBGMCURST_Pos	includes/stm32f051x8.h	/^#define RCC_APB2RSTR_DBGMCURST_Pos /;"	d
RCC_APB2RSTR_SPI1RST	includes/stm32f051x8.h	/^#define RCC_APB2RSTR_SPI1RST /;"	d
RCC_APB2RSTR_SPI1RST_Msk	includes/stm32f051x8.h	/^#define RCC_APB2RSTR_SPI1RST_Msk /;"	d
RCC_APB2RSTR_SPI1RST_Pos	includes/stm32f051x8.h	/^#define RCC_APB2RSTR_SPI1RST_Pos /;"	d
RCC_APB2RSTR_SYSCFGRST	includes/stm32f051x8.h	/^#define RCC_APB2RSTR_SYSCFGRST /;"	d
RCC_APB2RSTR_SYSCFGRST_Msk	includes/stm32f051x8.h	/^#define RCC_APB2RSTR_SYSCFGRST_Msk /;"	d
RCC_APB2RSTR_SYSCFGRST_Pos	includes/stm32f051x8.h	/^#define RCC_APB2RSTR_SYSCFGRST_Pos /;"	d
RCC_APB2RSTR_TIM15RST	includes/stm32f051x8.h	/^#define RCC_APB2RSTR_TIM15RST /;"	d
RCC_APB2RSTR_TIM15RST_Msk	includes/stm32f051x8.h	/^#define RCC_APB2RSTR_TIM15RST_Msk /;"	d
RCC_APB2RSTR_TIM15RST_Pos	includes/stm32f051x8.h	/^#define RCC_APB2RSTR_TIM15RST_Pos /;"	d
RCC_APB2RSTR_TIM16RST	includes/stm32f051x8.h	/^#define RCC_APB2RSTR_TIM16RST /;"	d
RCC_APB2RSTR_TIM16RST_Msk	includes/stm32f051x8.h	/^#define RCC_APB2RSTR_TIM16RST_Msk /;"	d
RCC_APB2RSTR_TIM16RST_Pos	includes/stm32f051x8.h	/^#define RCC_APB2RSTR_TIM16RST_Pos /;"	d
RCC_APB2RSTR_TIM17RST	includes/stm32f051x8.h	/^#define RCC_APB2RSTR_TIM17RST /;"	d
RCC_APB2RSTR_TIM17RST_Msk	includes/stm32f051x8.h	/^#define RCC_APB2RSTR_TIM17RST_Msk /;"	d
RCC_APB2RSTR_TIM17RST_Pos	includes/stm32f051x8.h	/^#define RCC_APB2RSTR_TIM17RST_Pos /;"	d
RCC_APB2RSTR_TIM1RST	includes/stm32f051x8.h	/^#define RCC_APB2RSTR_TIM1RST /;"	d
RCC_APB2RSTR_TIM1RST_Msk	includes/stm32f051x8.h	/^#define RCC_APB2RSTR_TIM1RST_Msk /;"	d
RCC_APB2RSTR_TIM1RST_Pos	includes/stm32f051x8.h	/^#define RCC_APB2RSTR_TIM1RST_Pos /;"	d
RCC_APB2RSTR_USART1RST	includes/stm32f051x8.h	/^#define RCC_APB2RSTR_USART1RST /;"	d
RCC_APB2RSTR_USART1RST_Msk	includes/stm32f051x8.h	/^#define RCC_APB2RSTR_USART1RST_Msk /;"	d
RCC_APB2RSTR_USART1RST_Pos	includes/stm32f051x8.h	/^#define RCC_APB2RSTR_USART1RST_Pos /;"	d
RCC_BASE	includes/stm32f051x8.h	/^#define RCC_BASE /;"	d
RCC_BDCR_BDRST	includes/stm32f051x8.h	/^#define RCC_BDCR_BDRST /;"	d
RCC_BDCR_BDRST_Msk	includes/stm32f051x8.h	/^#define RCC_BDCR_BDRST_Msk /;"	d
RCC_BDCR_BDRST_Pos	includes/stm32f051x8.h	/^#define RCC_BDCR_BDRST_Pos /;"	d
RCC_BDCR_LSEBYP	includes/stm32f051x8.h	/^#define RCC_BDCR_LSEBYP /;"	d
RCC_BDCR_LSEBYP_Msk	includes/stm32f051x8.h	/^#define RCC_BDCR_LSEBYP_Msk /;"	d
RCC_BDCR_LSEBYP_Pos	includes/stm32f051x8.h	/^#define RCC_BDCR_LSEBYP_Pos /;"	d
RCC_BDCR_LSEDRV	includes/stm32f051x8.h	/^#define RCC_BDCR_LSEDRV /;"	d
RCC_BDCR_LSEDRV_0	includes/stm32f051x8.h	/^#define RCC_BDCR_LSEDRV_0 /;"	d
RCC_BDCR_LSEDRV_1	includes/stm32f051x8.h	/^#define RCC_BDCR_LSEDRV_1 /;"	d
RCC_BDCR_LSEDRV_Msk	includes/stm32f051x8.h	/^#define RCC_BDCR_LSEDRV_Msk /;"	d
RCC_BDCR_LSEDRV_Pos	includes/stm32f051x8.h	/^#define RCC_BDCR_LSEDRV_Pos /;"	d
RCC_BDCR_LSEON	includes/stm32f051x8.h	/^#define RCC_BDCR_LSEON /;"	d
RCC_BDCR_LSEON_Msk	includes/stm32f051x8.h	/^#define RCC_BDCR_LSEON_Msk /;"	d
RCC_BDCR_LSEON_Pos	includes/stm32f051x8.h	/^#define RCC_BDCR_LSEON_Pos /;"	d
RCC_BDCR_LSERDY	includes/stm32f051x8.h	/^#define RCC_BDCR_LSERDY /;"	d
RCC_BDCR_LSERDY_Msk	includes/stm32f051x8.h	/^#define RCC_BDCR_LSERDY_Msk /;"	d
RCC_BDCR_LSERDY_Pos	includes/stm32f051x8.h	/^#define RCC_BDCR_LSERDY_Pos /;"	d
RCC_BDCR_RTCEN	includes/stm32f051x8.h	/^#define RCC_BDCR_RTCEN /;"	d
RCC_BDCR_RTCEN_Msk	includes/stm32f051x8.h	/^#define RCC_BDCR_RTCEN_Msk /;"	d
RCC_BDCR_RTCEN_Pos	includes/stm32f051x8.h	/^#define RCC_BDCR_RTCEN_Pos /;"	d
RCC_BDCR_RTCSEL	includes/stm32f051x8.h	/^#define RCC_BDCR_RTCSEL /;"	d
RCC_BDCR_RTCSEL_0	includes/stm32f051x8.h	/^#define RCC_BDCR_RTCSEL_0 /;"	d
RCC_BDCR_RTCSEL_1	includes/stm32f051x8.h	/^#define RCC_BDCR_RTCSEL_1 /;"	d
RCC_BDCR_RTCSEL_HSE	includes/stm32f051x8.h	/^#define RCC_BDCR_RTCSEL_HSE /;"	d
RCC_BDCR_RTCSEL_LSE	includes/stm32f051x8.h	/^#define RCC_BDCR_RTCSEL_LSE /;"	d
RCC_BDCR_RTCSEL_LSI	includes/stm32f051x8.h	/^#define RCC_BDCR_RTCSEL_LSI /;"	d
RCC_BDCR_RTCSEL_Msk	includes/stm32f051x8.h	/^#define RCC_BDCR_RTCSEL_Msk /;"	d
RCC_BDCR_RTCSEL_NOCLOCK	includes/stm32f051x8.h	/^#define RCC_BDCR_RTCSEL_NOCLOCK /;"	d
RCC_BDCR_RTCSEL_Pos	includes/stm32f051x8.h	/^#define RCC_BDCR_RTCSEL_Pos /;"	d
RCC_CFGR2_PREDIV	includes/stm32f051x8.h	/^#define RCC_CFGR2_PREDIV /;"	d
RCC_CFGR2_PREDIV_0	includes/stm32f051x8.h	/^#define RCC_CFGR2_PREDIV_0 /;"	d
RCC_CFGR2_PREDIV_1	includes/stm32f051x8.h	/^#define RCC_CFGR2_PREDIV_1 /;"	d
RCC_CFGR2_PREDIV_2	includes/stm32f051x8.h	/^#define RCC_CFGR2_PREDIV_2 /;"	d
RCC_CFGR2_PREDIV_3	includes/stm32f051x8.h	/^#define RCC_CFGR2_PREDIV_3 /;"	d
RCC_CFGR2_PREDIV_DIV1	includes/stm32f051x8.h	/^#define RCC_CFGR2_PREDIV_DIV1 /;"	d
RCC_CFGR2_PREDIV_DIV10	includes/stm32f051x8.h	/^#define RCC_CFGR2_PREDIV_DIV10 /;"	d
RCC_CFGR2_PREDIV_DIV11	includes/stm32f051x8.h	/^#define RCC_CFGR2_PREDIV_DIV11 /;"	d
RCC_CFGR2_PREDIV_DIV12	includes/stm32f051x8.h	/^#define RCC_CFGR2_PREDIV_DIV12 /;"	d
RCC_CFGR2_PREDIV_DIV13	includes/stm32f051x8.h	/^#define RCC_CFGR2_PREDIV_DIV13 /;"	d
RCC_CFGR2_PREDIV_DIV14	includes/stm32f051x8.h	/^#define RCC_CFGR2_PREDIV_DIV14 /;"	d
RCC_CFGR2_PREDIV_DIV15	includes/stm32f051x8.h	/^#define RCC_CFGR2_PREDIV_DIV15 /;"	d
RCC_CFGR2_PREDIV_DIV16	includes/stm32f051x8.h	/^#define RCC_CFGR2_PREDIV_DIV16 /;"	d
RCC_CFGR2_PREDIV_DIV2	includes/stm32f051x8.h	/^#define RCC_CFGR2_PREDIV_DIV2 /;"	d
RCC_CFGR2_PREDIV_DIV3	includes/stm32f051x8.h	/^#define RCC_CFGR2_PREDIV_DIV3 /;"	d
RCC_CFGR2_PREDIV_DIV4	includes/stm32f051x8.h	/^#define RCC_CFGR2_PREDIV_DIV4 /;"	d
RCC_CFGR2_PREDIV_DIV5	includes/stm32f051x8.h	/^#define RCC_CFGR2_PREDIV_DIV5 /;"	d
RCC_CFGR2_PREDIV_DIV6	includes/stm32f051x8.h	/^#define RCC_CFGR2_PREDIV_DIV6 /;"	d
RCC_CFGR2_PREDIV_DIV7	includes/stm32f051x8.h	/^#define RCC_CFGR2_PREDIV_DIV7 /;"	d
RCC_CFGR2_PREDIV_DIV8	includes/stm32f051x8.h	/^#define RCC_CFGR2_PREDIV_DIV8 /;"	d
RCC_CFGR2_PREDIV_DIV9	includes/stm32f051x8.h	/^#define RCC_CFGR2_PREDIV_DIV9 /;"	d
RCC_CFGR2_PREDIV_Msk	includes/stm32f051x8.h	/^#define RCC_CFGR2_PREDIV_Msk /;"	d
RCC_CFGR2_PREDIV_Pos	includes/stm32f051x8.h	/^#define RCC_CFGR2_PREDIV_Pos /;"	d
RCC_CFGR3_CECSW	includes/stm32f051x8.h	/^#define RCC_CFGR3_CECSW /;"	d
RCC_CFGR3_CECSW_HSI_DIV244	includes/stm32f051x8.h	/^#define RCC_CFGR3_CECSW_HSI_DIV244 /;"	d
RCC_CFGR3_CECSW_LSE	includes/stm32f051x8.h	/^#define RCC_CFGR3_CECSW_LSE /;"	d
RCC_CFGR3_CECSW_LSE_Msk	includes/stm32f051x8.h	/^#define RCC_CFGR3_CECSW_LSE_Msk /;"	d
RCC_CFGR3_CECSW_LSE_Pos	includes/stm32f051x8.h	/^#define RCC_CFGR3_CECSW_LSE_Pos /;"	d
RCC_CFGR3_CECSW_Msk	includes/stm32f051x8.h	/^#define RCC_CFGR3_CECSW_Msk /;"	d
RCC_CFGR3_CECSW_Pos	includes/stm32f051x8.h	/^#define RCC_CFGR3_CECSW_Pos /;"	d
RCC_CFGR3_I2C1SW	includes/stm32f051x8.h	/^#define RCC_CFGR3_I2C1SW /;"	d
RCC_CFGR3_I2C1SW_HSI	includes/stm32f051x8.h	/^#define RCC_CFGR3_I2C1SW_HSI /;"	d
RCC_CFGR3_I2C1SW_Msk	includes/stm32f051x8.h	/^#define RCC_CFGR3_I2C1SW_Msk /;"	d
RCC_CFGR3_I2C1SW_Pos	includes/stm32f051x8.h	/^#define RCC_CFGR3_I2C1SW_Pos /;"	d
RCC_CFGR3_I2C1SW_SYSCLK	includes/stm32f051x8.h	/^#define RCC_CFGR3_I2C1SW_SYSCLK /;"	d
RCC_CFGR3_I2C1SW_SYSCLK_Msk	includes/stm32f051x8.h	/^#define RCC_CFGR3_I2C1SW_SYSCLK_Msk /;"	d
RCC_CFGR3_I2C1SW_SYSCLK_Pos	includes/stm32f051x8.h	/^#define RCC_CFGR3_I2C1SW_SYSCLK_Pos /;"	d
RCC_CFGR3_USART1SW	includes/stm32f051x8.h	/^#define RCC_CFGR3_USART1SW /;"	d
RCC_CFGR3_USART1SW_0	includes/stm32f051x8.h	/^#define RCC_CFGR3_USART1SW_0 /;"	d
RCC_CFGR3_USART1SW_1	includes/stm32f051x8.h	/^#define RCC_CFGR3_USART1SW_1 /;"	d
RCC_CFGR3_USART1SW_HSI	includes/stm32f051x8.h	/^#define RCC_CFGR3_USART1SW_HSI /;"	d
RCC_CFGR3_USART1SW_LSE	includes/stm32f051x8.h	/^#define RCC_CFGR3_USART1SW_LSE /;"	d
RCC_CFGR3_USART1SW_Msk	includes/stm32f051x8.h	/^#define RCC_CFGR3_USART1SW_Msk /;"	d
RCC_CFGR3_USART1SW_PCLK	includes/stm32f051x8.h	/^#define RCC_CFGR3_USART1SW_PCLK /;"	d
RCC_CFGR3_USART1SW_Pos	includes/stm32f051x8.h	/^#define RCC_CFGR3_USART1SW_Pos /;"	d
RCC_CFGR3_USART1SW_SYSCLK	includes/stm32f051x8.h	/^#define RCC_CFGR3_USART1SW_SYSCLK /;"	d
RCC_CFGR_ADCPRE	includes/stm32f051x8.h	/^#define RCC_CFGR_ADCPRE /;"	d
RCC_CFGR_ADCPRE_DIV2	includes/stm32f051x8.h	/^#define RCC_CFGR_ADCPRE_DIV2 /;"	d
RCC_CFGR_ADCPRE_DIV4	includes/stm32f051x8.h	/^#define RCC_CFGR_ADCPRE_DIV4 /;"	d
RCC_CFGR_ADCPRE_Msk	includes/stm32f051x8.h	/^#define RCC_CFGR_ADCPRE_Msk /;"	d
RCC_CFGR_ADCPRE_Pos	includes/stm32f051x8.h	/^#define RCC_CFGR_ADCPRE_Pos /;"	d
RCC_CFGR_HPRE	includes/stm32f051x8.h	/^#define RCC_CFGR_HPRE /;"	d
RCC_CFGR_HPRE_0	includes/stm32f051x8.h	/^#define RCC_CFGR_HPRE_0 /;"	d
RCC_CFGR_HPRE_1	includes/stm32f051x8.h	/^#define RCC_CFGR_HPRE_1 /;"	d
RCC_CFGR_HPRE_2	includes/stm32f051x8.h	/^#define RCC_CFGR_HPRE_2 /;"	d
RCC_CFGR_HPRE_3	includes/stm32f051x8.h	/^#define RCC_CFGR_HPRE_3 /;"	d
RCC_CFGR_HPRE_DIV1	includes/stm32f051x8.h	/^#define RCC_CFGR_HPRE_DIV1 /;"	d
RCC_CFGR_HPRE_DIV128	includes/stm32f051x8.h	/^#define RCC_CFGR_HPRE_DIV128 /;"	d
RCC_CFGR_HPRE_DIV16	includes/stm32f051x8.h	/^#define RCC_CFGR_HPRE_DIV16 /;"	d
RCC_CFGR_HPRE_DIV2	includes/stm32f051x8.h	/^#define RCC_CFGR_HPRE_DIV2 /;"	d
RCC_CFGR_HPRE_DIV256	includes/stm32f051x8.h	/^#define RCC_CFGR_HPRE_DIV256 /;"	d
RCC_CFGR_HPRE_DIV4	includes/stm32f051x8.h	/^#define RCC_CFGR_HPRE_DIV4 /;"	d
RCC_CFGR_HPRE_DIV512	includes/stm32f051x8.h	/^#define RCC_CFGR_HPRE_DIV512 /;"	d
RCC_CFGR_HPRE_DIV64	includes/stm32f051x8.h	/^#define RCC_CFGR_HPRE_DIV64 /;"	d
RCC_CFGR_HPRE_DIV8	includes/stm32f051x8.h	/^#define RCC_CFGR_HPRE_DIV8 /;"	d
RCC_CFGR_HPRE_Msk	includes/stm32f051x8.h	/^#define RCC_CFGR_HPRE_Msk /;"	d
RCC_CFGR_HPRE_Pos	includes/stm32f051x8.h	/^#define RCC_CFGR_HPRE_Pos /;"	d
RCC_CFGR_MCO	includes/stm32f051x8.h	/^#define RCC_CFGR_MCO /;"	d
RCC_CFGR_MCOSEL	includes/stm32f051x8.h	/^#define RCC_CFGR_MCOSEL /;"	d
RCC_CFGR_MCOSEL_0	includes/stm32f051x8.h	/^#define RCC_CFGR_MCOSEL_0 /;"	d
RCC_CFGR_MCOSEL_1	includes/stm32f051x8.h	/^#define RCC_CFGR_MCOSEL_1 /;"	d
RCC_CFGR_MCOSEL_2	includes/stm32f051x8.h	/^#define RCC_CFGR_MCOSEL_2 /;"	d
RCC_CFGR_MCOSEL_HSE	includes/stm32f051x8.h	/^#define RCC_CFGR_MCOSEL_HSE /;"	d
RCC_CFGR_MCOSEL_HSI	includes/stm32f051x8.h	/^#define RCC_CFGR_MCOSEL_HSI /;"	d
RCC_CFGR_MCOSEL_HSI14	includes/stm32f051x8.h	/^#define RCC_CFGR_MCOSEL_HSI14 /;"	d
RCC_CFGR_MCOSEL_LSE	includes/stm32f051x8.h	/^#define RCC_CFGR_MCOSEL_LSE /;"	d
RCC_CFGR_MCOSEL_LSI	includes/stm32f051x8.h	/^#define RCC_CFGR_MCOSEL_LSI /;"	d
RCC_CFGR_MCOSEL_NOCLOCK	includes/stm32f051x8.h	/^#define RCC_CFGR_MCOSEL_NOCLOCK /;"	d
RCC_CFGR_MCOSEL_PLL_DIV2	includes/stm32f051x8.h	/^#define RCC_CFGR_MCOSEL_PLL_DIV2 /;"	d
RCC_CFGR_MCOSEL_SYSCLK	includes/stm32f051x8.h	/^#define RCC_CFGR_MCOSEL_SYSCLK /;"	d
RCC_CFGR_MCO_0	includes/stm32f051x8.h	/^#define RCC_CFGR_MCO_0 /;"	d
RCC_CFGR_MCO_1	includes/stm32f051x8.h	/^#define RCC_CFGR_MCO_1 /;"	d
RCC_CFGR_MCO_2	includes/stm32f051x8.h	/^#define RCC_CFGR_MCO_2 /;"	d
RCC_CFGR_MCO_HSE	includes/stm32f051x8.h	/^#define RCC_CFGR_MCO_HSE /;"	d
RCC_CFGR_MCO_HSI	includes/stm32f051x8.h	/^#define RCC_CFGR_MCO_HSI /;"	d
RCC_CFGR_MCO_HSI14	includes/stm32f051x8.h	/^#define RCC_CFGR_MCO_HSI14 /;"	d
RCC_CFGR_MCO_LSE	includes/stm32f051x8.h	/^#define RCC_CFGR_MCO_LSE /;"	d
RCC_CFGR_MCO_LSI	includes/stm32f051x8.h	/^#define RCC_CFGR_MCO_LSI /;"	d
RCC_CFGR_MCO_Msk	includes/stm32f051x8.h	/^#define RCC_CFGR_MCO_Msk /;"	d
RCC_CFGR_MCO_NOCLOCK	includes/stm32f051x8.h	/^#define RCC_CFGR_MCO_NOCLOCK /;"	d
RCC_CFGR_MCO_PLL	includes/stm32f051x8.h	/^#define RCC_CFGR_MCO_PLL /;"	d
RCC_CFGR_MCO_Pos	includes/stm32f051x8.h	/^#define RCC_CFGR_MCO_Pos /;"	d
RCC_CFGR_MCO_SYSCLK	includes/stm32f051x8.h	/^#define RCC_CFGR_MCO_SYSCLK /;"	d
RCC_CFGR_PLLMUL	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLMUL /;"	d
RCC_CFGR_PLLMUL10	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLMUL10 /;"	d
RCC_CFGR_PLLMUL11	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLMUL11 /;"	d
RCC_CFGR_PLLMUL12	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLMUL12 /;"	d
RCC_CFGR_PLLMUL13	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLMUL13 /;"	d
RCC_CFGR_PLLMUL14	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLMUL14 /;"	d
RCC_CFGR_PLLMUL15	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLMUL15 /;"	d
RCC_CFGR_PLLMUL16	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLMUL16 /;"	d
RCC_CFGR_PLLMUL2	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLMUL2 /;"	d
RCC_CFGR_PLLMUL3	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLMUL3 /;"	d
RCC_CFGR_PLLMUL4	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLMUL4 /;"	d
RCC_CFGR_PLLMUL5	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLMUL5 /;"	d
RCC_CFGR_PLLMUL6	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLMUL6 /;"	d
RCC_CFGR_PLLMUL7	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLMUL7 /;"	d
RCC_CFGR_PLLMUL8	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLMUL8 /;"	d
RCC_CFGR_PLLMUL9	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLMUL9 /;"	d
RCC_CFGR_PLLMUL_0	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLMUL_0 /;"	d
RCC_CFGR_PLLMUL_1	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLMUL_1 /;"	d
RCC_CFGR_PLLMUL_2	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLMUL_2 /;"	d
RCC_CFGR_PLLMUL_3	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLMUL_3 /;"	d
RCC_CFGR_PLLMUL_Msk	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLMUL_Msk /;"	d
RCC_CFGR_PLLMUL_Pos	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLMUL_Pos /;"	d
RCC_CFGR_PLLSRC	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLSRC /;"	d
RCC_CFGR_PLLSRC_HSE_PREDIV	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLSRC_HSE_PREDIV /;"	d
RCC_CFGR_PLLSRC_HSI_DIV2	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLSRC_HSI_DIV2 /;"	d
RCC_CFGR_PLLSRC_Msk	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLSRC_Msk /;"	d
RCC_CFGR_PLLSRC_Pos	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLSRC_Pos /;"	d
RCC_CFGR_PLLXTPRE	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLXTPRE /;"	d
RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV1 /;"	d
RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLXTPRE_HSE_PREDIV_DIV2 /;"	d
RCC_CFGR_PLLXTPRE_Msk	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLXTPRE_Msk /;"	d
RCC_CFGR_PLLXTPRE_Pos	includes/stm32f051x8.h	/^#define RCC_CFGR_PLLXTPRE_Pos /;"	d
RCC_CFGR_PPRE	includes/stm32f051x8.h	/^#define RCC_CFGR_PPRE /;"	d
RCC_CFGR_PPRE_0	includes/stm32f051x8.h	/^#define RCC_CFGR_PPRE_0 /;"	d
RCC_CFGR_PPRE_1	includes/stm32f051x8.h	/^#define RCC_CFGR_PPRE_1 /;"	d
RCC_CFGR_PPRE_2	includes/stm32f051x8.h	/^#define RCC_CFGR_PPRE_2 /;"	d
RCC_CFGR_PPRE_DIV1	includes/stm32f051x8.h	/^#define RCC_CFGR_PPRE_DIV1 /;"	d
RCC_CFGR_PPRE_DIV16	includes/stm32f051x8.h	/^#define RCC_CFGR_PPRE_DIV16 /;"	d
RCC_CFGR_PPRE_DIV16_Msk	includes/stm32f051x8.h	/^#define RCC_CFGR_PPRE_DIV16_Msk /;"	d
RCC_CFGR_PPRE_DIV16_Pos	includes/stm32f051x8.h	/^#define RCC_CFGR_PPRE_DIV16_Pos /;"	d
RCC_CFGR_PPRE_DIV2	includes/stm32f051x8.h	/^#define RCC_CFGR_PPRE_DIV2 /;"	d
RCC_CFGR_PPRE_DIV2_Msk	includes/stm32f051x8.h	/^#define RCC_CFGR_PPRE_DIV2_Msk /;"	d
RCC_CFGR_PPRE_DIV2_Pos	includes/stm32f051x8.h	/^#define RCC_CFGR_PPRE_DIV2_Pos /;"	d
RCC_CFGR_PPRE_DIV4	includes/stm32f051x8.h	/^#define RCC_CFGR_PPRE_DIV4 /;"	d
RCC_CFGR_PPRE_DIV4_Msk	includes/stm32f051x8.h	/^#define RCC_CFGR_PPRE_DIV4_Msk /;"	d
RCC_CFGR_PPRE_DIV4_Pos	includes/stm32f051x8.h	/^#define RCC_CFGR_PPRE_DIV4_Pos /;"	d
RCC_CFGR_PPRE_DIV8	includes/stm32f051x8.h	/^#define RCC_CFGR_PPRE_DIV8 /;"	d
RCC_CFGR_PPRE_DIV8_Msk	includes/stm32f051x8.h	/^#define RCC_CFGR_PPRE_DIV8_Msk /;"	d
RCC_CFGR_PPRE_DIV8_Pos	includes/stm32f051x8.h	/^#define RCC_CFGR_PPRE_DIV8_Pos /;"	d
RCC_CFGR_PPRE_Msk	includes/stm32f051x8.h	/^#define RCC_CFGR_PPRE_Msk /;"	d
RCC_CFGR_PPRE_Pos	includes/stm32f051x8.h	/^#define RCC_CFGR_PPRE_Pos /;"	d
RCC_CFGR_SW	includes/stm32f051x8.h	/^#define RCC_CFGR_SW /;"	d
RCC_CFGR_SWS	includes/stm32f051x8.h	/^#define RCC_CFGR_SWS /;"	d
RCC_CFGR_SWS_0	includes/stm32f051x8.h	/^#define RCC_CFGR_SWS_0 /;"	d
RCC_CFGR_SWS_1	includes/stm32f051x8.h	/^#define RCC_CFGR_SWS_1 /;"	d
RCC_CFGR_SWS_HSE	includes/stm32f051x8.h	/^#define RCC_CFGR_SWS_HSE /;"	d
RCC_CFGR_SWS_HSI	includes/stm32f051x8.h	/^#define RCC_CFGR_SWS_HSI /;"	d
RCC_CFGR_SWS_Msk	includes/stm32f051x8.h	/^#define RCC_CFGR_SWS_Msk /;"	d
RCC_CFGR_SWS_PLL	includes/stm32f051x8.h	/^#define RCC_CFGR_SWS_PLL /;"	d
RCC_CFGR_SWS_Pos	includes/stm32f051x8.h	/^#define RCC_CFGR_SWS_Pos /;"	d
RCC_CFGR_SW_0	includes/stm32f051x8.h	/^#define RCC_CFGR_SW_0 /;"	d
RCC_CFGR_SW_1	includes/stm32f051x8.h	/^#define RCC_CFGR_SW_1 /;"	d
RCC_CFGR_SW_HSE	includes/stm32f051x8.h	/^#define RCC_CFGR_SW_HSE /;"	d
RCC_CFGR_SW_HSI	includes/stm32f051x8.h	/^#define RCC_CFGR_SW_HSI /;"	d
RCC_CFGR_SW_Msk	includes/stm32f051x8.h	/^#define RCC_CFGR_SW_Msk /;"	d
RCC_CFGR_SW_PLL	includes/stm32f051x8.h	/^#define RCC_CFGR_SW_PLL /;"	d
RCC_CFGR_SW_Pos	includes/stm32f051x8.h	/^#define RCC_CFGR_SW_Pos /;"	d
RCC_CIR_CSSC	includes/stm32f051x8.h	/^#define RCC_CIR_CSSC /;"	d
RCC_CIR_CSSC_Msk	includes/stm32f051x8.h	/^#define RCC_CIR_CSSC_Msk /;"	d
RCC_CIR_CSSC_Pos	includes/stm32f051x8.h	/^#define RCC_CIR_CSSC_Pos /;"	d
RCC_CIR_CSSF	includes/stm32f051x8.h	/^#define RCC_CIR_CSSF /;"	d
RCC_CIR_CSSF_Msk	includes/stm32f051x8.h	/^#define RCC_CIR_CSSF_Msk /;"	d
RCC_CIR_CSSF_Pos	includes/stm32f051x8.h	/^#define RCC_CIR_CSSF_Pos /;"	d
RCC_CIR_HSERDYC	includes/stm32f051x8.h	/^#define RCC_CIR_HSERDYC /;"	d
RCC_CIR_HSERDYC_Msk	includes/stm32f051x8.h	/^#define RCC_CIR_HSERDYC_Msk /;"	d
RCC_CIR_HSERDYC_Pos	includes/stm32f051x8.h	/^#define RCC_CIR_HSERDYC_Pos /;"	d
RCC_CIR_HSERDYF	includes/stm32f051x8.h	/^#define RCC_CIR_HSERDYF /;"	d
RCC_CIR_HSERDYF_Msk	includes/stm32f051x8.h	/^#define RCC_CIR_HSERDYF_Msk /;"	d
RCC_CIR_HSERDYF_Pos	includes/stm32f051x8.h	/^#define RCC_CIR_HSERDYF_Pos /;"	d
RCC_CIR_HSERDYIE	includes/stm32f051x8.h	/^#define RCC_CIR_HSERDYIE /;"	d
RCC_CIR_HSERDYIE_Msk	includes/stm32f051x8.h	/^#define RCC_CIR_HSERDYIE_Msk /;"	d
RCC_CIR_HSERDYIE_Pos	includes/stm32f051x8.h	/^#define RCC_CIR_HSERDYIE_Pos /;"	d
RCC_CIR_HSI14RDYC	includes/stm32f051x8.h	/^#define RCC_CIR_HSI14RDYC /;"	d
RCC_CIR_HSI14RDYC_Msk	includes/stm32f051x8.h	/^#define RCC_CIR_HSI14RDYC_Msk /;"	d
RCC_CIR_HSI14RDYC_Pos	includes/stm32f051x8.h	/^#define RCC_CIR_HSI14RDYC_Pos /;"	d
RCC_CIR_HSI14RDYF	includes/stm32f051x8.h	/^#define RCC_CIR_HSI14RDYF /;"	d
RCC_CIR_HSI14RDYF_Msk	includes/stm32f051x8.h	/^#define RCC_CIR_HSI14RDYF_Msk /;"	d
RCC_CIR_HSI14RDYF_Pos	includes/stm32f051x8.h	/^#define RCC_CIR_HSI14RDYF_Pos /;"	d
RCC_CIR_HSI14RDYIE	includes/stm32f051x8.h	/^#define RCC_CIR_HSI14RDYIE /;"	d
RCC_CIR_HSI14RDYIE_Msk	includes/stm32f051x8.h	/^#define RCC_CIR_HSI14RDYIE_Msk /;"	d
RCC_CIR_HSI14RDYIE_Pos	includes/stm32f051x8.h	/^#define RCC_CIR_HSI14RDYIE_Pos /;"	d
RCC_CIR_HSIRDYC	includes/stm32f051x8.h	/^#define RCC_CIR_HSIRDYC /;"	d
RCC_CIR_HSIRDYC_Msk	includes/stm32f051x8.h	/^#define RCC_CIR_HSIRDYC_Msk /;"	d
RCC_CIR_HSIRDYC_Pos	includes/stm32f051x8.h	/^#define RCC_CIR_HSIRDYC_Pos /;"	d
RCC_CIR_HSIRDYF	includes/stm32f051x8.h	/^#define RCC_CIR_HSIRDYF /;"	d
RCC_CIR_HSIRDYF_Msk	includes/stm32f051x8.h	/^#define RCC_CIR_HSIRDYF_Msk /;"	d
RCC_CIR_HSIRDYF_Pos	includes/stm32f051x8.h	/^#define RCC_CIR_HSIRDYF_Pos /;"	d
RCC_CIR_HSIRDYIE	includes/stm32f051x8.h	/^#define RCC_CIR_HSIRDYIE /;"	d
RCC_CIR_HSIRDYIE_Msk	includes/stm32f051x8.h	/^#define RCC_CIR_HSIRDYIE_Msk /;"	d
RCC_CIR_HSIRDYIE_Pos	includes/stm32f051x8.h	/^#define RCC_CIR_HSIRDYIE_Pos /;"	d
RCC_CIR_LSERDYC	includes/stm32f051x8.h	/^#define RCC_CIR_LSERDYC /;"	d
RCC_CIR_LSERDYC_Msk	includes/stm32f051x8.h	/^#define RCC_CIR_LSERDYC_Msk /;"	d
RCC_CIR_LSERDYC_Pos	includes/stm32f051x8.h	/^#define RCC_CIR_LSERDYC_Pos /;"	d
RCC_CIR_LSERDYF	includes/stm32f051x8.h	/^#define RCC_CIR_LSERDYF /;"	d
RCC_CIR_LSERDYF_Msk	includes/stm32f051x8.h	/^#define RCC_CIR_LSERDYF_Msk /;"	d
RCC_CIR_LSERDYF_Pos	includes/stm32f051x8.h	/^#define RCC_CIR_LSERDYF_Pos /;"	d
RCC_CIR_LSERDYIE	includes/stm32f051x8.h	/^#define RCC_CIR_LSERDYIE /;"	d
RCC_CIR_LSERDYIE_Msk	includes/stm32f051x8.h	/^#define RCC_CIR_LSERDYIE_Msk /;"	d
RCC_CIR_LSERDYIE_Pos	includes/stm32f051x8.h	/^#define RCC_CIR_LSERDYIE_Pos /;"	d
RCC_CIR_LSIRDYC	includes/stm32f051x8.h	/^#define RCC_CIR_LSIRDYC /;"	d
RCC_CIR_LSIRDYC_Msk	includes/stm32f051x8.h	/^#define RCC_CIR_LSIRDYC_Msk /;"	d
RCC_CIR_LSIRDYC_Pos	includes/stm32f051x8.h	/^#define RCC_CIR_LSIRDYC_Pos /;"	d
RCC_CIR_LSIRDYF	includes/stm32f051x8.h	/^#define RCC_CIR_LSIRDYF /;"	d
RCC_CIR_LSIRDYF_Msk	includes/stm32f051x8.h	/^#define RCC_CIR_LSIRDYF_Msk /;"	d
RCC_CIR_LSIRDYF_Pos	includes/stm32f051x8.h	/^#define RCC_CIR_LSIRDYF_Pos /;"	d
RCC_CIR_LSIRDYIE	includes/stm32f051x8.h	/^#define RCC_CIR_LSIRDYIE /;"	d
RCC_CIR_LSIRDYIE_Msk	includes/stm32f051x8.h	/^#define RCC_CIR_LSIRDYIE_Msk /;"	d
RCC_CIR_LSIRDYIE_Pos	includes/stm32f051x8.h	/^#define RCC_CIR_LSIRDYIE_Pos /;"	d
RCC_CIR_PLLRDYC	includes/stm32f051x8.h	/^#define RCC_CIR_PLLRDYC /;"	d
RCC_CIR_PLLRDYC_Msk	includes/stm32f051x8.h	/^#define RCC_CIR_PLLRDYC_Msk /;"	d
RCC_CIR_PLLRDYC_Pos	includes/stm32f051x8.h	/^#define RCC_CIR_PLLRDYC_Pos /;"	d
RCC_CIR_PLLRDYF	includes/stm32f051x8.h	/^#define RCC_CIR_PLLRDYF /;"	d
RCC_CIR_PLLRDYF_Msk	includes/stm32f051x8.h	/^#define RCC_CIR_PLLRDYF_Msk /;"	d
RCC_CIR_PLLRDYF_Pos	includes/stm32f051x8.h	/^#define RCC_CIR_PLLRDYF_Pos /;"	d
RCC_CIR_PLLRDYIE	includes/stm32f051x8.h	/^#define RCC_CIR_PLLRDYIE /;"	d
RCC_CIR_PLLRDYIE_Msk	includes/stm32f051x8.h	/^#define RCC_CIR_PLLRDYIE_Msk /;"	d
RCC_CIR_PLLRDYIE_Pos	includes/stm32f051x8.h	/^#define RCC_CIR_PLLRDYIE_Pos /;"	d
RCC_CR2_HSI14CAL	includes/stm32f051x8.h	/^#define RCC_CR2_HSI14CAL /;"	d
RCC_CR2_HSI14CAL_Msk	includes/stm32f051x8.h	/^#define RCC_CR2_HSI14CAL_Msk /;"	d
RCC_CR2_HSI14CAL_Pos	includes/stm32f051x8.h	/^#define RCC_CR2_HSI14CAL_Pos /;"	d
RCC_CR2_HSI14DIS	includes/stm32f051x8.h	/^#define RCC_CR2_HSI14DIS /;"	d
RCC_CR2_HSI14DIS_Msk	includes/stm32f051x8.h	/^#define RCC_CR2_HSI14DIS_Msk /;"	d
RCC_CR2_HSI14DIS_Pos	includes/stm32f051x8.h	/^#define RCC_CR2_HSI14DIS_Pos /;"	d
RCC_CR2_HSI14ON	includes/stm32f051x8.h	/^#define RCC_CR2_HSI14ON /;"	d
RCC_CR2_HSI14ON_Msk	includes/stm32f051x8.h	/^#define RCC_CR2_HSI14ON_Msk /;"	d
RCC_CR2_HSI14ON_Pos	includes/stm32f051x8.h	/^#define RCC_CR2_HSI14ON_Pos /;"	d
RCC_CR2_HSI14RDY	includes/stm32f051x8.h	/^#define RCC_CR2_HSI14RDY /;"	d
RCC_CR2_HSI14RDY_Msk	includes/stm32f051x8.h	/^#define RCC_CR2_HSI14RDY_Msk /;"	d
RCC_CR2_HSI14RDY_Pos	includes/stm32f051x8.h	/^#define RCC_CR2_HSI14RDY_Pos /;"	d
RCC_CR2_HSI14TRIM	includes/stm32f051x8.h	/^#define RCC_CR2_HSI14TRIM /;"	d
RCC_CR2_HSI14TRIM_Msk	includes/stm32f051x8.h	/^#define RCC_CR2_HSI14TRIM_Msk /;"	d
RCC_CR2_HSI14TRIM_Pos	includes/stm32f051x8.h	/^#define RCC_CR2_HSI14TRIM_Pos /;"	d
RCC_CRS_IRQHandler	includes/stm32f051x8.h	/^#define RCC_CRS_IRQHandler /;"	d
RCC_CRS_IRQn	includes/stm32f051x8.h	/^#define RCC_CRS_IRQn /;"	d
RCC_CR_CSSON	includes/stm32f051x8.h	/^#define RCC_CR_CSSON /;"	d
RCC_CR_CSSON_Msk	includes/stm32f051x8.h	/^#define RCC_CR_CSSON_Msk /;"	d
RCC_CR_CSSON_Pos	includes/stm32f051x8.h	/^#define RCC_CR_CSSON_Pos /;"	d
RCC_CR_HSEBYP	includes/stm32f051x8.h	/^#define RCC_CR_HSEBYP /;"	d
RCC_CR_HSEBYP_Msk	includes/stm32f051x8.h	/^#define RCC_CR_HSEBYP_Msk /;"	d
RCC_CR_HSEBYP_Pos	includes/stm32f051x8.h	/^#define RCC_CR_HSEBYP_Pos /;"	d
RCC_CR_HSEON	includes/stm32f051x8.h	/^#define RCC_CR_HSEON /;"	d
RCC_CR_HSEON_Msk	includes/stm32f051x8.h	/^#define RCC_CR_HSEON_Msk /;"	d
RCC_CR_HSEON_Pos	includes/stm32f051x8.h	/^#define RCC_CR_HSEON_Pos /;"	d
RCC_CR_HSERDY	includes/stm32f051x8.h	/^#define RCC_CR_HSERDY /;"	d
RCC_CR_HSERDY_Msk	includes/stm32f051x8.h	/^#define RCC_CR_HSERDY_Msk /;"	d
RCC_CR_HSERDY_Pos	includes/stm32f051x8.h	/^#define RCC_CR_HSERDY_Pos /;"	d
RCC_CR_HSICAL	includes/stm32f051x8.h	/^#define RCC_CR_HSICAL /;"	d
RCC_CR_HSICAL_0	includes/stm32f051x8.h	/^#define RCC_CR_HSICAL_0 /;"	d
RCC_CR_HSICAL_1	includes/stm32f051x8.h	/^#define RCC_CR_HSICAL_1 /;"	d
RCC_CR_HSICAL_2	includes/stm32f051x8.h	/^#define RCC_CR_HSICAL_2 /;"	d
RCC_CR_HSICAL_3	includes/stm32f051x8.h	/^#define RCC_CR_HSICAL_3 /;"	d
RCC_CR_HSICAL_4	includes/stm32f051x8.h	/^#define RCC_CR_HSICAL_4 /;"	d
RCC_CR_HSICAL_5	includes/stm32f051x8.h	/^#define RCC_CR_HSICAL_5 /;"	d
RCC_CR_HSICAL_6	includes/stm32f051x8.h	/^#define RCC_CR_HSICAL_6 /;"	d
RCC_CR_HSICAL_7	includes/stm32f051x8.h	/^#define RCC_CR_HSICAL_7 /;"	d
RCC_CR_HSICAL_Msk	includes/stm32f051x8.h	/^#define RCC_CR_HSICAL_Msk /;"	d
RCC_CR_HSICAL_Pos	includes/stm32f051x8.h	/^#define RCC_CR_HSICAL_Pos /;"	d
RCC_CR_HSION	includes/stm32f051x8.h	/^#define RCC_CR_HSION /;"	d
RCC_CR_HSION_Msk	includes/stm32f051x8.h	/^#define RCC_CR_HSION_Msk /;"	d
RCC_CR_HSION_Pos	includes/stm32f051x8.h	/^#define RCC_CR_HSION_Pos /;"	d
RCC_CR_HSIRDY	includes/stm32f051x8.h	/^#define RCC_CR_HSIRDY /;"	d
RCC_CR_HSIRDY_Msk	includes/stm32f051x8.h	/^#define RCC_CR_HSIRDY_Msk /;"	d
RCC_CR_HSIRDY_Pos	includes/stm32f051x8.h	/^#define RCC_CR_HSIRDY_Pos /;"	d
RCC_CR_HSITRIM	includes/stm32f051x8.h	/^#define RCC_CR_HSITRIM /;"	d
RCC_CR_HSITRIM_0	includes/stm32f051x8.h	/^#define RCC_CR_HSITRIM_0 /;"	d
RCC_CR_HSITRIM_1	includes/stm32f051x8.h	/^#define RCC_CR_HSITRIM_1 /;"	d
RCC_CR_HSITRIM_2	includes/stm32f051x8.h	/^#define RCC_CR_HSITRIM_2 /;"	d
RCC_CR_HSITRIM_3	includes/stm32f051x8.h	/^#define RCC_CR_HSITRIM_3 /;"	d
RCC_CR_HSITRIM_4	includes/stm32f051x8.h	/^#define RCC_CR_HSITRIM_4 /;"	d
RCC_CR_HSITRIM_Msk	includes/stm32f051x8.h	/^#define RCC_CR_HSITRIM_Msk /;"	d
RCC_CR_HSITRIM_Pos	includes/stm32f051x8.h	/^#define RCC_CR_HSITRIM_Pos /;"	d
RCC_CR_PLLON	includes/stm32f051x8.h	/^#define RCC_CR_PLLON /;"	d
RCC_CR_PLLON_Msk	includes/stm32f051x8.h	/^#define RCC_CR_PLLON_Msk /;"	d
RCC_CR_PLLON_Pos	includes/stm32f051x8.h	/^#define RCC_CR_PLLON_Pos /;"	d
RCC_CR_PLLRDY	includes/stm32f051x8.h	/^#define RCC_CR_PLLRDY /;"	d
RCC_CR_PLLRDY_Msk	includes/stm32f051x8.h	/^#define RCC_CR_PLLRDY_Msk /;"	d
RCC_CR_PLLRDY_Pos	includes/stm32f051x8.h	/^#define RCC_CR_PLLRDY_Pos /;"	d
RCC_CSR_IWDGRSTF	includes/stm32f051x8.h	/^#define RCC_CSR_IWDGRSTF /;"	d
RCC_CSR_IWDGRSTF_Msk	includes/stm32f051x8.h	/^#define RCC_CSR_IWDGRSTF_Msk /;"	d
RCC_CSR_IWDGRSTF_Pos	includes/stm32f051x8.h	/^#define RCC_CSR_IWDGRSTF_Pos /;"	d
RCC_CSR_LPWRRSTF	includes/stm32f051x8.h	/^#define RCC_CSR_LPWRRSTF /;"	d
RCC_CSR_LPWRRSTF_Msk	includes/stm32f051x8.h	/^#define RCC_CSR_LPWRRSTF_Msk /;"	d
RCC_CSR_LPWRRSTF_Pos	includes/stm32f051x8.h	/^#define RCC_CSR_LPWRRSTF_Pos /;"	d
RCC_CSR_LSION	includes/stm32f051x8.h	/^#define RCC_CSR_LSION /;"	d
RCC_CSR_LSION_Msk	includes/stm32f051x8.h	/^#define RCC_CSR_LSION_Msk /;"	d
RCC_CSR_LSION_Pos	includes/stm32f051x8.h	/^#define RCC_CSR_LSION_Pos /;"	d
RCC_CSR_LSIRDY	includes/stm32f051x8.h	/^#define RCC_CSR_LSIRDY /;"	d
RCC_CSR_LSIRDY_Msk	includes/stm32f051x8.h	/^#define RCC_CSR_LSIRDY_Msk /;"	d
RCC_CSR_LSIRDY_Pos	includes/stm32f051x8.h	/^#define RCC_CSR_LSIRDY_Pos /;"	d
RCC_CSR_OBL	includes/stm32f051x8.h	/^#define  RCC_CSR_OBL /;"	d
RCC_CSR_OBLRSTF	includes/stm32f051x8.h	/^#define RCC_CSR_OBLRSTF /;"	d
RCC_CSR_OBLRSTF_Msk	includes/stm32f051x8.h	/^#define RCC_CSR_OBLRSTF_Msk /;"	d
RCC_CSR_OBLRSTF_Pos	includes/stm32f051x8.h	/^#define RCC_CSR_OBLRSTF_Pos /;"	d
RCC_CSR_PINRSTF	includes/stm32f051x8.h	/^#define RCC_CSR_PINRSTF /;"	d
RCC_CSR_PINRSTF_Msk	includes/stm32f051x8.h	/^#define RCC_CSR_PINRSTF_Msk /;"	d
RCC_CSR_PINRSTF_Pos	includes/stm32f051x8.h	/^#define RCC_CSR_PINRSTF_Pos /;"	d
RCC_CSR_PORRSTF	includes/stm32f051x8.h	/^#define RCC_CSR_PORRSTF /;"	d
RCC_CSR_PORRSTF_Msk	includes/stm32f051x8.h	/^#define RCC_CSR_PORRSTF_Msk /;"	d
RCC_CSR_PORRSTF_Pos	includes/stm32f051x8.h	/^#define RCC_CSR_PORRSTF_Pos /;"	d
RCC_CSR_RMVF	includes/stm32f051x8.h	/^#define RCC_CSR_RMVF /;"	d
RCC_CSR_RMVF_Msk	includes/stm32f051x8.h	/^#define RCC_CSR_RMVF_Msk /;"	d
RCC_CSR_RMVF_Pos	includes/stm32f051x8.h	/^#define RCC_CSR_RMVF_Pos /;"	d
RCC_CSR_SFTRSTF	includes/stm32f051x8.h	/^#define RCC_CSR_SFTRSTF /;"	d
RCC_CSR_SFTRSTF_Msk	includes/stm32f051x8.h	/^#define RCC_CSR_SFTRSTF_Msk /;"	d
RCC_CSR_SFTRSTF_Pos	includes/stm32f051x8.h	/^#define RCC_CSR_SFTRSTF_Pos /;"	d
RCC_CSR_V18PWRRSTF	includes/stm32f051x8.h	/^#define RCC_CSR_V18PWRRSTF /;"	d
RCC_CSR_V18PWRRSTF_Msk	includes/stm32f051x8.h	/^#define RCC_CSR_V18PWRRSTF_Msk /;"	d
RCC_CSR_V18PWRRSTF_Pos	includes/stm32f051x8.h	/^#define RCC_CSR_V18PWRRSTF_Pos /;"	d
RCC_CSR_WWDGRSTF	includes/stm32f051x8.h	/^#define RCC_CSR_WWDGRSTF /;"	d
RCC_CSR_WWDGRSTF_Msk	includes/stm32f051x8.h	/^#define RCC_CSR_WWDGRSTF_Msk /;"	d
RCC_CSR_WWDGRSTF_Pos	includes/stm32f051x8.h	/^#define RCC_CSR_WWDGRSTF_Pos /;"	d
RCC_GetHCLKClockFreq	stm32f0_peripheral/Src/stm32f0xx_ll_rcc.c	/^uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)$/;"	f
RCC_GetPCLK1ClockFreq	stm32f0_peripheral/Src/stm32f0xx_ll_rcc.c	/^uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)$/;"	f
RCC_GetSystemClockFreq	stm32f0_peripheral/Src/stm32f0xx_ll_rcc.c	/^uint32_t RCC_GetSystemClockFreq(void)$/;"	f
RCC_IRQn	includes/stm32f051x8.h	/^  RCC_IRQn                    = 4,      \/*!< RCC global Interrupt                                            *\/$/;"	e	enum:__anon26
RCC_PLL_GetFreqDomain_SYS	stm32f0_peripheral/Src/stm32f0xx_ll_rcc.c	/^uint32_t RCC_PLL_GetFreqDomain_SYS(void)$/;"	f
RCC_POSITION_HPRE	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define RCC_POSITION_HPRE /;"	d
RCC_POSITION_HSI14CAL	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define RCC_POSITION_HSI14CAL /;"	d
RCC_POSITION_HSI14TRIM	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define RCC_POSITION_HSI14TRIM /;"	d
RCC_POSITION_HSI48CAL	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define RCC_POSITION_HSI48CAL /;"	d
RCC_POSITION_HSICAL	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define RCC_POSITION_HSICAL /;"	d
RCC_POSITION_HSITRIM	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define RCC_POSITION_HSITRIM /;"	d
RCC_POSITION_PLLMUL	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define RCC_POSITION_PLLMUL /;"	d
RCC_POSITION_PPRE1	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define RCC_POSITION_PPRE1 /;"	d
RCC_POSITION_USART1SW	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define RCC_POSITION_USART1SW /;"	d
RCC_POSITION_USART2SW	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define RCC_POSITION_USART2SW /;"	d
RCC_POSITION_USART3SW	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define RCC_POSITION_USART3SW /;"	d
RCC_TypeDef	includes/stm32f051x8.h	/^} RCC_TypeDef;$/;"	t	typeref:struct:__anon46
RCR	includes/stm32f051x8.h	/^  __IO uint32_t RCR;             \/*!< TIM  repetition counter register,            Address offset: 0x30 *\/$/;"	m	struct:__anon49
RDP	includes/stm32f051x8.h	/^  __IO uint16_t RDP;          \/*!< FLASH option byte Read protection,             Address offset: 0x00 *\/$/;"	m	struct:__anon40
RDR	includes/stm32f051x8.h	/^  __IO uint16_t RDR;    \/*!< USART Receive Data register,              Address offset: 0x24 *\/$/;"	m	struct:__anon51
READELF	Makefile	/^READELF = $(PREFIX)-readelf$/;"	m
READ_BIT	includes/stm32f0xx.h	/^#define READ_BIT(/;"	d
READ_REG	includes/stm32f0xx.h	/^#define READ_REG(/;"	d
RESERVED	includes/stm32f051x8.h	/^       uint32_t RESERVED;    \/*!< Reserved,                                                                  0x04 *\/$/;"	m	struct:__anon42
RESERVED	includes/stm32f051x8.h	/^  __IO uint32_t RESERVED;     \/*!< Reserved,                                                     0x18 *\/$/;"	m	struct:__anon39
RESERVED0	includes/core_cm0.h	/^        uint32_t RESERVED0;$/;"	m	struct:__anon65
RESERVED0	includes/core_cm0.h	/^        uint32_t RESERVED0[31U];$/;"	m	struct:__anon64
RESERVED0	includes/stm32f051x8.h	/^  uint8_t       RESERVED0;   \/*!< Reserved,                                                    0x05 *\/$/;"	m	struct:__anon33
RESERVED1	includes/core_cm0.h	/^        uint32_t RESERVED1;$/;"	m	struct:__anon65
RESERVED1	includes/stm32f051x8.h	/^       uint32_t RESERVED1;    \/*!< Reserved,                                                      0x18 *\/$/;"	m	struct:__anon27
RESERVED1	includes/stm32f051x8.h	/^       uint32_t RESERVED1;  \/*!< Reserved,                                                  Address offset: 0x14 *\/$/;"	m	struct:__anon47
RESERVED1	includes/stm32f051x8.h	/^       uint32_t RESERVED1; \/*!< Reserved,                                                 Address offset: 0x14 *\/$/;"	m	struct:__anon50
RESERVED1	includes/stm32f051x8.h	/^  uint16_t      RESERVED1;   \/*!< Reserved,                                                    0x06 *\/$/;"	m	struct:__anon33
RESERVED1	includes/stm32f051x8.h	/^  uint16_t  RESERVED1;  \/*!< Reserved, 0x26                                                 *\/$/;"	m	struct:__anon51
RESERVED1	includes/stm32f051x8.h	/^  uint32_t      RESERVED1[6]; \/*!< Reserved,                                                 Address offset: 0x14 to 0x28  *\/$/;"	m	struct:__anon34
RESERVED2	includes/core_cm0.h	/^        uint32_t RESERVED2[31U];$/;"	m	struct:__anon64
RESERVED2	includes/stm32f051x8.h	/^       uint32_t RESERVED2;    \/*!< Reserved,                                                      0x1C *\/$/;"	m	struct:__anon27
RESERVED2	includes/stm32f051x8.h	/^       uint32_t RESERVED2;  \/*!< Reserved,                                                  Address offset: 0x18 *\/$/;"	m	struct:__anon47
RESERVED2	includes/stm32f051x8.h	/^       uint32_t RESERVED2; \/*!< Reserved,                                                 Address offset: 0x1C *\/$/;"	m	struct:__anon50
RESERVED2	includes/stm32f051x8.h	/^  uint16_t  RESERVED2;  \/*!< Reserved, 0x2A                                                 *\/$/;"	m	struct:__anon51
RESERVED2	includes/stm32f051x8.h	/^  uint32_t      RESERVED2;    \/*!< Reserved,                                                 Address offset: 0x30 *\/$/;"	m	struct:__anon34
RESERVED2	includes/stm32f051x8.h	/^  uint32_t      RESERVED2;   \/*!< Reserved,                                                    0x0C *\/$/;"	m	struct:__anon33
RESERVED3	includes/core_cm0.h	/^        uint32_t RESERVED3[31U];$/;"	m	struct:__anon64
RESERVED3	includes/stm32f051x8.h	/^       uint32_t RESERVED3;    \/*!< Reserved,                                                      0x24 *\/$/;"	m	struct:__anon27
RESERVED3	includes/stm32f051x8.h	/^       uint32_t RESERVED3;  \/*!< Reserved,                                                  Address offset: 0x20 *\/$/;"	m	struct:__anon47
RESERVED3	includes/stm32f051x8.h	/^       uint32_t RESERVED3; \/*!< Reserved,                                                 Address offset: 0x24 *\/$/;"	m	struct:__anon50
RESERVED3	includes/stm32f051x8.h	/^  __IO uint32_t RESERVED3;   \/*!< Reserved,                                                    0x14 *\/$/;"	m	struct:__anon33
RESERVED4	includes/core_cm0.h	/^        uint32_t RESERVED4[64U];$/;"	m	struct:__anon64
RESERVED4	includes/stm32f051x8.h	/^       uint32_t RESERVED4;  \/*!< Reserved,                                                  Address offset: 0x48 *\/$/;"	m	struct:__anon47
RESERVED4	includes/stm32f051x8.h	/^       uint32_t RESERVED4; \/*!< Reserved,                                                 Address offset: 0x2C *\/$/;"	m	struct:__anon50
RESERVED4	includes/stm32f051x8.h	/^       uint32_t RESERVED4[5]; \/*!< Reserved,                                                      0x2C *\/$/;"	m	struct:__anon27
RESERVED5	includes/stm32f051x8.h	/^       uint32_t RESERVED5;  \/*!< Reserved,                                                  Address offset: 0x4C *\/$/;"	m	struct:__anon47
RESET	includes/stm32f0xx.h	/^  RESET = 0, $/;"	e	enum:__anon53
RLR	includes/stm32f051x8.h	/^  __IO uint32_t RLR;  \/*!< IWDG Reload register,    Address offset: 0x08 *\/$/;"	m	struct:__anon44
RM	Makefile	/^RM = rm -f$/;"	m
RQR	includes/stm32f051x8.h	/^  __IO uint32_t RQR;    \/*!< USART Request register,                   Address offset: 0x18 *\/$/;"	m	struct:__anon51
RSERVED1	includes/core_cm0.h	/^        uint32_t RSERVED1[31U];$/;"	m	struct:__anon64
RTC	includes/stm32f051x8.h	/^#define RTC /;"	d
RTC_ALRMAR_DT	includes/stm32f051x8.h	/^#define RTC_ALRMAR_DT /;"	d
RTC_ALRMAR_DT_0	includes/stm32f051x8.h	/^#define RTC_ALRMAR_DT_0 /;"	d
RTC_ALRMAR_DT_1	includes/stm32f051x8.h	/^#define RTC_ALRMAR_DT_1 /;"	d
RTC_ALRMAR_DT_Msk	includes/stm32f051x8.h	/^#define RTC_ALRMAR_DT_Msk /;"	d
RTC_ALRMAR_DT_Pos	includes/stm32f051x8.h	/^#define RTC_ALRMAR_DT_Pos /;"	d
RTC_ALRMAR_DU	includes/stm32f051x8.h	/^#define RTC_ALRMAR_DU /;"	d
RTC_ALRMAR_DU_0	includes/stm32f051x8.h	/^#define RTC_ALRMAR_DU_0 /;"	d
RTC_ALRMAR_DU_1	includes/stm32f051x8.h	/^#define RTC_ALRMAR_DU_1 /;"	d
RTC_ALRMAR_DU_2	includes/stm32f051x8.h	/^#define RTC_ALRMAR_DU_2 /;"	d
RTC_ALRMAR_DU_3	includes/stm32f051x8.h	/^#define RTC_ALRMAR_DU_3 /;"	d
RTC_ALRMAR_DU_Msk	includes/stm32f051x8.h	/^#define RTC_ALRMAR_DU_Msk /;"	d
RTC_ALRMAR_DU_Pos	includes/stm32f051x8.h	/^#define RTC_ALRMAR_DU_Pos /;"	d
RTC_ALRMAR_HT	includes/stm32f051x8.h	/^#define RTC_ALRMAR_HT /;"	d
RTC_ALRMAR_HT_0	includes/stm32f051x8.h	/^#define RTC_ALRMAR_HT_0 /;"	d
RTC_ALRMAR_HT_1	includes/stm32f051x8.h	/^#define RTC_ALRMAR_HT_1 /;"	d
RTC_ALRMAR_HT_Msk	includes/stm32f051x8.h	/^#define RTC_ALRMAR_HT_Msk /;"	d
RTC_ALRMAR_HT_Pos	includes/stm32f051x8.h	/^#define RTC_ALRMAR_HT_Pos /;"	d
RTC_ALRMAR_HU	includes/stm32f051x8.h	/^#define RTC_ALRMAR_HU /;"	d
RTC_ALRMAR_HU_0	includes/stm32f051x8.h	/^#define RTC_ALRMAR_HU_0 /;"	d
RTC_ALRMAR_HU_1	includes/stm32f051x8.h	/^#define RTC_ALRMAR_HU_1 /;"	d
RTC_ALRMAR_HU_2	includes/stm32f051x8.h	/^#define RTC_ALRMAR_HU_2 /;"	d
RTC_ALRMAR_HU_3	includes/stm32f051x8.h	/^#define RTC_ALRMAR_HU_3 /;"	d
RTC_ALRMAR_HU_Msk	includes/stm32f051x8.h	/^#define RTC_ALRMAR_HU_Msk /;"	d
RTC_ALRMAR_HU_Pos	includes/stm32f051x8.h	/^#define RTC_ALRMAR_HU_Pos /;"	d
RTC_ALRMAR_MNT	includes/stm32f051x8.h	/^#define RTC_ALRMAR_MNT /;"	d
RTC_ALRMAR_MNT_0	includes/stm32f051x8.h	/^#define RTC_ALRMAR_MNT_0 /;"	d
RTC_ALRMAR_MNT_1	includes/stm32f051x8.h	/^#define RTC_ALRMAR_MNT_1 /;"	d
RTC_ALRMAR_MNT_2	includes/stm32f051x8.h	/^#define RTC_ALRMAR_MNT_2 /;"	d
RTC_ALRMAR_MNT_Msk	includes/stm32f051x8.h	/^#define RTC_ALRMAR_MNT_Msk /;"	d
RTC_ALRMAR_MNT_Pos	includes/stm32f051x8.h	/^#define RTC_ALRMAR_MNT_Pos /;"	d
RTC_ALRMAR_MNU	includes/stm32f051x8.h	/^#define RTC_ALRMAR_MNU /;"	d
RTC_ALRMAR_MNU_0	includes/stm32f051x8.h	/^#define RTC_ALRMAR_MNU_0 /;"	d
RTC_ALRMAR_MNU_1	includes/stm32f051x8.h	/^#define RTC_ALRMAR_MNU_1 /;"	d
RTC_ALRMAR_MNU_2	includes/stm32f051x8.h	/^#define RTC_ALRMAR_MNU_2 /;"	d
RTC_ALRMAR_MNU_3	includes/stm32f051x8.h	/^#define RTC_ALRMAR_MNU_3 /;"	d
RTC_ALRMAR_MNU_Msk	includes/stm32f051x8.h	/^#define RTC_ALRMAR_MNU_Msk /;"	d
RTC_ALRMAR_MNU_Pos	includes/stm32f051x8.h	/^#define RTC_ALRMAR_MNU_Pos /;"	d
RTC_ALRMAR_MSK1	includes/stm32f051x8.h	/^#define RTC_ALRMAR_MSK1 /;"	d
RTC_ALRMAR_MSK1_Msk	includes/stm32f051x8.h	/^#define RTC_ALRMAR_MSK1_Msk /;"	d
RTC_ALRMAR_MSK1_Pos	includes/stm32f051x8.h	/^#define RTC_ALRMAR_MSK1_Pos /;"	d
RTC_ALRMAR_MSK2	includes/stm32f051x8.h	/^#define RTC_ALRMAR_MSK2 /;"	d
RTC_ALRMAR_MSK2_Msk	includes/stm32f051x8.h	/^#define RTC_ALRMAR_MSK2_Msk /;"	d
RTC_ALRMAR_MSK2_Pos	includes/stm32f051x8.h	/^#define RTC_ALRMAR_MSK2_Pos /;"	d
RTC_ALRMAR_MSK3	includes/stm32f051x8.h	/^#define RTC_ALRMAR_MSK3 /;"	d
RTC_ALRMAR_MSK3_Msk	includes/stm32f051x8.h	/^#define RTC_ALRMAR_MSK3_Msk /;"	d
RTC_ALRMAR_MSK3_Pos	includes/stm32f051x8.h	/^#define RTC_ALRMAR_MSK3_Pos /;"	d
RTC_ALRMAR_MSK4	includes/stm32f051x8.h	/^#define RTC_ALRMAR_MSK4 /;"	d
RTC_ALRMAR_MSK4_Msk	includes/stm32f051x8.h	/^#define RTC_ALRMAR_MSK4_Msk /;"	d
RTC_ALRMAR_MSK4_Pos	includes/stm32f051x8.h	/^#define RTC_ALRMAR_MSK4_Pos /;"	d
RTC_ALRMAR_PM	includes/stm32f051x8.h	/^#define RTC_ALRMAR_PM /;"	d
RTC_ALRMAR_PM_Msk	includes/stm32f051x8.h	/^#define RTC_ALRMAR_PM_Msk /;"	d
RTC_ALRMAR_PM_Pos	includes/stm32f051x8.h	/^#define RTC_ALRMAR_PM_Pos /;"	d
RTC_ALRMAR_ST	includes/stm32f051x8.h	/^#define RTC_ALRMAR_ST /;"	d
RTC_ALRMAR_ST_0	includes/stm32f051x8.h	/^#define RTC_ALRMAR_ST_0 /;"	d
RTC_ALRMAR_ST_1	includes/stm32f051x8.h	/^#define RTC_ALRMAR_ST_1 /;"	d
RTC_ALRMAR_ST_2	includes/stm32f051x8.h	/^#define RTC_ALRMAR_ST_2 /;"	d
RTC_ALRMAR_ST_Msk	includes/stm32f051x8.h	/^#define RTC_ALRMAR_ST_Msk /;"	d
RTC_ALRMAR_ST_Pos	includes/stm32f051x8.h	/^#define RTC_ALRMAR_ST_Pos /;"	d
RTC_ALRMAR_SU	includes/stm32f051x8.h	/^#define RTC_ALRMAR_SU /;"	d
RTC_ALRMAR_SU_0	includes/stm32f051x8.h	/^#define RTC_ALRMAR_SU_0 /;"	d
RTC_ALRMAR_SU_1	includes/stm32f051x8.h	/^#define RTC_ALRMAR_SU_1 /;"	d
RTC_ALRMAR_SU_2	includes/stm32f051x8.h	/^#define RTC_ALRMAR_SU_2 /;"	d
RTC_ALRMAR_SU_3	includes/stm32f051x8.h	/^#define RTC_ALRMAR_SU_3 /;"	d
RTC_ALRMAR_SU_Msk	includes/stm32f051x8.h	/^#define RTC_ALRMAR_SU_Msk /;"	d
RTC_ALRMAR_SU_Pos	includes/stm32f051x8.h	/^#define RTC_ALRMAR_SU_Pos /;"	d
RTC_ALRMAR_WDSEL	includes/stm32f051x8.h	/^#define RTC_ALRMAR_WDSEL /;"	d
RTC_ALRMAR_WDSEL_Msk	includes/stm32f051x8.h	/^#define RTC_ALRMAR_WDSEL_Msk /;"	d
RTC_ALRMAR_WDSEL_Pos	includes/stm32f051x8.h	/^#define RTC_ALRMAR_WDSEL_Pos /;"	d
RTC_ALRMASSR_MASKSS	includes/stm32f051x8.h	/^#define RTC_ALRMASSR_MASKSS /;"	d
RTC_ALRMASSR_MASKSS_0	includes/stm32f051x8.h	/^#define RTC_ALRMASSR_MASKSS_0 /;"	d
RTC_ALRMASSR_MASKSS_1	includes/stm32f051x8.h	/^#define RTC_ALRMASSR_MASKSS_1 /;"	d
RTC_ALRMASSR_MASKSS_2	includes/stm32f051x8.h	/^#define RTC_ALRMASSR_MASKSS_2 /;"	d
RTC_ALRMASSR_MASKSS_3	includes/stm32f051x8.h	/^#define RTC_ALRMASSR_MASKSS_3 /;"	d
RTC_ALRMASSR_MASKSS_Msk	includes/stm32f051x8.h	/^#define RTC_ALRMASSR_MASKSS_Msk /;"	d
RTC_ALRMASSR_MASKSS_Pos	includes/stm32f051x8.h	/^#define RTC_ALRMASSR_MASKSS_Pos /;"	d
RTC_ALRMASSR_SS	includes/stm32f051x8.h	/^#define RTC_ALRMASSR_SS /;"	d
RTC_ALRMASSR_SS_Msk	includes/stm32f051x8.h	/^#define RTC_ALRMASSR_SS_Msk /;"	d
RTC_ALRMASSR_SS_Pos	includes/stm32f051x8.h	/^#define RTC_ALRMASSR_SS_Pos /;"	d
RTC_ASYNCH_PRESC_DEFAULT	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^#define RTC_ASYNCH_PRESC_DEFAULT /;"	d	file:
RTC_BACKUP_SUPPORT	includes/stm32f051x8.h	/^#define RTC_BACKUP_SUPPORT /;"	d
RTC_BASE	includes/stm32f051x8.h	/^#define RTC_BASE /;"	d
RTC_BKP0R	includes/stm32f051x8.h	/^#define RTC_BKP0R /;"	d
RTC_BKP0R_Msk	includes/stm32f051x8.h	/^#define RTC_BKP0R_Msk /;"	d
RTC_BKP0R_Pos	includes/stm32f051x8.h	/^#define RTC_BKP0R_Pos /;"	d
RTC_BKP1R	includes/stm32f051x8.h	/^#define RTC_BKP1R /;"	d
RTC_BKP1R_Msk	includes/stm32f051x8.h	/^#define RTC_BKP1R_Msk /;"	d
RTC_BKP1R_Pos	includes/stm32f051x8.h	/^#define RTC_BKP1R_Pos /;"	d
RTC_BKP2R	includes/stm32f051x8.h	/^#define RTC_BKP2R /;"	d
RTC_BKP2R_Msk	includes/stm32f051x8.h	/^#define RTC_BKP2R_Msk /;"	d
RTC_BKP2R_Pos	includes/stm32f051x8.h	/^#define RTC_BKP2R_Pos /;"	d
RTC_BKP3R	includes/stm32f051x8.h	/^#define RTC_BKP3R /;"	d
RTC_BKP3R_Msk	includes/stm32f051x8.h	/^#define RTC_BKP3R_Msk /;"	d
RTC_BKP3R_Pos	includes/stm32f051x8.h	/^#define RTC_BKP3R_Pos /;"	d
RTC_BKP4R	includes/stm32f051x8.h	/^#define RTC_BKP4R /;"	d
RTC_BKP4R_Msk	includes/stm32f051x8.h	/^#define RTC_BKP4R_Msk /;"	d
RTC_BKP4R_Pos	includes/stm32f051x8.h	/^#define RTC_BKP4R_Pos /;"	d
RTC_BKP_NUMBER	includes/stm32f051x8.h	/^#define RTC_BKP_NUMBER /;"	d
RTC_CALR_CALM	includes/stm32f051x8.h	/^#define RTC_CALR_CALM /;"	d
RTC_CALR_CALM_0	includes/stm32f051x8.h	/^#define RTC_CALR_CALM_0 /;"	d
RTC_CALR_CALM_1	includes/stm32f051x8.h	/^#define RTC_CALR_CALM_1 /;"	d
RTC_CALR_CALM_2	includes/stm32f051x8.h	/^#define RTC_CALR_CALM_2 /;"	d
RTC_CALR_CALM_3	includes/stm32f051x8.h	/^#define RTC_CALR_CALM_3 /;"	d
RTC_CALR_CALM_4	includes/stm32f051x8.h	/^#define RTC_CALR_CALM_4 /;"	d
RTC_CALR_CALM_5	includes/stm32f051x8.h	/^#define RTC_CALR_CALM_5 /;"	d
RTC_CALR_CALM_6	includes/stm32f051x8.h	/^#define RTC_CALR_CALM_6 /;"	d
RTC_CALR_CALM_7	includes/stm32f051x8.h	/^#define RTC_CALR_CALM_7 /;"	d
RTC_CALR_CALM_8	includes/stm32f051x8.h	/^#define RTC_CALR_CALM_8 /;"	d
RTC_CALR_CALM_Msk	includes/stm32f051x8.h	/^#define RTC_CALR_CALM_Msk /;"	d
RTC_CALR_CALM_Pos	includes/stm32f051x8.h	/^#define RTC_CALR_CALM_Pos /;"	d
RTC_CALR_CALP	includes/stm32f051x8.h	/^#define RTC_CALR_CALP /;"	d
RTC_CALR_CALP_Msk	includes/stm32f051x8.h	/^#define RTC_CALR_CALP_Msk /;"	d
RTC_CALR_CALP_Pos	includes/stm32f051x8.h	/^#define RTC_CALR_CALP_Pos /;"	d
RTC_CALR_CALW16	includes/stm32f051x8.h	/^#define RTC_CALR_CALW16 /;"	d
RTC_CALR_CALW16_Msk	includes/stm32f051x8.h	/^#define RTC_CALR_CALW16_Msk /;"	d
RTC_CALR_CALW16_Pos	includes/stm32f051x8.h	/^#define RTC_CALR_CALW16_Pos /;"	d
RTC_CALR_CALW8	includes/stm32f051x8.h	/^#define RTC_CALR_CALW8 /;"	d
RTC_CALR_CALW8_Msk	includes/stm32f051x8.h	/^#define RTC_CALR_CALW8_Msk /;"	d
RTC_CALR_CALW8_Pos	includes/stm32f051x8.h	/^#define RTC_CALR_CALW8_Pos /;"	d
RTC_CR_ADD1H	includes/stm32f051x8.h	/^#define RTC_CR_ADD1H /;"	d
RTC_CR_ADD1H_Msk	includes/stm32f051x8.h	/^#define RTC_CR_ADD1H_Msk /;"	d
RTC_CR_ADD1H_Pos	includes/stm32f051x8.h	/^#define RTC_CR_ADD1H_Pos /;"	d
RTC_CR_ALRAE	includes/stm32f051x8.h	/^#define RTC_CR_ALRAE /;"	d
RTC_CR_ALRAE_Msk	includes/stm32f051x8.h	/^#define RTC_CR_ALRAE_Msk /;"	d
RTC_CR_ALRAE_Pos	includes/stm32f051x8.h	/^#define RTC_CR_ALRAE_Pos /;"	d
RTC_CR_ALRAIE	includes/stm32f051x8.h	/^#define RTC_CR_ALRAIE /;"	d
RTC_CR_ALRAIE_Msk	includes/stm32f051x8.h	/^#define RTC_CR_ALRAIE_Msk /;"	d
RTC_CR_ALRAIE_Pos	includes/stm32f051x8.h	/^#define RTC_CR_ALRAIE_Pos /;"	d
RTC_CR_BCK	includes/stm32f051x8.h	/^#define RTC_CR_BCK /;"	d
RTC_CR_BCK_Msk	includes/stm32f051x8.h	/^#define RTC_CR_BCK_Msk /;"	d
RTC_CR_BCK_Pos	includes/stm32f051x8.h	/^#define RTC_CR_BCK_Pos /;"	d
RTC_CR_BKP	includes/stm32f051x8.h	/^#define RTC_CR_BKP /;"	d
RTC_CR_BKP_Msk	includes/stm32f051x8.h	/^#define RTC_CR_BKP_Msk /;"	d
RTC_CR_BKP_Pos	includes/stm32f051x8.h	/^#define RTC_CR_BKP_Pos /;"	d
RTC_CR_BYPSHAD	includes/stm32f051x8.h	/^#define RTC_CR_BYPSHAD /;"	d
RTC_CR_BYPSHAD_Msk	includes/stm32f051x8.h	/^#define RTC_CR_BYPSHAD_Msk /;"	d
RTC_CR_BYPSHAD_Pos	includes/stm32f051x8.h	/^#define RTC_CR_BYPSHAD_Pos /;"	d
RTC_CR_COE	includes/stm32f051x8.h	/^#define RTC_CR_COE /;"	d
RTC_CR_COE_Msk	includes/stm32f051x8.h	/^#define RTC_CR_COE_Msk /;"	d
RTC_CR_COE_Pos	includes/stm32f051x8.h	/^#define RTC_CR_COE_Pos /;"	d
RTC_CR_COSEL	includes/stm32f051x8.h	/^#define RTC_CR_COSEL /;"	d
RTC_CR_COSEL_Msk	includes/stm32f051x8.h	/^#define RTC_CR_COSEL_Msk /;"	d
RTC_CR_COSEL_Pos	includes/stm32f051x8.h	/^#define RTC_CR_COSEL_Pos /;"	d
RTC_CR_FMT	includes/stm32f051x8.h	/^#define RTC_CR_FMT /;"	d
RTC_CR_FMT_Msk	includes/stm32f051x8.h	/^#define RTC_CR_FMT_Msk /;"	d
RTC_CR_FMT_Pos	includes/stm32f051x8.h	/^#define RTC_CR_FMT_Pos /;"	d
RTC_CR_OSEL	includes/stm32f051x8.h	/^#define RTC_CR_OSEL /;"	d
RTC_CR_OSEL_0	includes/stm32f051x8.h	/^#define RTC_CR_OSEL_0 /;"	d
RTC_CR_OSEL_1	includes/stm32f051x8.h	/^#define RTC_CR_OSEL_1 /;"	d
RTC_CR_OSEL_Msk	includes/stm32f051x8.h	/^#define RTC_CR_OSEL_Msk /;"	d
RTC_CR_OSEL_Pos	includes/stm32f051x8.h	/^#define RTC_CR_OSEL_Pos /;"	d
RTC_CR_POL	includes/stm32f051x8.h	/^#define RTC_CR_POL /;"	d
RTC_CR_POL_Msk	includes/stm32f051x8.h	/^#define RTC_CR_POL_Msk /;"	d
RTC_CR_POL_Pos	includes/stm32f051x8.h	/^#define RTC_CR_POL_Pos /;"	d
RTC_CR_REFCKON	includes/stm32f051x8.h	/^#define RTC_CR_REFCKON /;"	d
RTC_CR_REFCKON_Msk	includes/stm32f051x8.h	/^#define RTC_CR_REFCKON_Msk /;"	d
RTC_CR_REFCKON_Pos	includes/stm32f051x8.h	/^#define RTC_CR_REFCKON_Pos /;"	d
RTC_CR_SUB1H	includes/stm32f051x8.h	/^#define RTC_CR_SUB1H /;"	d
RTC_CR_SUB1H_Msk	includes/stm32f051x8.h	/^#define RTC_CR_SUB1H_Msk /;"	d
RTC_CR_SUB1H_Pos	includes/stm32f051x8.h	/^#define RTC_CR_SUB1H_Pos /;"	d
RTC_CR_TSE	includes/stm32f051x8.h	/^#define RTC_CR_TSE /;"	d
RTC_CR_TSEDGE	includes/stm32f051x8.h	/^#define RTC_CR_TSEDGE /;"	d
RTC_CR_TSEDGE_Msk	includes/stm32f051x8.h	/^#define RTC_CR_TSEDGE_Msk /;"	d
RTC_CR_TSEDGE_Pos	includes/stm32f051x8.h	/^#define RTC_CR_TSEDGE_Pos /;"	d
RTC_CR_TSE_Msk	includes/stm32f051x8.h	/^#define RTC_CR_TSE_Msk /;"	d
RTC_CR_TSE_Pos	includes/stm32f051x8.h	/^#define RTC_CR_TSE_Pos /;"	d
RTC_CR_TSIE	includes/stm32f051x8.h	/^#define RTC_CR_TSIE /;"	d
RTC_CR_TSIE_Msk	includes/stm32f051x8.h	/^#define RTC_CR_TSIE_Msk /;"	d
RTC_CR_TSIE_Pos	includes/stm32f051x8.h	/^#define RTC_CR_TSIE_Pos /;"	d
RTC_DR_DT	includes/stm32f051x8.h	/^#define RTC_DR_DT /;"	d
RTC_DR_DT_0	includes/stm32f051x8.h	/^#define RTC_DR_DT_0 /;"	d
RTC_DR_DT_1	includes/stm32f051x8.h	/^#define RTC_DR_DT_1 /;"	d
RTC_DR_DT_Msk	includes/stm32f051x8.h	/^#define RTC_DR_DT_Msk /;"	d
RTC_DR_DT_Pos	includes/stm32f051x8.h	/^#define RTC_DR_DT_Pos /;"	d
RTC_DR_DU	includes/stm32f051x8.h	/^#define RTC_DR_DU /;"	d
RTC_DR_DU_0	includes/stm32f051x8.h	/^#define RTC_DR_DU_0 /;"	d
RTC_DR_DU_1	includes/stm32f051x8.h	/^#define RTC_DR_DU_1 /;"	d
RTC_DR_DU_2	includes/stm32f051x8.h	/^#define RTC_DR_DU_2 /;"	d
RTC_DR_DU_3	includes/stm32f051x8.h	/^#define RTC_DR_DU_3 /;"	d
RTC_DR_DU_Msk	includes/stm32f051x8.h	/^#define RTC_DR_DU_Msk /;"	d
RTC_DR_DU_Pos	includes/stm32f051x8.h	/^#define RTC_DR_DU_Pos /;"	d
RTC_DR_MT	includes/stm32f051x8.h	/^#define RTC_DR_MT /;"	d
RTC_DR_MT_Msk	includes/stm32f051x8.h	/^#define RTC_DR_MT_Msk /;"	d
RTC_DR_MT_Pos	includes/stm32f051x8.h	/^#define RTC_DR_MT_Pos /;"	d
RTC_DR_MU	includes/stm32f051x8.h	/^#define RTC_DR_MU /;"	d
RTC_DR_MU_0	includes/stm32f051x8.h	/^#define RTC_DR_MU_0 /;"	d
RTC_DR_MU_1	includes/stm32f051x8.h	/^#define RTC_DR_MU_1 /;"	d
RTC_DR_MU_2	includes/stm32f051x8.h	/^#define RTC_DR_MU_2 /;"	d
RTC_DR_MU_3	includes/stm32f051x8.h	/^#define RTC_DR_MU_3 /;"	d
RTC_DR_MU_Msk	includes/stm32f051x8.h	/^#define RTC_DR_MU_Msk /;"	d
RTC_DR_MU_Pos	includes/stm32f051x8.h	/^#define RTC_DR_MU_Pos /;"	d
RTC_DR_WDU	includes/stm32f051x8.h	/^#define RTC_DR_WDU /;"	d
RTC_DR_WDU_0	includes/stm32f051x8.h	/^#define RTC_DR_WDU_0 /;"	d
RTC_DR_WDU_1	includes/stm32f051x8.h	/^#define RTC_DR_WDU_1 /;"	d
RTC_DR_WDU_2	includes/stm32f051x8.h	/^#define RTC_DR_WDU_2 /;"	d
RTC_DR_WDU_Msk	includes/stm32f051x8.h	/^#define RTC_DR_WDU_Msk /;"	d
RTC_DR_WDU_Pos	includes/stm32f051x8.h	/^#define RTC_DR_WDU_Pos /;"	d
RTC_DR_YT	includes/stm32f051x8.h	/^#define RTC_DR_YT /;"	d
RTC_DR_YT_0	includes/stm32f051x8.h	/^#define RTC_DR_YT_0 /;"	d
RTC_DR_YT_1	includes/stm32f051x8.h	/^#define RTC_DR_YT_1 /;"	d
RTC_DR_YT_2	includes/stm32f051x8.h	/^#define RTC_DR_YT_2 /;"	d
RTC_DR_YT_3	includes/stm32f051x8.h	/^#define RTC_DR_YT_3 /;"	d
RTC_DR_YT_Msk	includes/stm32f051x8.h	/^#define RTC_DR_YT_Msk /;"	d
RTC_DR_YT_Pos	includes/stm32f051x8.h	/^#define RTC_DR_YT_Pos /;"	d
RTC_DR_YU	includes/stm32f051x8.h	/^#define RTC_DR_YU /;"	d
RTC_DR_YU_0	includes/stm32f051x8.h	/^#define RTC_DR_YU_0 /;"	d
RTC_DR_YU_1	includes/stm32f051x8.h	/^#define RTC_DR_YU_1 /;"	d
RTC_DR_YU_2	includes/stm32f051x8.h	/^#define RTC_DR_YU_2 /;"	d
RTC_DR_YU_3	includes/stm32f051x8.h	/^#define RTC_DR_YU_3 /;"	d
RTC_DR_YU_Msk	includes/stm32f051x8.h	/^#define RTC_DR_YU_Msk /;"	d
RTC_DR_YU_Pos	includes/stm32f051x8.h	/^#define RTC_DR_YU_Pos /;"	d
RTC_INITMODE_TIMEOUT	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^#define RTC_INITMODE_TIMEOUT /;"	d	file:
RTC_INIT_MASK	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define RTC_INIT_MASK /;"	d
RTC_IRQn	includes/stm32f051x8.h	/^  RTC_IRQn                    = 2,      \/*!< RTC Interrupt through EXTI Lines 17, 19 and 20                  *\/$/;"	e	enum:__anon26
RTC_ISR_ALRAF	includes/stm32f051x8.h	/^#define RTC_ISR_ALRAF /;"	d
RTC_ISR_ALRAF_Msk	includes/stm32f051x8.h	/^#define RTC_ISR_ALRAF_Msk /;"	d
RTC_ISR_ALRAF_Pos	includes/stm32f051x8.h	/^#define RTC_ISR_ALRAF_Pos /;"	d
RTC_ISR_ALRAWF	includes/stm32f051x8.h	/^#define RTC_ISR_ALRAWF /;"	d
RTC_ISR_ALRAWF_Msk	includes/stm32f051x8.h	/^#define RTC_ISR_ALRAWF_Msk /;"	d
RTC_ISR_ALRAWF_Pos	includes/stm32f051x8.h	/^#define RTC_ISR_ALRAWF_Pos /;"	d
RTC_ISR_INIT	includes/stm32f051x8.h	/^#define RTC_ISR_INIT /;"	d
RTC_ISR_INITF	includes/stm32f051x8.h	/^#define RTC_ISR_INITF /;"	d
RTC_ISR_INITF_Msk	includes/stm32f051x8.h	/^#define RTC_ISR_INITF_Msk /;"	d
RTC_ISR_INITF_Pos	includes/stm32f051x8.h	/^#define RTC_ISR_INITF_Pos /;"	d
RTC_ISR_INITS	includes/stm32f051x8.h	/^#define RTC_ISR_INITS /;"	d
RTC_ISR_INITS_Msk	includes/stm32f051x8.h	/^#define RTC_ISR_INITS_Msk /;"	d
RTC_ISR_INITS_Pos	includes/stm32f051x8.h	/^#define RTC_ISR_INITS_Pos /;"	d
RTC_ISR_INIT_Msk	includes/stm32f051x8.h	/^#define RTC_ISR_INIT_Msk /;"	d
RTC_ISR_INIT_Pos	includes/stm32f051x8.h	/^#define RTC_ISR_INIT_Pos /;"	d
RTC_ISR_RECALPF	includes/stm32f051x8.h	/^#define RTC_ISR_RECALPF /;"	d
RTC_ISR_RECALPF_Msk	includes/stm32f051x8.h	/^#define RTC_ISR_RECALPF_Msk /;"	d
RTC_ISR_RECALPF_Pos	includes/stm32f051x8.h	/^#define RTC_ISR_RECALPF_Pos /;"	d
RTC_ISR_RSF	includes/stm32f051x8.h	/^#define RTC_ISR_RSF /;"	d
RTC_ISR_RSF_Msk	includes/stm32f051x8.h	/^#define RTC_ISR_RSF_Msk /;"	d
RTC_ISR_RSF_Pos	includes/stm32f051x8.h	/^#define RTC_ISR_RSF_Pos /;"	d
RTC_ISR_SHPF	includes/stm32f051x8.h	/^#define RTC_ISR_SHPF /;"	d
RTC_ISR_SHPF_Msk	includes/stm32f051x8.h	/^#define RTC_ISR_SHPF_Msk /;"	d
RTC_ISR_SHPF_Pos	includes/stm32f051x8.h	/^#define RTC_ISR_SHPF_Pos /;"	d
RTC_ISR_TAMP1F	includes/stm32f051x8.h	/^#define RTC_ISR_TAMP1F /;"	d
RTC_ISR_TAMP1F_Msk	includes/stm32f051x8.h	/^#define RTC_ISR_TAMP1F_Msk /;"	d
RTC_ISR_TAMP1F_Pos	includes/stm32f051x8.h	/^#define RTC_ISR_TAMP1F_Pos /;"	d
RTC_ISR_TAMP2F	includes/stm32f051x8.h	/^#define RTC_ISR_TAMP2F /;"	d
RTC_ISR_TAMP2F_Msk	includes/stm32f051x8.h	/^#define RTC_ISR_TAMP2F_Msk /;"	d
RTC_ISR_TAMP2F_Pos	includes/stm32f051x8.h	/^#define RTC_ISR_TAMP2F_Pos /;"	d
RTC_ISR_TSF	includes/stm32f051x8.h	/^#define RTC_ISR_TSF /;"	d
RTC_ISR_TSF_Msk	includes/stm32f051x8.h	/^#define RTC_ISR_TSF_Msk /;"	d
RTC_ISR_TSF_Pos	includes/stm32f051x8.h	/^#define RTC_ISR_TSF_Pos /;"	d
RTC_ISR_TSOVF	includes/stm32f051x8.h	/^#define RTC_ISR_TSOVF /;"	d
RTC_ISR_TSOVF_Msk	includes/stm32f051x8.h	/^#define RTC_ISR_TSOVF_Msk /;"	d
RTC_ISR_TSOVF_Pos	includes/stm32f051x8.h	/^#define RTC_ISR_TSOVF_Pos /;"	d
RTC_OFFSET_DAY	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define RTC_OFFSET_DAY /;"	d
RTC_OFFSET_HOUR	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define RTC_OFFSET_HOUR /;"	d
RTC_OFFSET_MINUTE	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define RTC_OFFSET_MINUTE /;"	d
RTC_OFFSET_MONTH	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define RTC_OFFSET_MONTH /;"	d
RTC_OFFSET_WEEKDAY	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define RTC_OFFSET_WEEKDAY /;"	d
RTC_PRER_PREDIV_A	includes/stm32f051x8.h	/^#define RTC_PRER_PREDIV_A /;"	d
RTC_PRER_PREDIV_A_Msk	includes/stm32f051x8.h	/^#define RTC_PRER_PREDIV_A_Msk /;"	d
RTC_PRER_PREDIV_A_Pos	includes/stm32f051x8.h	/^#define RTC_PRER_PREDIV_A_Pos /;"	d
RTC_PRER_PREDIV_S	includes/stm32f051x8.h	/^#define RTC_PRER_PREDIV_S /;"	d
RTC_PRER_PREDIV_S_Msk	includes/stm32f051x8.h	/^#define RTC_PRER_PREDIV_S_Msk /;"	d
RTC_PRER_PREDIV_S_Pos	includes/stm32f051x8.h	/^#define RTC_PRER_PREDIV_S_Pos /;"	d
RTC_RSF_MASK	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define RTC_RSF_MASK /;"	d
RTC_SHIFTR_ADD1S	includes/stm32f051x8.h	/^#define RTC_SHIFTR_ADD1S /;"	d
RTC_SHIFTR_ADD1S_Msk	includes/stm32f051x8.h	/^#define RTC_SHIFTR_ADD1S_Msk /;"	d
RTC_SHIFTR_ADD1S_Pos	includes/stm32f051x8.h	/^#define RTC_SHIFTR_ADD1S_Pos /;"	d
RTC_SHIFTR_SUBFS	includes/stm32f051x8.h	/^#define RTC_SHIFTR_SUBFS /;"	d
RTC_SHIFTR_SUBFS_Msk	includes/stm32f051x8.h	/^#define RTC_SHIFTR_SUBFS_Msk /;"	d
RTC_SHIFTR_SUBFS_Pos	includes/stm32f051x8.h	/^#define RTC_SHIFTR_SUBFS_Pos /;"	d
RTC_SSR_SS	includes/stm32f051x8.h	/^#define RTC_SSR_SS /;"	d
RTC_SSR_SS_Msk	includes/stm32f051x8.h	/^#define RTC_SSR_SS_Msk /;"	d
RTC_SSR_SS_Pos	includes/stm32f051x8.h	/^#define RTC_SSR_SS_Pos /;"	d
RTC_SYNCHRO_TIMEOUT	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^#define RTC_SYNCHRO_TIMEOUT /;"	d	file:
RTC_SYNCH_PRESC_DEFAULT	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^#define RTC_SYNCH_PRESC_DEFAULT /;"	d	file:
RTC_TAFCR_ALARMOUTTYPE	includes/stm32f051x8.h	/^#define RTC_TAFCR_ALARMOUTTYPE /;"	d
RTC_TAFCR_PC13MODE	includes/stm32f051x8.h	/^#define RTC_TAFCR_PC13MODE /;"	d
RTC_TAFCR_PC13MODE_Msk	includes/stm32f051x8.h	/^#define RTC_TAFCR_PC13MODE_Msk /;"	d
RTC_TAFCR_PC13MODE_Pos	includes/stm32f051x8.h	/^#define RTC_TAFCR_PC13MODE_Pos /;"	d
RTC_TAFCR_PC13VALUE	includes/stm32f051x8.h	/^#define RTC_TAFCR_PC13VALUE /;"	d
RTC_TAFCR_PC13VALUE_Msk	includes/stm32f051x8.h	/^#define RTC_TAFCR_PC13VALUE_Msk /;"	d
RTC_TAFCR_PC13VALUE_Pos	includes/stm32f051x8.h	/^#define RTC_TAFCR_PC13VALUE_Pos /;"	d
RTC_TAFCR_PC14MODE	includes/stm32f051x8.h	/^#define RTC_TAFCR_PC14MODE /;"	d
RTC_TAFCR_PC14MODE_Msk	includes/stm32f051x8.h	/^#define RTC_TAFCR_PC14MODE_Msk /;"	d
RTC_TAFCR_PC14MODE_Pos	includes/stm32f051x8.h	/^#define RTC_TAFCR_PC14MODE_Pos /;"	d
RTC_TAFCR_PC14VALUE	includes/stm32f051x8.h	/^#define RTC_TAFCR_PC14VALUE /;"	d
RTC_TAFCR_PC14VALUE_Msk	includes/stm32f051x8.h	/^#define RTC_TAFCR_PC14VALUE_Msk /;"	d
RTC_TAFCR_PC14VALUE_Pos	includes/stm32f051x8.h	/^#define RTC_TAFCR_PC14VALUE_Pos /;"	d
RTC_TAFCR_PC15MODE	includes/stm32f051x8.h	/^#define RTC_TAFCR_PC15MODE /;"	d
RTC_TAFCR_PC15MODE_Msk	includes/stm32f051x8.h	/^#define RTC_TAFCR_PC15MODE_Msk /;"	d
RTC_TAFCR_PC15MODE_Pos	includes/stm32f051x8.h	/^#define RTC_TAFCR_PC15MODE_Pos /;"	d
RTC_TAFCR_PC15VALUE	includes/stm32f051x8.h	/^#define RTC_TAFCR_PC15VALUE /;"	d
RTC_TAFCR_PC15VALUE_Msk	includes/stm32f051x8.h	/^#define RTC_TAFCR_PC15VALUE_Msk /;"	d
RTC_TAFCR_PC15VALUE_Pos	includes/stm32f051x8.h	/^#define RTC_TAFCR_PC15VALUE_Pos /;"	d
RTC_TAFCR_TAMP1E	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMP1E /;"	d
RTC_TAFCR_TAMP1E_Msk	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMP1E_Msk /;"	d
RTC_TAFCR_TAMP1E_Pos	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMP1E_Pos /;"	d
RTC_TAFCR_TAMP1TRG	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMP1TRG /;"	d
RTC_TAFCR_TAMP1TRG_Msk	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMP1TRG_Msk /;"	d
RTC_TAFCR_TAMP1TRG_Pos	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMP1TRG_Pos /;"	d
RTC_TAFCR_TAMP2E	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMP2E /;"	d
RTC_TAFCR_TAMP2E_Msk	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMP2E_Msk /;"	d
RTC_TAFCR_TAMP2E_Pos	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMP2E_Pos /;"	d
RTC_TAFCR_TAMP2TRG	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMP2TRG /;"	d
RTC_TAFCR_TAMP2TRG_Msk	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMP2TRG_Msk /;"	d
RTC_TAFCR_TAMP2TRG_Pos	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMP2TRG_Pos /;"	d
RTC_TAFCR_TAMPFLT	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMPFLT /;"	d
RTC_TAFCR_TAMPFLT_0	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMPFLT_0 /;"	d
RTC_TAFCR_TAMPFLT_1	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMPFLT_1 /;"	d
RTC_TAFCR_TAMPFLT_Msk	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMPFLT_Msk /;"	d
RTC_TAFCR_TAMPFLT_Pos	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMPFLT_Pos /;"	d
RTC_TAFCR_TAMPFREQ	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMPFREQ /;"	d
RTC_TAFCR_TAMPFREQ_0	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMPFREQ_0 /;"	d
RTC_TAFCR_TAMPFREQ_1	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMPFREQ_1 /;"	d
RTC_TAFCR_TAMPFREQ_2	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMPFREQ_2 /;"	d
RTC_TAFCR_TAMPFREQ_Msk	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMPFREQ_Msk /;"	d
RTC_TAFCR_TAMPFREQ_Pos	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMPFREQ_Pos /;"	d
RTC_TAFCR_TAMPIE	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMPIE /;"	d
RTC_TAFCR_TAMPIE_Msk	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMPIE_Msk /;"	d
RTC_TAFCR_TAMPIE_Pos	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMPIE_Pos /;"	d
RTC_TAFCR_TAMPPRCH	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMPPRCH /;"	d
RTC_TAFCR_TAMPPRCH_0	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMPPRCH_0 /;"	d
RTC_TAFCR_TAMPPRCH_1	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMPPRCH_1 /;"	d
RTC_TAFCR_TAMPPRCH_Msk	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMPPRCH_Msk /;"	d
RTC_TAFCR_TAMPPRCH_Pos	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMPPRCH_Pos /;"	d
RTC_TAFCR_TAMPPUDIS	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMPPUDIS /;"	d
RTC_TAFCR_TAMPPUDIS_Msk	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMPPUDIS_Msk /;"	d
RTC_TAFCR_TAMPPUDIS_Pos	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMPPUDIS_Pos /;"	d
RTC_TAFCR_TAMPTS	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMPTS /;"	d
RTC_TAFCR_TAMPTS_Msk	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMPTS_Msk /;"	d
RTC_TAFCR_TAMPTS_Pos	includes/stm32f051x8.h	/^#define RTC_TAFCR_TAMPTS_Pos /;"	d
RTC_TAMPER1_SUPPORT	includes/stm32f051x8.h	/^#define RTC_TAMPER1_SUPPORT /;"	d
RTC_TAMPER2_SUPPORT	includes/stm32f051x8.h	/^#define RTC_TAMPER2_SUPPORT /;"	d
RTC_TR_HT	includes/stm32f051x8.h	/^#define RTC_TR_HT /;"	d
RTC_TR_HT_0	includes/stm32f051x8.h	/^#define RTC_TR_HT_0 /;"	d
RTC_TR_HT_1	includes/stm32f051x8.h	/^#define RTC_TR_HT_1 /;"	d
RTC_TR_HT_Msk	includes/stm32f051x8.h	/^#define RTC_TR_HT_Msk /;"	d
RTC_TR_HT_Pos	includes/stm32f051x8.h	/^#define RTC_TR_HT_Pos /;"	d
RTC_TR_HU	includes/stm32f051x8.h	/^#define RTC_TR_HU /;"	d
RTC_TR_HU_0	includes/stm32f051x8.h	/^#define RTC_TR_HU_0 /;"	d
RTC_TR_HU_1	includes/stm32f051x8.h	/^#define RTC_TR_HU_1 /;"	d
RTC_TR_HU_2	includes/stm32f051x8.h	/^#define RTC_TR_HU_2 /;"	d
RTC_TR_HU_3	includes/stm32f051x8.h	/^#define RTC_TR_HU_3 /;"	d
RTC_TR_HU_Msk	includes/stm32f051x8.h	/^#define RTC_TR_HU_Msk /;"	d
RTC_TR_HU_Pos	includes/stm32f051x8.h	/^#define RTC_TR_HU_Pos /;"	d
RTC_TR_MNT	includes/stm32f051x8.h	/^#define RTC_TR_MNT /;"	d
RTC_TR_MNT_0	includes/stm32f051x8.h	/^#define RTC_TR_MNT_0 /;"	d
RTC_TR_MNT_1	includes/stm32f051x8.h	/^#define RTC_TR_MNT_1 /;"	d
RTC_TR_MNT_2	includes/stm32f051x8.h	/^#define RTC_TR_MNT_2 /;"	d
RTC_TR_MNT_Msk	includes/stm32f051x8.h	/^#define RTC_TR_MNT_Msk /;"	d
RTC_TR_MNT_Pos	includes/stm32f051x8.h	/^#define RTC_TR_MNT_Pos /;"	d
RTC_TR_MNU	includes/stm32f051x8.h	/^#define RTC_TR_MNU /;"	d
RTC_TR_MNU_0	includes/stm32f051x8.h	/^#define RTC_TR_MNU_0 /;"	d
RTC_TR_MNU_1	includes/stm32f051x8.h	/^#define RTC_TR_MNU_1 /;"	d
RTC_TR_MNU_2	includes/stm32f051x8.h	/^#define RTC_TR_MNU_2 /;"	d
RTC_TR_MNU_3	includes/stm32f051x8.h	/^#define RTC_TR_MNU_3 /;"	d
RTC_TR_MNU_Msk	includes/stm32f051x8.h	/^#define RTC_TR_MNU_Msk /;"	d
RTC_TR_MNU_Pos	includes/stm32f051x8.h	/^#define RTC_TR_MNU_Pos /;"	d
RTC_TR_PM	includes/stm32f051x8.h	/^#define RTC_TR_PM /;"	d
RTC_TR_PM_Msk	includes/stm32f051x8.h	/^#define RTC_TR_PM_Msk /;"	d
RTC_TR_PM_Pos	includes/stm32f051x8.h	/^#define RTC_TR_PM_Pos /;"	d
RTC_TR_ST	includes/stm32f051x8.h	/^#define RTC_TR_ST /;"	d
RTC_TR_ST_0	includes/stm32f051x8.h	/^#define RTC_TR_ST_0 /;"	d
RTC_TR_ST_1	includes/stm32f051x8.h	/^#define RTC_TR_ST_1 /;"	d
RTC_TR_ST_2	includes/stm32f051x8.h	/^#define RTC_TR_ST_2 /;"	d
RTC_TR_ST_Msk	includes/stm32f051x8.h	/^#define RTC_TR_ST_Msk /;"	d
RTC_TR_ST_Pos	includes/stm32f051x8.h	/^#define RTC_TR_ST_Pos /;"	d
RTC_TR_SU	includes/stm32f051x8.h	/^#define RTC_TR_SU /;"	d
RTC_TR_SU_0	includes/stm32f051x8.h	/^#define RTC_TR_SU_0 /;"	d
RTC_TR_SU_1	includes/stm32f051x8.h	/^#define RTC_TR_SU_1 /;"	d
RTC_TR_SU_2	includes/stm32f051x8.h	/^#define RTC_TR_SU_2 /;"	d
RTC_TR_SU_3	includes/stm32f051x8.h	/^#define RTC_TR_SU_3 /;"	d
RTC_TR_SU_Msk	includes/stm32f051x8.h	/^#define RTC_TR_SU_Msk /;"	d
RTC_TR_SU_Pos	includes/stm32f051x8.h	/^#define RTC_TR_SU_Pos /;"	d
RTC_TSDR_DT	includes/stm32f051x8.h	/^#define RTC_TSDR_DT /;"	d
RTC_TSDR_DT_0	includes/stm32f051x8.h	/^#define RTC_TSDR_DT_0 /;"	d
RTC_TSDR_DT_1	includes/stm32f051x8.h	/^#define RTC_TSDR_DT_1 /;"	d
RTC_TSDR_DT_Msk	includes/stm32f051x8.h	/^#define RTC_TSDR_DT_Msk /;"	d
RTC_TSDR_DT_Pos	includes/stm32f051x8.h	/^#define RTC_TSDR_DT_Pos /;"	d
RTC_TSDR_DU	includes/stm32f051x8.h	/^#define RTC_TSDR_DU /;"	d
RTC_TSDR_DU_0	includes/stm32f051x8.h	/^#define RTC_TSDR_DU_0 /;"	d
RTC_TSDR_DU_1	includes/stm32f051x8.h	/^#define RTC_TSDR_DU_1 /;"	d
RTC_TSDR_DU_2	includes/stm32f051x8.h	/^#define RTC_TSDR_DU_2 /;"	d
RTC_TSDR_DU_3	includes/stm32f051x8.h	/^#define RTC_TSDR_DU_3 /;"	d
RTC_TSDR_DU_Msk	includes/stm32f051x8.h	/^#define RTC_TSDR_DU_Msk /;"	d
RTC_TSDR_DU_Pos	includes/stm32f051x8.h	/^#define RTC_TSDR_DU_Pos /;"	d
RTC_TSDR_MT	includes/stm32f051x8.h	/^#define RTC_TSDR_MT /;"	d
RTC_TSDR_MT_Msk	includes/stm32f051x8.h	/^#define RTC_TSDR_MT_Msk /;"	d
RTC_TSDR_MT_Pos	includes/stm32f051x8.h	/^#define RTC_TSDR_MT_Pos /;"	d
RTC_TSDR_MU	includes/stm32f051x8.h	/^#define RTC_TSDR_MU /;"	d
RTC_TSDR_MU_0	includes/stm32f051x8.h	/^#define RTC_TSDR_MU_0 /;"	d
RTC_TSDR_MU_1	includes/stm32f051x8.h	/^#define RTC_TSDR_MU_1 /;"	d
RTC_TSDR_MU_2	includes/stm32f051x8.h	/^#define RTC_TSDR_MU_2 /;"	d
RTC_TSDR_MU_3	includes/stm32f051x8.h	/^#define RTC_TSDR_MU_3 /;"	d
RTC_TSDR_MU_Msk	includes/stm32f051x8.h	/^#define RTC_TSDR_MU_Msk /;"	d
RTC_TSDR_MU_Pos	includes/stm32f051x8.h	/^#define RTC_TSDR_MU_Pos /;"	d
RTC_TSDR_WDU	includes/stm32f051x8.h	/^#define RTC_TSDR_WDU /;"	d
RTC_TSDR_WDU_0	includes/stm32f051x8.h	/^#define RTC_TSDR_WDU_0 /;"	d
RTC_TSDR_WDU_1	includes/stm32f051x8.h	/^#define RTC_TSDR_WDU_1 /;"	d
RTC_TSDR_WDU_2	includes/stm32f051x8.h	/^#define RTC_TSDR_WDU_2 /;"	d
RTC_TSDR_WDU_Msk	includes/stm32f051x8.h	/^#define RTC_TSDR_WDU_Msk /;"	d
RTC_TSDR_WDU_Pos	includes/stm32f051x8.h	/^#define RTC_TSDR_WDU_Pos /;"	d
RTC_TSSSR_SS	includes/stm32f051x8.h	/^#define RTC_TSSSR_SS /;"	d
RTC_TSSSR_SS_Msk	includes/stm32f051x8.h	/^#define RTC_TSSSR_SS_Msk /;"	d
RTC_TSSSR_SS_Pos	includes/stm32f051x8.h	/^#define RTC_TSSSR_SS_Pos /;"	d
RTC_TSTR_HT	includes/stm32f051x8.h	/^#define RTC_TSTR_HT /;"	d
RTC_TSTR_HT_0	includes/stm32f051x8.h	/^#define RTC_TSTR_HT_0 /;"	d
RTC_TSTR_HT_1	includes/stm32f051x8.h	/^#define RTC_TSTR_HT_1 /;"	d
RTC_TSTR_HT_Msk	includes/stm32f051x8.h	/^#define RTC_TSTR_HT_Msk /;"	d
RTC_TSTR_HT_Pos	includes/stm32f051x8.h	/^#define RTC_TSTR_HT_Pos /;"	d
RTC_TSTR_HU	includes/stm32f051x8.h	/^#define RTC_TSTR_HU /;"	d
RTC_TSTR_HU_0	includes/stm32f051x8.h	/^#define RTC_TSTR_HU_0 /;"	d
RTC_TSTR_HU_1	includes/stm32f051x8.h	/^#define RTC_TSTR_HU_1 /;"	d
RTC_TSTR_HU_2	includes/stm32f051x8.h	/^#define RTC_TSTR_HU_2 /;"	d
RTC_TSTR_HU_3	includes/stm32f051x8.h	/^#define RTC_TSTR_HU_3 /;"	d
RTC_TSTR_HU_Msk	includes/stm32f051x8.h	/^#define RTC_TSTR_HU_Msk /;"	d
RTC_TSTR_HU_Pos	includes/stm32f051x8.h	/^#define RTC_TSTR_HU_Pos /;"	d
RTC_TSTR_MNT	includes/stm32f051x8.h	/^#define RTC_TSTR_MNT /;"	d
RTC_TSTR_MNT_0	includes/stm32f051x8.h	/^#define RTC_TSTR_MNT_0 /;"	d
RTC_TSTR_MNT_1	includes/stm32f051x8.h	/^#define RTC_TSTR_MNT_1 /;"	d
RTC_TSTR_MNT_2	includes/stm32f051x8.h	/^#define RTC_TSTR_MNT_2 /;"	d
RTC_TSTR_MNT_Msk	includes/stm32f051x8.h	/^#define RTC_TSTR_MNT_Msk /;"	d
RTC_TSTR_MNT_Pos	includes/stm32f051x8.h	/^#define RTC_TSTR_MNT_Pos /;"	d
RTC_TSTR_MNU	includes/stm32f051x8.h	/^#define RTC_TSTR_MNU /;"	d
RTC_TSTR_MNU_0	includes/stm32f051x8.h	/^#define RTC_TSTR_MNU_0 /;"	d
RTC_TSTR_MNU_1	includes/stm32f051x8.h	/^#define RTC_TSTR_MNU_1 /;"	d
RTC_TSTR_MNU_2	includes/stm32f051x8.h	/^#define RTC_TSTR_MNU_2 /;"	d
RTC_TSTR_MNU_3	includes/stm32f051x8.h	/^#define RTC_TSTR_MNU_3 /;"	d
RTC_TSTR_MNU_Msk	includes/stm32f051x8.h	/^#define RTC_TSTR_MNU_Msk /;"	d
RTC_TSTR_MNU_Pos	includes/stm32f051x8.h	/^#define RTC_TSTR_MNU_Pos /;"	d
RTC_TSTR_PM	includes/stm32f051x8.h	/^#define RTC_TSTR_PM /;"	d
RTC_TSTR_PM_Msk	includes/stm32f051x8.h	/^#define RTC_TSTR_PM_Msk /;"	d
RTC_TSTR_PM_Pos	includes/stm32f051x8.h	/^#define RTC_TSTR_PM_Pos /;"	d
RTC_TSTR_ST	includes/stm32f051x8.h	/^#define RTC_TSTR_ST /;"	d
RTC_TSTR_ST_0	includes/stm32f051x8.h	/^#define RTC_TSTR_ST_0 /;"	d
RTC_TSTR_ST_1	includes/stm32f051x8.h	/^#define RTC_TSTR_ST_1 /;"	d
RTC_TSTR_ST_2	includes/stm32f051x8.h	/^#define RTC_TSTR_ST_2 /;"	d
RTC_TSTR_ST_Msk	includes/stm32f051x8.h	/^#define RTC_TSTR_ST_Msk /;"	d
RTC_TSTR_ST_Pos	includes/stm32f051x8.h	/^#define RTC_TSTR_ST_Pos /;"	d
RTC_TSTR_SU	includes/stm32f051x8.h	/^#define RTC_TSTR_SU /;"	d
RTC_TSTR_SU_0	includes/stm32f051x8.h	/^#define RTC_TSTR_SU_0 /;"	d
RTC_TSTR_SU_1	includes/stm32f051x8.h	/^#define RTC_TSTR_SU_1 /;"	d
RTC_TSTR_SU_2	includes/stm32f051x8.h	/^#define RTC_TSTR_SU_2 /;"	d
RTC_TSTR_SU_3	includes/stm32f051x8.h	/^#define RTC_TSTR_SU_3 /;"	d
RTC_TSTR_SU_Msk	includes/stm32f051x8.h	/^#define RTC_TSTR_SU_Msk /;"	d
RTC_TSTR_SU_Pos	includes/stm32f051x8.h	/^#define RTC_TSTR_SU_Pos /;"	d
RTC_TypeDef	includes/stm32f051x8.h	/^} RTC_TypeDef;$/;"	t	typeref:struct:__anon47
RTC_WPR_KEY	includes/stm32f051x8.h	/^#define RTC_WPR_KEY /;"	d
RTC_WPR_KEY_Msk	includes/stm32f051x8.h	/^#define RTC_WPR_KEY_Msk /;"	d
RTC_WPR_KEY_Pos	includes/stm32f051x8.h	/^#define RTC_WPR_KEY_Pos /;"	d
RTC_WRITE_PROTECTION_DISABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define RTC_WRITE_PROTECTION_DISABLE /;"	d
RTC_WRITE_PROTECTION_ENABLE_1	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define RTC_WRITE_PROTECTION_ENABLE_1 /;"	d
RTC_WRITE_PROTECTION_ENABLE_2	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define RTC_WRITE_PROTECTION_ENABLE_2 /;"	d
RTOR	includes/stm32f051x8.h	/^  __IO uint32_t RTOR;   \/*!< USART Receiver Time Out register,         Address offset: 0x14 *\/  $/;"	m	struct:__anon51
RTSR	includes/stm32f051x8.h	/^  __IO uint32_t RTSR;         \/*!<EXTI Rising trigger selection register ,      Address offset: 0x08 *\/$/;"	m	struct:__anon38
RXCRCR	includes/stm32f051x8.h	/^  __IO uint32_t RXCRCR;     \/*!< SPI Rx CRC register (not used in I2S mode),         Address offset: 0x14 *\/$/;"	m	struct:__anon48
RXDR	includes/stm32f051x8.h	/^  __IO uint32_t RXDR;         \/*!< CEC Rx Data Register,                                       Address offset:0x0C *\/$/;"	m	struct:__anon29
RXDR	includes/stm32f051x8.h	/^  __IO uint32_t RXDR;     \/*!< I2C Receive data register,         Address offset: 0x24 *\/$/;"	m	struct:__anon43
RepetitionCounter	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^  uint8_t RepetitionCounter;  \/*!< Specifies the repetition counter value. Each time the RCR downcounter$/;"	m	struct:__anon10
Reset_Handler	src/startup_stm32f051x8.s	/^Reset_Handler:$/;"	l
Resolution	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^  uint32_t Resolution;                  \/*!< Set ADC resolution.$/;"	m	struct:__anon20
SCB	includes/core_cm0.h	/^#define SCB /;"	d
SCB_AIRCR_ENDIANESS_Msk	includes/core_cm0.h	/^#define SCB_AIRCR_ENDIANESS_Msk /;"	d
SCB_AIRCR_ENDIANESS_Pos	includes/core_cm0.h	/^#define SCB_AIRCR_ENDIANESS_Pos /;"	d
SCB_AIRCR_SYSRESETREQ_Msk	includes/core_cm0.h	/^#define SCB_AIRCR_SYSRESETREQ_Msk /;"	d
SCB_AIRCR_SYSRESETREQ_Pos	includes/core_cm0.h	/^#define SCB_AIRCR_SYSRESETREQ_Pos /;"	d
SCB_AIRCR_VECTCLRACTIVE_Msk	includes/core_cm0.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Msk /;"	d
SCB_AIRCR_VECTCLRACTIVE_Pos	includes/core_cm0.h	/^#define SCB_AIRCR_VECTCLRACTIVE_Pos /;"	d
SCB_AIRCR_VECTKEYSTAT_Msk	includes/core_cm0.h	/^#define SCB_AIRCR_VECTKEYSTAT_Msk /;"	d
SCB_AIRCR_VECTKEYSTAT_Pos	includes/core_cm0.h	/^#define SCB_AIRCR_VECTKEYSTAT_Pos /;"	d
SCB_AIRCR_VECTKEY_Msk	includes/core_cm0.h	/^#define SCB_AIRCR_VECTKEY_Msk /;"	d
SCB_AIRCR_VECTKEY_Pos	includes/core_cm0.h	/^#define SCB_AIRCR_VECTKEY_Pos /;"	d
SCB_BASE	includes/core_cm0.h	/^#define SCB_BASE /;"	d
SCB_CCR_STKALIGN_Msk	includes/core_cm0.h	/^#define SCB_CCR_STKALIGN_Msk /;"	d
SCB_CCR_STKALIGN_Pos	includes/core_cm0.h	/^#define SCB_CCR_STKALIGN_Pos /;"	d
SCB_CCR_UNALIGN_TRP_Msk	includes/core_cm0.h	/^#define SCB_CCR_UNALIGN_TRP_Msk /;"	d
SCB_CCR_UNALIGN_TRP_Pos	includes/core_cm0.h	/^#define SCB_CCR_UNALIGN_TRP_Pos /;"	d
SCB_CPUID_ARCHITECTURE_Msk	includes/core_cm0.h	/^#define SCB_CPUID_ARCHITECTURE_Msk /;"	d
SCB_CPUID_ARCHITECTURE_Pos	includes/core_cm0.h	/^#define SCB_CPUID_ARCHITECTURE_Pos /;"	d
SCB_CPUID_IMPLEMENTER_Msk	includes/core_cm0.h	/^#define SCB_CPUID_IMPLEMENTER_Msk /;"	d
SCB_CPUID_IMPLEMENTER_Pos	includes/core_cm0.h	/^#define SCB_CPUID_IMPLEMENTER_Pos /;"	d
SCB_CPUID_PARTNO_Msk	includes/core_cm0.h	/^#define SCB_CPUID_PARTNO_Msk /;"	d
SCB_CPUID_PARTNO_Pos	includes/core_cm0.h	/^#define SCB_CPUID_PARTNO_Pos /;"	d
SCB_CPUID_REVISION_Msk	includes/core_cm0.h	/^#define SCB_CPUID_REVISION_Msk /;"	d
SCB_CPUID_REVISION_Pos	includes/core_cm0.h	/^#define SCB_CPUID_REVISION_Pos /;"	d
SCB_CPUID_VARIANT_Msk	includes/core_cm0.h	/^#define SCB_CPUID_VARIANT_Msk /;"	d
SCB_CPUID_VARIANT_Pos	includes/core_cm0.h	/^#define SCB_CPUID_VARIANT_Pos /;"	d
SCB_ICSR_ISRPENDING_Msk	includes/core_cm0.h	/^#define SCB_ICSR_ISRPENDING_Msk /;"	d
SCB_ICSR_ISRPENDING_Pos	includes/core_cm0.h	/^#define SCB_ICSR_ISRPENDING_Pos /;"	d
SCB_ICSR_ISRPREEMPT_Msk	includes/core_cm0.h	/^#define SCB_ICSR_ISRPREEMPT_Msk /;"	d
SCB_ICSR_ISRPREEMPT_Pos	includes/core_cm0.h	/^#define SCB_ICSR_ISRPREEMPT_Pos /;"	d
SCB_ICSR_NMIPENDSET_Msk	includes/core_cm0.h	/^#define SCB_ICSR_NMIPENDSET_Msk /;"	d
SCB_ICSR_NMIPENDSET_Pos	includes/core_cm0.h	/^#define SCB_ICSR_NMIPENDSET_Pos /;"	d
SCB_ICSR_PENDSTCLR_Msk	includes/core_cm0.h	/^#define SCB_ICSR_PENDSTCLR_Msk /;"	d
SCB_ICSR_PENDSTCLR_Pos	includes/core_cm0.h	/^#define SCB_ICSR_PENDSTCLR_Pos /;"	d
SCB_ICSR_PENDSTSET_Msk	includes/core_cm0.h	/^#define SCB_ICSR_PENDSTSET_Msk /;"	d
SCB_ICSR_PENDSTSET_Pos	includes/core_cm0.h	/^#define SCB_ICSR_PENDSTSET_Pos /;"	d
SCB_ICSR_PENDSVCLR_Msk	includes/core_cm0.h	/^#define SCB_ICSR_PENDSVCLR_Msk /;"	d
SCB_ICSR_PENDSVCLR_Pos	includes/core_cm0.h	/^#define SCB_ICSR_PENDSVCLR_Pos /;"	d
SCB_ICSR_PENDSVSET_Msk	includes/core_cm0.h	/^#define SCB_ICSR_PENDSVSET_Msk /;"	d
SCB_ICSR_PENDSVSET_Pos	includes/core_cm0.h	/^#define SCB_ICSR_PENDSVSET_Pos /;"	d
SCB_ICSR_VECTACTIVE_Msk	includes/core_cm0.h	/^#define SCB_ICSR_VECTACTIVE_Msk /;"	d
SCB_ICSR_VECTACTIVE_Pos	includes/core_cm0.h	/^#define SCB_ICSR_VECTACTIVE_Pos /;"	d
SCB_ICSR_VECTPENDING_Msk	includes/core_cm0.h	/^#define SCB_ICSR_VECTPENDING_Msk /;"	d
SCB_ICSR_VECTPENDING_Pos	includes/core_cm0.h	/^#define SCB_ICSR_VECTPENDING_Pos /;"	d
SCB_SCR_SEVONPEND_Msk	includes/core_cm0.h	/^#define SCB_SCR_SEVONPEND_Msk /;"	d
SCB_SCR_SEVONPEND_Pos	includes/core_cm0.h	/^#define SCB_SCR_SEVONPEND_Pos /;"	d
SCB_SCR_SLEEPDEEP_Msk	includes/core_cm0.h	/^#define SCB_SCR_SLEEPDEEP_Msk /;"	d
SCB_SCR_SLEEPDEEP_Pos	includes/core_cm0.h	/^#define SCB_SCR_SLEEPDEEP_Pos /;"	d
SCB_SCR_SLEEPONEXIT_Msk	includes/core_cm0.h	/^#define SCB_SCR_SLEEPONEXIT_Msk /;"	d
SCB_SCR_SLEEPONEXIT_Pos	includes/core_cm0.h	/^#define SCB_SCR_SLEEPONEXIT_Pos /;"	d
SCB_SHCSR_SVCALLPENDED_Msk	includes/core_cm0.h	/^#define SCB_SHCSR_SVCALLPENDED_Msk /;"	d
SCB_SHCSR_SVCALLPENDED_Pos	includes/core_cm0.h	/^#define SCB_SHCSR_SVCALLPENDED_Pos /;"	d
SCB_Type	includes/core_cm0.h	/^} SCB_Type;$/;"	t	typeref:struct:__anon65
SCR	includes/core_cm0.h	/^  __IOM uint32_t SCR;                    \/*!< Offset: 0x010 (R\/W)  System Control Register *\/$/;"	m	struct:__anon65
SCS_BASE	includes/core_cm0.h	/^#define SCS_BASE /;"	d
SET	includes/stm32f0xx.h	/^  SET = !RESET$/;"	e	enum:__anon53
SET_BIT	includes/stm32f0xx.h	/^#define SET_BIT(/;"	d
SHCSR	includes/core_cm0.h	/^  __IOM uint32_t SHCSR;                  \/*!< Offset: 0x024 (R\/W)  System Handler Control and State Register *\/$/;"	m	struct:__anon65
SHIFTR	includes/stm32f051x8.h	/^  __IO uint32_t SHIFTR;     \/*!< RTC shift control register,                                Address offset: 0x2C *\/$/;"	m	struct:__anon47
SHIFT_TAB_CCxP	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^static const uint8_t SHIFT_TAB_CCxP[] =$/;"	v
SHIFT_TAB_ICxx	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^static const uint8_t SHIFT_TAB_ICxx[] =$/;"	v
SHIFT_TAB_OCxx	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^static const uint8_t SHIFT_TAB_OCxx[] =$/;"	v
SHIFT_TAB_OISx	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^static const uint8_t SHIFT_TAB_OISx[] =$/;"	v
SHP	includes/core_cm0.h	/^  __IOM uint32_t SHP[2U];                \/*!< Offset: 0x01C (R\/W)  System Handlers Priority Registers. [0] is RESERVED *\/$/;"	m	struct:__anon65
SIZE	Makefile	/^SIZE = $(PREFIX)-size$/;"	m
SMCR	includes/stm32f051x8.h	/^  __IO uint32_t SMCR;         \/*!< TIM slave Mode Control register,     Address offset: 0x08 *\/$/;"	m	struct:__anon49
SMPR	includes/stm32f051x8.h	/^  __IO uint32_t SMPR;         \/*!< ADC sampling time register,                    Address offset: 0x14 *\/$/;"	m	struct:__anon27
SOURCES	Makefile	/^SOURCES = $(SOURCES_S) $(SOURCES_C)$/;"	m
SOURCES_C	Makefile	/^SOURCES_C = src\/main.c src\/system_stm32f0xx.c$/;"	m
SOURCES_S	Makefile	/^SOURCES_S = src\/startup_stm32f051x8.s$/;"	m
SPI1	includes/stm32f051x8.h	/^#define SPI1 /;"	d
SPI1_BASE	includes/stm32f051x8.h	/^#define SPI1_BASE /;"	d
SPI1_IRQn	includes/stm32f051x8.h	/^  SPI1_IRQn                   = 25,     \/*!< SPI1 global Interrupt                                           *\/$/;"	e	enum:__anon26
SPI2	includes/stm32f051x8.h	/^#define SPI2 /;"	d
SPI2_BASE	includes/stm32f051x8.h	/^#define SPI2_BASE /;"	d
SPI2_IRQn	includes/stm32f051x8.h	/^  SPI2_IRQn                   = 26,     \/*!< SPI2 global Interrupt                                           *\/$/;"	e	enum:__anon26
SPI_CR1_BIDIMODE	includes/stm32f051x8.h	/^#define SPI_CR1_BIDIMODE /;"	d
SPI_CR1_BIDIMODE_Msk	includes/stm32f051x8.h	/^#define SPI_CR1_BIDIMODE_Msk /;"	d
SPI_CR1_BIDIMODE_Pos	includes/stm32f051x8.h	/^#define SPI_CR1_BIDIMODE_Pos /;"	d
SPI_CR1_BIDIOE	includes/stm32f051x8.h	/^#define SPI_CR1_BIDIOE /;"	d
SPI_CR1_BIDIOE_Msk	includes/stm32f051x8.h	/^#define SPI_CR1_BIDIOE_Msk /;"	d
SPI_CR1_BIDIOE_Pos	includes/stm32f051x8.h	/^#define SPI_CR1_BIDIOE_Pos /;"	d
SPI_CR1_BR	includes/stm32f051x8.h	/^#define SPI_CR1_BR /;"	d
SPI_CR1_BR_0	includes/stm32f051x8.h	/^#define SPI_CR1_BR_0 /;"	d
SPI_CR1_BR_1	includes/stm32f051x8.h	/^#define SPI_CR1_BR_1 /;"	d
SPI_CR1_BR_2	includes/stm32f051x8.h	/^#define SPI_CR1_BR_2 /;"	d
SPI_CR1_BR_Msk	includes/stm32f051x8.h	/^#define SPI_CR1_BR_Msk /;"	d
SPI_CR1_BR_Pos	includes/stm32f051x8.h	/^#define SPI_CR1_BR_Pos /;"	d
SPI_CR1_CLEAR_MASK	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^#define SPI_CR1_CLEAR_MASK /;"	d	file:
SPI_CR1_CPHA	includes/stm32f051x8.h	/^#define SPI_CR1_CPHA /;"	d
SPI_CR1_CPHA_Msk	includes/stm32f051x8.h	/^#define SPI_CR1_CPHA_Msk /;"	d
SPI_CR1_CPHA_Pos	includes/stm32f051x8.h	/^#define SPI_CR1_CPHA_Pos /;"	d
SPI_CR1_CPOL	includes/stm32f051x8.h	/^#define SPI_CR1_CPOL /;"	d
SPI_CR1_CPOL_Msk	includes/stm32f051x8.h	/^#define SPI_CR1_CPOL_Msk /;"	d
SPI_CR1_CPOL_Pos	includes/stm32f051x8.h	/^#define SPI_CR1_CPOL_Pos /;"	d
SPI_CR1_CRCEN	includes/stm32f051x8.h	/^#define SPI_CR1_CRCEN /;"	d
SPI_CR1_CRCEN_Msk	includes/stm32f051x8.h	/^#define SPI_CR1_CRCEN_Msk /;"	d
SPI_CR1_CRCEN_Pos	includes/stm32f051x8.h	/^#define SPI_CR1_CRCEN_Pos /;"	d
SPI_CR1_CRCL	includes/stm32f051x8.h	/^#define SPI_CR1_CRCL /;"	d
SPI_CR1_CRCL_Msk	includes/stm32f051x8.h	/^#define SPI_CR1_CRCL_Msk /;"	d
SPI_CR1_CRCL_Pos	includes/stm32f051x8.h	/^#define SPI_CR1_CRCL_Pos /;"	d
SPI_CR1_CRCNEXT	includes/stm32f051x8.h	/^#define SPI_CR1_CRCNEXT /;"	d
SPI_CR1_CRCNEXT_Msk	includes/stm32f051x8.h	/^#define SPI_CR1_CRCNEXT_Msk /;"	d
SPI_CR1_CRCNEXT_Pos	includes/stm32f051x8.h	/^#define SPI_CR1_CRCNEXT_Pos /;"	d
SPI_CR1_LSBFIRST	includes/stm32f051x8.h	/^#define SPI_CR1_LSBFIRST /;"	d
SPI_CR1_LSBFIRST_Msk	includes/stm32f051x8.h	/^#define SPI_CR1_LSBFIRST_Msk /;"	d
SPI_CR1_LSBFIRST_Pos	includes/stm32f051x8.h	/^#define SPI_CR1_LSBFIRST_Pos /;"	d
SPI_CR1_MSTR	includes/stm32f051x8.h	/^#define SPI_CR1_MSTR /;"	d
SPI_CR1_MSTR_Msk	includes/stm32f051x8.h	/^#define SPI_CR1_MSTR_Msk /;"	d
SPI_CR1_MSTR_Pos	includes/stm32f051x8.h	/^#define SPI_CR1_MSTR_Pos /;"	d
SPI_CR1_RXONLY	includes/stm32f051x8.h	/^#define SPI_CR1_RXONLY /;"	d
SPI_CR1_RXONLY_Msk	includes/stm32f051x8.h	/^#define SPI_CR1_RXONLY_Msk /;"	d
SPI_CR1_RXONLY_Pos	includes/stm32f051x8.h	/^#define SPI_CR1_RXONLY_Pos /;"	d
SPI_CR1_SPE	includes/stm32f051x8.h	/^#define SPI_CR1_SPE /;"	d
SPI_CR1_SPE_Msk	includes/stm32f051x8.h	/^#define SPI_CR1_SPE_Msk /;"	d
SPI_CR1_SPE_Pos	includes/stm32f051x8.h	/^#define SPI_CR1_SPE_Pos /;"	d
SPI_CR1_SSI	includes/stm32f051x8.h	/^#define SPI_CR1_SSI /;"	d
SPI_CR1_SSI_Msk	includes/stm32f051x8.h	/^#define SPI_CR1_SSI_Msk /;"	d
SPI_CR1_SSI_Pos	includes/stm32f051x8.h	/^#define SPI_CR1_SSI_Pos /;"	d
SPI_CR1_SSM	includes/stm32f051x8.h	/^#define SPI_CR1_SSM /;"	d
SPI_CR1_SSM_Msk	includes/stm32f051x8.h	/^#define SPI_CR1_SSM_Msk /;"	d
SPI_CR1_SSM_Pos	includes/stm32f051x8.h	/^#define SPI_CR1_SSM_Pos /;"	d
SPI_CR2_DS	includes/stm32f051x8.h	/^#define SPI_CR2_DS /;"	d
SPI_CR2_DS_0	includes/stm32f051x8.h	/^#define SPI_CR2_DS_0 /;"	d
SPI_CR2_DS_1	includes/stm32f051x8.h	/^#define SPI_CR2_DS_1 /;"	d
SPI_CR2_DS_2	includes/stm32f051x8.h	/^#define SPI_CR2_DS_2 /;"	d
SPI_CR2_DS_3	includes/stm32f051x8.h	/^#define SPI_CR2_DS_3 /;"	d
SPI_CR2_DS_Msk	includes/stm32f051x8.h	/^#define SPI_CR2_DS_Msk /;"	d
SPI_CR2_DS_Pos	includes/stm32f051x8.h	/^#define SPI_CR2_DS_Pos /;"	d
SPI_CR2_ERRIE	includes/stm32f051x8.h	/^#define SPI_CR2_ERRIE /;"	d
SPI_CR2_ERRIE_Msk	includes/stm32f051x8.h	/^#define SPI_CR2_ERRIE_Msk /;"	d
SPI_CR2_ERRIE_Pos	includes/stm32f051x8.h	/^#define SPI_CR2_ERRIE_Pos /;"	d
SPI_CR2_FRF	includes/stm32f051x8.h	/^#define SPI_CR2_FRF /;"	d
SPI_CR2_FRF_Msk	includes/stm32f051x8.h	/^#define SPI_CR2_FRF_Msk /;"	d
SPI_CR2_FRF_Pos	includes/stm32f051x8.h	/^#define SPI_CR2_FRF_Pos /;"	d
SPI_CR2_FRXTH	includes/stm32f051x8.h	/^#define SPI_CR2_FRXTH /;"	d
SPI_CR2_FRXTH_Msk	includes/stm32f051x8.h	/^#define SPI_CR2_FRXTH_Msk /;"	d
SPI_CR2_FRXTH_Pos	includes/stm32f051x8.h	/^#define SPI_CR2_FRXTH_Pos /;"	d
SPI_CR2_LDMARX	includes/stm32f051x8.h	/^#define SPI_CR2_LDMARX /;"	d
SPI_CR2_LDMARX_Msk	includes/stm32f051x8.h	/^#define SPI_CR2_LDMARX_Msk /;"	d
SPI_CR2_LDMARX_Pos	includes/stm32f051x8.h	/^#define SPI_CR2_LDMARX_Pos /;"	d
SPI_CR2_LDMATX	includes/stm32f051x8.h	/^#define SPI_CR2_LDMATX /;"	d
SPI_CR2_LDMATX_Msk	includes/stm32f051x8.h	/^#define SPI_CR2_LDMATX_Msk /;"	d
SPI_CR2_LDMATX_Pos	includes/stm32f051x8.h	/^#define SPI_CR2_LDMATX_Pos /;"	d
SPI_CR2_NSSP	includes/stm32f051x8.h	/^#define SPI_CR2_NSSP /;"	d
SPI_CR2_NSSP_Msk	includes/stm32f051x8.h	/^#define SPI_CR2_NSSP_Msk /;"	d
SPI_CR2_NSSP_Pos	includes/stm32f051x8.h	/^#define SPI_CR2_NSSP_Pos /;"	d
SPI_CR2_RXDMAEN	includes/stm32f051x8.h	/^#define SPI_CR2_RXDMAEN /;"	d
SPI_CR2_RXDMAEN_Msk	includes/stm32f051x8.h	/^#define SPI_CR2_RXDMAEN_Msk /;"	d
SPI_CR2_RXDMAEN_Pos	includes/stm32f051x8.h	/^#define SPI_CR2_RXDMAEN_Pos /;"	d
SPI_CR2_RXNEIE	includes/stm32f051x8.h	/^#define SPI_CR2_RXNEIE /;"	d
SPI_CR2_RXNEIE_Msk	includes/stm32f051x8.h	/^#define SPI_CR2_RXNEIE_Msk /;"	d
SPI_CR2_RXNEIE_Pos	includes/stm32f051x8.h	/^#define SPI_CR2_RXNEIE_Pos /;"	d
SPI_CR2_SSOE	includes/stm32f051x8.h	/^#define SPI_CR2_SSOE /;"	d
SPI_CR2_SSOE_Msk	includes/stm32f051x8.h	/^#define SPI_CR2_SSOE_Msk /;"	d
SPI_CR2_SSOE_Pos	includes/stm32f051x8.h	/^#define SPI_CR2_SSOE_Pos /;"	d
SPI_CR2_TXDMAEN	includes/stm32f051x8.h	/^#define SPI_CR2_TXDMAEN /;"	d
SPI_CR2_TXDMAEN_Msk	includes/stm32f051x8.h	/^#define SPI_CR2_TXDMAEN_Msk /;"	d
SPI_CR2_TXDMAEN_Pos	includes/stm32f051x8.h	/^#define SPI_CR2_TXDMAEN_Pos /;"	d
SPI_CR2_TXEIE	includes/stm32f051x8.h	/^#define SPI_CR2_TXEIE /;"	d
SPI_CR2_TXEIE_Msk	includes/stm32f051x8.h	/^#define SPI_CR2_TXEIE_Msk /;"	d
SPI_CR2_TXEIE_Pos	includes/stm32f051x8.h	/^#define SPI_CR2_TXEIE_Pos /;"	d
SPI_CRCPR_CRCPOLY	includes/stm32f051x8.h	/^#define SPI_CRCPR_CRCPOLY /;"	d
SPI_CRCPR_CRCPOLY_Msk	includes/stm32f051x8.h	/^#define SPI_CRCPR_CRCPOLY_Msk /;"	d
SPI_CRCPR_CRCPOLY_Pos	includes/stm32f051x8.h	/^#define SPI_CRCPR_CRCPOLY_Pos /;"	d
SPI_DR_DR	includes/stm32f051x8.h	/^#define SPI_DR_DR /;"	d
SPI_DR_DR_Msk	includes/stm32f051x8.h	/^#define SPI_DR_DR_Msk /;"	d
SPI_DR_DR_Pos	includes/stm32f051x8.h	/^#define SPI_DR_DR_Pos /;"	d
SPI_I2SCFGR_CHLEN	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_CHLEN /;"	d
SPI_I2SCFGR_CHLEN_Msk	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_CHLEN_Msk /;"	d
SPI_I2SCFGR_CHLEN_Pos	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_CHLEN_Pos /;"	d
SPI_I2SCFGR_CKPOL	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_CKPOL /;"	d
SPI_I2SCFGR_CKPOL_Msk	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_CKPOL_Msk /;"	d
SPI_I2SCFGR_CKPOL_Pos	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_CKPOL_Pos /;"	d
SPI_I2SCFGR_DATLEN	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_DATLEN /;"	d
SPI_I2SCFGR_DATLEN_0	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_DATLEN_0 /;"	d
SPI_I2SCFGR_DATLEN_1	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_DATLEN_1 /;"	d
SPI_I2SCFGR_DATLEN_Msk	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_DATLEN_Msk /;"	d
SPI_I2SCFGR_DATLEN_Pos	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_DATLEN_Pos /;"	d
SPI_I2SCFGR_I2SCFG	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_I2SCFG /;"	d
SPI_I2SCFGR_I2SCFG_0	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_I2SCFG_0 /;"	d
SPI_I2SCFGR_I2SCFG_1	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_I2SCFG_1 /;"	d
SPI_I2SCFGR_I2SCFG_Msk	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_I2SCFG_Msk /;"	d
SPI_I2SCFGR_I2SCFG_Pos	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_I2SCFG_Pos /;"	d
SPI_I2SCFGR_I2SE	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_I2SE /;"	d
SPI_I2SCFGR_I2SE_Msk	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_I2SE_Msk /;"	d
SPI_I2SCFGR_I2SE_Pos	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_I2SE_Pos /;"	d
SPI_I2SCFGR_I2SMOD	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_I2SMOD /;"	d
SPI_I2SCFGR_I2SMOD_Msk	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_I2SMOD_Msk /;"	d
SPI_I2SCFGR_I2SMOD_Pos	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_I2SMOD_Pos /;"	d
SPI_I2SCFGR_I2SSTD	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_I2SSTD /;"	d
SPI_I2SCFGR_I2SSTD_0	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_I2SSTD_0 /;"	d
SPI_I2SCFGR_I2SSTD_1	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_I2SSTD_1 /;"	d
SPI_I2SCFGR_I2SSTD_Msk	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_I2SSTD_Msk /;"	d
SPI_I2SCFGR_I2SSTD_Pos	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_I2SSTD_Pos /;"	d
SPI_I2SCFGR_PCMSYNC	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_PCMSYNC /;"	d
SPI_I2SCFGR_PCMSYNC_Msk	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_PCMSYNC_Msk /;"	d
SPI_I2SCFGR_PCMSYNC_Pos	includes/stm32f051x8.h	/^#define SPI_I2SCFGR_PCMSYNC_Pos /;"	d
SPI_I2SPR_I2SDIV	includes/stm32f051x8.h	/^#define SPI_I2SPR_I2SDIV /;"	d
SPI_I2SPR_I2SDIV_Msk	includes/stm32f051x8.h	/^#define SPI_I2SPR_I2SDIV_Msk /;"	d
SPI_I2SPR_I2SDIV_Pos	includes/stm32f051x8.h	/^#define SPI_I2SPR_I2SDIV_Pos /;"	d
SPI_I2SPR_MCKOE	includes/stm32f051x8.h	/^#define SPI_I2SPR_MCKOE /;"	d
SPI_I2SPR_MCKOE_Msk	includes/stm32f051x8.h	/^#define SPI_I2SPR_MCKOE_Msk /;"	d
SPI_I2SPR_MCKOE_Pos	includes/stm32f051x8.h	/^#define SPI_I2SPR_MCKOE_Pos /;"	d
SPI_I2SPR_ODD	includes/stm32f051x8.h	/^#define SPI_I2SPR_ODD /;"	d
SPI_I2SPR_ODD_Msk	includes/stm32f051x8.h	/^#define SPI_I2SPR_ODD_Msk /;"	d
SPI_I2SPR_ODD_Pos	includes/stm32f051x8.h	/^#define SPI_I2SPR_ODD_Pos /;"	d
SPI_I2S_SUPPORT	includes/stm32f051x8.h	/^#define SPI_I2S_SUPPORT /;"	d
SPI_RXCRCR_RXCRC	includes/stm32f051x8.h	/^#define SPI_RXCRCR_RXCRC /;"	d
SPI_RXCRCR_RXCRC_Msk	includes/stm32f051x8.h	/^#define SPI_RXCRCR_RXCRC_Msk /;"	d
SPI_RXCRCR_RXCRC_Pos	includes/stm32f051x8.h	/^#define SPI_RXCRCR_RXCRC_Pos /;"	d
SPI_SR_BSY	includes/stm32f051x8.h	/^#define SPI_SR_BSY /;"	d
SPI_SR_BSY_Msk	includes/stm32f051x8.h	/^#define SPI_SR_BSY_Msk /;"	d
SPI_SR_BSY_Pos	includes/stm32f051x8.h	/^#define SPI_SR_BSY_Pos /;"	d
SPI_SR_CHSIDE	includes/stm32f051x8.h	/^#define SPI_SR_CHSIDE /;"	d
SPI_SR_CHSIDE_Msk	includes/stm32f051x8.h	/^#define SPI_SR_CHSIDE_Msk /;"	d
SPI_SR_CHSIDE_Pos	includes/stm32f051x8.h	/^#define SPI_SR_CHSIDE_Pos /;"	d
SPI_SR_CRCERR	includes/stm32f051x8.h	/^#define SPI_SR_CRCERR /;"	d
SPI_SR_CRCERR_Msk	includes/stm32f051x8.h	/^#define SPI_SR_CRCERR_Msk /;"	d
SPI_SR_CRCERR_Pos	includes/stm32f051x8.h	/^#define SPI_SR_CRCERR_Pos /;"	d
SPI_SR_FRE	includes/stm32f051x8.h	/^#define SPI_SR_FRE /;"	d
SPI_SR_FRE_Msk	includes/stm32f051x8.h	/^#define SPI_SR_FRE_Msk /;"	d
SPI_SR_FRE_Pos	includes/stm32f051x8.h	/^#define SPI_SR_FRE_Pos /;"	d
SPI_SR_FRLVL	includes/stm32f051x8.h	/^#define SPI_SR_FRLVL /;"	d
SPI_SR_FRLVL_0	includes/stm32f051x8.h	/^#define SPI_SR_FRLVL_0 /;"	d
SPI_SR_FRLVL_1	includes/stm32f051x8.h	/^#define SPI_SR_FRLVL_1 /;"	d
SPI_SR_FRLVL_Msk	includes/stm32f051x8.h	/^#define SPI_SR_FRLVL_Msk /;"	d
SPI_SR_FRLVL_Pos	includes/stm32f051x8.h	/^#define SPI_SR_FRLVL_Pos /;"	d
SPI_SR_FTLVL	includes/stm32f051x8.h	/^#define SPI_SR_FTLVL /;"	d
SPI_SR_FTLVL_0	includes/stm32f051x8.h	/^#define SPI_SR_FTLVL_0 /;"	d
SPI_SR_FTLVL_1	includes/stm32f051x8.h	/^#define SPI_SR_FTLVL_1 /;"	d
SPI_SR_FTLVL_Msk	includes/stm32f051x8.h	/^#define SPI_SR_FTLVL_Msk /;"	d
SPI_SR_FTLVL_Pos	includes/stm32f051x8.h	/^#define SPI_SR_FTLVL_Pos /;"	d
SPI_SR_MODF	includes/stm32f051x8.h	/^#define SPI_SR_MODF /;"	d
SPI_SR_MODF_Msk	includes/stm32f051x8.h	/^#define SPI_SR_MODF_Msk /;"	d
SPI_SR_MODF_Pos	includes/stm32f051x8.h	/^#define SPI_SR_MODF_Pos /;"	d
SPI_SR_OVR	includes/stm32f051x8.h	/^#define SPI_SR_OVR /;"	d
SPI_SR_OVR_Msk	includes/stm32f051x8.h	/^#define SPI_SR_OVR_Msk /;"	d
SPI_SR_OVR_Pos	includes/stm32f051x8.h	/^#define SPI_SR_OVR_Pos /;"	d
SPI_SR_RXNE	includes/stm32f051x8.h	/^#define SPI_SR_RXNE /;"	d
SPI_SR_RXNE_Msk	includes/stm32f051x8.h	/^#define SPI_SR_RXNE_Msk /;"	d
SPI_SR_RXNE_Pos	includes/stm32f051x8.h	/^#define SPI_SR_RXNE_Pos /;"	d
SPI_SR_TXE	includes/stm32f051x8.h	/^#define SPI_SR_TXE /;"	d
SPI_SR_TXE_Msk	includes/stm32f051x8.h	/^#define SPI_SR_TXE_Msk /;"	d
SPI_SR_TXE_Pos	includes/stm32f051x8.h	/^#define SPI_SR_TXE_Pos /;"	d
SPI_SR_UDR	includes/stm32f051x8.h	/^#define SPI_SR_UDR /;"	d
SPI_SR_UDR_Msk	includes/stm32f051x8.h	/^#define SPI_SR_UDR_Msk /;"	d
SPI_SR_UDR_Pos	includes/stm32f051x8.h	/^#define SPI_SR_UDR_Pos /;"	d
SPI_TXCRCR_TXCRC	includes/stm32f051x8.h	/^#define SPI_TXCRCR_TXCRC /;"	d
SPI_TXCRCR_TXCRC_Msk	includes/stm32f051x8.h	/^#define SPI_TXCRCR_TXCRC_Msk /;"	d
SPI_TXCRCR_TXCRC_Pos	includes/stm32f051x8.h	/^#define SPI_TXCRCR_TXCRC_Pos /;"	d
SPI_TypeDef	includes/stm32f051x8.h	/^} SPI_TypeDef;$/;"	t	typeref:struct:__anon48
SPSEL	includes/core_cm0.h	/^    uint32_t SPSEL:1;                    \/*!< bit:      1  Stack to be used *\/$/;"	m	struct:__anon62::__anon63
SR	includes/stm32f051x8.h	/^  __IO uint32_t SR;           \/*!< DAC status register,                                      Address offset: 0x34 *\/$/;"	m	struct:__anon34
SR	includes/stm32f051x8.h	/^  __IO uint32_t SR;           \/*!< TIM status register,                 Address offset: 0x10 *\/$/;"	m	struct:__anon49
SR	includes/stm32f051x8.h	/^  __IO uint32_t SR;           \/*!<FLASH status register,                         Address offset: 0x0C *\/$/;"	m	struct:__anon39
SR	includes/stm32f051x8.h	/^  __IO uint32_t SR;         \/*!< SPI Status register,                                Address offset: 0x08 *\/$/;"	m	struct:__anon48
SR	includes/stm32f051x8.h	/^  __IO uint32_t SR;   \/*!< IWDG Status register,    Address offset: 0x0C *\/$/;"	m	struct:__anon44
SR	includes/stm32f051x8.h	/^  __IO uint32_t SR;   \/*!< WWDG Status register,        Address offset: 0x08 *\/$/;"	m	struct:__anon52
SRAM_BASE	includes/stm32f051x8.h	/^#define SRAM_BASE /;"	d
SSR	includes/stm32f051x8.h	/^  __IO uint32_t SSR;        \/*!< RTC sub second register,                                   Address offset: 0x28 *\/$/;"	m	struct:__anon47
STM32F0	includes/stm32f0xx.h	/^#define STM32F0$/;"	d
SUCCESS	includes/stm32f0xx.h	/^  SUCCESS = !ERROR$/;"	e	enum:__anon55
SVC_Handler	examples/EXTI_PA0_button.c	/^SVC_Handler(void) {$/;"	f
SVC_Handler	examples/USART_TX.c	/^SVC_Handler(void) {$/;"	f
SVC_Handler	src/main.c	/^SVC_Handler(void) {$/;"	f
SVC_IRQn	includes/stm32f051x8.h	/^  SVC_IRQn                    = -5,     \/*!< 11 Cortex-M0 SV Call Interrupt                                  *\/$/;"	e	enum:__anon26
SWIER	includes/stm32f051x8.h	/^  __IO uint32_t SWIER;        \/*!<EXTI Software interrupt event register,       Address offset: 0x10 *\/$/;"	m	struct:__anon38
SWTRIGR	includes/stm32f051x8.h	/^  __IO uint32_t SWTRIGR;      \/*!< DAC software trigger register,                            Address offset: 0x04 *\/$/;"	m	struct:__anon34
SYSCFG	includes/stm32f051x8.h	/^#define SYSCFG /;"	d
SYSCFG_BASE	includes/stm32f051x8.h	/^#define SYSCFG_BASE /;"	d
SYSCFG_CFGR1_ADC_DMA_RMP	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_ADC_DMA_RMP /;"	d
SYSCFG_CFGR1_ADC_DMA_RMP_Msk	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_ADC_DMA_RMP_Msk /;"	d
SYSCFG_CFGR1_ADC_DMA_RMP_Pos	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_ADC_DMA_RMP_Pos /;"	d
SYSCFG_CFGR1_DMA_RMP	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_DMA_RMP /;"	d
SYSCFG_CFGR1_DMA_RMP_Msk	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_DMA_RMP_Msk /;"	d
SYSCFG_CFGR1_DMA_RMP_Pos	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_DMA_RMP_Pos /;"	d
SYSCFG_CFGR1_I2C_FMP_PB6	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_I2C_FMP_PB6 /;"	d
SYSCFG_CFGR1_I2C_FMP_PB6_Msk	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_I2C_FMP_PB6_Msk /;"	d
SYSCFG_CFGR1_I2C_FMP_PB6_Pos	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_I2C_FMP_PB6_Pos /;"	d
SYSCFG_CFGR1_I2C_FMP_PB7	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_I2C_FMP_PB7 /;"	d
SYSCFG_CFGR1_I2C_FMP_PB7_Msk	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_I2C_FMP_PB7_Msk /;"	d
SYSCFG_CFGR1_I2C_FMP_PB7_Pos	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_I2C_FMP_PB7_Pos /;"	d
SYSCFG_CFGR1_I2C_FMP_PB8	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_I2C_FMP_PB8 /;"	d
SYSCFG_CFGR1_I2C_FMP_PB8_Msk	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_I2C_FMP_PB8_Msk /;"	d
SYSCFG_CFGR1_I2C_FMP_PB8_Pos	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_I2C_FMP_PB8_Pos /;"	d
SYSCFG_CFGR1_I2C_FMP_PB9	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_I2C_FMP_PB9 /;"	d
SYSCFG_CFGR1_I2C_FMP_PB9_Msk	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_I2C_FMP_PB9_Msk /;"	d
SYSCFG_CFGR1_I2C_FMP_PB9_Pos	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_I2C_FMP_PB9_Pos /;"	d
SYSCFG_CFGR1_MEM_MODE	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_MEM_MODE /;"	d
SYSCFG_CFGR1_MEM_MODE_0	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_MEM_MODE_0 /;"	d
SYSCFG_CFGR1_MEM_MODE_1	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_MEM_MODE_1 /;"	d
SYSCFG_CFGR1_MEM_MODE_Msk	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_MEM_MODE_Msk /;"	d
SYSCFG_CFGR1_MEM_MODE_Pos	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_MEM_MODE_Pos /;"	d
SYSCFG_CFGR1_TIM16_DMA_RMP	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_TIM16_DMA_RMP /;"	d
SYSCFG_CFGR1_TIM16_DMA_RMP_Msk	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_TIM16_DMA_RMP_Msk /;"	d
SYSCFG_CFGR1_TIM16_DMA_RMP_Pos	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_TIM16_DMA_RMP_Pos /;"	d
SYSCFG_CFGR1_TIM17_DMA_RMP	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_TIM17_DMA_RMP /;"	d
SYSCFG_CFGR1_TIM17_DMA_RMP_Msk	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_TIM17_DMA_RMP_Msk /;"	d
SYSCFG_CFGR1_TIM17_DMA_RMP_Pos	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_TIM17_DMA_RMP_Pos /;"	d
SYSCFG_CFGR1_USART1RX_DMA_RMP	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_USART1RX_DMA_RMP /;"	d
SYSCFG_CFGR1_USART1RX_DMA_RMP_Msk	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_USART1RX_DMA_RMP_Msk /;"	d
SYSCFG_CFGR1_USART1RX_DMA_RMP_Pos	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_USART1RX_DMA_RMP_Pos /;"	d
SYSCFG_CFGR1_USART1TX_DMA_RMP	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_USART1TX_DMA_RMP /;"	d
SYSCFG_CFGR1_USART1TX_DMA_RMP_Msk	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_USART1TX_DMA_RMP_Msk /;"	d
SYSCFG_CFGR1_USART1TX_DMA_RMP_Pos	includes/stm32f051x8.h	/^#define SYSCFG_CFGR1_USART1TX_DMA_RMP_Pos /;"	d
SYSCFG_CFGR2_LOCKUP_LOCK	includes/stm32f051x8.h	/^#define SYSCFG_CFGR2_LOCKUP_LOCK /;"	d
SYSCFG_CFGR2_LOCKUP_LOCK_Msk	includes/stm32f051x8.h	/^#define SYSCFG_CFGR2_LOCKUP_LOCK_Msk /;"	d
SYSCFG_CFGR2_LOCKUP_LOCK_Pos	includes/stm32f051x8.h	/^#define SYSCFG_CFGR2_LOCKUP_LOCK_Pos /;"	d
SYSCFG_CFGR2_PVD_LOCK	includes/stm32f051x8.h	/^#define SYSCFG_CFGR2_PVD_LOCK /;"	d
SYSCFG_CFGR2_PVD_LOCK_Msk	includes/stm32f051x8.h	/^#define SYSCFG_CFGR2_PVD_LOCK_Msk /;"	d
SYSCFG_CFGR2_PVD_LOCK_Pos	includes/stm32f051x8.h	/^#define SYSCFG_CFGR2_PVD_LOCK_Pos /;"	d
SYSCFG_CFGR2_SRAM_PARITY_LOCK	includes/stm32f051x8.h	/^#define SYSCFG_CFGR2_SRAM_PARITY_LOCK /;"	d
SYSCFG_CFGR2_SRAM_PARITY_LOCK_Msk	includes/stm32f051x8.h	/^#define SYSCFG_CFGR2_SRAM_PARITY_LOCK_Msk /;"	d
SYSCFG_CFGR2_SRAM_PARITY_LOCK_Pos	includes/stm32f051x8.h	/^#define SYSCFG_CFGR2_SRAM_PARITY_LOCK_Pos /;"	d
SYSCFG_CFGR2_SRAM_PE	includes/stm32f051x8.h	/^#define SYSCFG_CFGR2_SRAM_PE /;"	d
SYSCFG_CFGR2_SRAM_PEF	includes/stm32f051x8.h	/^#define SYSCFG_CFGR2_SRAM_PEF /;"	d
SYSCFG_CFGR2_SRAM_PEF_Msk	includes/stm32f051x8.h	/^#define SYSCFG_CFGR2_SRAM_PEF_Msk /;"	d
SYSCFG_CFGR2_SRAM_PEF_Pos	includes/stm32f051x8.h	/^#define SYSCFG_CFGR2_SRAM_PEF_Pos /;"	d
SYSCFG_EXTICR1_EXTI0	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI0 /;"	d
SYSCFG_EXTICR1_EXTI0_Msk	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI0_Msk /;"	d
SYSCFG_EXTICR1_EXTI0_PA	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI0_PA /;"	d
SYSCFG_EXTICR1_EXTI0_PB	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI0_PB /;"	d
SYSCFG_EXTICR1_EXTI0_PC	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI0_PC /;"	d
SYSCFG_EXTICR1_EXTI0_PD	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI0_PD /;"	d
SYSCFG_EXTICR1_EXTI0_PF	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI0_PF /;"	d
SYSCFG_EXTICR1_EXTI0_Pos	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI0_Pos /;"	d
SYSCFG_EXTICR1_EXTI1	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI1 /;"	d
SYSCFG_EXTICR1_EXTI1_Msk	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI1_Msk /;"	d
SYSCFG_EXTICR1_EXTI1_PA	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI1_PA /;"	d
SYSCFG_EXTICR1_EXTI1_PB	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI1_PB /;"	d
SYSCFG_EXTICR1_EXTI1_PC	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI1_PC /;"	d
SYSCFG_EXTICR1_EXTI1_PD	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI1_PD /;"	d
SYSCFG_EXTICR1_EXTI1_PF	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI1_PF /;"	d
SYSCFG_EXTICR1_EXTI1_Pos	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI1_Pos /;"	d
SYSCFG_EXTICR1_EXTI2	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI2 /;"	d
SYSCFG_EXTICR1_EXTI2_Msk	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI2_Msk /;"	d
SYSCFG_EXTICR1_EXTI2_PA	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI2_PA /;"	d
SYSCFG_EXTICR1_EXTI2_PB	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI2_PB /;"	d
SYSCFG_EXTICR1_EXTI2_PC	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI2_PC /;"	d
SYSCFG_EXTICR1_EXTI2_PD	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI2_PD /;"	d
SYSCFG_EXTICR1_EXTI2_PF	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI2_PF /;"	d
SYSCFG_EXTICR1_EXTI2_Pos	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI2_Pos /;"	d
SYSCFG_EXTICR1_EXTI3	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI3 /;"	d
SYSCFG_EXTICR1_EXTI3_Msk	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI3_Msk /;"	d
SYSCFG_EXTICR1_EXTI3_PA	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI3_PA /;"	d
SYSCFG_EXTICR1_EXTI3_PB	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI3_PB /;"	d
SYSCFG_EXTICR1_EXTI3_PC	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI3_PC /;"	d
SYSCFG_EXTICR1_EXTI3_PD	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI3_PD /;"	d
SYSCFG_EXTICR1_EXTI3_PF	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI3_PF /;"	d
SYSCFG_EXTICR1_EXTI3_Pos	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR1_EXTI3_Pos /;"	d
SYSCFG_EXTICR2_EXTI4	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI4 /;"	d
SYSCFG_EXTICR2_EXTI4_Msk	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI4_Msk /;"	d
SYSCFG_EXTICR2_EXTI4_PA	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI4_PA /;"	d
SYSCFG_EXTICR2_EXTI4_PB	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI4_PB /;"	d
SYSCFG_EXTICR2_EXTI4_PC	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI4_PC /;"	d
SYSCFG_EXTICR2_EXTI4_PD	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI4_PD /;"	d
SYSCFG_EXTICR2_EXTI4_PF	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI4_PF /;"	d
SYSCFG_EXTICR2_EXTI4_Pos	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI4_Pos /;"	d
SYSCFG_EXTICR2_EXTI5	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI5 /;"	d
SYSCFG_EXTICR2_EXTI5_Msk	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI5_Msk /;"	d
SYSCFG_EXTICR2_EXTI5_PA	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI5_PA /;"	d
SYSCFG_EXTICR2_EXTI5_PB	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI5_PB /;"	d
SYSCFG_EXTICR2_EXTI5_PC	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI5_PC /;"	d
SYSCFG_EXTICR2_EXTI5_PD	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI5_PD /;"	d
SYSCFG_EXTICR2_EXTI5_PF	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI5_PF /;"	d
SYSCFG_EXTICR2_EXTI5_Pos	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI5_Pos /;"	d
SYSCFG_EXTICR2_EXTI6	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI6 /;"	d
SYSCFG_EXTICR2_EXTI6_Msk	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI6_Msk /;"	d
SYSCFG_EXTICR2_EXTI6_PA	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI6_PA /;"	d
SYSCFG_EXTICR2_EXTI6_PB	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI6_PB /;"	d
SYSCFG_EXTICR2_EXTI6_PC	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI6_PC /;"	d
SYSCFG_EXTICR2_EXTI6_PD	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI6_PD /;"	d
SYSCFG_EXTICR2_EXTI6_PF	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI6_PF /;"	d
SYSCFG_EXTICR2_EXTI6_Pos	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI6_Pos /;"	d
SYSCFG_EXTICR2_EXTI7	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI7 /;"	d
SYSCFG_EXTICR2_EXTI7_Msk	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI7_Msk /;"	d
SYSCFG_EXTICR2_EXTI7_PA	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI7_PA /;"	d
SYSCFG_EXTICR2_EXTI7_PB	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI7_PB /;"	d
SYSCFG_EXTICR2_EXTI7_PC	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI7_PC /;"	d
SYSCFG_EXTICR2_EXTI7_PD	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI7_PD /;"	d
SYSCFG_EXTICR2_EXTI7_PF	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI7_PF /;"	d
SYSCFG_EXTICR2_EXTI7_Pos	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR2_EXTI7_Pos /;"	d
SYSCFG_EXTICR3_EXTI10	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI10 /;"	d
SYSCFG_EXTICR3_EXTI10_Msk	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI10_Msk /;"	d
SYSCFG_EXTICR3_EXTI10_PA	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI10_PA /;"	d
SYSCFG_EXTICR3_EXTI10_PB	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI10_PB /;"	d
SYSCFG_EXTICR3_EXTI10_PC	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI10_PC /;"	d
SYSCFG_EXTICR3_EXTI10_PD	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI10_PD /;"	d
SYSCFG_EXTICR3_EXTI10_PF	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI10_PF /;"	d
SYSCFG_EXTICR3_EXTI10_Pos	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI10_Pos /;"	d
SYSCFG_EXTICR3_EXTI11	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI11 /;"	d
SYSCFG_EXTICR3_EXTI11_Msk	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI11_Msk /;"	d
SYSCFG_EXTICR3_EXTI11_PA	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI11_PA /;"	d
SYSCFG_EXTICR3_EXTI11_PB	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI11_PB /;"	d
SYSCFG_EXTICR3_EXTI11_PC	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI11_PC /;"	d
SYSCFG_EXTICR3_EXTI11_PD	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI11_PD /;"	d
SYSCFG_EXTICR3_EXTI11_PF	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI11_PF /;"	d
SYSCFG_EXTICR3_EXTI11_Pos	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI11_Pos /;"	d
SYSCFG_EXTICR3_EXTI8	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI8 /;"	d
SYSCFG_EXTICR3_EXTI8_Msk	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI8_Msk /;"	d
SYSCFG_EXTICR3_EXTI8_PA	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI8_PA /;"	d
SYSCFG_EXTICR3_EXTI8_PB	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI8_PB /;"	d
SYSCFG_EXTICR3_EXTI8_PC	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI8_PC /;"	d
SYSCFG_EXTICR3_EXTI8_PD	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI8_PD /;"	d
SYSCFG_EXTICR3_EXTI8_PF	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI8_PF /;"	d
SYSCFG_EXTICR3_EXTI8_Pos	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI8_Pos /;"	d
SYSCFG_EXTICR3_EXTI9	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI9 /;"	d
SYSCFG_EXTICR3_EXTI9_Msk	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI9_Msk /;"	d
SYSCFG_EXTICR3_EXTI9_PA	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI9_PA /;"	d
SYSCFG_EXTICR3_EXTI9_PB	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI9_PB /;"	d
SYSCFG_EXTICR3_EXTI9_PC	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI9_PC /;"	d
SYSCFG_EXTICR3_EXTI9_PD	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI9_PD /;"	d
SYSCFG_EXTICR3_EXTI9_PF	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI9_PF /;"	d
SYSCFG_EXTICR3_EXTI9_Pos	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR3_EXTI9_Pos /;"	d
SYSCFG_EXTICR4_EXTI12	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI12 /;"	d
SYSCFG_EXTICR4_EXTI12_Msk	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI12_Msk /;"	d
SYSCFG_EXTICR4_EXTI12_PA	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI12_PA /;"	d
SYSCFG_EXTICR4_EXTI12_PB	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI12_PB /;"	d
SYSCFG_EXTICR4_EXTI12_PC	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI12_PC /;"	d
SYSCFG_EXTICR4_EXTI12_PD	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI12_PD /;"	d
SYSCFG_EXTICR4_EXTI12_PF	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI12_PF /;"	d
SYSCFG_EXTICR4_EXTI12_Pos	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI12_Pos /;"	d
SYSCFG_EXTICR4_EXTI13	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI13 /;"	d
SYSCFG_EXTICR4_EXTI13_Msk	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI13_Msk /;"	d
SYSCFG_EXTICR4_EXTI13_PA	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI13_PA /;"	d
SYSCFG_EXTICR4_EXTI13_PB	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI13_PB /;"	d
SYSCFG_EXTICR4_EXTI13_PC	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI13_PC /;"	d
SYSCFG_EXTICR4_EXTI13_PD	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI13_PD /;"	d
SYSCFG_EXTICR4_EXTI13_PF	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI13_PF /;"	d
SYSCFG_EXTICR4_EXTI13_Pos	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI13_Pos /;"	d
SYSCFG_EXTICR4_EXTI14	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI14 /;"	d
SYSCFG_EXTICR4_EXTI14_Msk	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI14_Msk /;"	d
SYSCFG_EXTICR4_EXTI14_PA	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI14_PA /;"	d
SYSCFG_EXTICR4_EXTI14_PB	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI14_PB /;"	d
SYSCFG_EXTICR4_EXTI14_PC	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI14_PC /;"	d
SYSCFG_EXTICR4_EXTI14_PD	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI14_PD /;"	d
SYSCFG_EXTICR4_EXTI14_PF	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI14_PF /;"	d
SYSCFG_EXTICR4_EXTI14_Pos	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI14_Pos /;"	d
SYSCFG_EXTICR4_EXTI15	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI15 /;"	d
SYSCFG_EXTICR4_EXTI15_Msk	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI15_Msk /;"	d
SYSCFG_EXTICR4_EXTI15_PA	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI15_PA /;"	d
SYSCFG_EXTICR4_EXTI15_PB	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI15_PB /;"	d
SYSCFG_EXTICR4_EXTI15_PC	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI15_PC /;"	d
SYSCFG_EXTICR4_EXTI15_PD	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI15_PD /;"	d
SYSCFG_EXTICR4_EXTI15_PF	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI15_PF /;"	d
SYSCFG_EXTICR4_EXTI15_Pos	includes/stm32f051x8.h	/^#define SYSCFG_EXTICR4_EXTI15_Pos /;"	d
SYSCFG_TypeDef	includes/stm32f051x8.h	/^} SYSCFG_TypeDef;$/;"	t	typeref:struct:__anon42
SYSCLK_Frequency	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^  uint32_t SYSCLK_Frequency;        \/*!< SYSCLK clock frequency *\/$/;"	m	struct:__anon1
Seconds	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^  uint8_t Seconds;     \/*!< Specifies the RTC Time Seconds.$/;"	m	struct:__anon7
SequencerDiscont	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^  uint32_t SequencerDiscont;            \/*!< Set ADC group regular sequencer discontinuous mode: sequence subdivided and scan conversions interrupted every selected number of ranks.$/;"	m	struct:__anon21
Speed	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^  uint32_t Speed;        \/*!< Specifies the speed for the selected pins.$/;"	m	struct:__anon25
Standard	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^  uint32_t Standard;                \/*!< Specifies the standard used for the I2S communication.$/;"	m	struct:__anon19
StopBits	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^  uint32_t StopBits;                  \/*!< Specifies the number of stop bits transmitted.$/;"	m	struct:__anon3
SynchPrescaler	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^  uint32_t SynchPrescaler;  \/*!< Specifies the RTC Synchronous Predivider value.$/;"	m	struct:__anon6
SysTick	includes/core_cm0.h	/^#define SysTick /;"	d
SysTick_BASE	includes/core_cm0.h	/^#define SysTick_BASE /;"	d
SysTick_CALIB_NOREF_Msk	includes/core_cm0.h	/^#define SysTick_CALIB_NOREF_Msk /;"	d
SysTick_CALIB_NOREF_Pos	includes/core_cm0.h	/^#define SysTick_CALIB_NOREF_Pos /;"	d
SysTick_CALIB_SKEW_Msk	includes/core_cm0.h	/^#define SysTick_CALIB_SKEW_Msk /;"	d
SysTick_CALIB_SKEW_Pos	includes/core_cm0.h	/^#define SysTick_CALIB_SKEW_Pos /;"	d
SysTick_CALIB_TENMS_Msk	includes/core_cm0.h	/^#define SysTick_CALIB_TENMS_Msk /;"	d
SysTick_CALIB_TENMS_Pos	includes/core_cm0.h	/^#define SysTick_CALIB_TENMS_Pos /;"	d
SysTick_CTRL_CLKSOURCE_Msk	includes/core_cm0.h	/^#define SysTick_CTRL_CLKSOURCE_Msk /;"	d
SysTick_CTRL_CLKSOURCE_Pos	includes/core_cm0.h	/^#define SysTick_CTRL_CLKSOURCE_Pos /;"	d
SysTick_CTRL_COUNTFLAG_Msk	includes/core_cm0.h	/^#define SysTick_CTRL_COUNTFLAG_Msk /;"	d
SysTick_CTRL_COUNTFLAG_Pos	includes/core_cm0.h	/^#define SysTick_CTRL_COUNTFLAG_Pos /;"	d
SysTick_CTRL_ENABLE_Msk	includes/core_cm0.h	/^#define SysTick_CTRL_ENABLE_Msk /;"	d
SysTick_CTRL_ENABLE_Pos	includes/core_cm0.h	/^#define SysTick_CTRL_ENABLE_Pos /;"	d
SysTick_CTRL_TICKINT_Msk	includes/core_cm0.h	/^#define SysTick_CTRL_TICKINT_Msk /;"	d
SysTick_CTRL_TICKINT_Pos	includes/core_cm0.h	/^#define SysTick_CTRL_TICKINT_Pos /;"	d
SysTick_Config	includes/core_cm0.h	/^__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)$/;"	f
SysTick_Handler	examples/EXTI_PA0_button.c	/^SysTick_Handler(void) {$/;"	f
SysTick_Handler	examples/USART_TX.c	/^SysTick_Handler(void) {$/;"	f
SysTick_Handler	src/main.c	/^SysTick_Handler(void) {$/;"	f
SysTick_IRQn	includes/stm32f051x8.h	/^  SysTick_IRQn                = -1,     \/*!< 15 Cortex-M0 System Tick Interrupt                              *\/$/;"	e	enum:__anon26
SysTick_LOAD_RELOAD_Msk	includes/core_cm0.h	/^#define SysTick_LOAD_RELOAD_Msk /;"	d
SysTick_LOAD_RELOAD_Pos	includes/core_cm0.h	/^#define SysTick_LOAD_RELOAD_Pos /;"	d
SysTick_Type	includes/core_cm0.h	/^} SysTick_Type;$/;"	t	typeref:struct:__anon66
SysTick_VAL_CURRENT_Msk	includes/core_cm0.h	/^#define SysTick_VAL_CURRENT_Msk /;"	d
SysTick_VAL_CURRENT_Pos	includes/core_cm0.h	/^#define SysTick_VAL_CURRENT_Pos /;"	d
SystemClock_Config	examples/EXTI_PA0_button.c	/^SystemClock_Config() {$/;"	f
SystemClock_Config	examples/USART_TX.c	/^SystemClock_Config() {$/;"	f
SystemClock_Config	src/main.c	/^SystemClock_Config() {$/;"	f
SystemCoreClock	src/system_stm32f0xx.c	/^uint32_t SystemCoreClock = 8000000;$/;"	v
SystemCoreClockUpdate	src/system_stm32f0xx.c	/^void SystemCoreClockUpdate (void)$/;"	f
SystemInit	src/system_stm32f0xx.c	/^void SystemInit(void)$/;"	f
T	includes/core_cm0.h	/^    uint32_t T:1;                        \/*!< bit:     24  Thumb bit        (read 0) *\/$/;"	m	struct:__anon60::__anon61
TAFCR	includes/stm32f051x8.h	/^  __IO uint32_t TAFCR;      \/*!< RTC tamper and alternate function configuration register,  Address offset: 0x40 *\/$/;"	m	struct:__anon47
TDR	includes/stm32f051x8.h	/^  __IO uint16_t TDR;    \/*!< USART Transmit Data register,             Address offset: 0x28 *\/$/;"	m	struct:__anon51
TEMPSENSOR_CAL1_ADDR	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define TEMPSENSOR_CAL1_ADDR /;"	d
TEMPSENSOR_CAL1_TEMP	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define TEMPSENSOR_CAL1_TEMP /;"	d
TEMPSENSOR_CAL2_ADDR	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define TEMPSENSOR_CAL2_ADDR /;"	d
TEMPSENSOR_CAL2_TEMP	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define TEMPSENSOR_CAL2_TEMP /;"	d
TEMPSENSOR_CAL_VREFANALOG	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define TEMPSENSOR_CAL_VREFANALOG /;"	d
TIM1	includes/stm32f051x8.h	/^#define TIM1 /;"	d
TIM14	includes/stm32f051x8.h	/^#define TIM14 /;"	d
TIM14_BASE	includes/stm32f051x8.h	/^#define TIM14_BASE /;"	d
TIM14_IRQn	includes/stm32f051x8.h	/^  TIM14_IRQn                  = 19,     \/*!< TIM14 global Interrupt                                          *\/$/;"	e	enum:__anon26
TIM14_OR_RMP_MASK	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define TIM14_OR_RMP_MASK /;"	d
TIM14_OR_TI1_RMP	includes/stm32f051x8.h	/^#define TIM14_OR_TI1_RMP /;"	d
TIM14_OR_TI1_RMP_0	includes/stm32f051x8.h	/^#define TIM14_OR_TI1_RMP_0 /;"	d
TIM14_OR_TI1_RMP_1	includes/stm32f051x8.h	/^#define TIM14_OR_TI1_RMP_1 /;"	d
TIM14_OR_TI1_RMP_Msk	includes/stm32f051x8.h	/^#define TIM14_OR_TI1_RMP_Msk /;"	d
TIM14_OR_TI1_RMP_Pos	includes/stm32f051x8.h	/^#define TIM14_OR_TI1_RMP_Pos /;"	d
TIM15	includes/stm32f051x8.h	/^#define TIM15 /;"	d
TIM15_BASE	includes/stm32f051x8.h	/^#define TIM15_BASE /;"	d
TIM15_IRQn	includes/stm32f051x8.h	/^  TIM15_IRQn                  = 20,     \/*!< TIM15 global Interrupt                                          *\/$/;"	e	enum:__anon26
TIM16	includes/stm32f051x8.h	/^#define TIM16 /;"	d
TIM16_BASE	includes/stm32f051x8.h	/^#define TIM16_BASE /;"	d
TIM16_IRQn	includes/stm32f051x8.h	/^  TIM16_IRQn                  = 21,     \/*!< TIM16 global Interrupt                                          *\/$/;"	e	enum:__anon26
TIM17	includes/stm32f051x8.h	/^#define TIM17 /;"	d
TIM17_BASE	includes/stm32f051x8.h	/^#define TIM17_BASE /;"	d
TIM17_IRQn	includes/stm32f051x8.h	/^  TIM17_IRQn                  = 22,     \/*!< TIM17 global Interrupt                                          *\/$/;"	e	enum:__anon26
TIM1_BASE	includes/stm32f051x8.h	/^#define TIM1_BASE /;"	d
TIM1_BRK_UP_TRG_COM_IRQn	includes/stm32f051x8.h	/^  TIM1_BRK_UP_TRG_COM_IRQn    = 13,     \/*!< TIM1 Break, Update, Trigger and Commutation Interrupt           *\/$/;"	e	enum:__anon26
TIM1_CC_IRQn	includes/stm32f051x8.h	/^  TIM1_CC_IRQn                = 14,     \/*!< TIM1 Capture Compare Interrupt                                  *\/$/;"	e	enum:__anon26
TIM2	includes/stm32f051x8.h	/^#define TIM2 /;"	d
TIM2_BASE	includes/stm32f051x8.h	/^#define TIM2_BASE /;"	d
TIM2_IRQn	includes/stm32f051x8.h	/^  TIM2_IRQn                   = 15,     \/*!< TIM2 global Interrupt                                           *\/$/;"	e	enum:__anon26
TIM3	includes/stm32f051x8.h	/^#define TIM3 /;"	d
TIM3_BASE	includes/stm32f051x8.h	/^#define TIM3_BASE /;"	d
TIM3_IRQn	includes/stm32f051x8.h	/^  TIM3_IRQn                   = 16,     \/*!< TIM3 global Interrupt                                           *\/$/;"	e	enum:__anon26
TIM6	includes/stm32f051x8.h	/^#define TIM6 /;"	d
TIM6_BASE	includes/stm32f051x8.h	/^#define TIM6_BASE /;"	d
TIM6_DAC_IRQn	includes/stm32f051x8.h	/^  TIM6_DAC_IRQn               = 17,     \/*!< TIM6 global and DAC channel underrun error Interrupt            *\/$/;"	e	enum:__anon26
TIM6_IRQHandler	includes/stm32f051x8.h	/^#define TIM6_IRQHandler /;"	d
TIM6_IRQn	includes/stm32f051x8.h	/^#define TIM6_IRQn /;"	d
TIMEOUTR	includes/stm32f051x8.h	/^  __IO uint32_t TIMEOUTR; \/*!< I2C Timeout register,              Address offset: 0x14 *\/$/;"	m	struct:__anon43
TIMINGR	includes/stm32f051x8.h	/^  __IO uint32_t TIMINGR;  \/*!< I2C Timing register,               Address offset: 0x10 *\/$/;"	m	struct:__anon43
TIM_ARR_ARR	includes/stm32f051x8.h	/^#define TIM_ARR_ARR /;"	d
TIM_ARR_ARR_Msk	includes/stm32f051x8.h	/^#define TIM_ARR_ARR_Msk /;"	d
TIM_ARR_ARR_Pos	includes/stm32f051x8.h	/^#define TIM_ARR_ARR_Pos /;"	d
TIM_BDTR_AOE	includes/stm32f051x8.h	/^#define TIM_BDTR_AOE /;"	d
TIM_BDTR_AOE_Msk	includes/stm32f051x8.h	/^#define TIM_BDTR_AOE_Msk /;"	d
TIM_BDTR_AOE_Pos	includes/stm32f051x8.h	/^#define TIM_BDTR_AOE_Pos /;"	d
TIM_BDTR_BKE	includes/stm32f051x8.h	/^#define TIM_BDTR_BKE /;"	d
TIM_BDTR_BKE_Msk	includes/stm32f051x8.h	/^#define TIM_BDTR_BKE_Msk /;"	d
TIM_BDTR_BKE_Pos	includes/stm32f051x8.h	/^#define TIM_BDTR_BKE_Pos /;"	d
TIM_BDTR_BKP	includes/stm32f051x8.h	/^#define TIM_BDTR_BKP /;"	d
TIM_BDTR_BKP_Msk	includes/stm32f051x8.h	/^#define TIM_BDTR_BKP_Msk /;"	d
TIM_BDTR_BKP_Pos	includes/stm32f051x8.h	/^#define TIM_BDTR_BKP_Pos /;"	d
TIM_BDTR_DTG	includes/stm32f051x8.h	/^#define TIM_BDTR_DTG /;"	d
TIM_BDTR_DTG_0	includes/stm32f051x8.h	/^#define TIM_BDTR_DTG_0 /;"	d
TIM_BDTR_DTG_1	includes/stm32f051x8.h	/^#define TIM_BDTR_DTG_1 /;"	d
TIM_BDTR_DTG_2	includes/stm32f051x8.h	/^#define TIM_BDTR_DTG_2 /;"	d
TIM_BDTR_DTG_3	includes/stm32f051x8.h	/^#define TIM_BDTR_DTG_3 /;"	d
TIM_BDTR_DTG_4	includes/stm32f051x8.h	/^#define TIM_BDTR_DTG_4 /;"	d
TIM_BDTR_DTG_5	includes/stm32f051x8.h	/^#define TIM_BDTR_DTG_5 /;"	d
TIM_BDTR_DTG_6	includes/stm32f051x8.h	/^#define TIM_BDTR_DTG_6 /;"	d
TIM_BDTR_DTG_7	includes/stm32f051x8.h	/^#define TIM_BDTR_DTG_7 /;"	d
TIM_BDTR_DTG_Msk	includes/stm32f051x8.h	/^#define TIM_BDTR_DTG_Msk /;"	d
TIM_BDTR_DTG_Pos	includes/stm32f051x8.h	/^#define TIM_BDTR_DTG_Pos /;"	d
TIM_BDTR_LOCK	includes/stm32f051x8.h	/^#define TIM_BDTR_LOCK /;"	d
TIM_BDTR_LOCK_0	includes/stm32f051x8.h	/^#define TIM_BDTR_LOCK_0 /;"	d
TIM_BDTR_LOCK_1	includes/stm32f051x8.h	/^#define TIM_BDTR_LOCK_1 /;"	d
TIM_BDTR_LOCK_Msk	includes/stm32f051x8.h	/^#define TIM_BDTR_LOCK_Msk /;"	d
TIM_BDTR_LOCK_Pos	includes/stm32f051x8.h	/^#define TIM_BDTR_LOCK_Pos /;"	d
TIM_BDTR_MOE	includes/stm32f051x8.h	/^#define TIM_BDTR_MOE /;"	d
TIM_BDTR_MOE_Msk	includes/stm32f051x8.h	/^#define TIM_BDTR_MOE_Msk /;"	d
TIM_BDTR_MOE_Pos	includes/stm32f051x8.h	/^#define TIM_BDTR_MOE_Pos /;"	d
TIM_BDTR_OSSI	includes/stm32f051x8.h	/^#define TIM_BDTR_OSSI /;"	d
TIM_BDTR_OSSI_Msk	includes/stm32f051x8.h	/^#define TIM_BDTR_OSSI_Msk /;"	d
TIM_BDTR_OSSI_Pos	includes/stm32f051x8.h	/^#define TIM_BDTR_OSSI_Pos /;"	d
TIM_BDTR_OSSR	includes/stm32f051x8.h	/^#define TIM_BDTR_OSSR /;"	d
TIM_BDTR_OSSR_Msk	includes/stm32f051x8.h	/^#define TIM_BDTR_OSSR_Msk /;"	d
TIM_BDTR_OSSR_Pos	includes/stm32f051x8.h	/^#define TIM_BDTR_OSSR_Pos /;"	d
TIM_CALC_DTS	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define TIM_CALC_DTS(/;"	d
TIM_CCER_CC1E	includes/stm32f051x8.h	/^#define TIM_CCER_CC1E /;"	d
TIM_CCER_CC1E_Msk	includes/stm32f051x8.h	/^#define TIM_CCER_CC1E_Msk /;"	d
TIM_CCER_CC1E_Pos	includes/stm32f051x8.h	/^#define TIM_CCER_CC1E_Pos /;"	d
TIM_CCER_CC1NE	includes/stm32f051x8.h	/^#define TIM_CCER_CC1NE /;"	d
TIM_CCER_CC1NE_Msk	includes/stm32f051x8.h	/^#define TIM_CCER_CC1NE_Msk /;"	d
TIM_CCER_CC1NE_Pos	includes/stm32f051x8.h	/^#define TIM_CCER_CC1NE_Pos /;"	d
TIM_CCER_CC1NP	includes/stm32f051x8.h	/^#define TIM_CCER_CC1NP /;"	d
TIM_CCER_CC1NP_Msk	includes/stm32f051x8.h	/^#define TIM_CCER_CC1NP_Msk /;"	d
TIM_CCER_CC1NP_Pos	includes/stm32f051x8.h	/^#define TIM_CCER_CC1NP_Pos /;"	d
TIM_CCER_CC1P	includes/stm32f051x8.h	/^#define TIM_CCER_CC1P /;"	d
TIM_CCER_CC1P_Msk	includes/stm32f051x8.h	/^#define TIM_CCER_CC1P_Msk /;"	d
TIM_CCER_CC1P_Pos	includes/stm32f051x8.h	/^#define TIM_CCER_CC1P_Pos /;"	d
TIM_CCER_CC2E	includes/stm32f051x8.h	/^#define TIM_CCER_CC2E /;"	d
TIM_CCER_CC2E_Msk	includes/stm32f051x8.h	/^#define TIM_CCER_CC2E_Msk /;"	d
TIM_CCER_CC2E_Pos	includes/stm32f051x8.h	/^#define TIM_CCER_CC2E_Pos /;"	d
TIM_CCER_CC2NE	includes/stm32f051x8.h	/^#define TIM_CCER_CC2NE /;"	d
TIM_CCER_CC2NE_Msk	includes/stm32f051x8.h	/^#define TIM_CCER_CC2NE_Msk /;"	d
TIM_CCER_CC2NE_Pos	includes/stm32f051x8.h	/^#define TIM_CCER_CC2NE_Pos /;"	d
TIM_CCER_CC2NP	includes/stm32f051x8.h	/^#define TIM_CCER_CC2NP /;"	d
TIM_CCER_CC2NP_Msk	includes/stm32f051x8.h	/^#define TIM_CCER_CC2NP_Msk /;"	d
TIM_CCER_CC2NP_Pos	includes/stm32f051x8.h	/^#define TIM_CCER_CC2NP_Pos /;"	d
TIM_CCER_CC2P	includes/stm32f051x8.h	/^#define TIM_CCER_CC2P /;"	d
TIM_CCER_CC2P_Msk	includes/stm32f051x8.h	/^#define TIM_CCER_CC2P_Msk /;"	d
TIM_CCER_CC2P_Pos	includes/stm32f051x8.h	/^#define TIM_CCER_CC2P_Pos /;"	d
TIM_CCER_CC3E	includes/stm32f051x8.h	/^#define TIM_CCER_CC3E /;"	d
TIM_CCER_CC3E_Msk	includes/stm32f051x8.h	/^#define TIM_CCER_CC3E_Msk /;"	d
TIM_CCER_CC3E_Pos	includes/stm32f051x8.h	/^#define TIM_CCER_CC3E_Pos /;"	d
TIM_CCER_CC3NE	includes/stm32f051x8.h	/^#define TIM_CCER_CC3NE /;"	d
TIM_CCER_CC3NE_Msk	includes/stm32f051x8.h	/^#define TIM_CCER_CC3NE_Msk /;"	d
TIM_CCER_CC3NE_Pos	includes/stm32f051x8.h	/^#define TIM_CCER_CC3NE_Pos /;"	d
TIM_CCER_CC3NP	includes/stm32f051x8.h	/^#define TIM_CCER_CC3NP /;"	d
TIM_CCER_CC3NP_Msk	includes/stm32f051x8.h	/^#define TIM_CCER_CC3NP_Msk /;"	d
TIM_CCER_CC3NP_Pos	includes/stm32f051x8.h	/^#define TIM_CCER_CC3NP_Pos /;"	d
TIM_CCER_CC3P	includes/stm32f051x8.h	/^#define TIM_CCER_CC3P /;"	d
TIM_CCER_CC3P_Msk	includes/stm32f051x8.h	/^#define TIM_CCER_CC3P_Msk /;"	d
TIM_CCER_CC3P_Pos	includes/stm32f051x8.h	/^#define TIM_CCER_CC3P_Pos /;"	d
TIM_CCER_CC4E	includes/stm32f051x8.h	/^#define TIM_CCER_CC4E /;"	d
TIM_CCER_CC4E_Msk	includes/stm32f051x8.h	/^#define TIM_CCER_CC4E_Msk /;"	d
TIM_CCER_CC4E_Pos	includes/stm32f051x8.h	/^#define TIM_CCER_CC4E_Pos /;"	d
TIM_CCER_CC4NP	includes/stm32f051x8.h	/^#define TIM_CCER_CC4NP /;"	d
TIM_CCER_CC4NP_Msk	includes/stm32f051x8.h	/^#define TIM_CCER_CC4NP_Msk /;"	d
TIM_CCER_CC4NP_Pos	includes/stm32f051x8.h	/^#define TIM_CCER_CC4NP_Pos /;"	d
TIM_CCER_CC4P	includes/stm32f051x8.h	/^#define TIM_CCER_CC4P /;"	d
TIM_CCER_CC4P_Msk	includes/stm32f051x8.h	/^#define TIM_CCER_CC4P_Msk /;"	d
TIM_CCER_CC4P_Pos	includes/stm32f051x8.h	/^#define TIM_CCER_CC4P_Pos /;"	d
TIM_CCMR1_CC1S	includes/stm32f051x8.h	/^#define TIM_CCMR1_CC1S /;"	d
TIM_CCMR1_CC1S_0	includes/stm32f051x8.h	/^#define TIM_CCMR1_CC1S_0 /;"	d
TIM_CCMR1_CC1S_1	includes/stm32f051x8.h	/^#define TIM_CCMR1_CC1S_1 /;"	d
TIM_CCMR1_CC1S_Msk	includes/stm32f051x8.h	/^#define TIM_CCMR1_CC1S_Msk /;"	d
TIM_CCMR1_CC1S_Pos	includes/stm32f051x8.h	/^#define TIM_CCMR1_CC1S_Pos /;"	d
TIM_CCMR1_CC2S	includes/stm32f051x8.h	/^#define TIM_CCMR1_CC2S /;"	d
TIM_CCMR1_CC2S_0	includes/stm32f051x8.h	/^#define TIM_CCMR1_CC2S_0 /;"	d
TIM_CCMR1_CC2S_1	includes/stm32f051x8.h	/^#define TIM_CCMR1_CC2S_1 /;"	d
TIM_CCMR1_CC2S_Msk	includes/stm32f051x8.h	/^#define TIM_CCMR1_CC2S_Msk /;"	d
TIM_CCMR1_CC2S_Pos	includes/stm32f051x8.h	/^#define TIM_CCMR1_CC2S_Pos /;"	d
TIM_CCMR1_IC1F	includes/stm32f051x8.h	/^#define TIM_CCMR1_IC1F /;"	d
TIM_CCMR1_IC1F_0	includes/stm32f051x8.h	/^#define TIM_CCMR1_IC1F_0 /;"	d
TIM_CCMR1_IC1F_1	includes/stm32f051x8.h	/^#define TIM_CCMR1_IC1F_1 /;"	d
TIM_CCMR1_IC1F_2	includes/stm32f051x8.h	/^#define TIM_CCMR1_IC1F_2 /;"	d
TIM_CCMR1_IC1F_3	includes/stm32f051x8.h	/^#define TIM_CCMR1_IC1F_3 /;"	d
TIM_CCMR1_IC1F_Msk	includes/stm32f051x8.h	/^#define TIM_CCMR1_IC1F_Msk /;"	d
TIM_CCMR1_IC1F_Pos	includes/stm32f051x8.h	/^#define TIM_CCMR1_IC1F_Pos /;"	d
TIM_CCMR1_IC1PSC	includes/stm32f051x8.h	/^#define TIM_CCMR1_IC1PSC /;"	d
TIM_CCMR1_IC1PSC_0	includes/stm32f051x8.h	/^#define TIM_CCMR1_IC1PSC_0 /;"	d
TIM_CCMR1_IC1PSC_1	includes/stm32f051x8.h	/^#define TIM_CCMR1_IC1PSC_1 /;"	d
TIM_CCMR1_IC1PSC_Msk	includes/stm32f051x8.h	/^#define TIM_CCMR1_IC1PSC_Msk /;"	d
TIM_CCMR1_IC1PSC_Pos	includes/stm32f051x8.h	/^#define TIM_CCMR1_IC1PSC_Pos /;"	d
TIM_CCMR1_IC2F	includes/stm32f051x8.h	/^#define TIM_CCMR1_IC2F /;"	d
TIM_CCMR1_IC2F_0	includes/stm32f051x8.h	/^#define TIM_CCMR1_IC2F_0 /;"	d
TIM_CCMR1_IC2F_1	includes/stm32f051x8.h	/^#define TIM_CCMR1_IC2F_1 /;"	d
TIM_CCMR1_IC2F_2	includes/stm32f051x8.h	/^#define TIM_CCMR1_IC2F_2 /;"	d
TIM_CCMR1_IC2F_3	includes/stm32f051x8.h	/^#define TIM_CCMR1_IC2F_3 /;"	d
TIM_CCMR1_IC2F_Msk	includes/stm32f051x8.h	/^#define TIM_CCMR1_IC2F_Msk /;"	d
TIM_CCMR1_IC2F_Pos	includes/stm32f051x8.h	/^#define TIM_CCMR1_IC2F_Pos /;"	d
TIM_CCMR1_IC2PSC	includes/stm32f051x8.h	/^#define TIM_CCMR1_IC2PSC /;"	d
TIM_CCMR1_IC2PSC_0	includes/stm32f051x8.h	/^#define TIM_CCMR1_IC2PSC_0 /;"	d
TIM_CCMR1_IC2PSC_1	includes/stm32f051x8.h	/^#define TIM_CCMR1_IC2PSC_1 /;"	d
TIM_CCMR1_IC2PSC_Msk	includes/stm32f051x8.h	/^#define TIM_CCMR1_IC2PSC_Msk /;"	d
TIM_CCMR1_IC2PSC_Pos	includes/stm32f051x8.h	/^#define TIM_CCMR1_IC2PSC_Pos /;"	d
TIM_CCMR1_OC1CE	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC1CE /;"	d
TIM_CCMR1_OC1CE_Msk	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC1CE_Msk /;"	d
TIM_CCMR1_OC1CE_Pos	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC1CE_Pos /;"	d
TIM_CCMR1_OC1FE	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC1FE /;"	d
TIM_CCMR1_OC1FE_Msk	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC1FE_Msk /;"	d
TIM_CCMR1_OC1FE_Pos	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC1FE_Pos /;"	d
TIM_CCMR1_OC1M	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC1M /;"	d
TIM_CCMR1_OC1M_0	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC1M_0 /;"	d
TIM_CCMR1_OC1M_1	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC1M_1 /;"	d
TIM_CCMR1_OC1M_2	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC1M_2 /;"	d
TIM_CCMR1_OC1M_Msk	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC1M_Msk /;"	d
TIM_CCMR1_OC1M_Pos	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC1M_Pos /;"	d
TIM_CCMR1_OC1PE	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC1PE /;"	d
TIM_CCMR1_OC1PE_Msk	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC1PE_Msk /;"	d
TIM_CCMR1_OC1PE_Pos	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC1PE_Pos /;"	d
TIM_CCMR1_OC2CE	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC2CE /;"	d
TIM_CCMR1_OC2CE_Msk	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC2CE_Msk /;"	d
TIM_CCMR1_OC2CE_Pos	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC2CE_Pos /;"	d
TIM_CCMR1_OC2FE	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC2FE /;"	d
TIM_CCMR1_OC2FE_Msk	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC2FE_Msk /;"	d
TIM_CCMR1_OC2FE_Pos	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC2FE_Pos /;"	d
TIM_CCMR1_OC2M	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC2M /;"	d
TIM_CCMR1_OC2M_0	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC2M_0 /;"	d
TIM_CCMR1_OC2M_1	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC2M_1 /;"	d
TIM_CCMR1_OC2M_2	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC2M_2 /;"	d
TIM_CCMR1_OC2M_Msk	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC2M_Msk /;"	d
TIM_CCMR1_OC2M_Pos	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC2M_Pos /;"	d
TIM_CCMR1_OC2PE	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC2PE /;"	d
TIM_CCMR1_OC2PE_Msk	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC2PE_Msk /;"	d
TIM_CCMR1_OC2PE_Pos	includes/stm32f051x8.h	/^#define TIM_CCMR1_OC2PE_Pos /;"	d
TIM_CCMR2_CC3S	includes/stm32f051x8.h	/^#define TIM_CCMR2_CC3S /;"	d
TIM_CCMR2_CC3S_0	includes/stm32f051x8.h	/^#define TIM_CCMR2_CC3S_0 /;"	d
TIM_CCMR2_CC3S_1	includes/stm32f051x8.h	/^#define TIM_CCMR2_CC3S_1 /;"	d
TIM_CCMR2_CC3S_Msk	includes/stm32f051x8.h	/^#define TIM_CCMR2_CC3S_Msk /;"	d
TIM_CCMR2_CC3S_Pos	includes/stm32f051x8.h	/^#define TIM_CCMR2_CC3S_Pos /;"	d
TIM_CCMR2_CC4S	includes/stm32f051x8.h	/^#define TIM_CCMR2_CC4S /;"	d
TIM_CCMR2_CC4S_0	includes/stm32f051x8.h	/^#define TIM_CCMR2_CC4S_0 /;"	d
TIM_CCMR2_CC4S_1	includes/stm32f051x8.h	/^#define TIM_CCMR2_CC4S_1 /;"	d
TIM_CCMR2_CC4S_Msk	includes/stm32f051x8.h	/^#define TIM_CCMR2_CC4S_Msk /;"	d
TIM_CCMR2_CC4S_Pos	includes/stm32f051x8.h	/^#define TIM_CCMR2_CC4S_Pos /;"	d
TIM_CCMR2_IC3F	includes/stm32f051x8.h	/^#define TIM_CCMR2_IC3F /;"	d
TIM_CCMR2_IC3F_0	includes/stm32f051x8.h	/^#define TIM_CCMR2_IC3F_0 /;"	d
TIM_CCMR2_IC3F_1	includes/stm32f051x8.h	/^#define TIM_CCMR2_IC3F_1 /;"	d
TIM_CCMR2_IC3F_2	includes/stm32f051x8.h	/^#define TIM_CCMR2_IC3F_2 /;"	d
TIM_CCMR2_IC3F_3	includes/stm32f051x8.h	/^#define TIM_CCMR2_IC3F_3 /;"	d
TIM_CCMR2_IC3F_Msk	includes/stm32f051x8.h	/^#define TIM_CCMR2_IC3F_Msk /;"	d
TIM_CCMR2_IC3F_Pos	includes/stm32f051x8.h	/^#define TIM_CCMR2_IC3F_Pos /;"	d
TIM_CCMR2_IC3PSC	includes/stm32f051x8.h	/^#define TIM_CCMR2_IC3PSC /;"	d
TIM_CCMR2_IC3PSC_0	includes/stm32f051x8.h	/^#define TIM_CCMR2_IC3PSC_0 /;"	d
TIM_CCMR2_IC3PSC_1	includes/stm32f051x8.h	/^#define TIM_CCMR2_IC3PSC_1 /;"	d
TIM_CCMR2_IC3PSC_Msk	includes/stm32f051x8.h	/^#define TIM_CCMR2_IC3PSC_Msk /;"	d
TIM_CCMR2_IC3PSC_Pos	includes/stm32f051x8.h	/^#define TIM_CCMR2_IC3PSC_Pos /;"	d
TIM_CCMR2_IC4F	includes/stm32f051x8.h	/^#define TIM_CCMR2_IC4F /;"	d
TIM_CCMR2_IC4F_0	includes/stm32f051x8.h	/^#define TIM_CCMR2_IC4F_0 /;"	d
TIM_CCMR2_IC4F_1	includes/stm32f051x8.h	/^#define TIM_CCMR2_IC4F_1 /;"	d
TIM_CCMR2_IC4F_2	includes/stm32f051x8.h	/^#define TIM_CCMR2_IC4F_2 /;"	d
TIM_CCMR2_IC4F_3	includes/stm32f051x8.h	/^#define TIM_CCMR2_IC4F_3 /;"	d
TIM_CCMR2_IC4F_Msk	includes/stm32f051x8.h	/^#define TIM_CCMR2_IC4F_Msk /;"	d
TIM_CCMR2_IC4F_Pos	includes/stm32f051x8.h	/^#define TIM_CCMR2_IC4F_Pos /;"	d
TIM_CCMR2_IC4PSC	includes/stm32f051x8.h	/^#define TIM_CCMR2_IC4PSC /;"	d
TIM_CCMR2_IC4PSC_0	includes/stm32f051x8.h	/^#define TIM_CCMR2_IC4PSC_0 /;"	d
TIM_CCMR2_IC4PSC_1	includes/stm32f051x8.h	/^#define TIM_CCMR2_IC4PSC_1 /;"	d
TIM_CCMR2_IC4PSC_Msk	includes/stm32f051x8.h	/^#define TIM_CCMR2_IC4PSC_Msk /;"	d
TIM_CCMR2_IC4PSC_Pos	includes/stm32f051x8.h	/^#define TIM_CCMR2_IC4PSC_Pos /;"	d
TIM_CCMR2_OC3CE	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC3CE /;"	d
TIM_CCMR2_OC3CE_Msk	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC3CE_Msk /;"	d
TIM_CCMR2_OC3CE_Pos	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC3CE_Pos /;"	d
TIM_CCMR2_OC3FE	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC3FE /;"	d
TIM_CCMR2_OC3FE_Msk	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC3FE_Msk /;"	d
TIM_CCMR2_OC3FE_Pos	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC3FE_Pos /;"	d
TIM_CCMR2_OC3M	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC3M /;"	d
TIM_CCMR2_OC3M_0	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC3M_0 /;"	d
TIM_CCMR2_OC3M_1	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC3M_1 /;"	d
TIM_CCMR2_OC3M_2	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC3M_2 /;"	d
TIM_CCMR2_OC3M_Msk	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC3M_Msk /;"	d
TIM_CCMR2_OC3M_Pos	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC3M_Pos /;"	d
TIM_CCMR2_OC3PE	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC3PE /;"	d
TIM_CCMR2_OC3PE_Msk	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC3PE_Msk /;"	d
TIM_CCMR2_OC3PE_Pos	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC3PE_Pos /;"	d
TIM_CCMR2_OC4CE	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC4CE /;"	d
TIM_CCMR2_OC4CE_Msk	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC4CE_Msk /;"	d
TIM_CCMR2_OC4CE_Pos	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC4CE_Pos /;"	d
TIM_CCMR2_OC4FE	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC4FE /;"	d
TIM_CCMR2_OC4FE_Msk	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC4FE_Msk /;"	d
TIM_CCMR2_OC4FE_Pos	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC4FE_Pos /;"	d
TIM_CCMR2_OC4M	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC4M /;"	d
TIM_CCMR2_OC4M_0	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC4M_0 /;"	d
TIM_CCMR2_OC4M_1	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC4M_1 /;"	d
TIM_CCMR2_OC4M_2	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC4M_2 /;"	d
TIM_CCMR2_OC4M_Msk	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC4M_Msk /;"	d
TIM_CCMR2_OC4M_Pos	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC4M_Pos /;"	d
TIM_CCMR2_OC4PE	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC4PE /;"	d
TIM_CCMR2_OC4PE_Msk	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC4PE_Msk /;"	d
TIM_CCMR2_OC4PE_Pos	includes/stm32f051x8.h	/^#define TIM_CCMR2_OC4PE_Pos /;"	d
TIM_CCR1_CCR1	includes/stm32f051x8.h	/^#define TIM_CCR1_CCR1 /;"	d
TIM_CCR1_CCR1_Msk	includes/stm32f051x8.h	/^#define TIM_CCR1_CCR1_Msk /;"	d
TIM_CCR1_CCR1_Pos	includes/stm32f051x8.h	/^#define TIM_CCR1_CCR1_Pos /;"	d
TIM_CCR2_CCR2	includes/stm32f051x8.h	/^#define TIM_CCR2_CCR2 /;"	d
TIM_CCR2_CCR2_Msk	includes/stm32f051x8.h	/^#define TIM_CCR2_CCR2_Msk /;"	d
TIM_CCR2_CCR2_Pos	includes/stm32f051x8.h	/^#define TIM_CCR2_CCR2_Pos /;"	d
TIM_CCR3_CCR3	includes/stm32f051x8.h	/^#define TIM_CCR3_CCR3 /;"	d
TIM_CCR3_CCR3_Msk	includes/stm32f051x8.h	/^#define TIM_CCR3_CCR3_Msk /;"	d
TIM_CCR3_CCR3_Pos	includes/stm32f051x8.h	/^#define TIM_CCR3_CCR3_Pos /;"	d
TIM_CCR4_CCR4	includes/stm32f051x8.h	/^#define TIM_CCR4_CCR4 /;"	d
TIM_CCR4_CCR4_Msk	includes/stm32f051x8.h	/^#define TIM_CCR4_CCR4_Msk /;"	d
TIM_CCR4_CCR4_Pos	includes/stm32f051x8.h	/^#define TIM_CCR4_CCR4_Pos /;"	d
TIM_CNT_CNT	includes/stm32f051x8.h	/^#define TIM_CNT_CNT /;"	d
TIM_CNT_CNT_Msk	includes/stm32f051x8.h	/^#define TIM_CNT_CNT_Msk /;"	d
TIM_CNT_CNT_Pos	includes/stm32f051x8.h	/^#define TIM_CNT_CNT_Pos /;"	d
TIM_CR1_ARPE	includes/stm32f051x8.h	/^#define TIM_CR1_ARPE /;"	d
TIM_CR1_ARPE_Msk	includes/stm32f051x8.h	/^#define TIM_CR1_ARPE_Msk /;"	d
TIM_CR1_ARPE_Pos	includes/stm32f051x8.h	/^#define TIM_CR1_ARPE_Pos /;"	d
TIM_CR1_CEN	includes/stm32f051x8.h	/^#define TIM_CR1_CEN /;"	d
TIM_CR1_CEN_Msk	includes/stm32f051x8.h	/^#define TIM_CR1_CEN_Msk /;"	d
TIM_CR1_CEN_Pos	includes/stm32f051x8.h	/^#define TIM_CR1_CEN_Pos /;"	d
TIM_CR1_CKD	includes/stm32f051x8.h	/^#define TIM_CR1_CKD /;"	d
TIM_CR1_CKD_0	includes/stm32f051x8.h	/^#define TIM_CR1_CKD_0 /;"	d
TIM_CR1_CKD_1	includes/stm32f051x8.h	/^#define TIM_CR1_CKD_1 /;"	d
TIM_CR1_CKD_Msk	includes/stm32f051x8.h	/^#define TIM_CR1_CKD_Msk /;"	d
TIM_CR1_CKD_Pos	includes/stm32f051x8.h	/^#define TIM_CR1_CKD_Pos /;"	d
TIM_CR1_CMS	includes/stm32f051x8.h	/^#define TIM_CR1_CMS /;"	d
TIM_CR1_CMS_0	includes/stm32f051x8.h	/^#define TIM_CR1_CMS_0 /;"	d
TIM_CR1_CMS_1	includes/stm32f051x8.h	/^#define TIM_CR1_CMS_1 /;"	d
TIM_CR1_CMS_Msk	includes/stm32f051x8.h	/^#define TIM_CR1_CMS_Msk /;"	d
TIM_CR1_CMS_Pos	includes/stm32f051x8.h	/^#define TIM_CR1_CMS_Pos /;"	d
TIM_CR1_DIR	includes/stm32f051x8.h	/^#define TIM_CR1_DIR /;"	d
TIM_CR1_DIR_Msk	includes/stm32f051x8.h	/^#define TIM_CR1_DIR_Msk /;"	d
TIM_CR1_DIR_Pos	includes/stm32f051x8.h	/^#define TIM_CR1_DIR_Pos /;"	d
TIM_CR1_OPM	includes/stm32f051x8.h	/^#define TIM_CR1_OPM /;"	d
TIM_CR1_OPM_Msk	includes/stm32f051x8.h	/^#define TIM_CR1_OPM_Msk /;"	d
TIM_CR1_OPM_Pos	includes/stm32f051x8.h	/^#define TIM_CR1_OPM_Pos /;"	d
TIM_CR1_UDIS	includes/stm32f051x8.h	/^#define TIM_CR1_UDIS /;"	d
TIM_CR1_UDIS_Msk	includes/stm32f051x8.h	/^#define TIM_CR1_UDIS_Msk /;"	d
TIM_CR1_UDIS_Pos	includes/stm32f051x8.h	/^#define TIM_CR1_UDIS_Pos /;"	d
TIM_CR1_URS	includes/stm32f051x8.h	/^#define TIM_CR1_URS /;"	d
TIM_CR1_URS_Msk	includes/stm32f051x8.h	/^#define TIM_CR1_URS_Msk /;"	d
TIM_CR1_URS_Pos	includes/stm32f051x8.h	/^#define TIM_CR1_URS_Pos /;"	d
TIM_CR2_CCDS	includes/stm32f051x8.h	/^#define TIM_CR2_CCDS /;"	d
TIM_CR2_CCDS_Msk	includes/stm32f051x8.h	/^#define TIM_CR2_CCDS_Msk /;"	d
TIM_CR2_CCDS_Pos	includes/stm32f051x8.h	/^#define TIM_CR2_CCDS_Pos /;"	d
TIM_CR2_CCPC	includes/stm32f051x8.h	/^#define TIM_CR2_CCPC /;"	d
TIM_CR2_CCPC_Msk	includes/stm32f051x8.h	/^#define TIM_CR2_CCPC_Msk /;"	d
TIM_CR2_CCPC_Pos	includes/stm32f051x8.h	/^#define TIM_CR2_CCPC_Pos /;"	d
TIM_CR2_CCUS	includes/stm32f051x8.h	/^#define TIM_CR2_CCUS /;"	d
TIM_CR2_CCUS_Msk	includes/stm32f051x8.h	/^#define TIM_CR2_CCUS_Msk /;"	d
TIM_CR2_CCUS_Pos	includes/stm32f051x8.h	/^#define TIM_CR2_CCUS_Pos /;"	d
TIM_CR2_MMS	includes/stm32f051x8.h	/^#define TIM_CR2_MMS /;"	d
TIM_CR2_MMS_0	includes/stm32f051x8.h	/^#define TIM_CR2_MMS_0 /;"	d
TIM_CR2_MMS_1	includes/stm32f051x8.h	/^#define TIM_CR2_MMS_1 /;"	d
TIM_CR2_MMS_2	includes/stm32f051x8.h	/^#define TIM_CR2_MMS_2 /;"	d
TIM_CR2_MMS_Msk	includes/stm32f051x8.h	/^#define TIM_CR2_MMS_Msk /;"	d
TIM_CR2_MMS_Pos	includes/stm32f051x8.h	/^#define TIM_CR2_MMS_Pos /;"	d
TIM_CR2_OIS1	includes/stm32f051x8.h	/^#define TIM_CR2_OIS1 /;"	d
TIM_CR2_OIS1N	includes/stm32f051x8.h	/^#define TIM_CR2_OIS1N /;"	d
TIM_CR2_OIS1N_Msk	includes/stm32f051x8.h	/^#define TIM_CR2_OIS1N_Msk /;"	d
TIM_CR2_OIS1N_Pos	includes/stm32f051x8.h	/^#define TIM_CR2_OIS1N_Pos /;"	d
TIM_CR2_OIS1_Msk	includes/stm32f051x8.h	/^#define TIM_CR2_OIS1_Msk /;"	d
TIM_CR2_OIS1_Pos	includes/stm32f051x8.h	/^#define TIM_CR2_OIS1_Pos /;"	d
TIM_CR2_OIS2	includes/stm32f051x8.h	/^#define TIM_CR2_OIS2 /;"	d
TIM_CR2_OIS2N	includes/stm32f051x8.h	/^#define TIM_CR2_OIS2N /;"	d
TIM_CR2_OIS2N_Msk	includes/stm32f051x8.h	/^#define TIM_CR2_OIS2N_Msk /;"	d
TIM_CR2_OIS2N_Pos	includes/stm32f051x8.h	/^#define TIM_CR2_OIS2N_Pos /;"	d
TIM_CR2_OIS2_Msk	includes/stm32f051x8.h	/^#define TIM_CR2_OIS2_Msk /;"	d
TIM_CR2_OIS2_Pos	includes/stm32f051x8.h	/^#define TIM_CR2_OIS2_Pos /;"	d
TIM_CR2_OIS3	includes/stm32f051x8.h	/^#define TIM_CR2_OIS3 /;"	d
TIM_CR2_OIS3N	includes/stm32f051x8.h	/^#define TIM_CR2_OIS3N /;"	d
TIM_CR2_OIS3N_Msk	includes/stm32f051x8.h	/^#define TIM_CR2_OIS3N_Msk /;"	d
TIM_CR2_OIS3N_Pos	includes/stm32f051x8.h	/^#define TIM_CR2_OIS3N_Pos /;"	d
TIM_CR2_OIS3_Msk	includes/stm32f051x8.h	/^#define TIM_CR2_OIS3_Msk /;"	d
TIM_CR2_OIS3_Pos	includes/stm32f051x8.h	/^#define TIM_CR2_OIS3_Pos /;"	d
TIM_CR2_OIS4	includes/stm32f051x8.h	/^#define TIM_CR2_OIS4 /;"	d
TIM_CR2_OIS4_Msk	includes/stm32f051x8.h	/^#define TIM_CR2_OIS4_Msk /;"	d
TIM_CR2_OIS4_Pos	includes/stm32f051x8.h	/^#define TIM_CR2_OIS4_Pos /;"	d
TIM_CR2_TI1S	includes/stm32f051x8.h	/^#define TIM_CR2_TI1S /;"	d
TIM_CR2_TI1S_Msk	includes/stm32f051x8.h	/^#define TIM_CR2_TI1S_Msk /;"	d
TIM_CR2_TI1S_Pos	includes/stm32f051x8.h	/^#define TIM_CR2_TI1S_Pos /;"	d
TIM_DCR_DBA	includes/stm32f051x8.h	/^#define TIM_DCR_DBA /;"	d
TIM_DCR_DBA_0	includes/stm32f051x8.h	/^#define TIM_DCR_DBA_0 /;"	d
TIM_DCR_DBA_1	includes/stm32f051x8.h	/^#define TIM_DCR_DBA_1 /;"	d
TIM_DCR_DBA_2	includes/stm32f051x8.h	/^#define TIM_DCR_DBA_2 /;"	d
TIM_DCR_DBA_3	includes/stm32f051x8.h	/^#define TIM_DCR_DBA_3 /;"	d
TIM_DCR_DBA_4	includes/stm32f051x8.h	/^#define TIM_DCR_DBA_4 /;"	d
TIM_DCR_DBA_Msk	includes/stm32f051x8.h	/^#define TIM_DCR_DBA_Msk /;"	d
TIM_DCR_DBA_Pos	includes/stm32f051x8.h	/^#define TIM_DCR_DBA_Pos /;"	d
TIM_DCR_DBL	includes/stm32f051x8.h	/^#define TIM_DCR_DBL /;"	d
TIM_DCR_DBL_0	includes/stm32f051x8.h	/^#define TIM_DCR_DBL_0 /;"	d
TIM_DCR_DBL_1	includes/stm32f051x8.h	/^#define TIM_DCR_DBL_1 /;"	d
TIM_DCR_DBL_2	includes/stm32f051x8.h	/^#define TIM_DCR_DBL_2 /;"	d
TIM_DCR_DBL_3	includes/stm32f051x8.h	/^#define TIM_DCR_DBL_3 /;"	d
TIM_DCR_DBL_4	includes/stm32f051x8.h	/^#define TIM_DCR_DBL_4 /;"	d
TIM_DCR_DBL_Msk	includes/stm32f051x8.h	/^#define TIM_DCR_DBL_Msk /;"	d
TIM_DCR_DBL_Pos	includes/stm32f051x8.h	/^#define TIM_DCR_DBL_Pos /;"	d
TIM_DIER_BIE	includes/stm32f051x8.h	/^#define TIM_DIER_BIE /;"	d
TIM_DIER_BIE_Msk	includes/stm32f051x8.h	/^#define TIM_DIER_BIE_Msk /;"	d
TIM_DIER_BIE_Pos	includes/stm32f051x8.h	/^#define TIM_DIER_BIE_Pos /;"	d
TIM_DIER_CC1DE	includes/stm32f051x8.h	/^#define TIM_DIER_CC1DE /;"	d
TIM_DIER_CC1DE_Msk	includes/stm32f051x8.h	/^#define TIM_DIER_CC1DE_Msk /;"	d
TIM_DIER_CC1DE_Pos	includes/stm32f051x8.h	/^#define TIM_DIER_CC1DE_Pos /;"	d
TIM_DIER_CC1IE	includes/stm32f051x8.h	/^#define TIM_DIER_CC1IE /;"	d
TIM_DIER_CC1IE_Msk	includes/stm32f051x8.h	/^#define TIM_DIER_CC1IE_Msk /;"	d
TIM_DIER_CC1IE_Pos	includes/stm32f051x8.h	/^#define TIM_DIER_CC1IE_Pos /;"	d
TIM_DIER_CC2DE	includes/stm32f051x8.h	/^#define TIM_DIER_CC2DE /;"	d
TIM_DIER_CC2DE_Msk	includes/stm32f051x8.h	/^#define TIM_DIER_CC2DE_Msk /;"	d
TIM_DIER_CC2DE_Pos	includes/stm32f051x8.h	/^#define TIM_DIER_CC2DE_Pos /;"	d
TIM_DIER_CC2IE	includes/stm32f051x8.h	/^#define TIM_DIER_CC2IE /;"	d
TIM_DIER_CC2IE_Msk	includes/stm32f051x8.h	/^#define TIM_DIER_CC2IE_Msk /;"	d
TIM_DIER_CC2IE_Pos	includes/stm32f051x8.h	/^#define TIM_DIER_CC2IE_Pos /;"	d
TIM_DIER_CC3DE	includes/stm32f051x8.h	/^#define TIM_DIER_CC3DE /;"	d
TIM_DIER_CC3DE_Msk	includes/stm32f051x8.h	/^#define TIM_DIER_CC3DE_Msk /;"	d
TIM_DIER_CC3DE_Pos	includes/stm32f051x8.h	/^#define TIM_DIER_CC3DE_Pos /;"	d
TIM_DIER_CC3IE	includes/stm32f051x8.h	/^#define TIM_DIER_CC3IE /;"	d
TIM_DIER_CC3IE_Msk	includes/stm32f051x8.h	/^#define TIM_DIER_CC3IE_Msk /;"	d
TIM_DIER_CC3IE_Pos	includes/stm32f051x8.h	/^#define TIM_DIER_CC3IE_Pos /;"	d
TIM_DIER_CC4DE	includes/stm32f051x8.h	/^#define TIM_DIER_CC4DE /;"	d
TIM_DIER_CC4DE_Msk	includes/stm32f051x8.h	/^#define TIM_DIER_CC4DE_Msk /;"	d
TIM_DIER_CC4DE_Pos	includes/stm32f051x8.h	/^#define TIM_DIER_CC4DE_Pos /;"	d
TIM_DIER_CC4IE	includes/stm32f051x8.h	/^#define TIM_DIER_CC4IE /;"	d
TIM_DIER_CC4IE_Msk	includes/stm32f051x8.h	/^#define TIM_DIER_CC4IE_Msk /;"	d
TIM_DIER_CC4IE_Pos	includes/stm32f051x8.h	/^#define TIM_DIER_CC4IE_Pos /;"	d
TIM_DIER_COMDE	includes/stm32f051x8.h	/^#define TIM_DIER_COMDE /;"	d
TIM_DIER_COMDE_Msk	includes/stm32f051x8.h	/^#define TIM_DIER_COMDE_Msk /;"	d
TIM_DIER_COMDE_Pos	includes/stm32f051x8.h	/^#define TIM_DIER_COMDE_Pos /;"	d
TIM_DIER_COMIE	includes/stm32f051x8.h	/^#define TIM_DIER_COMIE /;"	d
TIM_DIER_COMIE_Msk	includes/stm32f051x8.h	/^#define TIM_DIER_COMIE_Msk /;"	d
TIM_DIER_COMIE_Pos	includes/stm32f051x8.h	/^#define TIM_DIER_COMIE_Pos /;"	d
TIM_DIER_TDE	includes/stm32f051x8.h	/^#define TIM_DIER_TDE /;"	d
TIM_DIER_TDE_Msk	includes/stm32f051x8.h	/^#define TIM_DIER_TDE_Msk /;"	d
TIM_DIER_TDE_Pos	includes/stm32f051x8.h	/^#define TIM_DIER_TDE_Pos /;"	d
TIM_DIER_TIE	includes/stm32f051x8.h	/^#define TIM_DIER_TIE /;"	d
TIM_DIER_TIE_Msk	includes/stm32f051x8.h	/^#define TIM_DIER_TIE_Msk /;"	d
TIM_DIER_TIE_Pos	includes/stm32f051x8.h	/^#define TIM_DIER_TIE_Pos /;"	d
TIM_DIER_UDE	includes/stm32f051x8.h	/^#define TIM_DIER_UDE /;"	d
TIM_DIER_UDE_Msk	includes/stm32f051x8.h	/^#define TIM_DIER_UDE_Msk /;"	d
TIM_DIER_UDE_Pos	includes/stm32f051x8.h	/^#define TIM_DIER_UDE_Pos /;"	d
TIM_DIER_UIE	includes/stm32f051x8.h	/^#define TIM_DIER_UIE /;"	d
TIM_DIER_UIE_Msk	includes/stm32f051x8.h	/^#define TIM_DIER_UIE_Msk /;"	d
TIM_DIER_UIE_Pos	includes/stm32f051x8.h	/^#define TIM_DIER_UIE_Pos /;"	d
TIM_DMAR_DMAB	includes/stm32f051x8.h	/^#define TIM_DMAR_DMAB /;"	d
TIM_DMAR_DMAB_Msk	includes/stm32f051x8.h	/^#define TIM_DMAR_DMAB_Msk /;"	d
TIM_DMAR_DMAB_Pos	includes/stm32f051x8.h	/^#define TIM_DMAR_DMAB_Pos /;"	d
TIM_EGR_BG	includes/stm32f051x8.h	/^#define TIM_EGR_BG /;"	d
TIM_EGR_BG_Msk	includes/stm32f051x8.h	/^#define TIM_EGR_BG_Msk /;"	d
TIM_EGR_BG_Pos	includes/stm32f051x8.h	/^#define TIM_EGR_BG_Pos /;"	d
TIM_EGR_CC1G	includes/stm32f051x8.h	/^#define TIM_EGR_CC1G /;"	d
TIM_EGR_CC1G_Msk	includes/stm32f051x8.h	/^#define TIM_EGR_CC1G_Msk /;"	d
TIM_EGR_CC1G_Pos	includes/stm32f051x8.h	/^#define TIM_EGR_CC1G_Pos /;"	d
TIM_EGR_CC2G	includes/stm32f051x8.h	/^#define TIM_EGR_CC2G /;"	d
TIM_EGR_CC2G_Msk	includes/stm32f051x8.h	/^#define TIM_EGR_CC2G_Msk /;"	d
TIM_EGR_CC2G_Pos	includes/stm32f051x8.h	/^#define TIM_EGR_CC2G_Pos /;"	d
TIM_EGR_CC3G	includes/stm32f051x8.h	/^#define TIM_EGR_CC3G /;"	d
TIM_EGR_CC3G_Msk	includes/stm32f051x8.h	/^#define TIM_EGR_CC3G_Msk /;"	d
TIM_EGR_CC3G_Pos	includes/stm32f051x8.h	/^#define TIM_EGR_CC3G_Pos /;"	d
TIM_EGR_CC4G	includes/stm32f051x8.h	/^#define TIM_EGR_CC4G /;"	d
TIM_EGR_CC4G_Msk	includes/stm32f051x8.h	/^#define TIM_EGR_CC4G_Msk /;"	d
TIM_EGR_CC4G_Pos	includes/stm32f051x8.h	/^#define TIM_EGR_CC4G_Pos /;"	d
TIM_EGR_COMG	includes/stm32f051x8.h	/^#define TIM_EGR_COMG /;"	d
TIM_EGR_COMG_Msk	includes/stm32f051x8.h	/^#define TIM_EGR_COMG_Msk /;"	d
TIM_EGR_COMG_Pos	includes/stm32f051x8.h	/^#define TIM_EGR_COMG_Pos /;"	d
TIM_EGR_TG	includes/stm32f051x8.h	/^#define TIM_EGR_TG /;"	d
TIM_EGR_TG_Msk	includes/stm32f051x8.h	/^#define TIM_EGR_TG_Msk /;"	d
TIM_EGR_TG_Pos	includes/stm32f051x8.h	/^#define TIM_EGR_TG_Pos /;"	d
TIM_EGR_UG	includes/stm32f051x8.h	/^#define TIM_EGR_UG /;"	d
TIM_EGR_UG_Msk	includes/stm32f051x8.h	/^#define TIM_EGR_UG_Msk /;"	d
TIM_EGR_UG_Pos	includes/stm32f051x8.h	/^#define TIM_EGR_UG_Pos /;"	d
TIM_GET_CHANNEL_INDEX	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define TIM_GET_CHANNEL_INDEX(/;"	d
TIM_PSC_PSC	includes/stm32f051x8.h	/^#define TIM_PSC_PSC /;"	d
TIM_PSC_PSC_Msk	includes/stm32f051x8.h	/^#define TIM_PSC_PSC_Msk /;"	d
TIM_PSC_PSC_Pos	includes/stm32f051x8.h	/^#define TIM_PSC_PSC_Pos /;"	d
TIM_RCR_REP	includes/stm32f051x8.h	/^#define TIM_RCR_REP /;"	d
TIM_RCR_REP_Msk	includes/stm32f051x8.h	/^#define TIM_RCR_REP_Msk /;"	d
TIM_RCR_REP_Pos	includes/stm32f051x8.h	/^#define TIM_RCR_REP_Pos /;"	d
TIM_SMCR_ECE	includes/stm32f051x8.h	/^#define TIM_SMCR_ECE /;"	d
TIM_SMCR_ECE_Msk	includes/stm32f051x8.h	/^#define TIM_SMCR_ECE_Msk /;"	d
TIM_SMCR_ECE_Pos	includes/stm32f051x8.h	/^#define TIM_SMCR_ECE_Pos /;"	d
TIM_SMCR_ETF	includes/stm32f051x8.h	/^#define TIM_SMCR_ETF /;"	d
TIM_SMCR_ETF_0	includes/stm32f051x8.h	/^#define TIM_SMCR_ETF_0 /;"	d
TIM_SMCR_ETF_1	includes/stm32f051x8.h	/^#define TIM_SMCR_ETF_1 /;"	d
TIM_SMCR_ETF_2	includes/stm32f051x8.h	/^#define TIM_SMCR_ETF_2 /;"	d
TIM_SMCR_ETF_3	includes/stm32f051x8.h	/^#define TIM_SMCR_ETF_3 /;"	d
TIM_SMCR_ETF_Msk	includes/stm32f051x8.h	/^#define TIM_SMCR_ETF_Msk /;"	d
TIM_SMCR_ETF_Pos	includes/stm32f051x8.h	/^#define TIM_SMCR_ETF_Pos /;"	d
TIM_SMCR_ETP	includes/stm32f051x8.h	/^#define TIM_SMCR_ETP /;"	d
TIM_SMCR_ETPS	includes/stm32f051x8.h	/^#define TIM_SMCR_ETPS /;"	d
TIM_SMCR_ETPS_0	includes/stm32f051x8.h	/^#define TIM_SMCR_ETPS_0 /;"	d
TIM_SMCR_ETPS_1	includes/stm32f051x8.h	/^#define TIM_SMCR_ETPS_1 /;"	d
TIM_SMCR_ETPS_Msk	includes/stm32f051x8.h	/^#define TIM_SMCR_ETPS_Msk /;"	d
TIM_SMCR_ETPS_Pos	includes/stm32f051x8.h	/^#define TIM_SMCR_ETPS_Pos /;"	d
TIM_SMCR_ETP_Msk	includes/stm32f051x8.h	/^#define TIM_SMCR_ETP_Msk /;"	d
TIM_SMCR_ETP_Pos	includes/stm32f051x8.h	/^#define TIM_SMCR_ETP_Pos /;"	d
TIM_SMCR_MSM	includes/stm32f051x8.h	/^#define TIM_SMCR_MSM /;"	d
TIM_SMCR_MSM_Msk	includes/stm32f051x8.h	/^#define TIM_SMCR_MSM_Msk /;"	d
TIM_SMCR_MSM_Pos	includes/stm32f051x8.h	/^#define TIM_SMCR_MSM_Pos /;"	d
TIM_SMCR_OCCS	includes/stm32f051x8.h	/^#define TIM_SMCR_OCCS /;"	d
TIM_SMCR_OCCS_Msk	includes/stm32f051x8.h	/^#define TIM_SMCR_OCCS_Msk /;"	d
TIM_SMCR_OCCS_Pos	includes/stm32f051x8.h	/^#define TIM_SMCR_OCCS_Pos /;"	d
TIM_SMCR_SMS	includes/stm32f051x8.h	/^#define TIM_SMCR_SMS /;"	d
TIM_SMCR_SMS_0	includes/stm32f051x8.h	/^#define TIM_SMCR_SMS_0 /;"	d
TIM_SMCR_SMS_1	includes/stm32f051x8.h	/^#define TIM_SMCR_SMS_1 /;"	d
TIM_SMCR_SMS_2	includes/stm32f051x8.h	/^#define TIM_SMCR_SMS_2 /;"	d
TIM_SMCR_SMS_Msk	includes/stm32f051x8.h	/^#define TIM_SMCR_SMS_Msk /;"	d
TIM_SMCR_SMS_Pos	includes/stm32f051x8.h	/^#define TIM_SMCR_SMS_Pos /;"	d
TIM_SMCR_TS	includes/stm32f051x8.h	/^#define TIM_SMCR_TS /;"	d
TIM_SMCR_TS_0	includes/stm32f051x8.h	/^#define TIM_SMCR_TS_0 /;"	d
TIM_SMCR_TS_1	includes/stm32f051x8.h	/^#define TIM_SMCR_TS_1 /;"	d
TIM_SMCR_TS_2	includes/stm32f051x8.h	/^#define TIM_SMCR_TS_2 /;"	d
TIM_SMCR_TS_Msk	includes/stm32f051x8.h	/^#define TIM_SMCR_TS_Msk /;"	d
TIM_SMCR_TS_Pos	includes/stm32f051x8.h	/^#define TIM_SMCR_TS_Pos /;"	d
TIM_SR_BIF	includes/stm32f051x8.h	/^#define TIM_SR_BIF /;"	d
TIM_SR_BIF_Msk	includes/stm32f051x8.h	/^#define TIM_SR_BIF_Msk /;"	d
TIM_SR_BIF_Pos	includes/stm32f051x8.h	/^#define TIM_SR_BIF_Pos /;"	d
TIM_SR_CC1IF	includes/stm32f051x8.h	/^#define TIM_SR_CC1IF /;"	d
TIM_SR_CC1IF_Msk	includes/stm32f051x8.h	/^#define TIM_SR_CC1IF_Msk /;"	d
TIM_SR_CC1IF_Pos	includes/stm32f051x8.h	/^#define TIM_SR_CC1IF_Pos /;"	d
TIM_SR_CC1OF	includes/stm32f051x8.h	/^#define TIM_SR_CC1OF /;"	d
TIM_SR_CC1OF_Msk	includes/stm32f051x8.h	/^#define TIM_SR_CC1OF_Msk /;"	d
TIM_SR_CC1OF_Pos	includes/stm32f051x8.h	/^#define TIM_SR_CC1OF_Pos /;"	d
TIM_SR_CC2IF	includes/stm32f051x8.h	/^#define TIM_SR_CC2IF /;"	d
TIM_SR_CC2IF_Msk	includes/stm32f051x8.h	/^#define TIM_SR_CC2IF_Msk /;"	d
TIM_SR_CC2IF_Pos	includes/stm32f051x8.h	/^#define TIM_SR_CC2IF_Pos /;"	d
TIM_SR_CC2OF	includes/stm32f051x8.h	/^#define TIM_SR_CC2OF /;"	d
TIM_SR_CC2OF_Msk	includes/stm32f051x8.h	/^#define TIM_SR_CC2OF_Msk /;"	d
TIM_SR_CC2OF_Pos	includes/stm32f051x8.h	/^#define TIM_SR_CC2OF_Pos /;"	d
TIM_SR_CC3IF	includes/stm32f051x8.h	/^#define TIM_SR_CC3IF /;"	d
TIM_SR_CC3IF_Msk	includes/stm32f051x8.h	/^#define TIM_SR_CC3IF_Msk /;"	d
TIM_SR_CC3IF_Pos	includes/stm32f051x8.h	/^#define TIM_SR_CC3IF_Pos /;"	d
TIM_SR_CC3OF	includes/stm32f051x8.h	/^#define TIM_SR_CC3OF /;"	d
TIM_SR_CC3OF_Msk	includes/stm32f051x8.h	/^#define TIM_SR_CC3OF_Msk /;"	d
TIM_SR_CC3OF_Pos	includes/stm32f051x8.h	/^#define TIM_SR_CC3OF_Pos /;"	d
TIM_SR_CC4IF	includes/stm32f051x8.h	/^#define TIM_SR_CC4IF /;"	d
TIM_SR_CC4IF_Msk	includes/stm32f051x8.h	/^#define TIM_SR_CC4IF_Msk /;"	d
TIM_SR_CC4IF_Pos	includes/stm32f051x8.h	/^#define TIM_SR_CC4IF_Pos /;"	d
TIM_SR_CC4OF	includes/stm32f051x8.h	/^#define TIM_SR_CC4OF /;"	d
TIM_SR_CC4OF_Msk	includes/stm32f051x8.h	/^#define TIM_SR_CC4OF_Msk /;"	d
TIM_SR_CC4OF_Pos	includes/stm32f051x8.h	/^#define TIM_SR_CC4OF_Pos /;"	d
TIM_SR_COMIF	includes/stm32f051x8.h	/^#define TIM_SR_COMIF /;"	d
TIM_SR_COMIF_Msk	includes/stm32f051x8.h	/^#define TIM_SR_COMIF_Msk /;"	d
TIM_SR_COMIF_Pos	includes/stm32f051x8.h	/^#define TIM_SR_COMIF_Pos /;"	d
TIM_SR_TIF	includes/stm32f051x8.h	/^#define TIM_SR_TIF /;"	d
TIM_SR_TIF_Msk	includes/stm32f051x8.h	/^#define TIM_SR_TIF_Msk /;"	d
TIM_SR_TIF_Pos	includes/stm32f051x8.h	/^#define TIM_SR_TIF_Pos /;"	d
TIM_SR_UIF	includes/stm32f051x8.h	/^#define TIM_SR_UIF /;"	d
TIM_SR_UIF_Msk	includes/stm32f051x8.h	/^#define TIM_SR_UIF_Msk /;"	d
TIM_SR_UIF_Pos	includes/stm32f051x8.h	/^#define TIM_SR_UIF_Pos /;"	d
TIM_TypeDef	includes/stm32f051x8.h	/^} TIM_TypeDef;$/;"	t	typeref:struct:__anon49
TIMx_OR_RMP_MASK	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define TIMx_OR_RMP_MASK /;"	d
TIMx_OR_RMP_SHIFT	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define TIMx_OR_RMP_SHIFT /;"	d
TR	includes/stm32f051x8.h	/^  __IO uint32_t TR;           \/*!< ADC analog watchdog 1 threshold register,      Address offset: 0x20 *\/$/;"	m	struct:__anon27
TR	includes/stm32f051x8.h	/^  __IO uint32_t TR;         \/*!< RTC time register,                                         Address offset: 0x00 *\/$/;"	m	struct:__anon47
TSC	includes/stm32f051x8.h	/^#define TSC /;"	d
TSC_BASE	includes/stm32f051x8.h	/^#define TSC_BASE /;"	d
TSC_CR_AM	includes/stm32f051x8.h	/^#define TSC_CR_AM /;"	d
TSC_CR_AM_Msk	includes/stm32f051x8.h	/^#define TSC_CR_AM_Msk /;"	d
TSC_CR_AM_Pos	includes/stm32f051x8.h	/^#define TSC_CR_AM_Pos /;"	d
TSC_CR_CTPH	includes/stm32f051x8.h	/^#define TSC_CR_CTPH /;"	d
TSC_CR_CTPH_0	includes/stm32f051x8.h	/^#define TSC_CR_CTPH_0 /;"	d
TSC_CR_CTPH_1	includes/stm32f051x8.h	/^#define TSC_CR_CTPH_1 /;"	d
TSC_CR_CTPH_2	includes/stm32f051x8.h	/^#define TSC_CR_CTPH_2 /;"	d
TSC_CR_CTPH_3	includes/stm32f051x8.h	/^#define TSC_CR_CTPH_3 /;"	d
TSC_CR_CTPH_Msk	includes/stm32f051x8.h	/^#define TSC_CR_CTPH_Msk /;"	d
TSC_CR_CTPH_Pos	includes/stm32f051x8.h	/^#define TSC_CR_CTPH_Pos /;"	d
TSC_CR_CTPL	includes/stm32f051x8.h	/^#define TSC_CR_CTPL /;"	d
TSC_CR_CTPL_0	includes/stm32f051x8.h	/^#define TSC_CR_CTPL_0 /;"	d
TSC_CR_CTPL_1	includes/stm32f051x8.h	/^#define TSC_CR_CTPL_1 /;"	d
TSC_CR_CTPL_2	includes/stm32f051x8.h	/^#define TSC_CR_CTPL_2 /;"	d
TSC_CR_CTPL_3	includes/stm32f051x8.h	/^#define TSC_CR_CTPL_3 /;"	d
TSC_CR_CTPL_Msk	includes/stm32f051x8.h	/^#define TSC_CR_CTPL_Msk /;"	d
TSC_CR_CTPL_Pos	includes/stm32f051x8.h	/^#define TSC_CR_CTPL_Pos /;"	d
TSC_CR_IODEF	includes/stm32f051x8.h	/^#define TSC_CR_IODEF /;"	d
TSC_CR_IODEF_Msk	includes/stm32f051x8.h	/^#define TSC_CR_IODEF_Msk /;"	d
TSC_CR_IODEF_Pos	includes/stm32f051x8.h	/^#define TSC_CR_IODEF_Pos /;"	d
TSC_CR_MCV	includes/stm32f051x8.h	/^#define TSC_CR_MCV /;"	d
TSC_CR_MCV_0	includes/stm32f051x8.h	/^#define TSC_CR_MCV_0 /;"	d
TSC_CR_MCV_1	includes/stm32f051x8.h	/^#define TSC_CR_MCV_1 /;"	d
TSC_CR_MCV_2	includes/stm32f051x8.h	/^#define TSC_CR_MCV_2 /;"	d
TSC_CR_MCV_Msk	includes/stm32f051x8.h	/^#define TSC_CR_MCV_Msk /;"	d
TSC_CR_MCV_Pos	includes/stm32f051x8.h	/^#define TSC_CR_MCV_Pos /;"	d
TSC_CR_PGPSC	includes/stm32f051x8.h	/^#define TSC_CR_PGPSC /;"	d
TSC_CR_PGPSC_0	includes/stm32f051x8.h	/^#define TSC_CR_PGPSC_0 /;"	d
TSC_CR_PGPSC_1	includes/stm32f051x8.h	/^#define TSC_CR_PGPSC_1 /;"	d
TSC_CR_PGPSC_2	includes/stm32f051x8.h	/^#define TSC_CR_PGPSC_2 /;"	d
TSC_CR_PGPSC_Msk	includes/stm32f051x8.h	/^#define TSC_CR_PGPSC_Msk /;"	d
TSC_CR_PGPSC_Pos	includes/stm32f051x8.h	/^#define TSC_CR_PGPSC_Pos /;"	d
TSC_CR_SSD	includes/stm32f051x8.h	/^#define TSC_CR_SSD /;"	d
TSC_CR_SSD_0	includes/stm32f051x8.h	/^#define TSC_CR_SSD_0 /;"	d
TSC_CR_SSD_1	includes/stm32f051x8.h	/^#define TSC_CR_SSD_1 /;"	d
TSC_CR_SSD_2	includes/stm32f051x8.h	/^#define TSC_CR_SSD_2 /;"	d
TSC_CR_SSD_3	includes/stm32f051x8.h	/^#define TSC_CR_SSD_3 /;"	d
TSC_CR_SSD_4	includes/stm32f051x8.h	/^#define TSC_CR_SSD_4 /;"	d
TSC_CR_SSD_5	includes/stm32f051x8.h	/^#define TSC_CR_SSD_5 /;"	d
TSC_CR_SSD_6	includes/stm32f051x8.h	/^#define TSC_CR_SSD_6 /;"	d
TSC_CR_SSD_Msk	includes/stm32f051x8.h	/^#define TSC_CR_SSD_Msk /;"	d
TSC_CR_SSD_Pos	includes/stm32f051x8.h	/^#define TSC_CR_SSD_Pos /;"	d
TSC_CR_SSE	includes/stm32f051x8.h	/^#define TSC_CR_SSE /;"	d
TSC_CR_SSE_Msk	includes/stm32f051x8.h	/^#define TSC_CR_SSE_Msk /;"	d
TSC_CR_SSE_Pos	includes/stm32f051x8.h	/^#define TSC_CR_SSE_Pos /;"	d
TSC_CR_SSPSC	includes/stm32f051x8.h	/^#define TSC_CR_SSPSC /;"	d
TSC_CR_SSPSC_Msk	includes/stm32f051x8.h	/^#define TSC_CR_SSPSC_Msk /;"	d
TSC_CR_SSPSC_Pos	includes/stm32f051x8.h	/^#define TSC_CR_SSPSC_Pos /;"	d
TSC_CR_START	includes/stm32f051x8.h	/^#define TSC_CR_START /;"	d
TSC_CR_START_Msk	includes/stm32f051x8.h	/^#define TSC_CR_START_Msk /;"	d
TSC_CR_START_Pos	includes/stm32f051x8.h	/^#define TSC_CR_START_Pos /;"	d
TSC_CR_SYNCPOL	includes/stm32f051x8.h	/^#define TSC_CR_SYNCPOL /;"	d
TSC_CR_SYNCPOL_Msk	includes/stm32f051x8.h	/^#define TSC_CR_SYNCPOL_Msk /;"	d
TSC_CR_SYNCPOL_Pos	includes/stm32f051x8.h	/^#define TSC_CR_SYNCPOL_Pos /;"	d
TSC_CR_TSCE	includes/stm32f051x8.h	/^#define TSC_CR_TSCE /;"	d
TSC_CR_TSCE_Msk	includes/stm32f051x8.h	/^#define TSC_CR_TSCE_Msk /;"	d
TSC_CR_TSCE_Pos	includes/stm32f051x8.h	/^#define TSC_CR_TSCE_Pos /;"	d
TSC_ICR_EOAIC	includes/stm32f051x8.h	/^#define TSC_ICR_EOAIC /;"	d
TSC_ICR_EOAIC_Msk	includes/stm32f051x8.h	/^#define TSC_ICR_EOAIC_Msk /;"	d
TSC_ICR_EOAIC_Pos	includes/stm32f051x8.h	/^#define TSC_ICR_EOAIC_Pos /;"	d
TSC_ICR_MCEIC	includes/stm32f051x8.h	/^#define TSC_ICR_MCEIC /;"	d
TSC_ICR_MCEIC_Msk	includes/stm32f051x8.h	/^#define TSC_ICR_MCEIC_Msk /;"	d
TSC_ICR_MCEIC_Pos	includes/stm32f051x8.h	/^#define TSC_ICR_MCEIC_Pos /;"	d
TSC_IER_EOAIE	includes/stm32f051x8.h	/^#define TSC_IER_EOAIE /;"	d
TSC_IER_EOAIE_Msk	includes/stm32f051x8.h	/^#define TSC_IER_EOAIE_Msk /;"	d
TSC_IER_EOAIE_Pos	includes/stm32f051x8.h	/^#define TSC_IER_EOAIE_Pos /;"	d
TSC_IER_MCEIE	includes/stm32f051x8.h	/^#define TSC_IER_MCEIE /;"	d
TSC_IER_MCEIE_Msk	includes/stm32f051x8.h	/^#define TSC_IER_MCEIE_Msk /;"	d
TSC_IER_MCEIE_Pos	includes/stm32f051x8.h	/^#define TSC_IER_MCEIE_Pos /;"	d
TSC_IOASCR_G1_IO1	includes/stm32f051x8.h	/^#define TSC_IOASCR_G1_IO1 /;"	d
TSC_IOASCR_G1_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G1_IO1_Msk /;"	d
TSC_IOASCR_G1_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G1_IO1_Pos /;"	d
TSC_IOASCR_G1_IO2	includes/stm32f051x8.h	/^#define TSC_IOASCR_G1_IO2 /;"	d
TSC_IOASCR_G1_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G1_IO2_Msk /;"	d
TSC_IOASCR_G1_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G1_IO2_Pos /;"	d
TSC_IOASCR_G1_IO3	includes/stm32f051x8.h	/^#define TSC_IOASCR_G1_IO3 /;"	d
TSC_IOASCR_G1_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G1_IO3_Msk /;"	d
TSC_IOASCR_G1_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G1_IO3_Pos /;"	d
TSC_IOASCR_G1_IO4	includes/stm32f051x8.h	/^#define TSC_IOASCR_G1_IO4 /;"	d
TSC_IOASCR_G1_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G1_IO4_Msk /;"	d
TSC_IOASCR_G1_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G1_IO4_Pos /;"	d
TSC_IOASCR_G2_IO1	includes/stm32f051x8.h	/^#define TSC_IOASCR_G2_IO1 /;"	d
TSC_IOASCR_G2_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G2_IO1_Msk /;"	d
TSC_IOASCR_G2_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G2_IO1_Pos /;"	d
TSC_IOASCR_G2_IO2	includes/stm32f051x8.h	/^#define TSC_IOASCR_G2_IO2 /;"	d
TSC_IOASCR_G2_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G2_IO2_Msk /;"	d
TSC_IOASCR_G2_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G2_IO2_Pos /;"	d
TSC_IOASCR_G2_IO3	includes/stm32f051x8.h	/^#define TSC_IOASCR_G2_IO3 /;"	d
TSC_IOASCR_G2_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G2_IO3_Msk /;"	d
TSC_IOASCR_G2_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G2_IO3_Pos /;"	d
TSC_IOASCR_G2_IO4	includes/stm32f051x8.h	/^#define TSC_IOASCR_G2_IO4 /;"	d
TSC_IOASCR_G2_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G2_IO4_Msk /;"	d
TSC_IOASCR_G2_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G2_IO4_Pos /;"	d
TSC_IOASCR_G3_IO1	includes/stm32f051x8.h	/^#define TSC_IOASCR_G3_IO1 /;"	d
TSC_IOASCR_G3_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G3_IO1_Msk /;"	d
TSC_IOASCR_G3_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G3_IO1_Pos /;"	d
TSC_IOASCR_G3_IO2	includes/stm32f051x8.h	/^#define TSC_IOASCR_G3_IO2 /;"	d
TSC_IOASCR_G3_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G3_IO2_Msk /;"	d
TSC_IOASCR_G3_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G3_IO2_Pos /;"	d
TSC_IOASCR_G3_IO3	includes/stm32f051x8.h	/^#define TSC_IOASCR_G3_IO3 /;"	d
TSC_IOASCR_G3_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G3_IO3_Msk /;"	d
TSC_IOASCR_G3_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G3_IO3_Pos /;"	d
TSC_IOASCR_G3_IO4	includes/stm32f051x8.h	/^#define TSC_IOASCR_G3_IO4 /;"	d
TSC_IOASCR_G3_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G3_IO4_Msk /;"	d
TSC_IOASCR_G3_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G3_IO4_Pos /;"	d
TSC_IOASCR_G4_IO1	includes/stm32f051x8.h	/^#define TSC_IOASCR_G4_IO1 /;"	d
TSC_IOASCR_G4_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G4_IO1_Msk /;"	d
TSC_IOASCR_G4_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G4_IO1_Pos /;"	d
TSC_IOASCR_G4_IO2	includes/stm32f051x8.h	/^#define TSC_IOASCR_G4_IO2 /;"	d
TSC_IOASCR_G4_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G4_IO2_Msk /;"	d
TSC_IOASCR_G4_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G4_IO2_Pos /;"	d
TSC_IOASCR_G4_IO3	includes/stm32f051x8.h	/^#define TSC_IOASCR_G4_IO3 /;"	d
TSC_IOASCR_G4_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G4_IO3_Msk /;"	d
TSC_IOASCR_G4_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G4_IO3_Pos /;"	d
TSC_IOASCR_G4_IO4	includes/stm32f051x8.h	/^#define TSC_IOASCR_G4_IO4 /;"	d
TSC_IOASCR_G4_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G4_IO4_Msk /;"	d
TSC_IOASCR_G4_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G4_IO4_Pos /;"	d
TSC_IOASCR_G5_IO1	includes/stm32f051x8.h	/^#define TSC_IOASCR_G5_IO1 /;"	d
TSC_IOASCR_G5_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G5_IO1_Msk /;"	d
TSC_IOASCR_G5_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G5_IO1_Pos /;"	d
TSC_IOASCR_G5_IO2	includes/stm32f051x8.h	/^#define TSC_IOASCR_G5_IO2 /;"	d
TSC_IOASCR_G5_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G5_IO2_Msk /;"	d
TSC_IOASCR_G5_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G5_IO2_Pos /;"	d
TSC_IOASCR_G5_IO3	includes/stm32f051x8.h	/^#define TSC_IOASCR_G5_IO3 /;"	d
TSC_IOASCR_G5_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G5_IO3_Msk /;"	d
TSC_IOASCR_G5_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G5_IO3_Pos /;"	d
TSC_IOASCR_G5_IO4	includes/stm32f051x8.h	/^#define TSC_IOASCR_G5_IO4 /;"	d
TSC_IOASCR_G5_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G5_IO4_Msk /;"	d
TSC_IOASCR_G5_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G5_IO4_Pos /;"	d
TSC_IOASCR_G6_IO1	includes/stm32f051x8.h	/^#define TSC_IOASCR_G6_IO1 /;"	d
TSC_IOASCR_G6_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G6_IO1_Msk /;"	d
TSC_IOASCR_G6_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G6_IO1_Pos /;"	d
TSC_IOASCR_G6_IO2	includes/stm32f051x8.h	/^#define TSC_IOASCR_G6_IO2 /;"	d
TSC_IOASCR_G6_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G6_IO2_Msk /;"	d
TSC_IOASCR_G6_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G6_IO2_Pos /;"	d
TSC_IOASCR_G6_IO3	includes/stm32f051x8.h	/^#define TSC_IOASCR_G6_IO3 /;"	d
TSC_IOASCR_G6_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G6_IO3_Msk /;"	d
TSC_IOASCR_G6_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G6_IO3_Pos /;"	d
TSC_IOASCR_G6_IO4	includes/stm32f051x8.h	/^#define TSC_IOASCR_G6_IO4 /;"	d
TSC_IOASCR_G6_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G6_IO4_Msk /;"	d
TSC_IOASCR_G6_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G6_IO4_Pos /;"	d
TSC_IOASCR_G7_IO1	includes/stm32f051x8.h	/^#define TSC_IOASCR_G7_IO1 /;"	d
TSC_IOASCR_G7_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G7_IO1_Msk /;"	d
TSC_IOASCR_G7_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G7_IO1_Pos /;"	d
TSC_IOASCR_G7_IO2	includes/stm32f051x8.h	/^#define TSC_IOASCR_G7_IO2 /;"	d
TSC_IOASCR_G7_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G7_IO2_Msk /;"	d
TSC_IOASCR_G7_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G7_IO2_Pos /;"	d
TSC_IOASCR_G7_IO3	includes/stm32f051x8.h	/^#define TSC_IOASCR_G7_IO3 /;"	d
TSC_IOASCR_G7_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G7_IO3_Msk /;"	d
TSC_IOASCR_G7_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G7_IO3_Pos /;"	d
TSC_IOASCR_G7_IO4	includes/stm32f051x8.h	/^#define TSC_IOASCR_G7_IO4 /;"	d
TSC_IOASCR_G7_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G7_IO4_Msk /;"	d
TSC_IOASCR_G7_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G7_IO4_Pos /;"	d
TSC_IOASCR_G8_IO1	includes/stm32f051x8.h	/^#define TSC_IOASCR_G8_IO1 /;"	d
TSC_IOASCR_G8_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G8_IO1_Msk /;"	d
TSC_IOASCR_G8_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G8_IO1_Pos /;"	d
TSC_IOASCR_G8_IO2	includes/stm32f051x8.h	/^#define TSC_IOASCR_G8_IO2 /;"	d
TSC_IOASCR_G8_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G8_IO2_Msk /;"	d
TSC_IOASCR_G8_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G8_IO2_Pos /;"	d
TSC_IOASCR_G8_IO3	includes/stm32f051x8.h	/^#define TSC_IOASCR_G8_IO3 /;"	d
TSC_IOASCR_G8_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G8_IO3_Msk /;"	d
TSC_IOASCR_G8_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G8_IO3_Pos /;"	d
TSC_IOASCR_G8_IO4	includes/stm32f051x8.h	/^#define TSC_IOASCR_G8_IO4 /;"	d
TSC_IOASCR_G8_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOASCR_G8_IO4_Msk /;"	d
TSC_IOASCR_G8_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOASCR_G8_IO4_Pos /;"	d
TSC_IOCCR_G1_IO1	includes/stm32f051x8.h	/^#define TSC_IOCCR_G1_IO1 /;"	d
TSC_IOCCR_G1_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G1_IO1_Msk /;"	d
TSC_IOCCR_G1_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G1_IO1_Pos /;"	d
TSC_IOCCR_G1_IO2	includes/stm32f051x8.h	/^#define TSC_IOCCR_G1_IO2 /;"	d
TSC_IOCCR_G1_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G1_IO2_Msk /;"	d
TSC_IOCCR_G1_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G1_IO2_Pos /;"	d
TSC_IOCCR_G1_IO3	includes/stm32f051x8.h	/^#define TSC_IOCCR_G1_IO3 /;"	d
TSC_IOCCR_G1_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G1_IO3_Msk /;"	d
TSC_IOCCR_G1_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G1_IO3_Pos /;"	d
TSC_IOCCR_G1_IO4	includes/stm32f051x8.h	/^#define TSC_IOCCR_G1_IO4 /;"	d
TSC_IOCCR_G1_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G1_IO4_Msk /;"	d
TSC_IOCCR_G1_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G1_IO4_Pos /;"	d
TSC_IOCCR_G2_IO1	includes/stm32f051x8.h	/^#define TSC_IOCCR_G2_IO1 /;"	d
TSC_IOCCR_G2_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G2_IO1_Msk /;"	d
TSC_IOCCR_G2_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G2_IO1_Pos /;"	d
TSC_IOCCR_G2_IO2	includes/stm32f051x8.h	/^#define TSC_IOCCR_G2_IO2 /;"	d
TSC_IOCCR_G2_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G2_IO2_Msk /;"	d
TSC_IOCCR_G2_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G2_IO2_Pos /;"	d
TSC_IOCCR_G2_IO3	includes/stm32f051x8.h	/^#define TSC_IOCCR_G2_IO3 /;"	d
TSC_IOCCR_G2_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G2_IO3_Msk /;"	d
TSC_IOCCR_G2_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G2_IO3_Pos /;"	d
TSC_IOCCR_G2_IO4	includes/stm32f051x8.h	/^#define TSC_IOCCR_G2_IO4 /;"	d
TSC_IOCCR_G2_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G2_IO4_Msk /;"	d
TSC_IOCCR_G2_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G2_IO4_Pos /;"	d
TSC_IOCCR_G3_IO1	includes/stm32f051x8.h	/^#define TSC_IOCCR_G3_IO1 /;"	d
TSC_IOCCR_G3_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G3_IO1_Msk /;"	d
TSC_IOCCR_G3_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G3_IO1_Pos /;"	d
TSC_IOCCR_G3_IO2	includes/stm32f051x8.h	/^#define TSC_IOCCR_G3_IO2 /;"	d
TSC_IOCCR_G3_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G3_IO2_Msk /;"	d
TSC_IOCCR_G3_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G3_IO2_Pos /;"	d
TSC_IOCCR_G3_IO3	includes/stm32f051x8.h	/^#define TSC_IOCCR_G3_IO3 /;"	d
TSC_IOCCR_G3_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G3_IO3_Msk /;"	d
TSC_IOCCR_G3_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G3_IO3_Pos /;"	d
TSC_IOCCR_G3_IO4	includes/stm32f051x8.h	/^#define TSC_IOCCR_G3_IO4 /;"	d
TSC_IOCCR_G3_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G3_IO4_Msk /;"	d
TSC_IOCCR_G3_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G3_IO4_Pos /;"	d
TSC_IOCCR_G4_IO1	includes/stm32f051x8.h	/^#define TSC_IOCCR_G4_IO1 /;"	d
TSC_IOCCR_G4_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G4_IO1_Msk /;"	d
TSC_IOCCR_G4_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G4_IO1_Pos /;"	d
TSC_IOCCR_G4_IO2	includes/stm32f051x8.h	/^#define TSC_IOCCR_G4_IO2 /;"	d
TSC_IOCCR_G4_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G4_IO2_Msk /;"	d
TSC_IOCCR_G4_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G4_IO2_Pos /;"	d
TSC_IOCCR_G4_IO3	includes/stm32f051x8.h	/^#define TSC_IOCCR_G4_IO3 /;"	d
TSC_IOCCR_G4_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G4_IO3_Msk /;"	d
TSC_IOCCR_G4_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G4_IO3_Pos /;"	d
TSC_IOCCR_G4_IO4	includes/stm32f051x8.h	/^#define TSC_IOCCR_G4_IO4 /;"	d
TSC_IOCCR_G4_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G4_IO4_Msk /;"	d
TSC_IOCCR_G4_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G4_IO4_Pos /;"	d
TSC_IOCCR_G5_IO1	includes/stm32f051x8.h	/^#define TSC_IOCCR_G5_IO1 /;"	d
TSC_IOCCR_G5_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G5_IO1_Msk /;"	d
TSC_IOCCR_G5_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G5_IO1_Pos /;"	d
TSC_IOCCR_G5_IO2	includes/stm32f051x8.h	/^#define TSC_IOCCR_G5_IO2 /;"	d
TSC_IOCCR_G5_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G5_IO2_Msk /;"	d
TSC_IOCCR_G5_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G5_IO2_Pos /;"	d
TSC_IOCCR_G5_IO3	includes/stm32f051x8.h	/^#define TSC_IOCCR_G5_IO3 /;"	d
TSC_IOCCR_G5_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G5_IO3_Msk /;"	d
TSC_IOCCR_G5_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G5_IO3_Pos /;"	d
TSC_IOCCR_G5_IO4	includes/stm32f051x8.h	/^#define TSC_IOCCR_G5_IO4 /;"	d
TSC_IOCCR_G5_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G5_IO4_Msk /;"	d
TSC_IOCCR_G5_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G5_IO4_Pos /;"	d
TSC_IOCCR_G6_IO1	includes/stm32f051x8.h	/^#define TSC_IOCCR_G6_IO1 /;"	d
TSC_IOCCR_G6_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G6_IO1_Msk /;"	d
TSC_IOCCR_G6_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G6_IO1_Pos /;"	d
TSC_IOCCR_G6_IO2	includes/stm32f051x8.h	/^#define TSC_IOCCR_G6_IO2 /;"	d
TSC_IOCCR_G6_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G6_IO2_Msk /;"	d
TSC_IOCCR_G6_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G6_IO2_Pos /;"	d
TSC_IOCCR_G6_IO3	includes/stm32f051x8.h	/^#define TSC_IOCCR_G6_IO3 /;"	d
TSC_IOCCR_G6_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G6_IO3_Msk /;"	d
TSC_IOCCR_G6_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G6_IO3_Pos /;"	d
TSC_IOCCR_G6_IO4	includes/stm32f051x8.h	/^#define TSC_IOCCR_G6_IO4 /;"	d
TSC_IOCCR_G6_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G6_IO4_Msk /;"	d
TSC_IOCCR_G6_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G6_IO4_Pos /;"	d
TSC_IOCCR_G7_IO1	includes/stm32f051x8.h	/^#define TSC_IOCCR_G7_IO1 /;"	d
TSC_IOCCR_G7_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G7_IO1_Msk /;"	d
TSC_IOCCR_G7_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G7_IO1_Pos /;"	d
TSC_IOCCR_G7_IO2	includes/stm32f051x8.h	/^#define TSC_IOCCR_G7_IO2 /;"	d
TSC_IOCCR_G7_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G7_IO2_Msk /;"	d
TSC_IOCCR_G7_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G7_IO2_Pos /;"	d
TSC_IOCCR_G7_IO3	includes/stm32f051x8.h	/^#define TSC_IOCCR_G7_IO3 /;"	d
TSC_IOCCR_G7_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G7_IO3_Msk /;"	d
TSC_IOCCR_G7_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G7_IO3_Pos /;"	d
TSC_IOCCR_G7_IO4	includes/stm32f051x8.h	/^#define TSC_IOCCR_G7_IO4 /;"	d
TSC_IOCCR_G7_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G7_IO4_Msk /;"	d
TSC_IOCCR_G7_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G7_IO4_Pos /;"	d
TSC_IOCCR_G8_IO1	includes/stm32f051x8.h	/^#define TSC_IOCCR_G8_IO1 /;"	d
TSC_IOCCR_G8_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G8_IO1_Msk /;"	d
TSC_IOCCR_G8_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G8_IO1_Pos /;"	d
TSC_IOCCR_G8_IO2	includes/stm32f051x8.h	/^#define TSC_IOCCR_G8_IO2 /;"	d
TSC_IOCCR_G8_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G8_IO2_Msk /;"	d
TSC_IOCCR_G8_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G8_IO2_Pos /;"	d
TSC_IOCCR_G8_IO3	includes/stm32f051x8.h	/^#define TSC_IOCCR_G8_IO3 /;"	d
TSC_IOCCR_G8_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G8_IO3_Msk /;"	d
TSC_IOCCR_G8_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G8_IO3_Pos /;"	d
TSC_IOCCR_G8_IO4	includes/stm32f051x8.h	/^#define TSC_IOCCR_G8_IO4 /;"	d
TSC_IOCCR_G8_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOCCR_G8_IO4_Msk /;"	d
TSC_IOCCR_G8_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOCCR_G8_IO4_Pos /;"	d
TSC_IOGCSR_G1E	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G1E /;"	d
TSC_IOGCSR_G1E_Msk	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G1E_Msk /;"	d
TSC_IOGCSR_G1E_Pos	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G1E_Pos /;"	d
TSC_IOGCSR_G1S	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G1S /;"	d
TSC_IOGCSR_G1S_Msk	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G1S_Msk /;"	d
TSC_IOGCSR_G1S_Pos	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G1S_Pos /;"	d
TSC_IOGCSR_G2E	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G2E /;"	d
TSC_IOGCSR_G2E_Msk	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G2E_Msk /;"	d
TSC_IOGCSR_G2E_Pos	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G2E_Pos /;"	d
TSC_IOGCSR_G2S	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G2S /;"	d
TSC_IOGCSR_G2S_Msk	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G2S_Msk /;"	d
TSC_IOGCSR_G2S_Pos	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G2S_Pos /;"	d
TSC_IOGCSR_G3E	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G3E /;"	d
TSC_IOGCSR_G3E_Msk	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G3E_Msk /;"	d
TSC_IOGCSR_G3E_Pos	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G3E_Pos /;"	d
TSC_IOGCSR_G3S	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G3S /;"	d
TSC_IOGCSR_G3S_Msk	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G3S_Msk /;"	d
TSC_IOGCSR_G3S_Pos	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G3S_Pos /;"	d
TSC_IOGCSR_G4E	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G4E /;"	d
TSC_IOGCSR_G4E_Msk	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G4E_Msk /;"	d
TSC_IOGCSR_G4E_Pos	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G4E_Pos /;"	d
TSC_IOGCSR_G4S	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G4S /;"	d
TSC_IOGCSR_G4S_Msk	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G4S_Msk /;"	d
TSC_IOGCSR_G4S_Pos	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G4S_Pos /;"	d
TSC_IOGCSR_G5E	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G5E /;"	d
TSC_IOGCSR_G5E_Msk	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G5E_Msk /;"	d
TSC_IOGCSR_G5E_Pos	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G5E_Pos /;"	d
TSC_IOGCSR_G5S	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G5S /;"	d
TSC_IOGCSR_G5S_Msk	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G5S_Msk /;"	d
TSC_IOGCSR_G5S_Pos	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G5S_Pos /;"	d
TSC_IOGCSR_G6E	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G6E /;"	d
TSC_IOGCSR_G6E_Msk	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G6E_Msk /;"	d
TSC_IOGCSR_G6E_Pos	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G6E_Pos /;"	d
TSC_IOGCSR_G6S	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G6S /;"	d
TSC_IOGCSR_G6S_Msk	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G6S_Msk /;"	d
TSC_IOGCSR_G6S_Pos	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G6S_Pos /;"	d
TSC_IOGCSR_G7E	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G7E /;"	d
TSC_IOGCSR_G7E_Msk	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G7E_Msk /;"	d
TSC_IOGCSR_G7E_Pos	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G7E_Pos /;"	d
TSC_IOGCSR_G7S	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G7S /;"	d
TSC_IOGCSR_G7S_Msk	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G7S_Msk /;"	d
TSC_IOGCSR_G7S_Pos	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G7S_Pos /;"	d
TSC_IOGCSR_G8E	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G8E /;"	d
TSC_IOGCSR_G8E_Msk	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G8E_Msk /;"	d
TSC_IOGCSR_G8E_Pos	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G8E_Pos /;"	d
TSC_IOGCSR_G8S	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G8S /;"	d
TSC_IOGCSR_G8S_Msk	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G8S_Msk /;"	d
TSC_IOGCSR_G8S_Pos	includes/stm32f051x8.h	/^#define TSC_IOGCSR_G8S_Pos /;"	d
TSC_IOGXCR_CNT	includes/stm32f051x8.h	/^#define TSC_IOGXCR_CNT /;"	d
TSC_IOGXCR_CNT_Msk	includes/stm32f051x8.h	/^#define TSC_IOGXCR_CNT_Msk /;"	d
TSC_IOGXCR_CNT_Pos	includes/stm32f051x8.h	/^#define TSC_IOGXCR_CNT_Pos /;"	d
TSC_IOHCR_G1_IO1	includes/stm32f051x8.h	/^#define TSC_IOHCR_G1_IO1 /;"	d
TSC_IOHCR_G1_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G1_IO1_Msk /;"	d
TSC_IOHCR_G1_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G1_IO1_Pos /;"	d
TSC_IOHCR_G1_IO2	includes/stm32f051x8.h	/^#define TSC_IOHCR_G1_IO2 /;"	d
TSC_IOHCR_G1_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G1_IO2_Msk /;"	d
TSC_IOHCR_G1_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G1_IO2_Pos /;"	d
TSC_IOHCR_G1_IO3	includes/stm32f051x8.h	/^#define TSC_IOHCR_G1_IO3 /;"	d
TSC_IOHCR_G1_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G1_IO3_Msk /;"	d
TSC_IOHCR_G1_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G1_IO3_Pos /;"	d
TSC_IOHCR_G1_IO4	includes/stm32f051x8.h	/^#define TSC_IOHCR_G1_IO4 /;"	d
TSC_IOHCR_G1_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G1_IO4_Msk /;"	d
TSC_IOHCR_G1_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G1_IO4_Pos /;"	d
TSC_IOHCR_G2_IO1	includes/stm32f051x8.h	/^#define TSC_IOHCR_G2_IO1 /;"	d
TSC_IOHCR_G2_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G2_IO1_Msk /;"	d
TSC_IOHCR_G2_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G2_IO1_Pos /;"	d
TSC_IOHCR_G2_IO2	includes/stm32f051x8.h	/^#define TSC_IOHCR_G2_IO2 /;"	d
TSC_IOHCR_G2_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G2_IO2_Msk /;"	d
TSC_IOHCR_G2_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G2_IO2_Pos /;"	d
TSC_IOHCR_G2_IO3	includes/stm32f051x8.h	/^#define TSC_IOHCR_G2_IO3 /;"	d
TSC_IOHCR_G2_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G2_IO3_Msk /;"	d
TSC_IOHCR_G2_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G2_IO3_Pos /;"	d
TSC_IOHCR_G2_IO4	includes/stm32f051x8.h	/^#define TSC_IOHCR_G2_IO4 /;"	d
TSC_IOHCR_G2_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G2_IO4_Msk /;"	d
TSC_IOHCR_G2_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G2_IO4_Pos /;"	d
TSC_IOHCR_G3_IO1	includes/stm32f051x8.h	/^#define TSC_IOHCR_G3_IO1 /;"	d
TSC_IOHCR_G3_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G3_IO1_Msk /;"	d
TSC_IOHCR_G3_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G3_IO1_Pos /;"	d
TSC_IOHCR_G3_IO2	includes/stm32f051x8.h	/^#define TSC_IOHCR_G3_IO2 /;"	d
TSC_IOHCR_G3_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G3_IO2_Msk /;"	d
TSC_IOHCR_G3_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G3_IO2_Pos /;"	d
TSC_IOHCR_G3_IO3	includes/stm32f051x8.h	/^#define TSC_IOHCR_G3_IO3 /;"	d
TSC_IOHCR_G3_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G3_IO3_Msk /;"	d
TSC_IOHCR_G3_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G3_IO3_Pos /;"	d
TSC_IOHCR_G3_IO4	includes/stm32f051x8.h	/^#define TSC_IOHCR_G3_IO4 /;"	d
TSC_IOHCR_G3_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G3_IO4_Msk /;"	d
TSC_IOHCR_G3_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G3_IO4_Pos /;"	d
TSC_IOHCR_G4_IO1	includes/stm32f051x8.h	/^#define TSC_IOHCR_G4_IO1 /;"	d
TSC_IOHCR_G4_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G4_IO1_Msk /;"	d
TSC_IOHCR_G4_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G4_IO1_Pos /;"	d
TSC_IOHCR_G4_IO2	includes/stm32f051x8.h	/^#define TSC_IOHCR_G4_IO2 /;"	d
TSC_IOHCR_G4_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G4_IO2_Msk /;"	d
TSC_IOHCR_G4_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G4_IO2_Pos /;"	d
TSC_IOHCR_G4_IO3	includes/stm32f051x8.h	/^#define TSC_IOHCR_G4_IO3 /;"	d
TSC_IOHCR_G4_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G4_IO3_Msk /;"	d
TSC_IOHCR_G4_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G4_IO3_Pos /;"	d
TSC_IOHCR_G4_IO4	includes/stm32f051x8.h	/^#define TSC_IOHCR_G4_IO4 /;"	d
TSC_IOHCR_G4_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G4_IO4_Msk /;"	d
TSC_IOHCR_G4_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G4_IO4_Pos /;"	d
TSC_IOHCR_G5_IO1	includes/stm32f051x8.h	/^#define TSC_IOHCR_G5_IO1 /;"	d
TSC_IOHCR_G5_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G5_IO1_Msk /;"	d
TSC_IOHCR_G5_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G5_IO1_Pos /;"	d
TSC_IOHCR_G5_IO2	includes/stm32f051x8.h	/^#define TSC_IOHCR_G5_IO2 /;"	d
TSC_IOHCR_G5_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G5_IO2_Msk /;"	d
TSC_IOHCR_G5_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G5_IO2_Pos /;"	d
TSC_IOHCR_G5_IO3	includes/stm32f051x8.h	/^#define TSC_IOHCR_G5_IO3 /;"	d
TSC_IOHCR_G5_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G5_IO3_Msk /;"	d
TSC_IOHCR_G5_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G5_IO3_Pos /;"	d
TSC_IOHCR_G5_IO4	includes/stm32f051x8.h	/^#define TSC_IOHCR_G5_IO4 /;"	d
TSC_IOHCR_G5_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G5_IO4_Msk /;"	d
TSC_IOHCR_G5_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G5_IO4_Pos /;"	d
TSC_IOHCR_G6_IO1	includes/stm32f051x8.h	/^#define TSC_IOHCR_G6_IO1 /;"	d
TSC_IOHCR_G6_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G6_IO1_Msk /;"	d
TSC_IOHCR_G6_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G6_IO1_Pos /;"	d
TSC_IOHCR_G6_IO2	includes/stm32f051x8.h	/^#define TSC_IOHCR_G6_IO2 /;"	d
TSC_IOHCR_G6_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G6_IO2_Msk /;"	d
TSC_IOHCR_G6_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G6_IO2_Pos /;"	d
TSC_IOHCR_G6_IO3	includes/stm32f051x8.h	/^#define TSC_IOHCR_G6_IO3 /;"	d
TSC_IOHCR_G6_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G6_IO3_Msk /;"	d
TSC_IOHCR_G6_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G6_IO3_Pos /;"	d
TSC_IOHCR_G6_IO4	includes/stm32f051x8.h	/^#define TSC_IOHCR_G6_IO4 /;"	d
TSC_IOHCR_G6_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G6_IO4_Msk /;"	d
TSC_IOHCR_G6_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G6_IO4_Pos /;"	d
TSC_IOHCR_G7_IO1	includes/stm32f051x8.h	/^#define TSC_IOHCR_G7_IO1 /;"	d
TSC_IOHCR_G7_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G7_IO1_Msk /;"	d
TSC_IOHCR_G7_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G7_IO1_Pos /;"	d
TSC_IOHCR_G7_IO2	includes/stm32f051x8.h	/^#define TSC_IOHCR_G7_IO2 /;"	d
TSC_IOHCR_G7_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G7_IO2_Msk /;"	d
TSC_IOHCR_G7_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G7_IO2_Pos /;"	d
TSC_IOHCR_G7_IO3	includes/stm32f051x8.h	/^#define TSC_IOHCR_G7_IO3 /;"	d
TSC_IOHCR_G7_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G7_IO3_Msk /;"	d
TSC_IOHCR_G7_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G7_IO3_Pos /;"	d
TSC_IOHCR_G7_IO4	includes/stm32f051x8.h	/^#define TSC_IOHCR_G7_IO4 /;"	d
TSC_IOHCR_G7_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G7_IO4_Msk /;"	d
TSC_IOHCR_G7_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G7_IO4_Pos /;"	d
TSC_IOHCR_G8_IO1	includes/stm32f051x8.h	/^#define TSC_IOHCR_G8_IO1 /;"	d
TSC_IOHCR_G8_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G8_IO1_Msk /;"	d
TSC_IOHCR_G8_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G8_IO1_Pos /;"	d
TSC_IOHCR_G8_IO2	includes/stm32f051x8.h	/^#define TSC_IOHCR_G8_IO2 /;"	d
TSC_IOHCR_G8_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G8_IO2_Msk /;"	d
TSC_IOHCR_G8_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G8_IO2_Pos /;"	d
TSC_IOHCR_G8_IO3	includes/stm32f051x8.h	/^#define TSC_IOHCR_G8_IO3 /;"	d
TSC_IOHCR_G8_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G8_IO3_Msk /;"	d
TSC_IOHCR_G8_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G8_IO3_Pos /;"	d
TSC_IOHCR_G8_IO4	includes/stm32f051x8.h	/^#define TSC_IOHCR_G8_IO4 /;"	d
TSC_IOHCR_G8_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOHCR_G8_IO4_Msk /;"	d
TSC_IOHCR_G8_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOHCR_G8_IO4_Pos /;"	d
TSC_IOSCR_G1_IO1	includes/stm32f051x8.h	/^#define TSC_IOSCR_G1_IO1 /;"	d
TSC_IOSCR_G1_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G1_IO1_Msk /;"	d
TSC_IOSCR_G1_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G1_IO1_Pos /;"	d
TSC_IOSCR_G1_IO2	includes/stm32f051x8.h	/^#define TSC_IOSCR_G1_IO2 /;"	d
TSC_IOSCR_G1_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G1_IO2_Msk /;"	d
TSC_IOSCR_G1_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G1_IO2_Pos /;"	d
TSC_IOSCR_G1_IO3	includes/stm32f051x8.h	/^#define TSC_IOSCR_G1_IO3 /;"	d
TSC_IOSCR_G1_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G1_IO3_Msk /;"	d
TSC_IOSCR_G1_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G1_IO3_Pos /;"	d
TSC_IOSCR_G1_IO4	includes/stm32f051x8.h	/^#define TSC_IOSCR_G1_IO4 /;"	d
TSC_IOSCR_G1_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G1_IO4_Msk /;"	d
TSC_IOSCR_G1_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G1_IO4_Pos /;"	d
TSC_IOSCR_G2_IO1	includes/stm32f051x8.h	/^#define TSC_IOSCR_G2_IO1 /;"	d
TSC_IOSCR_G2_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G2_IO1_Msk /;"	d
TSC_IOSCR_G2_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G2_IO1_Pos /;"	d
TSC_IOSCR_G2_IO2	includes/stm32f051x8.h	/^#define TSC_IOSCR_G2_IO2 /;"	d
TSC_IOSCR_G2_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G2_IO2_Msk /;"	d
TSC_IOSCR_G2_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G2_IO2_Pos /;"	d
TSC_IOSCR_G2_IO3	includes/stm32f051x8.h	/^#define TSC_IOSCR_G2_IO3 /;"	d
TSC_IOSCR_G2_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G2_IO3_Msk /;"	d
TSC_IOSCR_G2_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G2_IO3_Pos /;"	d
TSC_IOSCR_G2_IO4	includes/stm32f051x8.h	/^#define TSC_IOSCR_G2_IO4 /;"	d
TSC_IOSCR_G2_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G2_IO4_Msk /;"	d
TSC_IOSCR_G2_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G2_IO4_Pos /;"	d
TSC_IOSCR_G3_IO1	includes/stm32f051x8.h	/^#define TSC_IOSCR_G3_IO1 /;"	d
TSC_IOSCR_G3_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G3_IO1_Msk /;"	d
TSC_IOSCR_G3_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G3_IO1_Pos /;"	d
TSC_IOSCR_G3_IO2	includes/stm32f051x8.h	/^#define TSC_IOSCR_G3_IO2 /;"	d
TSC_IOSCR_G3_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G3_IO2_Msk /;"	d
TSC_IOSCR_G3_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G3_IO2_Pos /;"	d
TSC_IOSCR_G3_IO3	includes/stm32f051x8.h	/^#define TSC_IOSCR_G3_IO3 /;"	d
TSC_IOSCR_G3_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G3_IO3_Msk /;"	d
TSC_IOSCR_G3_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G3_IO3_Pos /;"	d
TSC_IOSCR_G3_IO4	includes/stm32f051x8.h	/^#define TSC_IOSCR_G3_IO4 /;"	d
TSC_IOSCR_G3_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G3_IO4_Msk /;"	d
TSC_IOSCR_G3_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G3_IO4_Pos /;"	d
TSC_IOSCR_G4_IO1	includes/stm32f051x8.h	/^#define TSC_IOSCR_G4_IO1 /;"	d
TSC_IOSCR_G4_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G4_IO1_Msk /;"	d
TSC_IOSCR_G4_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G4_IO1_Pos /;"	d
TSC_IOSCR_G4_IO2	includes/stm32f051x8.h	/^#define TSC_IOSCR_G4_IO2 /;"	d
TSC_IOSCR_G4_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G4_IO2_Msk /;"	d
TSC_IOSCR_G4_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G4_IO2_Pos /;"	d
TSC_IOSCR_G4_IO3	includes/stm32f051x8.h	/^#define TSC_IOSCR_G4_IO3 /;"	d
TSC_IOSCR_G4_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G4_IO3_Msk /;"	d
TSC_IOSCR_G4_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G4_IO3_Pos /;"	d
TSC_IOSCR_G4_IO4	includes/stm32f051x8.h	/^#define TSC_IOSCR_G4_IO4 /;"	d
TSC_IOSCR_G4_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G4_IO4_Msk /;"	d
TSC_IOSCR_G4_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G4_IO4_Pos /;"	d
TSC_IOSCR_G5_IO1	includes/stm32f051x8.h	/^#define TSC_IOSCR_G5_IO1 /;"	d
TSC_IOSCR_G5_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G5_IO1_Msk /;"	d
TSC_IOSCR_G5_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G5_IO1_Pos /;"	d
TSC_IOSCR_G5_IO2	includes/stm32f051x8.h	/^#define TSC_IOSCR_G5_IO2 /;"	d
TSC_IOSCR_G5_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G5_IO2_Msk /;"	d
TSC_IOSCR_G5_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G5_IO2_Pos /;"	d
TSC_IOSCR_G5_IO3	includes/stm32f051x8.h	/^#define TSC_IOSCR_G5_IO3 /;"	d
TSC_IOSCR_G5_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G5_IO3_Msk /;"	d
TSC_IOSCR_G5_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G5_IO3_Pos /;"	d
TSC_IOSCR_G5_IO4	includes/stm32f051x8.h	/^#define TSC_IOSCR_G5_IO4 /;"	d
TSC_IOSCR_G5_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G5_IO4_Msk /;"	d
TSC_IOSCR_G5_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G5_IO4_Pos /;"	d
TSC_IOSCR_G6_IO1	includes/stm32f051x8.h	/^#define TSC_IOSCR_G6_IO1 /;"	d
TSC_IOSCR_G6_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G6_IO1_Msk /;"	d
TSC_IOSCR_G6_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G6_IO1_Pos /;"	d
TSC_IOSCR_G6_IO2	includes/stm32f051x8.h	/^#define TSC_IOSCR_G6_IO2 /;"	d
TSC_IOSCR_G6_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G6_IO2_Msk /;"	d
TSC_IOSCR_G6_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G6_IO2_Pos /;"	d
TSC_IOSCR_G6_IO3	includes/stm32f051x8.h	/^#define TSC_IOSCR_G6_IO3 /;"	d
TSC_IOSCR_G6_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G6_IO3_Msk /;"	d
TSC_IOSCR_G6_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G6_IO3_Pos /;"	d
TSC_IOSCR_G6_IO4	includes/stm32f051x8.h	/^#define TSC_IOSCR_G6_IO4 /;"	d
TSC_IOSCR_G6_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G6_IO4_Msk /;"	d
TSC_IOSCR_G6_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G6_IO4_Pos /;"	d
TSC_IOSCR_G7_IO1	includes/stm32f051x8.h	/^#define TSC_IOSCR_G7_IO1 /;"	d
TSC_IOSCR_G7_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G7_IO1_Msk /;"	d
TSC_IOSCR_G7_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G7_IO1_Pos /;"	d
TSC_IOSCR_G7_IO2	includes/stm32f051x8.h	/^#define TSC_IOSCR_G7_IO2 /;"	d
TSC_IOSCR_G7_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G7_IO2_Msk /;"	d
TSC_IOSCR_G7_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G7_IO2_Pos /;"	d
TSC_IOSCR_G7_IO3	includes/stm32f051x8.h	/^#define TSC_IOSCR_G7_IO3 /;"	d
TSC_IOSCR_G7_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G7_IO3_Msk /;"	d
TSC_IOSCR_G7_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G7_IO3_Pos /;"	d
TSC_IOSCR_G7_IO4	includes/stm32f051x8.h	/^#define TSC_IOSCR_G7_IO4 /;"	d
TSC_IOSCR_G7_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G7_IO4_Msk /;"	d
TSC_IOSCR_G7_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G7_IO4_Pos /;"	d
TSC_IOSCR_G8_IO1	includes/stm32f051x8.h	/^#define TSC_IOSCR_G8_IO1 /;"	d
TSC_IOSCR_G8_IO1_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G8_IO1_Msk /;"	d
TSC_IOSCR_G8_IO1_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G8_IO1_Pos /;"	d
TSC_IOSCR_G8_IO2	includes/stm32f051x8.h	/^#define TSC_IOSCR_G8_IO2 /;"	d
TSC_IOSCR_G8_IO2_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G8_IO2_Msk /;"	d
TSC_IOSCR_G8_IO2_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G8_IO2_Pos /;"	d
TSC_IOSCR_G8_IO3	includes/stm32f051x8.h	/^#define TSC_IOSCR_G8_IO3 /;"	d
TSC_IOSCR_G8_IO3_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G8_IO3_Msk /;"	d
TSC_IOSCR_G8_IO3_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G8_IO3_Pos /;"	d
TSC_IOSCR_G8_IO4	includes/stm32f051x8.h	/^#define TSC_IOSCR_G8_IO4 /;"	d
TSC_IOSCR_G8_IO4_Msk	includes/stm32f051x8.h	/^#define TSC_IOSCR_G8_IO4_Msk /;"	d
TSC_IOSCR_G8_IO4_Pos	includes/stm32f051x8.h	/^#define TSC_IOSCR_G8_IO4_Pos /;"	d
TSC_IRQn	includes/stm32f051x8.h	/^  TSC_IRQn                    = 8,      \/*!< Touch Sensing Controller Interrupts                             *\/$/;"	e	enum:__anon26
TSC_ISR_EOAF	includes/stm32f051x8.h	/^#define TSC_ISR_EOAF /;"	d
TSC_ISR_EOAF_Msk	includes/stm32f051x8.h	/^#define TSC_ISR_EOAF_Msk /;"	d
TSC_ISR_EOAF_Pos	includes/stm32f051x8.h	/^#define TSC_ISR_EOAF_Pos /;"	d
TSC_ISR_MCEF	includes/stm32f051x8.h	/^#define TSC_ISR_MCEF /;"	d
TSC_ISR_MCEF_Msk	includes/stm32f051x8.h	/^#define TSC_ISR_MCEF_Msk /;"	d
TSC_ISR_MCEF_Pos	includes/stm32f051x8.h	/^#define TSC_ISR_MCEF_Pos /;"	d
TSC_TypeDef	includes/stm32f051x8.h	/^}TSC_TypeDef;$/;"	t	typeref:struct:__anon50
TSDR	includes/stm32f051x8.h	/^  __IO uint32_t TSDR;       \/*!< RTC time stamp date register,                              Address offset: 0x34 *\/$/;"	m	struct:__anon47
TSSSR	includes/stm32f051x8.h	/^  __IO uint32_t TSSSR;      \/*!< RTC time-stamp sub second register,                        Address offset: 0x38 *\/$/;"	m	struct:__anon47
TSTR	includes/stm32f051x8.h	/^  __IO uint32_t TSTR;       \/*!< RTC time stamp time register,                              Address offset: 0x30 *\/$/;"	m	struct:__anon47
TXCRCR	includes/stm32f051x8.h	/^  __IO uint32_t TXCRCR;     \/*!< SPI Tx CRC register (not used in I2S mode),         Address offset: 0x18 *\/$/;"	m	struct:__anon48
TXDR	includes/stm32f051x8.h	/^  __IO uint32_t TXDR;         \/*!< CEC Tx data register ,                                      Address offset:0x08 *\/$/;"	m	struct:__anon29
TXDR	includes/stm32f051x8.h	/^  __IO uint32_t TXDR;     \/*!< I2C Transmit data register,        Address offset: 0x28 *\/$/;"	m	struct:__anon43
TimeFormat	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^  uint32_t TimeFormat; \/*!< Specifies the RTC AM\/PM Time.$/;"	m	struct:__anon7
Timing	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^  uint32_t Timing;              \/*!< Specifies the SDA setup, hold time and the SCL high, low period values.$/;"	m	struct:__anon2
TransferDirection	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^  uint32_t TransferDirection;       \/*!< Specifies the SPI unidirectional or bidirectional data mode.$/;"	m	struct:__anon18
TransferDirection	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^  uint32_t TransferDirection;         \/*!< Specifies whether the Receive and\/or Transmit mode is enabled or disabled.$/;"	m	struct:__anon3
Trigger	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^  uint8_t Trigger;              \/*!< Specifies the trigger signal active edge for the EXTI lines.$/;"	m	struct:__anon5
TriggerSource	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^  uint32_t TriggerSource;               \/*!< Set ADC group regular conversion trigger source: internal (SW start) or from external IP (timer event, external interrupt line).$/;"	m	struct:__anon21
TriggerSource	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^  uint32_t TriggerSource;               \/*!< Set the conversion trigger source for the selected DAC channel: internal (SW start) or from external IP (timer event, external interrupt line).$/;"	m	struct:__anon22
TypeAcknowledge	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^  uint32_t TypeAcknowledge;     \/*!< Specifies the ACKnowledge or Non ACKnowledge condition after the address receive match code or next received byte.$/;"	m	struct:__anon2
UID_BASE	includes/stm32f051x8.h	/^#define UID_BASE /;"	d
UID_BASE_ADDRESS	stm32f0_peripheral/Inc/stm32f0xx_ll_utils.h	/^#define UID_BASE_ADDRESS /;"	d
USART1	includes/stm32f051x8.h	/^#define USART1 /;"	d
USART1_BASE	includes/stm32f051x8.h	/^#define USART1_BASE /;"	d
USART1_IRQn	includes/stm32f051x8.h	/^  USART1_IRQn                 = 27,     \/*!< USART1 global Interrupt & EXTI Line25 Interrupt (USART1 wakeup) *\/$/;"	e	enum:__anon26
USART2	includes/stm32f051x8.h	/^#define USART2 /;"	d
USART2_BASE	includes/stm32f051x8.h	/^#define USART2_BASE /;"	d
USART2_IRQn	includes/stm32f051x8.h	/^  USART2_IRQn                 = 28,     \/*!< USART2 global Interrupt                                         *\/$/;"	e	enum:__anon26
USART_BRR_DIV_FRACTION	includes/stm32f051x8.h	/^#define USART_BRR_DIV_FRACTION /;"	d
USART_BRR_DIV_FRACTION_Msk	includes/stm32f051x8.h	/^#define USART_BRR_DIV_FRACTION_Msk /;"	d
USART_BRR_DIV_FRACTION_Pos	includes/stm32f051x8.h	/^#define USART_BRR_DIV_FRACTION_Pos /;"	d
USART_BRR_DIV_MANTISSA	includes/stm32f051x8.h	/^#define USART_BRR_DIV_MANTISSA /;"	d
USART_BRR_DIV_MANTISSA_Msk	includes/stm32f051x8.h	/^#define USART_BRR_DIV_MANTISSA_Msk /;"	d
USART_BRR_DIV_MANTISSA_Pos	includes/stm32f051x8.h	/^#define USART_BRR_DIV_MANTISSA_Pos /;"	d
USART_CR1_CMIE	includes/stm32f051x8.h	/^#define USART_CR1_CMIE /;"	d
USART_CR1_CMIE_Msk	includes/stm32f051x8.h	/^#define USART_CR1_CMIE_Msk /;"	d
USART_CR1_CMIE_Pos	includes/stm32f051x8.h	/^#define USART_CR1_CMIE_Pos /;"	d
USART_CR1_DEAT	includes/stm32f051x8.h	/^#define USART_CR1_DEAT /;"	d
USART_CR1_DEAT_0	includes/stm32f051x8.h	/^#define USART_CR1_DEAT_0 /;"	d
USART_CR1_DEAT_1	includes/stm32f051x8.h	/^#define USART_CR1_DEAT_1 /;"	d
USART_CR1_DEAT_2	includes/stm32f051x8.h	/^#define USART_CR1_DEAT_2 /;"	d
USART_CR1_DEAT_3	includes/stm32f051x8.h	/^#define USART_CR1_DEAT_3 /;"	d
USART_CR1_DEAT_4	includes/stm32f051x8.h	/^#define USART_CR1_DEAT_4 /;"	d
USART_CR1_DEAT_Msk	includes/stm32f051x8.h	/^#define USART_CR1_DEAT_Msk /;"	d
USART_CR1_DEAT_Pos	includes/stm32f051x8.h	/^#define USART_CR1_DEAT_Pos /;"	d
USART_CR1_DEDT	includes/stm32f051x8.h	/^#define USART_CR1_DEDT /;"	d
USART_CR1_DEDT_0	includes/stm32f051x8.h	/^#define USART_CR1_DEDT_0 /;"	d
USART_CR1_DEDT_1	includes/stm32f051x8.h	/^#define USART_CR1_DEDT_1 /;"	d
USART_CR1_DEDT_2	includes/stm32f051x8.h	/^#define USART_CR1_DEDT_2 /;"	d
USART_CR1_DEDT_3	includes/stm32f051x8.h	/^#define USART_CR1_DEDT_3 /;"	d
USART_CR1_DEDT_4	includes/stm32f051x8.h	/^#define USART_CR1_DEDT_4 /;"	d
USART_CR1_DEDT_Msk	includes/stm32f051x8.h	/^#define USART_CR1_DEDT_Msk /;"	d
USART_CR1_DEDT_Pos	includes/stm32f051x8.h	/^#define USART_CR1_DEDT_Pos /;"	d
USART_CR1_EOBIE	includes/stm32f051x8.h	/^#define USART_CR1_EOBIE /;"	d
USART_CR1_EOBIE_Msk	includes/stm32f051x8.h	/^#define USART_CR1_EOBIE_Msk /;"	d
USART_CR1_EOBIE_Pos	includes/stm32f051x8.h	/^#define USART_CR1_EOBIE_Pos /;"	d
USART_CR1_IDLEIE	includes/stm32f051x8.h	/^#define USART_CR1_IDLEIE /;"	d
USART_CR1_IDLEIE_Msk	includes/stm32f051x8.h	/^#define USART_CR1_IDLEIE_Msk /;"	d
USART_CR1_IDLEIE_Pos	includes/stm32f051x8.h	/^#define USART_CR1_IDLEIE_Pos /;"	d
USART_CR1_M	includes/stm32f051x8.h	/^#define USART_CR1_M /;"	d
USART_CR1_MME	includes/stm32f051x8.h	/^#define USART_CR1_MME /;"	d
USART_CR1_MME_Msk	includes/stm32f051x8.h	/^#define USART_CR1_MME_Msk /;"	d
USART_CR1_MME_Pos	includes/stm32f051x8.h	/^#define USART_CR1_MME_Pos /;"	d
USART_CR1_M_Msk	includes/stm32f051x8.h	/^#define USART_CR1_M_Msk /;"	d
USART_CR1_M_Pos	includes/stm32f051x8.h	/^#define USART_CR1_M_Pos /;"	d
USART_CR1_OVER8	includes/stm32f051x8.h	/^#define USART_CR1_OVER8 /;"	d
USART_CR1_OVER8_Msk	includes/stm32f051x8.h	/^#define USART_CR1_OVER8_Msk /;"	d
USART_CR1_OVER8_Pos	includes/stm32f051x8.h	/^#define USART_CR1_OVER8_Pos /;"	d
USART_CR1_PCE	includes/stm32f051x8.h	/^#define USART_CR1_PCE /;"	d
USART_CR1_PCE_Msk	includes/stm32f051x8.h	/^#define USART_CR1_PCE_Msk /;"	d
USART_CR1_PCE_Pos	includes/stm32f051x8.h	/^#define USART_CR1_PCE_Pos /;"	d
USART_CR1_PEIE	includes/stm32f051x8.h	/^#define USART_CR1_PEIE /;"	d
USART_CR1_PEIE_Msk	includes/stm32f051x8.h	/^#define USART_CR1_PEIE_Msk /;"	d
USART_CR1_PEIE_Pos	includes/stm32f051x8.h	/^#define USART_CR1_PEIE_Pos /;"	d
USART_CR1_PS	includes/stm32f051x8.h	/^#define USART_CR1_PS /;"	d
USART_CR1_PS_Msk	includes/stm32f051x8.h	/^#define USART_CR1_PS_Msk /;"	d
USART_CR1_PS_Pos	includes/stm32f051x8.h	/^#define USART_CR1_PS_Pos /;"	d
USART_CR1_RE	includes/stm32f051x8.h	/^#define USART_CR1_RE /;"	d
USART_CR1_RE_Msk	includes/stm32f051x8.h	/^#define USART_CR1_RE_Msk /;"	d
USART_CR1_RE_Pos	includes/stm32f051x8.h	/^#define USART_CR1_RE_Pos /;"	d
USART_CR1_RTOIE	includes/stm32f051x8.h	/^#define USART_CR1_RTOIE /;"	d
USART_CR1_RTOIE_Msk	includes/stm32f051x8.h	/^#define USART_CR1_RTOIE_Msk /;"	d
USART_CR1_RTOIE_Pos	includes/stm32f051x8.h	/^#define USART_CR1_RTOIE_Pos /;"	d
USART_CR1_RXNEIE	includes/stm32f051x8.h	/^#define USART_CR1_RXNEIE /;"	d
USART_CR1_RXNEIE_Msk	includes/stm32f051x8.h	/^#define USART_CR1_RXNEIE_Msk /;"	d
USART_CR1_RXNEIE_Pos	includes/stm32f051x8.h	/^#define USART_CR1_RXNEIE_Pos /;"	d
USART_CR1_TCIE	includes/stm32f051x8.h	/^#define USART_CR1_TCIE /;"	d
USART_CR1_TCIE_Msk	includes/stm32f051x8.h	/^#define USART_CR1_TCIE_Msk /;"	d
USART_CR1_TCIE_Pos	includes/stm32f051x8.h	/^#define USART_CR1_TCIE_Pos /;"	d
USART_CR1_TE	includes/stm32f051x8.h	/^#define USART_CR1_TE /;"	d
USART_CR1_TE_Msk	includes/stm32f051x8.h	/^#define USART_CR1_TE_Msk /;"	d
USART_CR1_TE_Pos	includes/stm32f051x8.h	/^#define USART_CR1_TE_Pos /;"	d
USART_CR1_TXEIE	includes/stm32f051x8.h	/^#define USART_CR1_TXEIE /;"	d
USART_CR1_TXEIE_Msk	includes/stm32f051x8.h	/^#define USART_CR1_TXEIE_Msk /;"	d
USART_CR1_TXEIE_Pos	includes/stm32f051x8.h	/^#define USART_CR1_TXEIE_Pos /;"	d
USART_CR1_UE	includes/stm32f051x8.h	/^#define USART_CR1_UE /;"	d
USART_CR1_UESM	includes/stm32f051x8.h	/^#define USART_CR1_UESM /;"	d
USART_CR1_UESM_Msk	includes/stm32f051x8.h	/^#define USART_CR1_UESM_Msk /;"	d
USART_CR1_UESM_Pos	includes/stm32f051x8.h	/^#define USART_CR1_UESM_Pos /;"	d
USART_CR1_UE_Msk	includes/stm32f051x8.h	/^#define USART_CR1_UE_Msk /;"	d
USART_CR1_UE_Pos	includes/stm32f051x8.h	/^#define USART_CR1_UE_Pos /;"	d
USART_CR1_WAKE	includes/stm32f051x8.h	/^#define USART_CR1_WAKE /;"	d
USART_CR1_WAKE_Msk	includes/stm32f051x8.h	/^#define USART_CR1_WAKE_Msk /;"	d
USART_CR1_WAKE_Pos	includes/stm32f051x8.h	/^#define USART_CR1_WAKE_Pos /;"	d
USART_CR2_ABREN	includes/stm32f051x8.h	/^#define USART_CR2_ABREN /;"	d
USART_CR2_ABREN_Msk	includes/stm32f051x8.h	/^#define USART_CR2_ABREN_Msk /;"	d
USART_CR2_ABREN_Pos	includes/stm32f051x8.h	/^#define USART_CR2_ABREN_Pos /;"	d
USART_CR2_ABRMODE	includes/stm32f051x8.h	/^#define USART_CR2_ABRMODE /;"	d
USART_CR2_ABRMODE_0	includes/stm32f051x8.h	/^#define USART_CR2_ABRMODE_0 /;"	d
USART_CR2_ABRMODE_1	includes/stm32f051x8.h	/^#define USART_CR2_ABRMODE_1 /;"	d
USART_CR2_ABRMODE_Msk	includes/stm32f051x8.h	/^#define USART_CR2_ABRMODE_Msk /;"	d
USART_CR2_ABRMODE_Pos	includes/stm32f051x8.h	/^#define USART_CR2_ABRMODE_Pos /;"	d
USART_CR2_ADD	includes/stm32f051x8.h	/^#define USART_CR2_ADD /;"	d
USART_CR2_ADDM7	includes/stm32f051x8.h	/^#define USART_CR2_ADDM7 /;"	d
USART_CR2_ADDM7_Msk	includes/stm32f051x8.h	/^#define USART_CR2_ADDM7_Msk /;"	d
USART_CR2_ADDM7_Pos	includes/stm32f051x8.h	/^#define USART_CR2_ADDM7_Pos /;"	d
USART_CR2_ADD_Msk	includes/stm32f051x8.h	/^#define USART_CR2_ADD_Msk /;"	d
USART_CR2_ADD_Pos	includes/stm32f051x8.h	/^#define USART_CR2_ADD_Pos /;"	d
USART_CR2_CLKEN	includes/stm32f051x8.h	/^#define USART_CR2_CLKEN /;"	d
USART_CR2_CLKEN_Msk	includes/stm32f051x8.h	/^#define USART_CR2_CLKEN_Msk /;"	d
USART_CR2_CLKEN_Pos	includes/stm32f051x8.h	/^#define USART_CR2_CLKEN_Pos /;"	d
USART_CR2_CPHA	includes/stm32f051x8.h	/^#define USART_CR2_CPHA /;"	d
USART_CR2_CPHA_Msk	includes/stm32f051x8.h	/^#define USART_CR2_CPHA_Msk /;"	d
USART_CR2_CPHA_Pos	includes/stm32f051x8.h	/^#define USART_CR2_CPHA_Pos /;"	d
USART_CR2_CPOL	includes/stm32f051x8.h	/^#define USART_CR2_CPOL /;"	d
USART_CR2_CPOL_Msk	includes/stm32f051x8.h	/^#define USART_CR2_CPOL_Msk /;"	d
USART_CR2_CPOL_Pos	includes/stm32f051x8.h	/^#define USART_CR2_CPOL_Pos /;"	d
USART_CR2_DATAINV	includes/stm32f051x8.h	/^#define USART_CR2_DATAINV /;"	d
USART_CR2_DATAINV_Msk	includes/stm32f051x8.h	/^#define USART_CR2_DATAINV_Msk /;"	d
USART_CR2_DATAINV_Pos	includes/stm32f051x8.h	/^#define USART_CR2_DATAINV_Pos /;"	d
USART_CR2_LBCL	includes/stm32f051x8.h	/^#define USART_CR2_LBCL /;"	d
USART_CR2_LBCL_Msk	includes/stm32f051x8.h	/^#define USART_CR2_LBCL_Msk /;"	d
USART_CR2_LBCL_Pos	includes/stm32f051x8.h	/^#define USART_CR2_LBCL_Pos /;"	d
USART_CR2_LBDIE	includes/stm32f051x8.h	/^#define USART_CR2_LBDIE /;"	d
USART_CR2_LBDIE_Msk	includes/stm32f051x8.h	/^#define USART_CR2_LBDIE_Msk /;"	d
USART_CR2_LBDIE_Pos	includes/stm32f051x8.h	/^#define USART_CR2_LBDIE_Pos /;"	d
USART_CR2_LBDL	includes/stm32f051x8.h	/^#define USART_CR2_LBDL /;"	d
USART_CR2_LBDL_Msk	includes/stm32f051x8.h	/^#define USART_CR2_LBDL_Msk /;"	d
USART_CR2_LBDL_Pos	includes/stm32f051x8.h	/^#define USART_CR2_LBDL_Pos /;"	d
USART_CR2_LINEN	includes/stm32f051x8.h	/^#define USART_CR2_LINEN /;"	d
USART_CR2_LINEN_Msk	includes/stm32f051x8.h	/^#define USART_CR2_LINEN_Msk /;"	d
USART_CR2_LINEN_Pos	includes/stm32f051x8.h	/^#define USART_CR2_LINEN_Pos /;"	d
USART_CR2_MSBFIRST	includes/stm32f051x8.h	/^#define USART_CR2_MSBFIRST /;"	d
USART_CR2_MSBFIRST_Msk	includes/stm32f051x8.h	/^#define USART_CR2_MSBFIRST_Msk /;"	d
USART_CR2_MSBFIRST_Pos	includes/stm32f051x8.h	/^#define USART_CR2_MSBFIRST_Pos /;"	d
USART_CR2_RTOEN	includes/stm32f051x8.h	/^#define USART_CR2_RTOEN /;"	d
USART_CR2_RTOEN_Msk	includes/stm32f051x8.h	/^#define USART_CR2_RTOEN_Msk /;"	d
USART_CR2_RTOEN_Pos	includes/stm32f051x8.h	/^#define USART_CR2_RTOEN_Pos /;"	d
USART_CR2_RXINV	includes/stm32f051x8.h	/^#define USART_CR2_RXINV /;"	d
USART_CR2_RXINV_Msk	includes/stm32f051x8.h	/^#define USART_CR2_RXINV_Msk /;"	d
USART_CR2_RXINV_Pos	includes/stm32f051x8.h	/^#define USART_CR2_RXINV_Pos /;"	d
USART_CR2_STOP	includes/stm32f051x8.h	/^#define USART_CR2_STOP /;"	d
USART_CR2_STOP_0	includes/stm32f051x8.h	/^#define USART_CR2_STOP_0 /;"	d
USART_CR2_STOP_1	includes/stm32f051x8.h	/^#define USART_CR2_STOP_1 /;"	d
USART_CR2_STOP_Msk	includes/stm32f051x8.h	/^#define USART_CR2_STOP_Msk /;"	d
USART_CR2_STOP_Pos	includes/stm32f051x8.h	/^#define USART_CR2_STOP_Pos /;"	d
USART_CR2_SWAP	includes/stm32f051x8.h	/^#define USART_CR2_SWAP /;"	d
USART_CR2_SWAP_Msk	includes/stm32f051x8.h	/^#define USART_CR2_SWAP_Msk /;"	d
USART_CR2_SWAP_Pos	includes/stm32f051x8.h	/^#define USART_CR2_SWAP_Pos /;"	d
USART_CR2_TXINV	includes/stm32f051x8.h	/^#define USART_CR2_TXINV /;"	d
USART_CR2_TXINV_Msk	includes/stm32f051x8.h	/^#define USART_CR2_TXINV_Msk /;"	d
USART_CR2_TXINV_Pos	includes/stm32f051x8.h	/^#define USART_CR2_TXINV_Pos /;"	d
USART_CR3_CTSE	includes/stm32f051x8.h	/^#define USART_CR3_CTSE /;"	d
USART_CR3_CTSE_Msk	includes/stm32f051x8.h	/^#define USART_CR3_CTSE_Msk /;"	d
USART_CR3_CTSE_Pos	includes/stm32f051x8.h	/^#define USART_CR3_CTSE_Pos /;"	d
USART_CR3_CTSIE	includes/stm32f051x8.h	/^#define USART_CR3_CTSIE /;"	d
USART_CR3_CTSIE_Msk	includes/stm32f051x8.h	/^#define USART_CR3_CTSIE_Msk /;"	d
USART_CR3_CTSIE_Pos	includes/stm32f051x8.h	/^#define USART_CR3_CTSIE_Pos /;"	d
USART_CR3_DDRE	includes/stm32f051x8.h	/^#define USART_CR3_DDRE /;"	d
USART_CR3_DDRE_Msk	includes/stm32f051x8.h	/^#define USART_CR3_DDRE_Msk /;"	d
USART_CR3_DDRE_Pos	includes/stm32f051x8.h	/^#define USART_CR3_DDRE_Pos /;"	d
USART_CR3_DEM	includes/stm32f051x8.h	/^#define USART_CR3_DEM /;"	d
USART_CR3_DEM_Msk	includes/stm32f051x8.h	/^#define USART_CR3_DEM_Msk /;"	d
USART_CR3_DEM_Pos	includes/stm32f051x8.h	/^#define USART_CR3_DEM_Pos /;"	d
USART_CR3_DEP	includes/stm32f051x8.h	/^#define USART_CR3_DEP /;"	d
USART_CR3_DEP_Msk	includes/stm32f051x8.h	/^#define USART_CR3_DEP_Msk /;"	d
USART_CR3_DEP_Pos	includes/stm32f051x8.h	/^#define USART_CR3_DEP_Pos /;"	d
USART_CR3_DMAR	includes/stm32f051x8.h	/^#define USART_CR3_DMAR /;"	d
USART_CR3_DMAR_Msk	includes/stm32f051x8.h	/^#define USART_CR3_DMAR_Msk /;"	d
USART_CR3_DMAR_Pos	includes/stm32f051x8.h	/^#define USART_CR3_DMAR_Pos /;"	d
USART_CR3_DMAT	includes/stm32f051x8.h	/^#define USART_CR3_DMAT /;"	d
USART_CR3_DMAT_Msk	includes/stm32f051x8.h	/^#define USART_CR3_DMAT_Msk /;"	d
USART_CR3_DMAT_Pos	includes/stm32f051x8.h	/^#define USART_CR3_DMAT_Pos /;"	d
USART_CR3_EIE	includes/stm32f051x8.h	/^#define USART_CR3_EIE /;"	d
USART_CR3_EIE_Msk	includes/stm32f051x8.h	/^#define USART_CR3_EIE_Msk /;"	d
USART_CR3_EIE_Pos	includes/stm32f051x8.h	/^#define USART_CR3_EIE_Pos /;"	d
USART_CR3_HDSEL	includes/stm32f051x8.h	/^#define USART_CR3_HDSEL /;"	d
USART_CR3_HDSEL_Msk	includes/stm32f051x8.h	/^#define USART_CR3_HDSEL_Msk /;"	d
USART_CR3_HDSEL_Pos	includes/stm32f051x8.h	/^#define USART_CR3_HDSEL_Pos /;"	d
USART_CR3_IREN	includes/stm32f051x8.h	/^#define USART_CR3_IREN /;"	d
USART_CR3_IREN_Msk	includes/stm32f051x8.h	/^#define USART_CR3_IREN_Msk /;"	d
USART_CR3_IREN_Pos	includes/stm32f051x8.h	/^#define USART_CR3_IREN_Pos /;"	d
USART_CR3_IRLP	includes/stm32f051x8.h	/^#define USART_CR3_IRLP /;"	d
USART_CR3_IRLP_Msk	includes/stm32f051x8.h	/^#define USART_CR3_IRLP_Msk /;"	d
USART_CR3_IRLP_Pos	includes/stm32f051x8.h	/^#define USART_CR3_IRLP_Pos /;"	d
USART_CR3_NACK	includes/stm32f051x8.h	/^#define USART_CR3_NACK /;"	d
USART_CR3_NACK_Msk	includes/stm32f051x8.h	/^#define USART_CR3_NACK_Msk /;"	d
USART_CR3_NACK_Pos	includes/stm32f051x8.h	/^#define USART_CR3_NACK_Pos /;"	d
USART_CR3_ONEBIT	includes/stm32f051x8.h	/^#define USART_CR3_ONEBIT /;"	d
USART_CR3_ONEBIT_Msk	includes/stm32f051x8.h	/^#define USART_CR3_ONEBIT_Msk /;"	d
USART_CR3_ONEBIT_Pos	includes/stm32f051x8.h	/^#define USART_CR3_ONEBIT_Pos /;"	d
USART_CR3_OVRDIS	includes/stm32f051x8.h	/^#define USART_CR3_OVRDIS /;"	d
USART_CR3_OVRDIS_Msk	includes/stm32f051x8.h	/^#define USART_CR3_OVRDIS_Msk /;"	d
USART_CR3_OVRDIS_Pos	includes/stm32f051x8.h	/^#define USART_CR3_OVRDIS_Pos /;"	d
USART_CR3_RTSE	includes/stm32f051x8.h	/^#define USART_CR3_RTSE /;"	d
USART_CR3_RTSE_Msk	includes/stm32f051x8.h	/^#define USART_CR3_RTSE_Msk /;"	d
USART_CR3_RTSE_Pos	includes/stm32f051x8.h	/^#define USART_CR3_RTSE_Pos /;"	d
USART_CR3_SCARCNT	includes/stm32f051x8.h	/^#define USART_CR3_SCARCNT /;"	d
USART_CR3_SCARCNT_0	includes/stm32f051x8.h	/^#define USART_CR3_SCARCNT_0 /;"	d
USART_CR3_SCARCNT_1	includes/stm32f051x8.h	/^#define USART_CR3_SCARCNT_1 /;"	d
USART_CR3_SCARCNT_2	includes/stm32f051x8.h	/^#define USART_CR3_SCARCNT_2 /;"	d
USART_CR3_SCARCNT_Msk	includes/stm32f051x8.h	/^#define USART_CR3_SCARCNT_Msk /;"	d
USART_CR3_SCARCNT_Pos	includes/stm32f051x8.h	/^#define USART_CR3_SCARCNT_Pos /;"	d
USART_CR3_SCEN	includes/stm32f051x8.h	/^#define USART_CR3_SCEN /;"	d
USART_CR3_SCEN_Msk	includes/stm32f051x8.h	/^#define USART_CR3_SCEN_Msk /;"	d
USART_CR3_SCEN_Pos	includes/stm32f051x8.h	/^#define USART_CR3_SCEN_Pos /;"	d
USART_CR3_WUFIE	includes/stm32f051x8.h	/^#define USART_CR3_WUFIE /;"	d
USART_CR3_WUFIE_Msk	includes/stm32f051x8.h	/^#define USART_CR3_WUFIE_Msk /;"	d
USART_CR3_WUFIE_Pos	includes/stm32f051x8.h	/^#define USART_CR3_WUFIE_Pos /;"	d
USART_CR3_WUS	includes/stm32f051x8.h	/^#define USART_CR3_WUS /;"	d
USART_CR3_WUS_0	includes/stm32f051x8.h	/^#define USART_CR3_WUS_0 /;"	d
USART_CR3_WUS_1	includes/stm32f051x8.h	/^#define USART_CR3_WUS_1 /;"	d
USART_CR3_WUS_Msk	includes/stm32f051x8.h	/^#define USART_CR3_WUS_Msk /;"	d
USART_CR3_WUS_Pos	includes/stm32f051x8.h	/^#define USART_CR3_WUS_Pos /;"	d
USART_GTPR_GT	includes/stm32f051x8.h	/^#define USART_GTPR_GT /;"	d
USART_GTPR_GT_Msk	includes/stm32f051x8.h	/^#define USART_GTPR_GT_Msk /;"	d
USART_GTPR_GT_Pos	includes/stm32f051x8.h	/^#define USART_GTPR_GT_Pos /;"	d
USART_GTPR_PSC	includes/stm32f051x8.h	/^#define USART_GTPR_PSC /;"	d
USART_GTPR_PSC_Msk	includes/stm32f051x8.h	/^#define USART_GTPR_PSC_Msk /;"	d
USART_GTPR_PSC_Pos	includes/stm32f051x8.h	/^#define USART_GTPR_PSC_Pos /;"	d
USART_ICR_CMCF	includes/stm32f051x8.h	/^#define USART_ICR_CMCF /;"	d
USART_ICR_CMCF_Msk	includes/stm32f051x8.h	/^#define USART_ICR_CMCF_Msk /;"	d
USART_ICR_CMCF_Pos	includes/stm32f051x8.h	/^#define USART_ICR_CMCF_Pos /;"	d
USART_ICR_CTSCF	includes/stm32f051x8.h	/^#define USART_ICR_CTSCF /;"	d
USART_ICR_CTSCF_Msk	includes/stm32f051x8.h	/^#define USART_ICR_CTSCF_Msk /;"	d
USART_ICR_CTSCF_Pos	includes/stm32f051x8.h	/^#define USART_ICR_CTSCF_Pos /;"	d
USART_ICR_EOBCF	includes/stm32f051x8.h	/^#define USART_ICR_EOBCF /;"	d
USART_ICR_EOBCF_Msk	includes/stm32f051x8.h	/^#define USART_ICR_EOBCF_Msk /;"	d
USART_ICR_EOBCF_Pos	includes/stm32f051x8.h	/^#define USART_ICR_EOBCF_Pos /;"	d
USART_ICR_FECF	includes/stm32f051x8.h	/^#define USART_ICR_FECF /;"	d
USART_ICR_FECF_Msk	includes/stm32f051x8.h	/^#define USART_ICR_FECF_Msk /;"	d
USART_ICR_FECF_Pos	includes/stm32f051x8.h	/^#define USART_ICR_FECF_Pos /;"	d
USART_ICR_IDLECF	includes/stm32f051x8.h	/^#define USART_ICR_IDLECF /;"	d
USART_ICR_IDLECF_Msk	includes/stm32f051x8.h	/^#define USART_ICR_IDLECF_Msk /;"	d
USART_ICR_IDLECF_Pos	includes/stm32f051x8.h	/^#define USART_ICR_IDLECF_Pos /;"	d
USART_ICR_LBDCF	includes/stm32f051x8.h	/^#define USART_ICR_LBDCF /;"	d
USART_ICR_LBDCF_Msk	includes/stm32f051x8.h	/^#define USART_ICR_LBDCF_Msk /;"	d
USART_ICR_LBDCF_Pos	includes/stm32f051x8.h	/^#define USART_ICR_LBDCF_Pos /;"	d
USART_ICR_NCF	includes/stm32f051x8.h	/^#define USART_ICR_NCF /;"	d
USART_ICR_NCF_Msk	includes/stm32f051x8.h	/^#define USART_ICR_NCF_Msk /;"	d
USART_ICR_NCF_Pos	includes/stm32f051x8.h	/^#define USART_ICR_NCF_Pos /;"	d
USART_ICR_ORECF	includes/stm32f051x8.h	/^#define USART_ICR_ORECF /;"	d
USART_ICR_ORECF_Msk	includes/stm32f051x8.h	/^#define USART_ICR_ORECF_Msk /;"	d
USART_ICR_ORECF_Pos	includes/stm32f051x8.h	/^#define USART_ICR_ORECF_Pos /;"	d
USART_ICR_PECF	includes/stm32f051x8.h	/^#define USART_ICR_PECF /;"	d
USART_ICR_PECF_Msk	includes/stm32f051x8.h	/^#define USART_ICR_PECF_Msk /;"	d
USART_ICR_PECF_Pos	includes/stm32f051x8.h	/^#define USART_ICR_PECF_Pos /;"	d
USART_ICR_RTOCF	includes/stm32f051x8.h	/^#define USART_ICR_RTOCF /;"	d
USART_ICR_RTOCF_Msk	includes/stm32f051x8.h	/^#define USART_ICR_RTOCF_Msk /;"	d
USART_ICR_RTOCF_Pos	includes/stm32f051x8.h	/^#define USART_ICR_RTOCF_Pos /;"	d
USART_ICR_TCCF	includes/stm32f051x8.h	/^#define USART_ICR_TCCF /;"	d
USART_ICR_TCCF_Msk	includes/stm32f051x8.h	/^#define USART_ICR_TCCF_Msk /;"	d
USART_ICR_TCCF_Pos	includes/stm32f051x8.h	/^#define USART_ICR_TCCF_Pos /;"	d
USART_ICR_WUCF	includes/stm32f051x8.h	/^#define USART_ICR_WUCF /;"	d
USART_ICR_WUCF_Msk	includes/stm32f051x8.h	/^#define USART_ICR_WUCF_Msk /;"	d
USART_ICR_WUCF_Pos	includes/stm32f051x8.h	/^#define USART_ICR_WUCF_Pos /;"	d
USART_IRDA_SUPPORT	includes/stm32f051x8.h	/^#define USART_IRDA_SUPPORT$/;"	d
USART_ISR_ABRE	includes/stm32f051x8.h	/^#define USART_ISR_ABRE /;"	d
USART_ISR_ABRE_Msk	includes/stm32f051x8.h	/^#define USART_ISR_ABRE_Msk /;"	d
USART_ISR_ABRE_Pos	includes/stm32f051x8.h	/^#define USART_ISR_ABRE_Pos /;"	d
USART_ISR_ABRF	includes/stm32f051x8.h	/^#define USART_ISR_ABRF /;"	d
USART_ISR_ABRF_Msk	includes/stm32f051x8.h	/^#define USART_ISR_ABRF_Msk /;"	d
USART_ISR_ABRF_Pos	includes/stm32f051x8.h	/^#define USART_ISR_ABRF_Pos /;"	d
USART_ISR_BUSY	includes/stm32f051x8.h	/^#define USART_ISR_BUSY /;"	d
USART_ISR_BUSY_Msk	includes/stm32f051x8.h	/^#define USART_ISR_BUSY_Msk /;"	d
USART_ISR_BUSY_Pos	includes/stm32f051x8.h	/^#define USART_ISR_BUSY_Pos /;"	d
USART_ISR_CMF	includes/stm32f051x8.h	/^#define USART_ISR_CMF /;"	d
USART_ISR_CMF_Msk	includes/stm32f051x8.h	/^#define USART_ISR_CMF_Msk /;"	d
USART_ISR_CMF_Pos	includes/stm32f051x8.h	/^#define USART_ISR_CMF_Pos /;"	d
USART_ISR_CTS	includes/stm32f051x8.h	/^#define USART_ISR_CTS /;"	d
USART_ISR_CTSIF	includes/stm32f051x8.h	/^#define USART_ISR_CTSIF /;"	d
USART_ISR_CTSIF_Msk	includes/stm32f051x8.h	/^#define USART_ISR_CTSIF_Msk /;"	d
USART_ISR_CTSIF_Pos	includes/stm32f051x8.h	/^#define USART_ISR_CTSIF_Pos /;"	d
USART_ISR_CTS_Msk	includes/stm32f051x8.h	/^#define USART_ISR_CTS_Msk /;"	d
USART_ISR_CTS_Pos	includes/stm32f051x8.h	/^#define USART_ISR_CTS_Pos /;"	d
USART_ISR_EOBF	includes/stm32f051x8.h	/^#define USART_ISR_EOBF /;"	d
USART_ISR_EOBF_Msk	includes/stm32f051x8.h	/^#define USART_ISR_EOBF_Msk /;"	d
USART_ISR_EOBF_Pos	includes/stm32f051x8.h	/^#define USART_ISR_EOBF_Pos /;"	d
USART_ISR_FE	includes/stm32f051x8.h	/^#define USART_ISR_FE /;"	d
USART_ISR_FE_Msk	includes/stm32f051x8.h	/^#define USART_ISR_FE_Msk /;"	d
USART_ISR_FE_Pos	includes/stm32f051x8.h	/^#define USART_ISR_FE_Pos /;"	d
USART_ISR_IDLE	includes/stm32f051x8.h	/^#define USART_ISR_IDLE /;"	d
USART_ISR_IDLE_Msk	includes/stm32f051x8.h	/^#define USART_ISR_IDLE_Msk /;"	d
USART_ISR_IDLE_Pos	includes/stm32f051x8.h	/^#define USART_ISR_IDLE_Pos /;"	d
USART_ISR_LBDF	includes/stm32f051x8.h	/^#define USART_ISR_LBDF /;"	d
USART_ISR_LBDF_Msk	includes/stm32f051x8.h	/^#define USART_ISR_LBDF_Msk /;"	d
USART_ISR_LBDF_Pos	includes/stm32f051x8.h	/^#define USART_ISR_LBDF_Pos /;"	d
USART_ISR_NE	includes/stm32f051x8.h	/^#define USART_ISR_NE /;"	d
USART_ISR_NE_Msk	includes/stm32f051x8.h	/^#define USART_ISR_NE_Msk /;"	d
USART_ISR_NE_Pos	includes/stm32f051x8.h	/^#define USART_ISR_NE_Pos /;"	d
USART_ISR_ORE	includes/stm32f051x8.h	/^#define USART_ISR_ORE /;"	d
USART_ISR_ORE_Msk	includes/stm32f051x8.h	/^#define USART_ISR_ORE_Msk /;"	d
USART_ISR_ORE_Pos	includes/stm32f051x8.h	/^#define USART_ISR_ORE_Pos /;"	d
USART_ISR_PE	includes/stm32f051x8.h	/^#define USART_ISR_PE /;"	d
USART_ISR_PE_Msk	includes/stm32f051x8.h	/^#define USART_ISR_PE_Msk /;"	d
USART_ISR_PE_Pos	includes/stm32f051x8.h	/^#define USART_ISR_PE_Pos /;"	d
USART_ISR_REACK	includes/stm32f051x8.h	/^#define USART_ISR_REACK /;"	d
USART_ISR_REACK_Msk	includes/stm32f051x8.h	/^#define USART_ISR_REACK_Msk /;"	d
USART_ISR_REACK_Pos	includes/stm32f051x8.h	/^#define USART_ISR_REACK_Pos /;"	d
USART_ISR_RTOF	includes/stm32f051x8.h	/^#define USART_ISR_RTOF /;"	d
USART_ISR_RTOF_Msk	includes/stm32f051x8.h	/^#define USART_ISR_RTOF_Msk /;"	d
USART_ISR_RTOF_Pos	includes/stm32f051x8.h	/^#define USART_ISR_RTOF_Pos /;"	d
USART_ISR_RWU	includes/stm32f051x8.h	/^#define USART_ISR_RWU /;"	d
USART_ISR_RWU_Msk	includes/stm32f051x8.h	/^#define USART_ISR_RWU_Msk /;"	d
USART_ISR_RWU_Pos	includes/stm32f051x8.h	/^#define USART_ISR_RWU_Pos /;"	d
USART_ISR_RXNE	includes/stm32f051x8.h	/^#define USART_ISR_RXNE /;"	d
USART_ISR_RXNE_Msk	includes/stm32f051x8.h	/^#define USART_ISR_RXNE_Msk /;"	d
USART_ISR_RXNE_Pos	includes/stm32f051x8.h	/^#define USART_ISR_RXNE_Pos /;"	d
USART_ISR_SBKF	includes/stm32f051x8.h	/^#define USART_ISR_SBKF /;"	d
USART_ISR_SBKF_Msk	includes/stm32f051x8.h	/^#define USART_ISR_SBKF_Msk /;"	d
USART_ISR_SBKF_Pos	includes/stm32f051x8.h	/^#define USART_ISR_SBKF_Pos /;"	d
USART_ISR_TC	includes/stm32f051x8.h	/^#define USART_ISR_TC /;"	d
USART_ISR_TC_Msk	includes/stm32f051x8.h	/^#define USART_ISR_TC_Msk /;"	d
USART_ISR_TC_Pos	includes/stm32f051x8.h	/^#define USART_ISR_TC_Pos /;"	d
USART_ISR_TEACK	includes/stm32f051x8.h	/^#define USART_ISR_TEACK /;"	d
USART_ISR_TEACK_Msk	includes/stm32f051x8.h	/^#define USART_ISR_TEACK_Msk /;"	d
USART_ISR_TEACK_Pos	includes/stm32f051x8.h	/^#define USART_ISR_TEACK_Pos /;"	d
USART_ISR_TXE	includes/stm32f051x8.h	/^#define USART_ISR_TXE /;"	d
USART_ISR_TXE_Msk	includes/stm32f051x8.h	/^#define USART_ISR_TXE_Msk /;"	d
USART_ISR_TXE_Pos	includes/stm32f051x8.h	/^#define USART_ISR_TXE_Pos /;"	d
USART_ISR_WUF	includes/stm32f051x8.h	/^#define USART_ISR_WUF /;"	d
USART_ISR_WUF_Msk	includes/stm32f051x8.h	/^#define USART_ISR_WUF_Msk /;"	d
USART_ISR_WUF_Pos	includes/stm32f051x8.h	/^#define USART_ISR_WUF_Pos /;"	d
USART_LIN_SUPPORT	includes/stm32f051x8.h	/^#define USART_LIN_SUPPORT$/;"	d
USART_RDR_RDR	includes/stm32f051x8.h	/^#define USART_RDR_RDR /;"	d
USART_RQR_ABRRQ	includes/stm32f051x8.h	/^#define USART_RQR_ABRRQ /;"	d
USART_RQR_ABRRQ_Msk	includes/stm32f051x8.h	/^#define USART_RQR_ABRRQ_Msk /;"	d
USART_RQR_ABRRQ_Pos	includes/stm32f051x8.h	/^#define USART_RQR_ABRRQ_Pos /;"	d
USART_RQR_MMRQ	includes/stm32f051x8.h	/^#define USART_RQR_MMRQ /;"	d
USART_RQR_MMRQ_Msk	includes/stm32f051x8.h	/^#define USART_RQR_MMRQ_Msk /;"	d
USART_RQR_MMRQ_Pos	includes/stm32f051x8.h	/^#define USART_RQR_MMRQ_Pos /;"	d
USART_RQR_RXFRQ	includes/stm32f051x8.h	/^#define USART_RQR_RXFRQ /;"	d
USART_RQR_RXFRQ_Msk	includes/stm32f051x8.h	/^#define USART_RQR_RXFRQ_Msk /;"	d
USART_RQR_RXFRQ_Pos	includes/stm32f051x8.h	/^#define USART_RQR_RXFRQ_Pos /;"	d
USART_RQR_SBKRQ	includes/stm32f051x8.h	/^#define USART_RQR_SBKRQ /;"	d
USART_RQR_SBKRQ_Msk	includes/stm32f051x8.h	/^#define USART_RQR_SBKRQ_Msk /;"	d
USART_RQR_SBKRQ_Pos	includes/stm32f051x8.h	/^#define USART_RQR_SBKRQ_Pos /;"	d
USART_RQR_TXFRQ	includes/stm32f051x8.h	/^#define USART_RQR_TXFRQ /;"	d
USART_RQR_TXFRQ_Msk	includes/stm32f051x8.h	/^#define USART_RQR_TXFRQ_Msk /;"	d
USART_RQR_TXFRQ_Pos	includes/stm32f051x8.h	/^#define USART_RQR_TXFRQ_Pos /;"	d
USART_RTOR_BLEN	includes/stm32f051x8.h	/^#define USART_RTOR_BLEN /;"	d
USART_RTOR_BLEN_Msk	includes/stm32f051x8.h	/^#define USART_RTOR_BLEN_Msk /;"	d
USART_RTOR_BLEN_Pos	includes/stm32f051x8.h	/^#define USART_RTOR_BLEN_Pos /;"	d
USART_RTOR_RTO	includes/stm32f051x8.h	/^#define USART_RTOR_RTO /;"	d
USART_RTOR_RTO_Msk	includes/stm32f051x8.h	/^#define USART_RTOR_RTO_Msk /;"	d
USART_RTOR_RTO_Pos	includes/stm32f051x8.h	/^#define USART_RTOR_RTO_Pos /;"	d
USART_SMARTCARD_SUPPORT	includes/stm32f051x8.h	/^#define USART_SMARTCARD_SUPPORT$/;"	d
USART_TDR_TDR	includes/stm32f051x8.h	/^#define USART_TDR_TDR /;"	d
USART_TypeDef	includes/stm32f051x8.h	/^} USART_TypeDef;$/;"	t	typeref:struct:__anon51
USART_WUSM_SUPPORT	includes/stm32f051x8.h	/^#define USART_WUSM_SUPPORT$/;"	d
USER	includes/stm32f051x8.h	/^  __IO uint16_t USER;         \/*!< FLASH option byte user options,                Address offset: 0x02 *\/$/;"	m	struct:__anon40
UTILS_EnablePLLAndSwitchSystem	stm32f0_peripheral/Src/stm32f0xx_ll_utils.c	/^static ErrorStatus UTILS_EnablePLLAndSwitchSystem(uint32_t SYSCLK_Frequency, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct)$/;"	f	file:
UTILS_GetPLLOutputFrequency	stm32f0_peripheral/Src/stm32f0xx_ll_utils.c	/^static uint32_t UTILS_GetPLLOutputFrequency(uint32_t PLL_InputFrequency, LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct)$/;"	f	file:
UTILS_HSE_FREQUENCY_MAX	stm32f0_peripheral/Src/stm32f0xx_ll_utils.c	/^#define UTILS_HSE_FREQUENCY_MAX /;"	d	file:
UTILS_HSE_FREQUENCY_MIN	stm32f0_peripheral/Src/stm32f0xx_ll_utils.c	/^#define UTILS_HSE_FREQUENCY_MIN /;"	d	file:
UTILS_LATENCY1_FREQ	stm32f0_peripheral/Src/stm32f0xx_ll_utils.c	/^#define UTILS_LATENCY1_FREQ /;"	d	file:
UTILS_PLL_IsBusy	stm32f0_peripheral/Src/stm32f0xx_ll_utils.c	/^static ErrorStatus UTILS_PLL_IsBusy(void)$/;"	f	file:
UTILS_PLL_OUTPUT_MAX	stm32f0_peripheral/Src/stm32f0xx_ll_utils.c	/^#define UTILS_PLL_OUTPUT_MAX /;"	d	file:
UTILS_PLL_OUTPUT_MIN	stm32f0_peripheral/Src/stm32f0xx_ll_utils.c	/^#define UTILS_PLL_OUTPUT_MIN /;"	d	file:
UTILS_SetFlashLatency	stm32f0_peripheral/Src/stm32f0xx_ll_utils.c	/^static ErrorStatus UTILS_SetFlashLatency(uint32_t Frequency)$/;"	f	file:
UserButton_Init	examples/EXTI_PA0_button.c	/^void UserButton_Init(void) {$/;"	f
V	includes/core_cm0.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon56::__anon57
V	includes/core_cm0.h	/^    uint32_t V:1;                        \/*!< bit:     28  Overflow condition code flag *\/$/;"	m	struct:__anon60::__anon61
VAL	includes/core_cm0.h	/^  __IOM uint32_t VAL;                    \/*!< Offset: 0x008 (R\/W)  SysTick Current Value Register *\/$/;"	m	struct:__anon66
VDDIO2_IRQHandler	includes/stm32f051x8.h	/^#define VDDIO2_IRQHandler /;"	d
VDDIO2_IRQn	includes/stm32f051x8.h	/^#define VDDIO2_IRQn /;"	d
VREFINT_CAL_ADDR	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define VREFINT_CAL_ADDR /;"	d
VREFINT_CAL_VREF	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define VREFINT_CAL_VREF /;"	d
WINR	includes/stm32f051x8.h	/^  __IO uint32_t WINR; \/*!< IWDG Window register,    Address offset: 0x10 *\/$/;"	m	struct:__anon44
WPR	includes/stm32f051x8.h	/^  __IO uint32_t WPR;        \/*!< RTC write protection register,                             Address offset: 0x24 *\/$/;"	m	struct:__anon47
WRITE_REG	includes/stm32f0xx.h	/^#define WRITE_REG(/;"	d
WRP0	includes/stm32f051x8.h	/^  __IO uint16_t WRP0;         \/*!< FLASH option byte write protection 0,          Address offset: 0x08 *\/$/;"	m	struct:__anon40
WRP1	includes/stm32f051x8.h	/^  __IO uint16_t WRP1;         \/*!< FLASH option byte write protection 1,          Address offset: 0x0A *\/$/;"	m	struct:__anon40
WRPR	includes/stm32f051x8.h	/^  __IO uint32_t WRPR;         \/*!<FLASH option bytes register,                   Address offset: 0x20 *\/$/;"	m	struct:__anon39
WWDG	includes/stm32f051x8.h	/^#define WWDG /;"	d
WWDG_BASE	includes/stm32f051x8.h	/^#define WWDG_BASE /;"	d
WWDG_CFR_EWI	includes/stm32f051x8.h	/^#define WWDG_CFR_EWI /;"	d
WWDG_CFR_EWI_Msk	includes/stm32f051x8.h	/^#define WWDG_CFR_EWI_Msk /;"	d
WWDG_CFR_EWI_Pos	includes/stm32f051x8.h	/^#define WWDG_CFR_EWI_Pos /;"	d
WWDG_CFR_W	includes/stm32f051x8.h	/^#define WWDG_CFR_W /;"	d
WWDG_CFR_W0	includes/stm32f051x8.h	/^#define  WWDG_CFR_W0 /;"	d
WWDG_CFR_W1	includes/stm32f051x8.h	/^#define  WWDG_CFR_W1 /;"	d
WWDG_CFR_W2	includes/stm32f051x8.h	/^#define  WWDG_CFR_W2 /;"	d
WWDG_CFR_W3	includes/stm32f051x8.h	/^#define  WWDG_CFR_W3 /;"	d
WWDG_CFR_W4	includes/stm32f051x8.h	/^#define  WWDG_CFR_W4 /;"	d
WWDG_CFR_W5	includes/stm32f051x8.h	/^#define  WWDG_CFR_W5 /;"	d
WWDG_CFR_W6	includes/stm32f051x8.h	/^#define  WWDG_CFR_W6 /;"	d
WWDG_CFR_WDGTB	includes/stm32f051x8.h	/^#define WWDG_CFR_WDGTB /;"	d
WWDG_CFR_WDGTB0	includes/stm32f051x8.h	/^#define  WWDG_CFR_WDGTB0 /;"	d
WWDG_CFR_WDGTB1	includes/stm32f051x8.h	/^#define  WWDG_CFR_WDGTB1 /;"	d
WWDG_CFR_WDGTB_0	includes/stm32f051x8.h	/^#define WWDG_CFR_WDGTB_0 /;"	d
WWDG_CFR_WDGTB_1	includes/stm32f051x8.h	/^#define WWDG_CFR_WDGTB_1 /;"	d
WWDG_CFR_WDGTB_Msk	includes/stm32f051x8.h	/^#define WWDG_CFR_WDGTB_Msk /;"	d
WWDG_CFR_WDGTB_Pos	includes/stm32f051x8.h	/^#define WWDG_CFR_WDGTB_Pos /;"	d
WWDG_CFR_W_0	includes/stm32f051x8.h	/^#define WWDG_CFR_W_0 /;"	d
WWDG_CFR_W_1	includes/stm32f051x8.h	/^#define WWDG_CFR_W_1 /;"	d
WWDG_CFR_W_2	includes/stm32f051x8.h	/^#define WWDG_CFR_W_2 /;"	d
WWDG_CFR_W_3	includes/stm32f051x8.h	/^#define WWDG_CFR_W_3 /;"	d
WWDG_CFR_W_4	includes/stm32f051x8.h	/^#define WWDG_CFR_W_4 /;"	d
WWDG_CFR_W_5	includes/stm32f051x8.h	/^#define WWDG_CFR_W_5 /;"	d
WWDG_CFR_W_6	includes/stm32f051x8.h	/^#define WWDG_CFR_W_6 /;"	d
WWDG_CFR_W_Msk	includes/stm32f051x8.h	/^#define WWDG_CFR_W_Msk /;"	d
WWDG_CFR_W_Pos	includes/stm32f051x8.h	/^#define WWDG_CFR_W_Pos /;"	d
WWDG_CR_T	includes/stm32f051x8.h	/^#define WWDG_CR_T /;"	d
WWDG_CR_T0	includes/stm32f051x8.h	/^#define  WWDG_CR_T0 /;"	d
WWDG_CR_T1	includes/stm32f051x8.h	/^#define  WWDG_CR_T1 /;"	d
WWDG_CR_T2	includes/stm32f051x8.h	/^#define  WWDG_CR_T2 /;"	d
WWDG_CR_T3	includes/stm32f051x8.h	/^#define  WWDG_CR_T3 /;"	d
WWDG_CR_T4	includes/stm32f051x8.h	/^#define  WWDG_CR_T4 /;"	d
WWDG_CR_T5	includes/stm32f051x8.h	/^#define  WWDG_CR_T5 /;"	d
WWDG_CR_T6	includes/stm32f051x8.h	/^#define  WWDG_CR_T6 /;"	d
WWDG_CR_T_0	includes/stm32f051x8.h	/^#define WWDG_CR_T_0 /;"	d
WWDG_CR_T_1	includes/stm32f051x8.h	/^#define WWDG_CR_T_1 /;"	d
WWDG_CR_T_2	includes/stm32f051x8.h	/^#define WWDG_CR_T_2 /;"	d
WWDG_CR_T_3	includes/stm32f051x8.h	/^#define WWDG_CR_T_3 /;"	d
WWDG_CR_T_4	includes/stm32f051x8.h	/^#define WWDG_CR_T_4 /;"	d
WWDG_CR_T_5	includes/stm32f051x8.h	/^#define WWDG_CR_T_5 /;"	d
WWDG_CR_T_6	includes/stm32f051x8.h	/^#define WWDG_CR_T_6 /;"	d
WWDG_CR_T_Msk	includes/stm32f051x8.h	/^#define WWDG_CR_T_Msk /;"	d
WWDG_CR_T_Pos	includes/stm32f051x8.h	/^#define WWDG_CR_T_Pos /;"	d
WWDG_CR_WDGA	includes/stm32f051x8.h	/^#define WWDG_CR_WDGA /;"	d
WWDG_CR_WDGA_Msk	includes/stm32f051x8.h	/^#define WWDG_CR_WDGA_Msk /;"	d
WWDG_CR_WDGA_Pos	includes/stm32f051x8.h	/^#define WWDG_CR_WDGA_Pos /;"	d
WWDG_IRQn	includes/stm32f051x8.h	/^  WWDG_IRQn                   = 0,      \/*!< Window WatchDog Interrupt                               *\/$/;"	e	enum:__anon26
WWDG_SR_EWIF	includes/stm32f051x8.h	/^#define WWDG_SR_EWIF /;"	d
WWDG_SR_EWIF_Msk	includes/stm32f051x8.h	/^#define WWDG_SR_EWIF_Msk /;"	d
WWDG_SR_EWIF_Pos	includes/stm32f051x8.h	/^#define WWDG_SR_EWIF_Pos /;"	d
WWDG_TypeDef	includes/stm32f051x8.h	/^} WWDG_TypeDef;$/;"	t	typeref:struct:__anon52
WaveAutoGeneration	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^  uint32_t WaveAutoGeneration;          \/*!< Set the waveform automatic generation mode for the selected DAC channel.$/;"	m	struct:__anon22
WaveAutoGenerationConfig	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^  uint32_t WaveAutoGenerationConfig;    \/*!< Set the waveform automatic generation mode for the selected DAC channel.$/;"	m	struct:__anon22
WeekDay	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^  uint8_t WeekDay;  \/*!< Specifies the RTC Date WeekDay.$/;"	m	struct:__anon8
Year	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^  uint8_t Year;     \/*!< Specifies the RTC Date Year.$/;"	m	struct:__anon8
Z	includes/core_cm0.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon56::__anon57
Z	includes/core_cm0.h	/^    uint32_t Z:1;                        \/*!< bit:     30  Zero condition code flag *\/$/;"	m	struct:__anon60::__anon61
_BIT_SHIFT	includes/core_cm0.h	/^#define _BIT_SHIFT(/;"	d
_FLD2VAL	includes/core_cm0.h	/^#define _FLD2VAL(/;"	d
_IP_IDX	includes/core_cm0.h	/^#define _IP_IDX(/;"	d
_SHP_IDX	includes/core_cm0.h	/^#define _SHP_IDX(/;"	d
_VAL2FLD	includes/core_cm0.h	/^#define _VAL2FLD(/;"	d
__ASM	includes/core_cm0.h	/^  #define __ASM /;"	d
__BKPT	includes/cmsis_gcc.h	/^#define __BKPT(/;"	d
__CLREX	includes/cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __CLREX(void)$/;"	f
__CLZ	includes/cmsis_gcc.h	/^#define __CLZ /;"	d
__CM0_CMSIS_VERSION	includes/core_cm0.h	/^#define __CM0_CMSIS_VERSION /;"	d
__CM0_CMSIS_VERSION_MAIN	includes/core_cm0.h	/^#define __CM0_CMSIS_VERSION_MAIN /;"	d
__CM0_CMSIS_VERSION_SUB	includes/core_cm0.h	/^#define __CM0_CMSIS_VERSION_SUB /;"	d
__CM0_REV	includes/core_cm0.h	/^    #define __CM0_REV /;"	d
__CM0_REV	includes/stm32f051x8.h	/^#define __CM0_REV /;"	d
__CMSIS_GCC_H	includes/cmsis_gcc.h	/^#define __CMSIS_GCC_H$/;"	d
__CMSIS_GCC_OUT_REG	includes/cmsis_gcc.h	/^#define __CMSIS_GCC_OUT_REG(/;"	d
__CMSIS_GCC_USE_REG	includes/cmsis_gcc.h	/^#define __CMSIS_GCC_USE_REG(/;"	d
__COMP_BITOFFSET_INSTANCE	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define __COMP_BITOFFSET_INSTANCE(/;"	d
__COMP_IS_INSTANCE_EVEN	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define __COMP_IS_INSTANCE_EVEN(/;"	d
__COMP_IS_INSTANCE_ODD	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define __COMP_IS_INSTANCE_ODD(/;"	d
__CORE_CM0_H_DEPENDANT	includes/core_cm0.h	/^#define __CORE_CM0_H_DEPENDANT$/;"	d
__CORE_CM0_H_GENERIC	includes/core_cm0.h	/^#define __CORE_CM0_H_GENERIC$/;"	d
__CORTEX_M	includes/core_cm0.h	/^#define __CORTEX_M /;"	d
__DAC_PTR_REG_OFFSET	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define __DAC_PTR_REG_OFFSET(/;"	d
__DMB	includes/cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __DMB(void)$/;"	f
__DSB	includes/cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)$/;"	f
__FPU_USED	includes/core_cm0.h	/^#define __FPU_USED /;"	d
__I	includes/core_cm0.h	/^  #define   __I /;"	d
__IM	includes/core_cm0.h	/^#define     __IM /;"	d
__INLINE	includes/core_cm0.h	/^  #define __INLINE /;"	d
__IO	includes/core_cm0.h	/^#define     __IO /;"	d
__IOM	includes/core_cm0.h	/^#define     __IOM /;"	d
__ISB	includes/cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __ISB(void)$/;"	f
__LDRBT	includes/cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint8_t __LDRBT(volatile uint8_t *addr)$/;"	f
__LDREXB	includes/cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint8_t __LDREXB(volatile uint8_t *addr)$/;"	f
__LDREXH	includes/cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint16_t __LDREXH(volatile uint16_t *addr)$/;"	f
__LDREXW	includes/cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __LDREXW(volatile uint32_t *addr)$/;"	f
__LDRHT	includes/cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint16_t __LDRHT(volatile uint16_t *addr)$/;"	f
__LDRT	includes/cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __LDRT(volatile uint32_t *addr)$/;"	f
__LL_ADC_ANALOGWD_CHANNEL_GROUP	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define __LL_ADC_ANALOGWD_CHANNEL_GROUP(/;"	d
__LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(/;"	d
__LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(/;"	d
__LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define __LL_ADC_ANALOGWD_THRESHOLDS_HIGH_LOW(/;"	d
__LL_ADC_CALC_DATA_TO_VOLTAGE	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define __LL_ADC_CALC_DATA_TO_VOLTAGE(/;"	d
__LL_ADC_CALC_TEMPERATURE	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define __LL_ADC_CALC_TEMPERATURE(/;"	d
__LL_ADC_CALC_TEMPERATURE_TYP_PARAMS	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(/;"	d
__LL_ADC_CALC_VREFANALOG_VOLTAGE	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define __LL_ADC_CALC_VREFANALOG_VOLTAGE(/;"	d
__LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(/;"	d
__LL_ADC_CHANNEL_TO_DECIMAL_NB	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define __LL_ADC_CHANNEL_TO_DECIMAL_NB(/;"	d
__LL_ADC_COMMON_INSTANCE	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define __LL_ADC_COMMON_INSTANCE(/;"	d
__LL_ADC_CONVERT_DATA_RESOLUTION	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define __LL_ADC_CONVERT_DATA_RESOLUTION(/;"	d
__LL_ADC_DECIMAL_NB_TO_CHANNEL	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define __LL_ADC_DECIMAL_NB_TO_CHANNEL(/;"	d
__LL_ADC_DIGITAL_SCALE	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define __LL_ADC_DIGITAL_SCALE(/;"	d
__LL_ADC_IS_CHANNEL_INTERNAL	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define __LL_ADC_IS_CHANNEL_INTERNAL(/;"	d
__LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(/;"	d
__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(/;"	d
__LL_COMP_COMMON_INSTANCE	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define __LL_COMP_COMMON_INSTANCE(/;"	d
__LL_CRS_CALC_CALCULATE_RELOADVALUE	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define __LL_CRS_CALC_CALCULATE_RELOADVALUE(/;"	d
__LL_DAC_CALC_VOLTAGE_TO_DATA	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define __LL_DAC_CALC_VOLTAGE_TO_DATA(/;"	d
__LL_DAC_CHANNEL_TO_DECIMAL_NB	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define __LL_DAC_CHANNEL_TO_DECIMAL_NB(/;"	d
__LL_DAC_DECIMAL_NB_TO_CHANNEL	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define __LL_DAC_DECIMAL_NB_TO_CHANNEL(/;"	d
__LL_DAC_DIGITAL_SCALE	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define __LL_DAC_DIGITAL_SCALE(/;"	d
__LL_DMA_GET_CHANNEL	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define __LL_DMA_GET_CHANNEL(/;"	d
__LL_DMA_GET_CHANNEL_INSTANCE	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define __LL_DMA_GET_CHANNEL_INSTANCE(/;"	d
__LL_DMA_GET_INSTANCE	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define __LL_DMA_GET_INSTANCE(/;"	d
__LL_I2C_CONVERT_TIMINGS	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define __LL_I2C_CONVERT_TIMINGS(/;"	d
__LL_RCC_CALC_HCLK_FREQ	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define __LL_RCC_CALC_HCLK_FREQ(/;"	d
__LL_RCC_CALC_PCLK1_FREQ	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define __LL_RCC_CALC_PCLK1_FREQ(/;"	d
__LL_RCC_CALC_PLLCLK_FREQ	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define __LL_RCC_CALC_PLLCLK_FREQ(/;"	d
__LL_RTC_CONVERT_BCD2BIN	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define __LL_RTC_CONVERT_BCD2BIN(/;"	d
__LL_RTC_CONVERT_BIN2BCD	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define __LL_RTC_CONVERT_BIN2BCD(/;"	d
__LL_RTC_GET_DAY	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define __LL_RTC_GET_DAY(/;"	d
__LL_RTC_GET_HOUR	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define __LL_RTC_GET_HOUR(/;"	d
__LL_RTC_GET_MINUTE	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define __LL_RTC_GET_MINUTE(/;"	d
__LL_RTC_GET_MONTH	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define __LL_RTC_GET_MONTH(/;"	d
__LL_RTC_GET_SECOND	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define __LL_RTC_GET_SECOND(/;"	d
__LL_RTC_GET_WEEKDAY	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define __LL_RTC_GET_WEEKDAY(/;"	d
__LL_RTC_GET_YEAR	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define __LL_RTC_GET_YEAR(/;"	d
__LL_TIM_CALC_ARR	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define __LL_TIM_CALC_ARR(/;"	d
__LL_TIM_CALC_DEADTIME	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define __LL_TIM_CALC_DEADTIME(/;"	d
__LL_TIM_CALC_DELAY	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define __LL_TIM_CALC_DELAY(/;"	d
__LL_TIM_CALC_PSC	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define __LL_TIM_CALC_PSC(/;"	d
__LL_TIM_CALC_PULSE	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define __LL_TIM_CALC_PULSE(/;"	d
__LL_TIM_GET_ICPSC_RATIO	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define __LL_TIM_GET_ICPSC_RATIO(/;"	d
__LL_USART_DIV_SAMPLING16	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define __LL_USART_DIV_SAMPLING16(/;"	d
__LL_USART_DIV_SAMPLING8	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define __LL_USART_DIV_SAMPLING8(/;"	d
__MPU_PRESENT	includes/stm32f051x8.h	/^#define __MPU_PRESENT /;"	d
__NOP	includes/cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)$/;"	f
__NVIC_PRIO_BITS	includes/core_cm0.h	/^    #define __NVIC_PRIO_BITS /;"	d
__NVIC_PRIO_BITS	includes/stm32f051x8.h	/^#define __NVIC_PRIO_BITS /;"	d
__O	includes/core_cm0.h	/^#define     __O /;"	d
__OM	includes/core_cm0.h	/^#define     __OM /;"	d
__PKHBT	includes/cmsis_gcc.h	/^#define __PKHBT(/;"	d
__PKHTB	includes/cmsis_gcc.h	/^#define __PKHTB(/;"	d
__QADD	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE  int32_t __QADD( int32_t op1,  int32_t op2)$/;"	f
__QADD16	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)$/;"	f
__QADD8	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)$/;"	f
__QASX	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QASX(uint32_t op1, uint32_t op2)$/;"	f
__QSAX	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)$/;"	f
__QSUB	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE  int32_t __QSUB( int32_t op1,  int32_t op2)$/;"	f
__QSUB16	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)$/;"	f
__QSUB8	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)$/;"	f
__RBIT	includes/cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)$/;"	f
__REV	includes/cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __REV(uint32_t value)$/;"	f
__REV16	includes/cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __REV16(uint32_t value)$/;"	f
__REVSH	includes/cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE int32_t __REVSH(int32_t value)$/;"	f
__ROR	includes/cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __ROR(uint32_t op1, uint32_t op2)$/;"	f
__RRX	includes/cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __RRX(uint32_t value)$/;"	f
__SADD16	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)$/;"	f
__SADD8	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)$/;"	f
__SASX	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SASX(uint32_t op1, uint32_t op2)$/;"	f
__SEL	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)$/;"	f
__SEV	includes/cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __SEV(void)$/;"	f
__SHADD16	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)$/;"	f
__SHADD8	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)$/;"	f
__SHASX	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)$/;"	f
__SHSAX	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)$/;"	f
__SHSUB16	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)$/;"	f
__SHSUB8	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)$/;"	f
__SMLAD	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLADX	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLALD	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLALDX	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLSD	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLSDX	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__SMLSLD	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMLSLDX	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)$/;"	f
__SMMLA	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)$/;"	f
__SMUAD	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)$/;"	f
__SMUADX	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)$/;"	f
__SMUSD	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)$/;"	f
__SMUSDX	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)$/;"	f
__SSAT	includes/cmsis_gcc.h	/^#define __SSAT(/;"	d
__SSAT16	includes/cmsis_gcc.h	/^#define __SSAT16(/;"	d
__SSAX	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)$/;"	f
__SSUB16	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)$/;"	f
__SSUB8	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)$/;"	f
__STATIC_INLINE	includes/core_cm0.h	/^  #define __STATIC_INLINE /;"	d
__STM32F051x8_H	includes/stm32f051x8.h	/^#define __STM32F051x8_H$/;"	d
__STM32F0_DEVICE_VERSION	includes/stm32f0xx.h	/^#define __STM32F0_DEVICE_VERSION /;"	d
__STM32F0_DEVICE_VERSION_MAIN	includes/stm32f0xx.h	/^#define __STM32F0_DEVICE_VERSION_MAIN /;"	d
__STM32F0_DEVICE_VERSION_RC	includes/stm32f0xx.h	/^#define __STM32F0_DEVICE_VERSION_RC /;"	d
__STM32F0_DEVICE_VERSION_SUB1	includes/stm32f0xx.h	/^#define __STM32F0_DEVICE_VERSION_SUB1 /;"	d
__STM32F0_DEVICE_VERSION_SUB2	includes/stm32f0xx.h	/^#define __STM32F0_DEVICE_VERSION_SUB2 /;"	d
__STM32F0xx_H	includes/stm32f0xx.h	/^#define __STM32F0xx_H$/;"	d
__STM32F0xx_LL_ADC_H	stm32f0_peripheral/Inc/stm32f0xx_ll_adc.h	/^#define __STM32F0xx_LL_ADC_H$/;"	d
__STM32F0xx_LL_BUS_H	stm32f0_peripheral/Inc/stm32f0xx_ll_bus.h	/^#define __STM32F0xx_LL_BUS_H$/;"	d
__STM32F0xx_LL_COMP_H	stm32f0_peripheral/Inc/stm32f0xx_ll_comp.h	/^#define __STM32F0xx_LL_COMP_H$/;"	d
__STM32F0xx_LL_CORTEX_H	stm32f0_peripheral/Inc/stm32f0xx_ll_cortex.h	/^#define __STM32F0xx_LL_CORTEX_H$/;"	d
__STM32F0xx_LL_CRC_H	stm32f0_peripheral/Inc/stm32f0xx_ll_crc.h	/^#define __STM32F0xx_LL_CRC_H$/;"	d
__STM32F0xx_LL_CRS_H	stm32f0_peripheral/Inc/stm32f0xx_ll_crs.h	/^#define __STM32F0xx_LL_CRS_H$/;"	d
__STM32F0xx_LL_DAC_H	stm32f0_peripheral/Inc/stm32f0xx_ll_dac.h	/^#define __STM32F0xx_LL_DAC_H$/;"	d
__STM32F0xx_LL_DMA_H	stm32f0_peripheral/Inc/stm32f0xx_ll_dma.h	/^#define __STM32F0xx_LL_DMA_H$/;"	d
__STM32F0xx_LL_EXTI_H	stm32f0_peripheral/Inc/stm32f0xx_ll_exti.h	/^#define __STM32F0xx_LL_EXTI_H$/;"	d
__STM32F0xx_LL_GPIO_H	stm32f0_peripheral/Inc/stm32f0xx_ll_gpio.h	/^#define __STM32F0xx_LL_GPIO_H$/;"	d
__STM32F0xx_LL_I2C_H	stm32f0_peripheral/Inc/stm32f0xx_ll_i2c.h	/^#define __STM32F0xx_LL_I2C_H$/;"	d
__STM32F0xx_LL_IWDG_H	stm32f0_peripheral/Inc/stm32f0xx_ll_iwdg.h	/^#define __STM32F0xx_LL_IWDG_H$/;"	d
__STM32F0xx_LL_PWR_H	stm32f0_peripheral/Inc/stm32f0xx_ll_pwr.h	/^#define __STM32F0xx_LL_PWR_H$/;"	d
__STM32F0xx_LL_RCC_H	stm32f0_peripheral/Inc/stm32f0xx_ll_rcc.h	/^#define __STM32F0xx_LL_RCC_H$/;"	d
__STM32F0xx_LL_RTC_H	stm32f0_peripheral/Inc/stm32f0xx_ll_rtc.h	/^#define __STM32F0xx_LL_RTC_H$/;"	d
__STM32F0xx_LL_SPI_H	stm32f0_peripheral/Inc/stm32f0xx_ll_spi.h	/^#define __STM32F0xx_LL_SPI_H$/;"	d
__STM32F0xx_LL_SYSTEM_H	stm32f0_peripheral/Inc/stm32f0xx_ll_system.h	/^#define __STM32F0xx_LL_SYSTEM_H$/;"	d
__STM32F0xx_LL_TIM_H	stm32f0_peripheral/Inc/stm32f0xx_ll_tim.h	/^#define __STM32F0xx_LL_TIM_H$/;"	d
__STM32F0xx_LL_USART_H	stm32f0_peripheral/Inc/stm32f0xx_ll_usart.h	/^#define __STM32F0xx_LL_USART_H$/;"	d
__STM32F0xx_LL_UTILS_H	stm32f0_peripheral/Inc/stm32f0xx_ll_utils.h	/^#define __STM32F0xx_LL_UTILS_H$/;"	d
__STM32F0xx_LL_WWDG_H	stm32f0_peripheral/Inc/stm32f0xx_ll_wwdg.h	/^#define __STM32F0xx_LL_WWDG_H$/;"	d
__STRBT	includes/cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __STRBT(uint8_t value, volatile uint8_t *addr)$/;"	f
__STREXB	includes/cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)$/;"	f
__STREXH	includes/cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)$/;"	f
__STREXW	includes/cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)$/;"	f
__STRHT	includes/cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __STRHT(uint16_t value, volatile uint16_t *addr)$/;"	f
__STRT	includes/cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __STRT(uint32_t value, volatile uint32_t *addr)$/;"	f
__SXTAB16	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)$/;"	f
__SXTB16	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __SXTB16(uint32_t op1)$/;"	f
__SYSTEM_STM32F0XX_H	includes/system_stm32f0xx.h	/^#define __SYSTEM_STM32F0XX_H$/;"	d
__UADD16	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)$/;"	f
__UADD8	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)$/;"	f
__UASX	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UASX(uint32_t op1, uint32_t op2)$/;"	f
__UHADD16	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)$/;"	f
__UHADD8	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)$/;"	f
__UHASX	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)$/;"	f
__UHSAX	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)$/;"	f
__UHSUB16	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)$/;"	f
__UHSUB8	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)$/;"	f
__UQADD16	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)$/;"	f
__UQADD8	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)$/;"	f
__UQASX	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)$/;"	f
__UQSAX	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)$/;"	f
__UQSUB16	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)$/;"	f
__UQSUB8	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)$/;"	f
__USAD8	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)$/;"	f
__USADA8	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)$/;"	f
__USAT	includes/cmsis_gcc.h	/^#define __USAT(/;"	d
__USAT16	includes/cmsis_gcc.h	/^#define __USAT16(/;"	d
__USAX	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USAX(uint32_t op1, uint32_t op2)$/;"	f
__USUB16	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)$/;"	f
__USUB8	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)$/;"	f
__UXTAB16	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)$/;"	f
__UXTB16	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __UXTB16(uint32_t op1)$/;"	f
__Vendor_SysTickConfig	includes/core_cm0.h	/^    #define __Vendor_SysTickConfig /;"	d
__Vendor_SysTickConfig	includes/stm32f051x8.h	/^#define __Vendor_SysTickConfig /;"	d
__WFE	includes/cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __WFE(void)$/;"	f
__WFI	includes/cmsis_gcc.h	/^__attribute__((always_inline)) __STATIC_INLINE void __WFI(void)$/;"	f
__disable_fault_irq	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_fault_irq(void)$/;"	f
__disable_irq	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)$/;"	f
__enable_fault_irq	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_fault_irq(void)$/;"	f
__enable_irq	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)$/;"	f
__get_APSR	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_APSR(void)$/;"	f
__get_BASEPRI	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_BASEPRI(void)$/;"	f
__get_CONTROL	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_CONTROL(void)$/;"	f
__get_FAULTMASK	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FAULTMASK(void)$/;"	f
__get_FPSCR	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_FPSCR(void)$/;"	f
__get_IPSR	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)$/;"	f
__get_MSP	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_MSP(void)$/;"	f
__get_PRIMASK	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)$/;"	f
__get_PSP	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PSP(void)$/;"	f
__get_xPSR	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_xPSR(void)$/;"	f
__packed	includes/core_cm0.h	/^  #define __packed$/;"	d
__set_BASEPRI	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI(uint32_t value)$/;"	f
__set_BASEPRI_MAX	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_BASEPRI_MAX(uint32_t value)$/;"	f
__set_CONTROL	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_CONTROL(uint32_t control)$/;"	f
__set_FAULTMASK	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)$/;"	f
__set_FPSCR	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_FPSCR(uint32_t fpscr)$/;"	f
__set_MSP	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)$/;"	f
__set_PRIMASK	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)$/;"	f
__set_PSP	includes/cmsis_gcc.h	/^__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)$/;"	f
_reserved0	includes/core_cm0.h	/^    uint32_t _reserved0:15;              \/*!< bit:  9..23  Reserved *\/$/;"	m	struct:__anon60::__anon61
_reserved0	includes/core_cm0.h	/^    uint32_t _reserved0:1;               \/*!< bit:      0  Reserved *\/$/;"	m	struct:__anon62::__anon63
_reserved0	includes/core_cm0.h	/^    uint32_t _reserved0:23;              \/*!< bit:  9..31  Reserved *\/$/;"	m	struct:__anon58::__anon59
_reserved0	includes/core_cm0.h	/^    uint32_t _reserved0:28;              \/*!< bit:  0..27  Reserved *\/$/;"	m	struct:__anon56::__anon57
_reserved1	includes/core_cm0.h	/^    uint32_t _reserved1:30;              \/*!< bit:  2..31  Reserved *\/$/;"	m	struct:__anon62::__anon63
_reserved1	includes/core_cm0.h	/^    uint32_t _reserved1:3;               \/*!< bit: 25..27  Reserved *\/$/;"	m	struct:__anon60::__anon61
assert_param	stm32f0_peripheral/Src/stm32f0xx_ll_adc.c	/^  #define assert_param(/;"	d	file:
assert_param	stm32f0_peripheral/Src/stm32f0xx_ll_comp.c	/^  #define assert_param(/;"	d	file:
assert_param	stm32f0_peripheral/Src/stm32f0xx_ll_crc.c	/^#define assert_param(/;"	d	file:
assert_param	stm32f0_peripheral/Src/stm32f0xx_ll_dac.c	/^  #define assert_param(/;"	d	file:
assert_param	stm32f0_peripheral/Src/stm32f0xx_ll_dma.c	/^#define assert_param(/;"	d	file:
assert_param	stm32f0_peripheral/Src/stm32f0xx_ll_exti.c	/^#define assert_param(/;"	d	file:
assert_param	stm32f0_peripheral/Src/stm32f0xx_ll_gpio.c	/^#define assert_param(/;"	d	file:
assert_param	stm32f0_peripheral/Src/stm32f0xx_ll_i2c.c	/^#define assert_param(/;"	d	file:
assert_param	stm32f0_peripheral/Src/stm32f0xx_ll_rcc.c	/^  #define assert_param(/;"	d	file:
assert_param	stm32f0_peripheral/Src/stm32f0xx_ll_rtc.c	/^#define assert_param(/;"	d	file:
assert_param	stm32f0_peripheral/Src/stm32f0xx_ll_spi.c	/^#define assert_param(/;"	d	file:
assert_param	stm32f0_peripheral/Src/stm32f0xx_ll_tim.c	/^#define assert_param(/;"	d	file:
assert_param	stm32f0_peripheral/Src/stm32f0xx_ll_usart.c	/^#define assert_param(/;"	d	file:
assert_param	stm32f0_peripheral/Src/stm32f0xx_ll_utils.c	/^#define assert_param(/;"	d	file:
b	includes/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon56	typeref:struct:__anon56::__anon57
b	includes/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon58	typeref:struct:__anon58::__anon59
b	includes/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon60	typeref:struct:__anon60::__anon61
b	includes/core_cm0.h	/^  } b;                                   \/*!< Structure used for bit  access *\/$/;"	m	union:__anon62	typeref:struct:__anon62::__anon63
delay	src/main.c	/^__attribute__((naked)) void delay(void) {$/;"	f
g_pfnVectors	src/startup_stm32f051x8.s	/^g_pfnVectors:$/;"	l
main	examples/EXTI_PA0_button.c	/^main(void) {$/;"	f
main	examples/USART_TX.c	/^main(void) {$/;"	f
main	src/main.c	/^main(void) {$/;"	f
tick	examples/EXTI_PA0_button.c	/^int tick;$/;"	v
tick	examples/USART_TX.c	/^int tick;$/;"	v
tick	src/main.c	/^int tick;$/;"	v
usart_transmit	examples/USART_TX.c	/^usart_transmit(char *tx) {$/;"	f
w	includes/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon56
w	includes/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon58
w	includes/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon60
w	includes/core_cm0.h	/^  uint32_t w;                            \/*!< Type      used for word access *\/$/;"	m	union:__anon62
xPSR_C_Msk	includes/core_cm0.h	/^#define xPSR_C_Msk /;"	d
xPSR_C_Pos	includes/core_cm0.h	/^#define xPSR_C_Pos /;"	d
xPSR_ISR_Msk	includes/core_cm0.h	/^#define xPSR_ISR_Msk /;"	d
xPSR_ISR_Pos	includes/core_cm0.h	/^#define xPSR_ISR_Pos /;"	d
xPSR_N_Msk	includes/core_cm0.h	/^#define xPSR_N_Msk /;"	d
xPSR_N_Pos	includes/core_cm0.h	/^#define xPSR_N_Pos /;"	d
xPSR_T_Msk	includes/core_cm0.h	/^#define xPSR_T_Msk /;"	d
xPSR_T_Pos	includes/core_cm0.h	/^#define xPSR_T_Pos /;"	d
xPSR_Type	includes/core_cm0.h	/^} xPSR_Type;$/;"	t	typeref:union:__anon60
xPSR_V_Msk	includes/core_cm0.h	/^#define xPSR_V_Msk /;"	d
xPSR_V_Pos	includes/core_cm0.h	/^#define xPSR_V_Pos /;"	d
xPSR_Z_Msk	includes/core_cm0.h	/^#define xPSR_Z_Msk /;"	d
xPSR_Z_Pos	includes/core_cm0.h	/^#define xPSR_Z_Pos /;"	d
