{"position": "Product Development Engineer", "company": "Intel Corporation", "profiles": ["Summary Experienced product and nanoscale process development engineer. Developing test methodology, pre- and post-silicon validation platform for nanoscale device, circuit and system characterization at full chip environment deploying innovative tools and techniques utilizing hardware-software interaction and co-design. \nHolds more than 30 technical journal and conference publications including IEEE, JAP, APS, IEDM, etc. Summary Experienced product and nanoscale process development engineer. Developing test methodology, pre- and post-silicon validation platform for nanoscale device, circuit and system characterization at full chip environment deploying innovative tools and techniques utilizing hardware-software interaction and co-design. \nHolds more than 30 technical journal and conference publications including IEEE, JAP, APS, IEDM, etc. Experienced product and nanoscale process development engineer. Developing test methodology, pre- and post-silicon validation platform for nanoscale device, circuit and system characterization at full chip environment deploying innovative tools and techniques utilizing hardware-software interaction and co-design. \nHolds more than 30 technical journal and conference publications including IEEE, JAP, APS, IEDM, etc. Experienced product and nanoscale process development engineer. Developing test methodology, pre- and post-silicon validation platform for nanoscale device, circuit and system characterization at full chip environment deploying innovative tools and techniques utilizing hardware-software interaction and co-design. \nHolds more than 30 technical journal and conference publications including IEEE, JAP, APS, IEDM, etc. Experience Staff Product Development Engineer Intel Corporation April 2015  \u2013 Present (5 months) Portland, Oregon Area 1. Lead test method and test program development for circuit/system characterization and validation  \n2. Pre- and post-si fullchip validation and DFT/DFM  \n3. Coordinate si debug, development and HVM data collection for 10nm processes \n4. Define DFT requirement, planning, hardware/software requirements, development and validation for beyond 10nm processes Sr. Product Development Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Portland, Oregon Area 1. Process technology development for next-generation processes for 10nm node and beyond.  \n2. Test methodology development for next generation via processes for 3D SoCs.  \n3. Define, implement DFT/MFT requirement in pre- and post-silicon for nano-scale processes.  \n4. Develop test methodology, test hardware and software, hardware-software co-design, design for manufacturability for full process life cycle from tape-in to TVC to support Intel's next generation Core and SoC products. PTD R&D Engineer Intel Corporation February 2011  \u2013  March 2014  (3 years 2 months) Portland, Oregon 1. Worked on Intel's 22nm and 14nm process technology development.  \n2. Developed test methodology, test hardware and software for nanoscale process characterization. \n3. Hardware-software co-design to save test time and increased TPT \n4. Worked on the full process life cycle from tape-in to TVC to support Intel's Core and SoC products. Graduate Researcher UC Riverside September 2006  \u2013  January 2011  (4 years 5 months) Riverside, california 1. Research and development in the area of theory, modeling, and simulation of nanoscale electronic and photonic devices and circuits. \n2. Experience in developing custom (10K lines of codes) solid-state device modeling tool. Software projects/applications predicted device performance, provided validation/characterization of advanced nano-electronic devices (carbon/Si 1D/III-V, II-VI nanowire (NW)/Hybrid systems). \n3. Developed several models based on semiclassical and quantum mechanical formalism to investigate performance and performance limits of semiconductor electronic and optoelectronic devices in nanometer scale. Models able to calculate electronic structures, charge density, spin density and investigate effects of scattering due to surface roughness, phonons, edge states, surface states, impurities, etc on the performance of devices based on Carbon, III-V and II-VI, Si materials \u2013 for both MOSFETs and tunneling FETs (TFETs). \n4. Three years R&D experience in theory, modeling, simulating, and analyzing semiconductor electronic and optoelectronic devices in nanometer scale. \n5. Published one book chapter and more than 20 peer reviewed journal and conference papers. \n6. Presented research results in more than 20 peer reviewed conferences and seminars. Device Engineer, Internship Intel September 2009  \u2013  January 2010  (5 months) Sep 8, 2009 \u00ad Jan 1, 2010 \n\u00b7 Worked extensively with device test equipments such as Semiconductor parameter analyzer, \nLogic analyzer, switching matrix, Pulser, Scopes, probe station equipments. Defined \ncharacterization strategy, test flows, and implemented them by coding to understand specific \ndevice issues, which will be implemented through electrical device testing, fed back into process \ndevelopment. \n\u00b7 Invented a novel technique for ultra-low power operation of PCM devices. Assistant Professor Bangladesh University of Engineering and Technology April 2006  \u2013  August 2006  (5 months) Lecturer Bangladesh University of Engineering and Technology January 2004  \u2013  April 2006  (2 years 4 months) Lecturer Ahsanullah University of Science and Technology April 2003  \u2013  January 2004  (10 months) Staff Product Development Engineer Intel Corporation April 2015  \u2013 Present (5 months) Portland, Oregon Area 1. Lead test method and test program development for circuit/system characterization and validation  \n2. Pre- and post-si fullchip validation and DFT/DFM  \n3. Coordinate si debug, development and HVM data collection for 10nm processes \n4. Define DFT requirement, planning, hardware/software requirements, development and validation for beyond 10nm processes Staff Product Development Engineer Intel Corporation April 2015  \u2013 Present (5 months) Portland, Oregon Area 1. Lead test method and test program development for circuit/system characterization and validation  \n2. Pre- and post-si fullchip validation and DFT/DFM  \n3. Coordinate si debug, development and HVM data collection for 10nm processes \n4. Define DFT requirement, planning, hardware/software requirements, development and validation for beyond 10nm processes Sr. Product Development Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Portland, Oregon Area 1. Process technology development for next-generation processes for 10nm node and beyond.  \n2. Test methodology development for next generation via processes for 3D SoCs.  \n3. Define, implement DFT/MFT requirement in pre- and post-silicon for nano-scale processes.  \n4. Develop test methodology, test hardware and software, hardware-software co-design, design for manufacturability for full process life cycle from tape-in to TVC to support Intel's next generation Core and SoC products. Sr. Product Development Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Portland, Oregon Area 1. Process technology development for next-generation processes for 10nm node and beyond.  \n2. Test methodology development for next generation via processes for 3D SoCs.  \n3. Define, implement DFT/MFT requirement in pre- and post-silicon for nano-scale processes.  \n4. Develop test methodology, test hardware and software, hardware-software co-design, design for manufacturability for full process life cycle from tape-in to TVC to support Intel's next generation Core and SoC products. PTD R&D Engineer Intel Corporation February 2011  \u2013  March 2014  (3 years 2 months) Portland, Oregon 1. Worked on Intel's 22nm and 14nm process technology development.  \n2. Developed test methodology, test hardware and software for nanoscale process characterization. \n3. Hardware-software co-design to save test time and increased TPT \n4. Worked on the full process life cycle from tape-in to TVC to support Intel's Core and SoC products. PTD R&D Engineer Intel Corporation February 2011  \u2013  March 2014  (3 years 2 months) Portland, Oregon 1. Worked on Intel's 22nm and 14nm process technology development.  \n2. Developed test methodology, test hardware and software for nanoscale process characterization. \n3. Hardware-software co-design to save test time and increased TPT \n4. Worked on the full process life cycle from tape-in to TVC to support Intel's Core and SoC products. Graduate Researcher UC Riverside September 2006  \u2013  January 2011  (4 years 5 months) Riverside, california 1. Research and development in the area of theory, modeling, and simulation of nanoscale electronic and photonic devices and circuits. \n2. Experience in developing custom (10K lines of codes) solid-state device modeling tool. Software projects/applications predicted device performance, provided validation/characterization of advanced nano-electronic devices (carbon/Si 1D/III-V, II-VI nanowire (NW)/Hybrid systems). \n3. Developed several models based on semiclassical and quantum mechanical formalism to investigate performance and performance limits of semiconductor electronic and optoelectronic devices in nanometer scale. Models able to calculate electronic structures, charge density, spin density and investigate effects of scattering due to surface roughness, phonons, edge states, surface states, impurities, etc on the performance of devices based on Carbon, III-V and II-VI, Si materials \u2013 for both MOSFETs and tunneling FETs (TFETs). \n4. Three years R&D experience in theory, modeling, simulating, and analyzing semiconductor electronic and optoelectronic devices in nanometer scale. \n5. Published one book chapter and more than 20 peer reviewed journal and conference papers. \n6. Presented research results in more than 20 peer reviewed conferences and seminars. Graduate Researcher UC Riverside September 2006  \u2013  January 2011  (4 years 5 months) Riverside, california 1. Research and development in the area of theory, modeling, and simulation of nanoscale electronic and photonic devices and circuits. \n2. Experience in developing custom (10K lines of codes) solid-state device modeling tool. Software projects/applications predicted device performance, provided validation/characterization of advanced nano-electronic devices (carbon/Si 1D/III-V, II-VI nanowire (NW)/Hybrid systems). \n3. Developed several models based on semiclassical and quantum mechanical formalism to investigate performance and performance limits of semiconductor electronic and optoelectronic devices in nanometer scale. Models able to calculate electronic structures, charge density, spin density and investigate effects of scattering due to surface roughness, phonons, edge states, surface states, impurities, etc on the performance of devices based on Carbon, III-V and II-VI, Si materials \u2013 for both MOSFETs and tunneling FETs (TFETs). \n4. Three years R&D experience in theory, modeling, simulating, and analyzing semiconductor electronic and optoelectronic devices in nanometer scale. \n5. Published one book chapter and more than 20 peer reviewed journal and conference papers. \n6. Presented research results in more than 20 peer reviewed conferences and seminars. Device Engineer, Internship Intel September 2009  \u2013  January 2010  (5 months) Sep 8, 2009 \u00ad Jan 1, 2010 \n\u00b7 Worked extensively with device test equipments such as Semiconductor parameter analyzer, \nLogic analyzer, switching matrix, Pulser, Scopes, probe station equipments. Defined \ncharacterization strategy, test flows, and implemented them by coding to understand specific \ndevice issues, which will be implemented through electrical device testing, fed back into process \ndevelopment. \n\u00b7 Invented a novel technique for ultra-low power operation of PCM devices. Device Engineer, Internship Intel September 2009  \u2013  January 2010  (5 months) Sep 8, 2009 \u00ad Jan 1, 2010 \n\u00b7 Worked extensively with device test equipments such as Semiconductor parameter analyzer, \nLogic analyzer, switching matrix, Pulser, Scopes, probe station equipments. Defined \ncharacterization strategy, test flows, and implemented them by coding to understand specific \ndevice issues, which will be implemented through electrical device testing, fed back into process \ndevelopment. \n\u00b7 Invented a novel technique for ultra-low power operation of PCM devices. Assistant Professor Bangladesh University of Engineering and Technology April 2006  \u2013  August 2006  (5 months) Assistant Professor Bangladesh University of Engineering and Technology April 2006  \u2013  August 2006  (5 months) Lecturer Bangladesh University of Engineering and Technology January 2004  \u2013  April 2006  (2 years 4 months) Lecturer Bangladesh University of Engineering and Technology January 2004  \u2013  April 2006  (2 years 4 months) Lecturer Ahsanullah University of Science and Technology April 2003  \u2013  January 2004  (10 months) Lecturer Ahsanullah University of Science and Technology April 2003  \u2013  January 2004  (10 months) Languages English English English Skills Pspice Simulations Matlab COMSOL SPICE Verilog Cadence Python Perl TCL Programming Orcad MPI Bash Multimeter CMOS Semiconductors Characterization Physics Nanotechnology C Electronics Electrical Engineering LaTeX Fortran Algorithms Circuit Design Signal Processing Materials Science VLSI High Performance... IC Nanomaterials Device Characterization C++ Photonics Design of Experiments JMP Numerical Simulation Labview AFM See 26+ \u00a0 \u00a0 See less Skills  Pspice Simulations Matlab COMSOL SPICE Verilog Cadence Python Perl TCL Programming Orcad MPI Bash Multimeter CMOS Semiconductors Characterization Physics Nanotechnology C Electronics Electrical Engineering LaTeX Fortran Algorithms Circuit Design Signal Processing Materials Science VLSI High Performance... IC Nanomaterials Device Characterization C++ Photonics Design of Experiments JMP Numerical Simulation Labview AFM See 26+ \u00a0 \u00a0 See less Pspice Simulations Matlab COMSOL SPICE Verilog Cadence Python Perl TCL Programming Orcad MPI Bash Multimeter CMOS Semiconductors Characterization Physics Nanotechnology C Electronics Electrical Engineering LaTeX Fortran Algorithms Circuit Design Signal Processing Materials Science VLSI High Performance... IC Nanomaterials Device Characterization C++ Photonics Design of Experiments JMP Numerical Simulation Labview AFM See 26+ \u00a0 \u00a0 See less Pspice Simulations Matlab COMSOL SPICE Verilog Cadence Python Perl TCL Programming Orcad MPI Bash Multimeter CMOS Semiconductors Characterization Physics Nanotechnology C Electronics Electrical Engineering LaTeX Fortran Algorithms Circuit Design Signal Processing Materials Science VLSI High Performance... IC Nanomaterials Device Characterization C++ Photonics Design of Experiments JMP Numerical Simulation Labview AFM See 26+ \u00a0 \u00a0 See less Education University of California, Riverside PhD,  Electrical Engineering 2006  \u2013 2010 Purdue University Certificate,  Nanotechnology 2009  \u2013 2009 Summer School University of California, Riverside MS,  Electrical Engineering 2006  \u2013 2009 Bangladesh University of Engineering and Technology MSc,  Nanoelectronics and optoelectronics 2003  \u2013 2005 Bangladesh University of Engineering and Technology BSc,  Electrical and Electronics Engineering 1997  \u2013 2003 University of California, Riverside PhD,  Electrical Engineering 2006  \u2013 2010 University of California, Riverside PhD,  Electrical Engineering 2006  \u2013 2010 University of California, Riverside PhD,  Electrical Engineering 2006  \u2013 2010 Purdue University Certificate,  Nanotechnology 2009  \u2013 2009 Summer School Purdue University Certificate,  Nanotechnology 2009  \u2013 2009 Summer School Purdue University Certificate,  Nanotechnology 2009  \u2013 2009 Summer School University of California, Riverside MS,  Electrical Engineering 2006  \u2013 2009 University of California, Riverside MS,  Electrical Engineering 2006  \u2013 2009 University of California, Riverside MS,  Electrical Engineering 2006  \u2013 2009 Bangladesh University of Engineering and Technology MSc,  Nanoelectronics and optoelectronics 2003  \u2013 2005 Bangladesh University of Engineering and Technology MSc,  Nanoelectronics and optoelectronics 2003  \u2013 2005 Bangladesh University of Engineering and Technology MSc,  Nanoelectronics and optoelectronics 2003  \u2013 2005 Bangladesh University of Engineering and Technology BSc,  Electrical and Electronics Engineering 1997  \u2013 2003 Bangladesh University of Engineering and Technology BSc,  Electrical and Electronics Engineering 1997  \u2013 2003 Bangladesh University of Engineering and Technology BSc,  Electrical and Electronics Engineering 1997  \u2013 2003 ", "Experience Product Development Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Penang, Malaysia Adjunct Lecturer Universiti Teknologi Petronas May 2014  \u2013 Present (1 year 4 months) Perak, Malaysia Component Design Engineer Intel Corporation March 2008  \u2013  June 2013  (5 years 4 months) Penang, Malaysia Product Development Engineer Intel Corporation June 2001  \u2013  February 2008  (6 years 9 months) Penang, Malaysia Product Engineer Intel Corporation April 2000  \u2013  May 2001  (1 year 2 months) Penang, Malaysia Product Development Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Penang, Malaysia Product Development Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Penang, Malaysia Adjunct Lecturer Universiti Teknologi Petronas May 2014  \u2013 Present (1 year 4 months) Perak, Malaysia Adjunct Lecturer Universiti Teknologi Petronas May 2014  \u2013 Present (1 year 4 months) Perak, Malaysia Component Design Engineer Intel Corporation March 2008  \u2013  June 2013  (5 years 4 months) Penang, Malaysia Component Design Engineer Intel Corporation March 2008  \u2013  June 2013  (5 years 4 months) Penang, Malaysia Product Development Engineer Intel Corporation June 2001  \u2013  February 2008  (6 years 9 months) Penang, Malaysia Product Development Engineer Intel Corporation June 2001  \u2013  February 2008  (6 years 9 months) Penang, Malaysia Product Engineer Intel Corporation April 2000  \u2013  May 2001  (1 year 2 months) Penang, Malaysia Product Engineer Intel Corporation April 2000  \u2013  May 2001  (1 year 2 months) Penang, Malaysia Skills SoC Verilog DFT RTL design Microarchitecture VLSI Silicon Validation Functional Verification Logic Design Physical Design Static Timing Analysis Timing Closure RTL Design SystemVerilog Skills  SoC Verilog DFT RTL design Microarchitecture VLSI Silicon Validation Functional Verification Logic Design Physical Design Static Timing Analysis Timing Closure RTL Design SystemVerilog SoC Verilog DFT RTL design Microarchitecture VLSI Silicon Validation Functional Verification Logic Design Physical Design Static Timing Analysis Timing Closure RTL Design SystemVerilog SoC Verilog DFT RTL design Microarchitecture VLSI Silicon Validation Functional Verification Logic Design Physical Design Static Timing Analysis Timing Closure RTL Design SystemVerilog Education Universiti Sains Malaysia BSc,  Electrical and Electronics Engineering 1997  \u2013 2000 Universiti Sains Malaysia BSc,  Electrical and Electronics Engineering 1997  \u2013 2000 Universiti Sains Malaysia BSc,  Electrical and Electronics Engineering 1997  \u2013 2000 Universiti Sains Malaysia BSc,  Electrical and Electronics Engineering 1997  \u2013 2000 ", "Summary Experienced Semiconductor Product Development Engineer with background in key areas of semiconductor product manufacturing  \n \nSpecialties:  \n\u2022 3+ Years professional experience in leading edge microprocessor firms. \n\u2022 Skilled in working with ATE for product ramp up and debug. \n\u2022 Extensive knowledge and understanding of DFT features, semiconductor test mechanism. \n\u2022 Strong background in Analog and Digital Design, Device Physics and Semiconductor manufacturing. Summary Experienced Semiconductor Product Development Engineer with background in key areas of semiconductor product manufacturing  \n \nSpecialties:  \n\u2022 3+ Years professional experience in leading edge microprocessor firms. \n\u2022 Skilled in working with ATE for product ramp up and debug. \n\u2022 Extensive knowledge and understanding of DFT features, semiconductor test mechanism. \n\u2022 Strong background in Analog and Digital Design, Device Physics and Semiconductor manufacturing. Experienced Semiconductor Product Development Engineer with background in key areas of semiconductor product manufacturing  \n \nSpecialties:  \n\u2022 3+ Years professional experience in leading edge microprocessor firms. \n\u2022 Skilled in working with ATE for product ramp up and debug. \n\u2022 Extensive knowledge and understanding of DFT features, semiconductor test mechanism. \n\u2022 Strong background in Analog and Digital Design, Device Physics and Semiconductor manufacturing. Experienced Semiconductor Product Development Engineer with background in key areas of semiconductor product manufacturing  \n \nSpecialties:  \n\u2022 3+ Years professional experience in leading edge microprocessor firms. \n\u2022 Skilled in working with ATE for product ramp up and debug. \n\u2022 Extensive knowledge and understanding of DFT features, semiconductor test mechanism. \n\u2022 Strong background in Analog and Digital Design, Device Physics and Semiconductor manufacturing. Experience Product Development Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Santa Clara, California Area Product Development Engineer Intel Corporation September 2012  \u2013  October 2013  (1 year 2 months) Austin, Texas Area \u2022 Drove the power characterization on ATE platform for Intel ATOM SoC 3rd microprocessor to success. \n\u2022 Lead the development and enabling of the Power Binning for the latest Intel SoC microprocessor. \n\u2022 Identify critical yield limiters and integrated with cross functional teams to root cause failures.  \n\u2022 Perform electrical characterization and statistical data analysis to assess product performance. \n\u2022 Integrated ATE test program for Power Characterization and Engineering data collection. Product Developement Engineer Advanced Micro Devices October 2009  \u2013  August 2012  (2 years 11 months) Austin, Texas Area \u2022 Created & executed Validation test plans for Fuses. Generated and integrated test content for for ATE Test.  \n\u2022 Verified test patterns and ran simulations on virtual test environment for pre-silicon verification. \n\u2022 Perform electrical characterization and statistical data analysis to assess CPU product performance. \n\u2022 Work with cross-functional teams to perform Si Debug to root cause failures & implement robust product design fixes to enhance performance of CPU, GPU.  \n\u2022 Led the pre-production qualification for 28nm and 32nm test chips. Coordinated design of ATE Credence Sapphire test hardware, Device Interface Board and substrate/package design.  \n\u2022 Conduct experiments and DOEs for Flip Chip/C4 bumping, back end of line (BEOL), interconnect process technology development. \n\u2022 Integrate with foundry to assess Chip to Package Interaction issues, Cu-Ultra Low K readiness, Product manufacturability, quality and reliability. \n\u2022 Support development of FEOL, BEOL wafer fabrication process technology. \n\u2022 Incorporated a tool to forecast & manage samples which saves AMD over $1Million annually. \n\u2022 Developed an optimized process to assist capacity planning for cross-organizational project execution and budget forecasting. Technology Transfer Intern Arizona Technology Enterprises June 2009  \u2013  October 2009  (5 months) Phoenix, Arizona Area \u2022 Evaluated invention disclosures from physical sciences professors/engineering staff at Arizona State University.  \n\u2022 Generated non-confidential summaries to market the technical inventions to industry partners. \n\u2022 Conducted market research to identify industry partners to commercialize inventions at ASU. Process Technology Implementation/ Product Development Co-op engineer Advanced Micro Devices May 2008  \u2013  December 2008  (8 months) Austin, Texas Area As a Co-op Engineer my goal was to dive deep into the key areas of semiconductor design & manufacturing, perform experiements on the various steps involved from manufacturing of silicon to assembling microprocessors to Various levels of testing, debug, process change targeting, to delivering CPUs to the customer. \n \n\u2022 Developed front-end process improvement solutions for leading edge process technologies for 45nm and 65nm Server, Desktop and laptop x86 microprocessors \n\u2022 Conducted component and system level debug and characterization to determine CPU performance, process and test sensitivities using BIST, SCAN, DDR, FUNC, and HSIO Circuit Sensitivity Suites. \n\u2022 Extracted wafer level SWET, SORT data & made comparative statistical analysis to packaged product performance at ATE and System Level Test for targeting CPU product performance. \n\u2022 Identified and validated process sensitivities to enable solutions for Yield enhancement & process node development for speed and power improvement. \n\u2022 Created and developed ATE test requirements & specifications, debugged and resolved test issues. Summer Intern Siemens May 2006  \u2013  July 2006  (3 months) Mumbai Area, India At SIEMENS Ltd I pursued an unpaid internship for 2 monthes in the Switchboard manufacturing plant . \n\u2022 Designed and assembled low voltage switchboards and evaluated circuit breakers of various types \n\u2022 Actively supported manufacturing of heavy duty induction motors. Product Development Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Santa Clara, California Area Product Development Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) Santa Clara, California Area Product Development Engineer Intel Corporation September 2012  \u2013  October 2013  (1 year 2 months) Austin, Texas Area \u2022 Drove the power characterization on ATE platform for Intel ATOM SoC 3rd microprocessor to success. \n\u2022 Lead the development and enabling of the Power Binning for the latest Intel SoC microprocessor. \n\u2022 Identify critical yield limiters and integrated with cross functional teams to root cause failures.  \n\u2022 Perform electrical characterization and statistical data analysis to assess product performance. \n\u2022 Integrated ATE test program for Power Characterization and Engineering data collection. Product Development Engineer Intel Corporation September 2012  \u2013  October 2013  (1 year 2 months) Austin, Texas Area \u2022 Drove the power characterization on ATE platform for Intel ATOM SoC 3rd microprocessor to success. \n\u2022 Lead the development and enabling of the Power Binning for the latest Intel SoC microprocessor. \n\u2022 Identify critical yield limiters and integrated with cross functional teams to root cause failures.  \n\u2022 Perform electrical characterization and statistical data analysis to assess product performance. \n\u2022 Integrated ATE test program for Power Characterization and Engineering data collection. Product Developement Engineer Advanced Micro Devices October 2009  \u2013  August 2012  (2 years 11 months) Austin, Texas Area \u2022 Created & executed Validation test plans for Fuses. Generated and integrated test content for for ATE Test.  \n\u2022 Verified test patterns and ran simulations on virtual test environment for pre-silicon verification. \n\u2022 Perform electrical characterization and statistical data analysis to assess CPU product performance. \n\u2022 Work with cross-functional teams to perform Si Debug to root cause failures & implement robust product design fixes to enhance performance of CPU, GPU.  \n\u2022 Led the pre-production qualification for 28nm and 32nm test chips. Coordinated design of ATE Credence Sapphire test hardware, Device Interface Board and substrate/package design.  \n\u2022 Conduct experiments and DOEs for Flip Chip/C4 bumping, back end of line (BEOL), interconnect process technology development. \n\u2022 Integrate with foundry to assess Chip to Package Interaction issues, Cu-Ultra Low K readiness, Product manufacturability, quality and reliability. \n\u2022 Support development of FEOL, BEOL wafer fabrication process technology. \n\u2022 Incorporated a tool to forecast & manage samples which saves AMD over $1Million annually. \n\u2022 Developed an optimized process to assist capacity planning for cross-organizational project execution and budget forecasting. Product Developement Engineer Advanced Micro Devices October 2009  \u2013  August 2012  (2 years 11 months) Austin, Texas Area \u2022 Created & executed Validation test plans for Fuses. Generated and integrated test content for for ATE Test.  \n\u2022 Verified test patterns and ran simulations on virtual test environment for pre-silicon verification. \n\u2022 Perform electrical characterization and statistical data analysis to assess CPU product performance. \n\u2022 Work with cross-functional teams to perform Si Debug to root cause failures & implement robust product design fixes to enhance performance of CPU, GPU.  \n\u2022 Led the pre-production qualification for 28nm and 32nm test chips. Coordinated design of ATE Credence Sapphire test hardware, Device Interface Board and substrate/package design.  \n\u2022 Conduct experiments and DOEs for Flip Chip/C4 bumping, back end of line (BEOL), interconnect process technology development. \n\u2022 Integrate with foundry to assess Chip to Package Interaction issues, Cu-Ultra Low K readiness, Product manufacturability, quality and reliability. \n\u2022 Support development of FEOL, BEOL wafer fabrication process technology. \n\u2022 Incorporated a tool to forecast & manage samples which saves AMD over $1Million annually. \n\u2022 Developed an optimized process to assist capacity planning for cross-organizational project execution and budget forecasting. Technology Transfer Intern Arizona Technology Enterprises June 2009  \u2013  October 2009  (5 months) Phoenix, Arizona Area \u2022 Evaluated invention disclosures from physical sciences professors/engineering staff at Arizona State University.  \n\u2022 Generated non-confidential summaries to market the technical inventions to industry partners. \n\u2022 Conducted market research to identify industry partners to commercialize inventions at ASU. Technology Transfer Intern Arizona Technology Enterprises June 2009  \u2013  October 2009  (5 months) Phoenix, Arizona Area \u2022 Evaluated invention disclosures from physical sciences professors/engineering staff at Arizona State University.  \n\u2022 Generated non-confidential summaries to market the technical inventions to industry partners. \n\u2022 Conducted market research to identify industry partners to commercialize inventions at ASU. Process Technology Implementation/ Product Development Co-op engineer Advanced Micro Devices May 2008  \u2013  December 2008  (8 months) Austin, Texas Area As a Co-op Engineer my goal was to dive deep into the key areas of semiconductor design & manufacturing, perform experiements on the various steps involved from manufacturing of silicon to assembling microprocessors to Various levels of testing, debug, process change targeting, to delivering CPUs to the customer. \n \n\u2022 Developed front-end process improvement solutions for leading edge process technologies for 45nm and 65nm Server, Desktop and laptop x86 microprocessors \n\u2022 Conducted component and system level debug and characterization to determine CPU performance, process and test sensitivities using BIST, SCAN, DDR, FUNC, and HSIO Circuit Sensitivity Suites. \n\u2022 Extracted wafer level SWET, SORT data & made comparative statistical analysis to packaged product performance at ATE and System Level Test for targeting CPU product performance. \n\u2022 Identified and validated process sensitivities to enable solutions for Yield enhancement & process node development for speed and power improvement. \n\u2022 Created and developed ATE test requirements & specifications, debugged and resolved test issues. Process Technology Implementation/ Product Development Co-op engineer Advanced Micro Devices May 2008  \u2013  December 2008  (8 months) Austin, Texas Area As a Co-op Engineer my goal was to dive deep into the key areas of semiconductor design & manufacturing, perform experiements on the various steps involved from manufacturing of silicon to assembling microprocessors to Various levels of testing, debug, process change targeting, to delivering CPUs to the customer. \n \n\u2022 Developed front-end process improvement solutions for leading edge process technologies for 45nm and 65nm Server, Desktop and laptop x86 microprocessors \n\u2022 Conducted component and system level debug and characterization to determine CPU performance, process and test sensitivities using BIST, SCAN, DDR, FUNC, and HSIO Circuit Sensitivity Suites. \n\u2022 Extracted wafer level SWET, SORT data & made comparative statistical analysis to packaged product performance at ATE and System Level Test for targeting CPU product performance. \n\u2022 Identified and validated process sensitivities to enable solutions for Yield enhancement & process node development for speed and power improvement. \n\u2022 Created and developed ATE test requirements & specifications, debugged and resolved test issues. Summer Intern Siemens May 2006  \u2013  July 2006  (3 months) Mumbai Area, India At SIEMENS Ltd I pursued an unpaid internship for 2 monthes in the Switchboard manufacturing plant . \n\u2022 Designed and assembled low voltage switchboards and evaluated circuit breakers of various types \n\u2022 Actively supported manufacturing of heavy duty induction motors. Summer Intern Siemens May 2006  \u2013  July 2006  (3 months) Mumbai Area, India At SIEMENS Ltd I pursued an unpaid internship for 2 monthes in the Switchboard manufacturing plant . \n\u2022 Designed and assembled low voltage switchboards and evaluated circuit breakers of various types \n\u2022 Actively supported manufacturing of heavy duty induction motors. Languages English Native or bilingual proficiency Hindi Native or bilingual proficiency Tamil Native or bilingual proficiency English Native or bilingual proficiency Hindi Native or bilingual proficiency Tamil Native or bilingual proficiency English Native or bilingual proficiency Hindi Native or bilingual proficiency Tamil Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Product Development Semiconductor... ATE Validation Silicon Debug Testing Post Silicon Debug DFT Data Analysis C C++ CAD Circuit Design Cadence Virtuoso JMP Scripting Perl Automation XML Process Technology Device Physics Fabrication Electronics Packaging Assembly CPI Analog Design Digital Design X86 Computer Architecture Design of Experiments VLSI VHDL Verilog Microprocessors Logic Design Spectre Layout Memory Design Signal Integrity PHY Semiconductors Integrated Circuit... Debugging Silicon Test Engineering See 30+ \u00a0 \u00a0 See less Skills  Product Development Semiconductor... ATE Validation Silicon Debug Testing Post Silicon Debug DFT Data Analysis C C++ CAD Circuit Design Cadence Virtuoso JMP Scripting Perl Automation XML Process Technology Device Physics Fabrication Electronics Packaging Assembly CPI Analog Design Digital Design X86 Computer Architecture Design of Experiments VLSI VHDL Verilog Microprocessors Logic Design Spectre Layout Memory Design Signal Integrity PHY Semiconductors Integrated Circuit... Debugging Silicon Test Engineering See 30+ \u00a0 \u00a0 See less Product Development Semiconductor... ATE Validation Silicon Debug Testing Post Silicon Debug DFT Data Analysis C C++ CAD Circuit Design Cadence Virtuoso JMP Scripting Perl Automation XML Process Technology Device Physics Fabrication Electronics Packaging Assembly CPI Analog Design Digital Design X86 Computer Architecture Design of Experiments VLSI VHDL Verilog Microprocessors Logic Design Spectre Layout Memory Design Signal Integrity PHY Semiconductors Integrated Circuit... Debugging Silicon Test Engineering See 30+ \u00a0 \u00a0 See less Product Development Semiconductor... ATE Validation Silicon Debug Testing Post Silicon Debug DFT Data Analysis C C++ CAD Circuit Design Cadence Virtuoso JMP Scripting Perl Automation XML Process Technology Device Physics Fabrication Electronics Packaging Assembly CPI Analog Design Digital Design X86 Computer Architecture Design of Experiments VLSI VHDL Verilog Microprocessors Logic Design Spectre Layout Memory Design Signal Integrity PHY Semiconductors Integrated Circuit... Debugging Silicon Test Engineering See 30+ \u00a0 \u00a0 See less Education Arizona State University Master of Science,  Electrical Engineering 2007  \u2013 2009 MS in Electrical engineering National Institute of Technology Rourkela B Tech,  Electrical Engineering 2003  \u2013 2007 Arizona State University Master of Science,  Electrical Engineering 2007  \u2013 2009 MS in Electrical engineering Arizona State University Master of Science,  Electrical Engineering 2007  \u2013 2009 MS in Electrical engineering Arizona State University Master of Science,  Electrical Engineering 2007  \u2013 2009 MS in Electrical engineering National Institute of Technology Rourkela B Tech,  Electrical Engineering 2003  \u2013 2007 National Institute of Technology Rourkela B Tech,  Electrical Engineering 2003  \u2013 2007 National Institute of Technology Rourkela B Tech,  Electrical Engineering 2003  \u2013 2007 Honors & Awards Additional Honors & Awards \u2022Awarded first place for implementing an Energy conversion machine in the inter-collegiate technical festival. \n\u2022Awarded Second place in all terrain robotics event. \n\u2022Designed a Power boat for the robotics contest in I.I.T., Kharagpur Technical meet \n\u2022Designed a model for power saving in Street lighting at Intercollegiate Technical meet. \n\u2022Presented a paper on \u201csuperconducting transformers \u2013 lossless power \u201c \n\u2022Awarded Best All rounder of the Batch of \u201901 in grade 10 Additional Honors & Awards \u2022Awarded first place for implementing an Energy conversion machine in the inter-collegiate technical festival. \n\u2022Awarded Second place in all terrain robotics event. \n\u2022Designed a Power boat for the robotics contest in I.I.T., Kharagpur Technical meet \n\u2022Designed a model for power saving in Street lighting at Intercollegiate Technical meet. \n\u2022Presented a paper on \u201csuperconducting transformers \u2013 lossless power \u201c \n\u2022Awarded Best All rounder of the Batch of \u201901 in grade 10 Additional Honors & Awards \u2022Awarded first place for implementing an Energy conversion machine in the inter-collegiate technical festival. \n\u2022Awarded Second place in all terrain robotics event. \n\u2022Designed a Power boat for the robotics contest in I.I.T., Kharagpur Technical meet \n\u2022Designed a model for power saving in Street lighting at Intercollegiate Technical meet. \n\u2022Presented a paper on \u201csuperconducting transformers \u2013 lossless power \u201c \n\u2022Awarded Best All rounder of the Batch of \u201901 in grade 10 Additional Honors & Awards \u2022Awarded first place for implementing an Energy conversion machine in the inter-collegiate technical festival. \n\u2022Awarded Second place in all terrain robotics event. \n\u2022Designed a Power boat for the robotics contest in I.I.T., Kharagpur Technical meet \n\u2022Designed a model for power saving in Street lighting at Intercollegiate Technical meet. \n\u2022Presented a paper on \u201csuperconducting transformers \u2013 lossless power \u201c \n\u2022Awarded Best All rounder of the Batch of \u201901 in grade 10 ", "Experience Product Development Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Folsom CA Product Development Engineer Intel Corporation November 2012  \u2013  March 2013  (5 months) Hudson MA Component Design Engineer Intel Corporation August 2011  \u2013  October 2012  (1 year 3 months) Hudson MA Product Development Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Folsom CA Product Development Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Folsom CA Product Development Engineer Intel Corporation November 2012  \u2013  March 2013  (5 months) Hudson MA Product Development Engineer Intel Corporation November 2012  \u2013  March 2013  (5 months) Hudson MA Component Design Engineer Intel Corporation August 2011  \u2013  October 2012  (1 year 3 months) Hudson MA Component Design Engineer Intel Corporation August 2011  \u2013  October 2012  (1 year 3 months) Hudson MA Languages Hardware Description Language Perl Tcl Unix Hardware Description Language Perl Tcl Unix Hardware Description Language Perl Tcl Unix Skills Windows Microsoft Office Microsoft Excel Outlook C++ PowerPoint C Microsoft Word Customer Service Software Documentation Troubleshooting Testing Strategic Planning Skills  Windows Microsoft Office Microsoft Excel Outlook C++ PowerPoint C Microsoft Word Customer Service Software Documentation Troubleshooting Testing Strategic Planning Windows Microsoft Office Microsoft Excel Outlook C++ PowerPoint C Microsoft Word Customer Service Software Documentation Troubleshooting Testing Strategic Planning Windows Microsoft Office Microsoft Excel Outlook C++ PowerPoint C Microsoft Word Customer Service Software Documentation Troubleshooting Testing Strategic Planning Education Portland State University Master's degree,  Electrical and Computer Engineering 2008  \u2013 2011 Student Worker - Portland State University Activities and Societies:\u00a0 Student worker - Portland State University Library Sriram Engineering College Bachelor's degree,  Electrical and Electronics Engineering 2003  \u2013 2007 Portland State University Master's degree,  Electrical and Computer Engineering 2008  \u2013 2011 Student Worker - Portland State University Activities and Societies:\u00a0 Student worker - Portland State University Library Portland State University Master's degree,  Electrical and Computer Engineering 2008  \u2013 2011 Student Worker - Portland State University Activities and Societies:\u00a0 Student worker - Portland State University Library Portland State University Master's degree,  Electrical and Computer Engineering 2008  \u2013 2011 Student Worker - Portland State University Activities and Societies:\u00a0 Student worker - Portland State University Library Sriram Engineering College Bachelor's degree,  Electrical and Electronics Engineering 2003  \u2013 2007 Sriram Engineering College Bachelor's degree,  Electrical and Electronics Engineering 2003  \u2013 2007 Sriram Engineering College Bachelor's degree,  Electrical and Electronics Engineering 2003  \u2013 2007 ", "Experience Product Development Engineer Intel Corporation June 2013  \u2013 Present (2 years 3 months) Costa Rica IO Post-Silicon execution (design validation and test content) for Intel Server products. Product Development Engineer Intel Corporation November 2012  \u2013  May 2013  (7 months) Austin, Texas Area Post-silicon validation for latest SoC products, focused on test content enabling for design validation and High Volume Manufacturing. Component Design Engineer Intel January 2010  \u2013  October 2012  (2 years 10 months) Costa Rica Work with external patners for pre-silicon validation (test content development + RTL simulation) for latest SoC mobile products. Product Development Engineer Intel Corporation June 2013  \u2013 Present (2 years 3 months) Costa Rica IO Post-Silicon execution (design validation and test content) for Intel Server products. Product Development Engineer Intel Corporation June 2013  \u2013 Present (2 years 3 months) Costa Rica IO Post-Silicon execution (design validation and test content) for Intel Server products. Product Development Engineer Intel Corporation November 2012  \u2013  May 2013  (7 months) Austin, Texas Area Post-silicon validation for latest SoC products, focused on test content enabling for design validation and High Volume Manufacturing. Product Development Engineer Intel Corporation November 2012  \u2013  May 2013  (7 months) Austin, Texas Area Post-silicon validation for latest SoC products, focused on test content enabling for design validation and High Volume Manufacturing. Component Design Engineer Intel January 2010  \u2013  October 2012  (2 years 10 months) Costa Rica Work with external patners for pre-silicon validation (test content development + RTL simulation) for latest SoC mobile products. Component Design Engineer Intel January 2010  \u2013  October 2012  (2 years 10 months) Costa Rica Work with external patners for pre-silicon validation (test content development + RTL simulation) for latest SoC mobile products. Skills SoC Verilog Semiconductors SystemVerilog Debugging Computer Architecture Processors RTL verification Debussy Verdi Post-Si Val for... Pre-Si validation for... Data Analysis skilled in using... Perl Script VHDL C DFX Unix ASIC VLSI See 6+ \u00a0 \u00a0 See less Skills  SoC Verilog Semiconductors SystemVerilog Debugging Computer Architecture Processors RTL verification Debussy Verdi Post-Si Val for... Pre-Si validation for... Data Analysis skilled in using... Perl Script VHDL C DFX Unix ASIC VLSI See 6+ \u00a0 \u00a0 See less SoC Verilog Semiconductors SystemVerilog Debugging Computer Architecture Processors RTL verification Debussy Verdi Post-Si Val for... Pre-Si validation for... Data Analysis skilled in using... Perl Script VHDL C DFX Unix ASIC VLSI See 6+ \u00a0 \u00a0 See less SoC Verilog Semiconductors SystemVerilog Debugging Computer Architecture Processors RTL verification Debussy Verdi Post-Si Val for... Pre-Si validation for... Data Analysis skilled in using... Perl Script VHDL C DFX Unix ASIC VLSI See 6+ \u00a0 \u00a0 See less Education Tecnologico de Costa Rica Bachelor's Degree,  Electronics Engineering 2004  \u2013 2010 Tecnologico de Costa Rica Bachelor's Degree,  Electronics Engineering 2004  \u2013 2010 Tecnologico de Costa Rica Bachelor's Degree,  Electronics Engineering 2004  \u2013 2010 Tecnologico de Costa Rica Bachelor's Degree,  Electronics Engineering 2004  \u2013 2010 ", "Experience Sr. Product Development Engineer Intel Corporation December 2009  \u2013 Present (5 years 9 months) Portland, Oregon Area Product Development Engineer Intel Corporation October 1998  \u2013  December 2009  (11 years 3 months) Portland, Oregon Area Sr. Product Development Engineer Intel Corporation December 2009  \u2013 Present (5 years 9 months) Portland, Oregon Area Sr. Product Development Engineer Intel Corporation December 2009  \u2013 Present (5 years 9 months) Portland, Oregon Area Product Development Engineer Intel Corporation October 1998  \u2013  December 2009  (11 years 3 months) Portland, Oregon Area Product Development Engineer Intel Corporation October 1998  \u2013  December 2009  (11 years 3 months) Portland, Oregon Area Skills Manufacturing Engineering Product Development Electronics Testing Semiconductors Lean Manufacturing Embedded Systems Cross-functional Team... C Skills  Manufacturing Engineering Product Development Electronics Testing Semiconductors Lean Manufacturing Embedded Systems Cross-functional Team... C Manufacturing Engineering Product Development Electronics Testing Semiconductors Lean Manufacturing Embedded Systems Cross-functional Team... C Manufacturing Engineering Product Development Electronics Testing Semiconductors Lean Manufacturing Embedded Systems Cross-functional Team... C ", "Experience Microprocessor Architect Intel Corporation July 2012  \u2013 Present (3 years 2 months) Portland, Oregon Area SoC Architecture Binary Translation Software Engineer Intel Corporation 2010  \u2013  July 2012  (2 years) Binary Translation Performance and Pathfinding Product Development Engineer Intel Corporation 2009  \u2013  2010  (1 year) Pre-silicon fault-grade and logic-validation for 2012 micro-processor. Rotation Engineer Intel Corporation July 2008  \u2013  August 2009  (1 year 2 months) Rotation 1: Hardware Architect for 2012/2013 micro-processor focusing on new feature performance modeling. \n \nRotation 2: Assistant \"Technical Assistant\" to VPs Tom Kilroy and Patrick Gelsinger in the Digital Enterprise Group. Helped develop, plan, and execute Xeon 5500 launch, yearly Investor and Analyst meetings, and Intel Developer Forum Beijing keynote presentation. \n \nRotation 3: HW/SW performance analysis on new feature pathfinding for 2014/2015 micro-processor. Graduate Teaching Assistant Purdue University January 2008  \u2013  May 2008  (5 months) TA for ECE469, Operating Systems Engineering Product Development Engineer Intel Corporation May 2007  \u2013  August 2007  (4 months) Graduate Teaching Assistant Purdue University January 2007  \u2013  May 2007  (5 months) Head TA for ECE337, ASIC Design Lab I Product Development Engineer Intel Corporation May 2006  \u2013  August 2006  (4 months) Product Development Engineer Intel Corporation May 2005  \u2013  September 2005  (5 months) Business Information Specialist ZS Associates 2005  \u2013  2005  (less than a year) Info. Mgmt. Leadership Program Intern GE Healthcare May 2004  \u2013  August 2004  (4 months) Microprocessor Architect Intel Corporation July 2012  \u2013 Present (3 years 2 months) Portland, Oregon Area SoC Architecture Microprocessor Architect Intel Corporation July 2012  \u2013 Present (3 years 2 months) Portland, Oregon Area SoC Architecture Binary Translation Software Engineer Intel Corporation 2010  \u2013  July 2012  (2 years) Binary Translation Performance and Pathfinding Binary Translation Software Engineer Intel Corporation 2010  \u2013  July 2012  (2 years) Binary Translation Performance and Pathfinding Product Development Engineer Intel Corporation 2009  \u2013  2010  (1 year) Pre-silicon fault-grade and logic-validation for 2012 micro-processor. Product Development Engineer Intel Corporation 2009  \u2013  2010  (1 year) Pre-silicon fault-grade and logic-validation for 2012 micro-processor. Rotation Engineer Intel Corporation July 2008  \u2013  August 2009  (1 year 2 months) Rotation 1: Hardware Architect for 2012/2013 micro-processor focusing on new feature performance modeling. \n \nRotation 2: Assistant \"Technical Assistant\" to VPs Tom Kilroy and Patrick Gelsinger in the Digital Enterprise Group. Helped develop, plan, and execute Xeon 5500 launch, yearly Investor and Analyst meetings, and Intel Developer Forum Beijing keynote presentation. \n \nRotation 3: HW/SW performance analysis on new feature pathfinding for 2014/2015 micro-processor. Rotation Engineer Intel Corporation July 2008  \u2013  August 2009  (1 year 2 months) Rotation 1: Hardware Architect for 2012/2013 micro-processor focusing on new feature performance modeling. \n \nRotation 2: Assistant \"Technical Assistant\" to VPs Tom Kilroy and Patrick Gelsinger in the Digital Enterprise Group. Helped develop, plan, and execute Xeon 5500 launch, yearly Investor and Analyst meetings, and Intel Developer Forum Beijing keynote presentation. \n \nRotation 3: HW/SW performance analysis on new feature pathfinding for 2014/2015 micro-processor. Graduate Teaching Assistant Purdue University January 2008  \u2013  May 2008  (5 months) TA for ECE469, Operating Systems Engineering Graduate Teaching Assistant Purdue University January 2008  \u2013  May 2008  (5 months) TA for ECE469, Operating Systems Engineering Product Development Engineer Intel Corporation May 2007  \u2013  August 2007  (4 months) Product Development Engineer Intel Corporation May 2007  \u2013  August 2007  (4 months) Graduate Teaching Assistant Purdue University January 2007  \u2013  May 2007  (5 months) Head TA for ECE337, ASIC Design Lab I Graduate Teaching Assistant Purdue University January 2007  \u2013  May 2007  (5 months) Head TA for ECE337, ASIC Design Lab I Product Development Engineer Intel Corporation May 2006  \u2013  August 2006  (4 months) Product Development Engineer Intel Corporation May 2006  \u2013  August 2006  (4 months) Product Development Engineer Intel Corporation May 2005  \u2013  September 2005  (5 months) Product Development Engineer Intel Corporation May 2005  \u2013  September 2005  (5 months) Business Information Specialist ZS Associates 2005  \u2013  2005  (less than a year) Business Information Specialist ZS Associates 2005  \u2013  2005  (less than a year) Info. Mgmt. Leadership Program Intern GE Healthcare May 2004  \u2013  August 2004  (4 months) Info. Mgmt. Leadership Program Intern GE Healthcare May 2004  \u2013  August 2004  (4 months) Skills Microprocessors Intel ASIC Operating Systems Computer Architecture Semiconductors Verilog Embedded Systems Perl VHDL FPGA C Performance Analysis Skills  Microprocessors Intel ASIC Operating Systems Computer Architecture Semiconductors Verilog Embedded Systems Perl VHDL FPGA C Performance Analysis Microprocessors Intel ASIC Operating Systems Computer Architecture Semiconductors Verilog Embedded Systems Perl VHDL FPGA C Performance Analysis Microprocessors Intel ASIC Operating Systems Computer Architecture Semiconductors Verilog Embedded Systems Perl VHDL FPGA C Performance Analysis Education Purdue University MSECE,  Computer Engineering 2006  \u2013 2008 Activities and Societies:\u00a0 IEEE ,  HKN Purdue University BS,  Computer Engineering 2001  \u2013 2005 Activities and Societies:\u00a0 IEEE ,  HKN Purdue University MSECE,  Computer Engineering 2006  \u2013 2008 Activities and Societies:\u00a0 IEEE ,  HKN Purdue University MSECE,  Computer Engineering 2006  \u2013 2008 Activities and Societies:\u00a0 IEEE ,  HKN Purdue University MSECE,  Computer Engineering 2006  \u2013 2008 Activities and Societies:\u00a0 IEEE ,  HKN Purdue University BS,  Computer Engineering 2001  \u2013 2005 Activities and Societies:\u00a0 IEEE ,  HKN Purdue University BS,  Computer Engineering 2001  \u2013 2005 Activities and Societies:\u00a0 IEEE ,  HKN Purdue University BS,  Computer Engineering 2001  \u2013 2005 Activities and Societies:\u00a0 IEEE ,  HKN ", "Experience Solution Architect, Staff Verigy August 2008  \u2013 Present (7 years 1 month) Shanghai \u2022\tSolution Architect for Verigy V93000 tester. Leads and collaborates with virtual project teams including R&D, product marketing and customer team on defining new production solutions and assuring customer satisfaction. Sr. Product Development Engineer Intel Corporation October 2006  \u2013  June 2008  (1 year 9 months) China \u2022\tSr. Product Development Engineer for Intel Flash memory products, focuses on new product development. Got \no\t2007 Intel Flash+ factory PPSC award for well demonstrate factory team technical capability & achieve Capulet B1 silicon PRQ. Sr. Product Development Engineer Intel Corporation March 2006  \u2013  September 2006  (7 months) Sacramento, California Area \u2022\tRelocated to Folsom as a Sr. Product Development Engineer for Intel next generation communication processor Tavor, focused on test program development for design validation including RTL simulation / test pattern generation / characterization / validation to device spec. Got \no\tDivision kudos award for delivering DDR 266MBs loopback test by utilizing innovative delay-chain auto calibration in read path. Product Line Manager Intel Corporation November 2004  \u2013  March 2006  (1 year 5 months) China \u2022\tApplication Processor (PXA270 / PXA255) product line manager, focused on test program development, product line sustaining and health improvement (yield improvement, test time and DPM reduction). Intel virtual factory PXA255 product manufacturing team (PMT) lead oversee PXA255 product final test output to demand, excursion management, wafer and external assembly subcon supply, FACR closure and product quality monitoring. Got \no\tQ1\u20192005 Intel Pudong site award for outstanding 624MHz PXA270 bin split improvement to increase $3.4M revenue on PXA270 product without any capital investment. \no\t2005 Intel Flash+ PPSC award for PXA255 test time reduction and yield improvement lead to 35% test capacity increase. \no\tQ1\u20192005 Intel PD1 Flash+ Factory award for successfully start up PXA255 product high volume manufacturing in PD1 factory within 12 weeks. \no\tQ2\u20192005 Intel PD1 Flash+ Factory award for successfully support PXA255 product FAB proliferation, fix FAB process issue lead to class test low yield, thus secured factory output. Product Development Engineer Intel Corporation May 2004  \u2013  October 2004  (6 months) China \u2022\tPXA270 product development engineer, support PXA270 product high volume manufacturing startup, focused on test program development, product yield improvement and test time reduction. Got \no\tQ4\u20192004 Intel Pudong site award for outstanding PXA270 product test yield improvement and test time reduction to increase 35% capacity in only 1 quarter. \no\t2004 Flash+ PPSC award for a successful PXA270 start-up and product improvements which increased factory output. Product Development Engineer Intel Corporation September 2003  \u2013  April 2004  (8 months) Phoenix, Arizona Area \u2022\tRelocated to Chandler to work for Intel Desktop Products Group as a product development engineer for Intel 915 chipset product. Focused on test program development and device characterization Software Engineer Intel Corporation May 2000  \u2013  July 2003  (3 years 3 months) China \u2022\tSoftware engineer for IPP (Intel Integrated Performance Primitives), focused on developing highly optimized speech / audio codec / DSP libraries for Intel XScale / StrongARM processors on Windows CE and Linux Design Engineer Shanghai Hualong Information Technology Development Center August 1997  \u2013  April 2000  (2 years 9 months) China \u2022\tV.17, V.27 and V.29 series FAX modem / ADSL modem system / DSP firmware development Solution Architect, Staff Verigy August 2008  \u2013 Present (7 years 1 month) Shanghai \u2022\tSolution Architect for Verigy V93000 tester. Leads and collaborates with virtual project teams including R&D, product marketing and customer team on defining new production solutions and assuring customer satisfaction. Solution Architect, Staff Verigy August 2008  \u2013 Present (7 years 1 month) Shanghai \u2022\tSolution Architect for Verigy V93000 tester. Leads and collaborates with virtual project teams including R&D, product marketing and customer team on defining new production solutions and assuring customer satisfaction. Sr. Product Development Engineer Intel Corporation October 2006  \u2013  June 2008  (1 year 9 months) China \u2022\tSr. Product Development Engineer for Intel Flash memory products, focuses on new product development. Got \no\t2007 Intel Flash+ factory PPSC award for well demonstrate factory team technical capability & achieve Capulet B1 silicon PRQ. Sr. Product Development Engineer Intel Corporation October 2006  \u2013  June 2008  (1 year 9 months) China \u2022\tSr. Product Development Engineer for Intel Flash memory products, focuses on new product development. Got \no\t2007 Intel Flash+ factory PPSC award for well demonstrate factory team technical capability & achieve Capulet B1 silicon PRQ. Sr. Product Development Engineer Intel Corporation March 2006  \u2013  September 2006  (7 months) Sacramento, California Area \u2022\tRelocated to Folsom as a Sr. Product Development Engineer for Intel next generation communication processor Tavor, focused on test program development for design validation including RTL simulation / test pattern generation / characterization / validation to device spec. Got \no\tDivision kudos award for delivering DDR 266MBs loopback test by utilizing innovative delay-chain auto calibration in read path. Sr. Product Development Engineer Intel Corporation March 2006  \u2013  September 2006  (7 months) Sacramento, California Area \u2022\tRelocated to Folsom as a Sr. Product Development Engineer for Intel next generation communication processor Tavor, focused on test program development for design validation including RTL simulation / test pattern generation / characterization / validation to device spec. Got \no\tDivision kudos award for delivering DDR 266MBs loopback test by utilizing innovative delay-chain auto calibration in read path. Product Line Manager Intel Corporation November 2004  \u2013  March 2006  (1 year 5 months) China \u2022\tApplication Processor (PXA270 / PXA255) product line manager, focused on test program development, product line sustaining and health improvement (yield improvement, test time and DPM reduction). Intel virtual factory PXA255 product manufacturing team (PMT) lead oversee PXA255 product final test output to demand, excursion management, wafer and external assembly subcon supply, FACR closure and product quality monitoring. Got \no\tQ1\u20192005 Intel Pudong site award for outstanding 624MHz PXA270 bin split improvement to increase $3.4M revenue on PXA270 product without any capital investment. \no\t2005 Intel Flash+ PPSC award for PXA255 test time reduction and yield improvement lead to 35% test capacity increase. \no\tQ1\u20192005 Intel PD1 Flash+ Factory award for successfully start up PXA255 product high volume manufacturing in PD1 factory within 12 weeks. \no\tQ2\u20192005 Intel PD1 Flash+ Factory award for successfully support PXA255 product FAB proliferation, fix FAB process issue lead to class test low yield, thus secured factory output. Product Line Manager Intel Corporation November 2004  \u2013  March 2006  (1 year 5 months) China \u2022\tApplication Processor (PXA270 / PXA255) product line manager, focused on test program development, product line sustaining and health improvement (yield improvement, test time and DPM reduction). Intel virtual factory PXA255 product manufacturing team (PMT) lead oversee PXA255 product final test output to demand, excursion management, wafer and external assembly subcon supply, FACR closure and product quality monitoring. Got \no\tQ1\u20192005 Intel Pudong site award for outstanding 624MHz PXA270 bin split improvement to increase $3.4M revenue on PXA270 product without any capital investment. \no\t2005 Intel Flash+ PPSC award for PXA255 test time reduction and yield improvement lead to 35% test capacity increase. \no\tQ1\u20192005 Intel PD1 Flash+ Factory award for successfully start up PXA255 product high volume manufacturing in PD1 factory within 12 weeks. \no\tQ2\u20192005 Intel PD1 Flash+ Factory award for successfully support PXA255 product FAB proliferation, fix FAB process issue lead to class test low yield, thus secured factory output. Product Development Engineer Intel Corporation May 2004  \u2013  October 2004  (6 months) China \u2022\tPXA270 product development engineer, support PXA270 product high volume manufacturing startup, focused on test program development, product yield improvement and test time reduction. Got \no\tQ4\u20192004 Intel Pudong site award for outstanding PXA270 product test yield improvement and test time reduction to increase 35% capacity in only 1 quarter. \no\t2004 Flash+ PPSC award for a successful PXA270 start-up and product improvements which increased factory output. Product Development Engineer Intel Corporation May 2004  \u2013  October 2004  (6 months) China \u2022\tPXA270 product development engineer, support PXA270 product high volume manufacturing startup, focused on test program development, product yield improvement and test time reduction. Got \no\tQ4\u20192004 Intel Pudong site award for outstanding PXA270 product test yield improvement and test time reduction to increase 35% capacity in only 1 quarter. \no\t2004 Flash+ PPSC award for a successful PXA270 start-up and product improvements which increased factory output. Product Development Engineer Intel Corporation September 2003  \u2013  April 2004  (8 months) Phoenix, Arizona Area \u2022\tRelocated to Chandler to work for Intel Desktop Products Group as a product development engineer for Intel 915 chipset product. Focused on test program development and device characterization Product Development Engineer Intel Corporation September 2003  \u2013  April 2004  (8 months) Phoenix, Arizona Area \u2022\tRelocated to Chandler to work for Intel Desktop Products Group as a product development engineer for Intel 915 chipset product. Focused on test program development and device characterization Software Engineer Intel Corporation May 2000  \u2013  July 2003  (3 years 3 months) China \u2022\tSoftware engineer for IPP (Intel Integrated Performance Primitives), focused on developing highly optimized speech / audio codec / DSP libraries for Intel XScale / StrongARM processors on Windows CE and Linux Software Engineer Intel Corporation May 2000  \u2013  July 2003  (3 years 3 months) China \u2022\tSoftware engineer for IPP (Intel Integrated Performance Primitives), focused on developing highly optimized speech / audio codec / DSP libraries for Intel XScale / StrongARM processors on Windows CE and Linux Design Engineer Shanghai Hualong Information Technology Development Center August 1997  \u2013  April 2000  (2 years 9 months) China \u2022\tV.17, V.27 and V.29 series FAX modem / ADSL modem system / DSP firmware development Design Engineer Shanghai Hualong Information Technology Development Center August 1997  \u2013  April 2000  (2 years 9 months) China \u2022\tV.17, V.27 and V.29 series FAX modem / ADSL modem system / DSP firmware development Education Southeast University Bachelor,  Bio-medical Engineering 1993  \u2013 1997 \u2022\tGeneral first-class scholarship (Top 10%) of Southeast University. \n\u2022\t2nd major in software engineering Southeast University Bachelor,  Bio-medical Engineering 1993  \u2013 1997 \u2022\tGeneral first-class scholarship (Top 10%) of Southeast University. \n\u2022\t2nd major in software engineering Southeast University Bachelor,  Bio-medical Engineering 1993  \u2013 1997 \u2022\tGeneral first-class scholarship (Top 10%) of Southeast University. \n\u2022\t2nd major in software engineering Southeast University Bachelor,  Bio-medical Engineering 1993  \u2013 1997 \u2022\tGeneral first-class scholarship (Top 10%) of Southeast University. \n\u2022\t2nd major in software engineering ", "Summary Carmencita have more than 12 years product engineering experience and have worked on test program development, test pattern generation, pre-/post- silicon validation, device characterization, project management, and have been involved with multi-factory focus groups working on test program optimizations and process improvement and efficiency. Summary Carmencita have more than 12 years product engineering experience and have worked on test program development, test pattern generation, pre-/post- silicon validation, device characterization, project management, and have been involved with multi-factory focus groups working on test program optimizations and process improvement and efficiency. Carmencita have more than 12 years product engineering experience and have worked on test program development, test pattern generation, pre-/post- silicon validation, device characterization, project management, and have been involved with multi-factory focus groups working on test program optimizations and process improvement and efficiency. Carmencita have more than 12 years product engineering experience and have worked on test program development, test pattern generation, pre-/post- silicon validation, device characterization, project management, and have been involved with multi-factory focus groups working on test program optimizations and process improvement and efficiency. Experience Product Development Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) folsom, california Chipset Test Program Integrator, and Fuse/Leakage module owner Product Development Engineer Intel Corporation July 2011  \u2013  October 2013  (2 years 4 months) malaysia Functional Core Test Team Lead for the development of the next generation Platform Controller Hub. Product Development Engineer Intel Corporation April 2005  \u2013  August 2009  (4 years 5 months) philippines Performed test pattern conversion, simulation, validation and debug for testing chipset\u2019s Input/Output controller interfaces namely FSC, SST and CLINK at pre- and post-silicon phases. \n \nDeveloped CMT class test program for testing ICH9 chipset product from first silicon through the production ramp as well as performing key High Volume Manufacturing improvements towards test cost reduction like TTR \n \nLead product owner of ICH9D who is responsible for monitoring and sustaining Product Health Indicators, Issue and Excursion management, TP Production Release, PHI improvement such as TTR, efficiency improvement, and supporting daily Maintenance of Business.  \n \nChairperson for ICH9 Test Time Reduction (TTR) Working Group and active member of BGA Chipset Test Program Change Control Board, Chipset PE Copy Exact (CE!) Forum and Chipset PE Learning Group. Program Manager for HOTLink II Family Product Development Cypress Semiconductor June 2004  \u2013  April 2005  (11 months) Responsible for directing and controlling the activities required in taking a new product from qualification, offshore transfer to manufacturing release in Cavite Plant and subcon site. \n \nEnsure new product meets all milestones (i.e. 1st silicon, samples delivery, device/site qualification) and schedules \n \nWorks as a link between Marketing Engineers, Design Engineers, Application Engineers, Subcon Engineers and Manufacturing Engineers to debug and resolve product issues PE Team Leader Cypress Semiconductor February 2004  \u2013  April 2005  (1 year 3 months) PE Team Leader for COM and CPLD business units under Data Communication Division New Product Development Engineer Cypress Semiconductor February 2001  \u2013  February 2004  (3 years 1 month) Product engineer for Complex Programmable Logic Devices (CPLD), SONET/SDH Framer or POSIC (Packet-over-SONET integrated circuit), Programmable Serial Interface (PSI), and Hotlink I and II PHY devices. Product Development Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) folsom, california Chipset Test Program Integrator, and Fuse/Leakage module owner Product Development Engineer Intel Corporation October 2013  \u2013 Present (1 year 11 months) folsom, california Chipset Test Program Integrator, and Fuse/Leakage module owner Product Development Engineer Intel Corporation July 2011  \u2013  October 2013  (2 years 4 months) malaysia Functional Core Test Team Lead for the development of the next generation Platform Controller Hub. Product Development Engineer Intel Corporation July 2011  \u2013  October 2013  (2 years 4 months) malaysia Functional Core Test Team Lead for the development of the next generation Platform Controller Hub. Product Development Engineer Intel Corporation April 2005  \u2013  August 2009  (4 years 5 months) philippines Performed test pattern conversion, simulation, validation and debug for testing chipset\u2019s Input/Output controller interfaces namely FSC, SST and CLINK at pre- and post-silicon phases. \n \nDeveloped CMT class test program for testing ICH9 chipset product from first silicon through the production ramp as well as performing key High Volume Manufacturing improvements towards test cost reduction like TTR \n \nLead product owner of ICH9D who is responsible for monitoring and sustaining Product Health Indicators, Issue and Excursion management, TP Production Release, PHI improvement such as TTR, efficiency improvement, and supporting daily Maintenance of Business.  \n \nChairperson for ICH9 Test Time Reduction (TTR) Working Group and active member of BGA Chipset Test Program Change Control Board, Chipset PE Copy Exact (CE!) Forum and Chipset PE Learning Group. Product Development Engineer Intel Corporation April 2005  \u2013  August 2009  (4 years 5 months) philippines Performed test pattern conversion, simulation, validation and debug for testing chipset\u2019s Input/Output controller interfaces namely FSC, SST and CLINK at pre- and post-silicon phases. \n \nDeveloped CMT class test program for testing ICH9 chipset product from first silicon through the production ramp as well as performing key High Volume Manufacturing improvements towards test cost reduction like TTR \n \nLead product owner of ICH9D who is responsible for monitoring and sustaining Product Health Indicators, Issue and Excursion management, TP Production Release, PHI improvement such as TTR, efficiency improvement, and supporting daily Maintenance of Business.  \n \nChairperson for ICH9 Test Time Reduction (TTR) Working Group and active member of BGA Chipset Test Program Change Control Board, Chipset PE Copy Exact (CE!) Forum and Chipset PE Learning Group. Program Manager for HOTLink II Family Product Development Cypress Semiconductor June 2004  \u2013  April 2005  (11 months) Responsible for directing and controlling the activities required in taking a new product from qualification, offshore transfer to manufacturing release in Cavite Plant and subcon site. \n \nEnsure new product meets all milestones (i.e. 1st silicon, samples delivery, device/site qualification) and schedules \n \nWorks as a link between Marketing Engineers, Design Engineers, Application Engineers, Subcon Engineers and Manufacturing Engineers to debug and resolve product issues Program Manager for HOTLink II Family Product Development Cypress Semiconductor June 2004  \u2013  April 2005  (11 months) Responsible for directing and controlling the activities required in taking a new product from qualification, offshore transfer to manufacturing release in Cavite Plant and subcon site. \n \nEnsure new product meets all milestones (i.e. 1st silicon, samples delivery, device/site qualification) and schedules \n \nWorks as a link between Marketing Engineers, Design Engineers, Application Engineers, Subcon Engineers and Manufacturing Engineers to debug and resolve product issues PE Team Leader Cypress Semiconductor February 2004  \u2013  April 2005  (1 year 3 months) PE Team Leader for COM and CPLD business units under Data Communication Division PE Team Leader Cypress Semiconductor February 2004  \u2013  April 2005  (1 year 3 months) PE Team Leader for COM and CPLD business units under Data Communication Division New Product Development Engineer Cypress Semiconductor February 2001  \u2013  February 2004  (3 years 1 month) Product engineer for Complex Programmable Logic Devices (CPLD), SONET/SDH Framer or POSIC (Packet-over-SONET integrated circuit), Programmable Serial Interface (PSI), and Hotlink I and II PHY devices. New Product Development Engineer Cypress Semiconductor February 2001  \u2013  February 2004  (3 years 1 month) Product engineer for Complex Programmable Logic Devices (CPLD), SONET/SDH Framer or POSIC (Packet-over-SONET integrated circuit), Programmable Serial Interface (PSI), and Hotlink I and II PHY devices. Skills Product Engineering Semiconductors Yield Failure Analysis IC JMP Test Engineering Mixed Signal Design of Experiments Debugging SPC DFT Skills  Product Engineering Semiconductors Yield Failure Analysis IC JMP Test Engineering Mixed Signal Design of Experiments Debugging SPC DFT Product Engineering Semiconductors Yield Failure Analysis IC JMP Test Engineering Mixed Signal Design of Experiments Debugging SPC DFT Product Engineering Semiconductors Yield Failure Analysis IC JMP Test Engineering Mixed Signal Design of Experiments Debugging SPC DFT Education Saint Louis University (PH) BS,  Electronics And Communications Engineering 1995  \u2013 2000 General Weighted Average: 87.78% De La Salle University MS,  Electronics And Communications Engineering 2004 9 units Saint Louis University (PH) BS,  Electronics And Communications Engineering 1995  \u2013 2000 General Weighted Average: 87.78% Saint Louis University (PH) BS,  Electronics And Communications Engineering 1995  \u2013 2000 General Weighted Average: 87.78% Saint Louis University (PH) BS,  Electronics And Communications Engineering 1995  \u2013 2000 General Weighted Average: 87.78% De La Salle University MS,  Electronics And Communications Engineering 2004 9 units De La Salle University MS,  Electronics And Communications Engineering 2004 9 units De La Salle University MS,  Electronics And Communications Engineering 2004 9 units ", "Experience Senior Product Development Engineer Intel Corporation November 2014  \u2013 Present (10 months) Austin, Texas Area Senior Product Development Engineer Intel Corporation November 2014  \u2013 Present (10 months) Austin, Texas Area Senior Product Development Engineer Intel Corporation November 2014  \u2013 Present (10 months) Austin, Texas Area Languages Spanish Native or bilingual proficiency English Full professional proficiency German Limited working proficiency Spanish Native or bilingual proficiency English Full professional proficiency German Limited working proficiency Spanish Native or bilingual proficiency English Full professional proficiency German Limited working proficiency Native or bilingual proficiency Full professional proficiency Limited working proficiency Skills Electronics Programming Software Development Automation PLC Product Development Testing Skills  Electronics Programming Software Development Automation PLC Product Development Testing Electronics Programming Software Development Automation PLC Product Development Testing Electronics Programming Software Development Automation PLC Product Development Testing Education Tecnol\u00f3gico de Costa Rica Licentiate degree,  Electrical and Electronics Engineering 2001  \u2013 2006 Liceo Camoruco 1992  \u2013 1999 Universidad Latinoamericana de Ciencia y Tecnolog\u00eda Universidad Latinoamericana de Ciencia y Tecnolog\u00eda Tecnol\u00f3gico de Costa Rica Licentiate degree,  Electrical and Electronics Engineering 2001  \u2013 2006 Tecnol\u00f3gico de Costa Rica Licentiate degree,  Electrical and Electronics Engineering 2001  \u2013 2006 Tecnol\u00f3gico de Costa Rica Licentiate degree,  Electrical and Electronics Engineering 2001  \u2013 2006 Liceo Camoruco 1992  \u2013 1999 Liceo Camoruco 1992  \u2013 1999 Liceo Camoruco 1992  \u2013 1999 Universidad Latinoamericana de Ciencia y Tecnolog\u00eda Universidad Latinoamericana de Ciencia y Tecnolog\u00eda Universidad Latinoamericana de Ciencia y Tecnolog\u00eda Universidad Latinoamericana de Ciencia y Tecnolog\u00eda Universidad Latinoamericana de Ciencia y Tecnolog\u00eda Universidad Latinoamericana de Ciencia y Tecnolog\u00eda ", "Summary International Strategic Lean Program Manager certified in Lean Six Sigma and Kaizen with 3 years Manufacturing Operations Management of 140 staff members with 11 years of proven innovation and success as Product Development Engineering Manager of up to 14 complex products including Chipsets and Microprocessors focusing on technical and organizational management.  \n \nGood track record of solid Product Health Indicator improvement contributions ranging from $50k-$3M in ROI per project. Led more than 6 New Product Integration & Maintenance of Business after transfer into High Volume Production driving team readiness on setting-up manufacturing systems, test programs, defect reduction, yield improvements, performing analysis of customer returns and optimization of device production relative to cost constraints.  \n \nWell experienced leader with execution to organizational vision, strategy and objectives exemplified by achieving multiple site management awards while building a strong and vital organization due to efficient project, resource management and planning skills. Excellent cross-cultural communication skills, 10 years of international living experience (Malaysia, USA, Israel, Vietnam) and regional exposure enabling good working relationships with cross-functional and multi-site national teams and have shown leadership as chairperson in 5 international working groups.  \n \nSuccessful incumbent understanding of business units focusing on solving key business issues, processes, and outcomes impacting the strategic direction of the business. Self-starter eager to be a change agent by leading and managing Lean initiatives.  \n \nDemonstrated strong Program and Project Management as well as expertise in sharing with 200+ or more hours in presenting and training on wide variety of subjects such as Fundamental Project Management, Lean, Product development, Technical Testing, Manager Competencies, Manufacturing and NPI. Summary International Strategic Lean Program Manager certified in Lean Six Sigma and Kaizen with 3 years Manufacturing Operations Management of 140 staff members with 11 years of proven innovation and success as Product Development Engineering Manager of up to 14 complex products including Chipsets and Microprocessors focusing on technical and organizational management.  \n \nGood track record of solid Product Health Indicator improvement contributions ranging from $50k-$3M in ROI per project. Led more than 6 New Product Integration & Maintenance of Business after transfer into High Volume Production driving team readiness on setting-up manufacturing systems, test programs, defect reduction, yield improvements, performing analysis of customer returns and optimization of device production relative to cost constraints.  \n \nWell experienced leader with execution to organizational vision, strategy and objectives exemplified by achieving multiple site management awards while building a strong and vital organization due to efficient project, resource management and planning skills. Excellent cross-cultural communication skills, 10 years of international living experience (Malaysia, USA, Israel, Vietnam) and regional exposure enabling good working relationships with cross-functional and multi-site national teams and have shown leadership as chairperson in 5 international working groups.  \n \nSuccessful incumbent understanding of business units focusing on solving key business issues, processes, and outcomes impacting the strategic direction of the business. Self-starter eager to be a change agent by leading and managing Lean initiatives.  \n \nDemonstrated strong Program and Project Management as well as expertise in sharing with 200+ or more hours in presenting and training on wide variety of subjects such as Fundamental Project Management, Lean, Product development, Technical Testing, Manager Competencies, Manufacturing and NPI. International Strategic Lean Program Manager certified in Lean Six Sigma and Kaizen with 3 years Manufacturing Operations Management of 140 staff members with 11 years of proven innovation and success as Product Development Engineering Manager of up to 14 complex products including Chipsets and Microprocessors focusing on technical and organizational management.  \n \nGood track record of solid Product Health Indicator improvement contributions ranging from $50k-$3M in ROI per project. Led more than 6 New Product Integration & Maintenance of Business after transfer into High Volume Production driving team readiness on setting-up manufacturing systems, test programs, defect reduction, yield improvements, performing analysis of customer returns and optimization of device production relative to cost constraints.  \n \nWell experienced leader with execution to organizational vision, strategy and objectives exemplified by achieving multiple site management awards while building a strong and vital organization due to efficient project, resource management and planning skills. Excellent cross-cultural communication skills, 10 years of international living experience (Malaysia, USA, Israel, Vietnam) and regional exposure enabling good working relationships with cross-functional and multi-site national teams and have shown leadership as chairperson in 5 international working groups.  \n \nSuccessful incumbent understanding of business units focusing on solving key business issues, processes, and outcomes impacting the strategic direction of the business. Self-starter eager to be a change agent by leading and managing Lean initiatives.  \n \nDemonstrated strong Program and Project Management as well as expertise in sharing with 200+ or more hours in presenting and training on wide variety of subjects such as Fundamental Project Management, Lean, Product development, Technical Testing, Manager Competencies, Manufacturing and NPI. International Strategic Lean Program Manager certified in Lean Six Sigma and Kaizen with 3 years Manufacturing Operations Management of 140 staff members with 11 years of proven innovation and success as Product Development Engineering Manager of up to 14 complex products including Chipsets and Microprocessors focusing on technical and organizational management.  \n \nGood track record of solid Product Health Indicator improvement contributions ranging from $50k-$3M in ROI per project. Led more than 6 New Product Integration & Maintenance of Business after transfer into High Volume Production driving team readiness on setting-up manufacturing systems, test programs, defect reduction, yield improvements, performing analysis of customer returns and optimization of device production relative to cost constraints.  \n \nWell experienced leader with execution to organizational vision, strategy and objectives exemplified by achieving multiple site management awards while building a strong and vital organization due to efficient project, resource management and planning skills. Excellent cross-cultural communication skills, 10 years of international living experience (Malaysia, USA, Israel, Vietnam) and regional exposure enabling good working relationships with cross-functional and multi-site national teams and have shown leadership as chairperson in 5 international working groups.  \n \nSuccessful incumbent understanding of business units focusing on solving key business issues, processes, and outcomes impacting the strategic direction of the business. Self-starter eager to be a change agent by leading and managing Lean initiatives.  \n \nDemonstrated strong Program and Project Management as well as expertise in sharing with 200+ or more hours in presenting and training on wide variety of subjects such as Fundamental Project Management, Lean, Product development, Technical Testing, Manager Competencies, Manufacturing and NPI. Experience Process Engineering Excellence & Strategic Lean Program Manager for Assembly and Test Manufacturing Intel Corporation - Malaysia July 2015  \u2013 Present (2 months) Malaysia Process Excellence & Strategic Lean Program Manager for whole of Intel's Assembly and Test Manufacturing. \n \n- Lean Six Sigma Black Belt Mentor, help reviewed and certify 3 from Vietnam site since transfer to Malaysia \n- Kaizen Facilitator and Kaizen Facilitator Certification and Service Owner (Currently leading business strategic important project working with internal and external vendor in facilitating continuous improvement kaizen event in driving collateral, spare consumption and failure rate reductions for top pareto items) \n- Intel Rapid Integrated Lean Expert  \n- Project Management Map Day Facilitator (Factory Product Transfer to a new Site) Strategic Lean Program Manager Intel Products Vietnam November 2012  \u2013  June 2015  (2 years 8 months) Vietnam Standardized the management of LEAN efforts so that \u201cLean Targets\u201d are selected because they are part of a high-level value stream that will provide significant ROI to the Vietnam factory. Created self-sustainable improvement process programs utilizing qualified, certified & passionate experts in Lean Manufacturing Frontline, Lean Six Sigma and Kaizen. \n \n- Crafted 3-pillar strategy created to support all levels of employees utilizing Lean, Six Sigma and Kaizen. Enabled Vietnam site local capability for Lean Six Sigma and Kaizen Mentorship and Certification \n- Delivered 10 Lean Six Sigma Green Belts and 13 certified Kaizen Facilitators, 2 from Malaysia and China.  \n- Pioneered driving and guiding a disciplined approach when making improvements in NPI Cycle Time, Ball Attach Stencil life Extension, Low Yield Analysis TPT, Clean room garment cost reduction, Equipment Warranty Claims Improvement, Man to Machine Ratio reduction on constraint tools, Human Induced Quality Issues Reduction and Global Logistics Warehouse indirect material delivery TPT resulting to an impressive overall ROI of $1.2M.  \n- Helped achieve 35% under POR Site budget, a $1.44M spending reduction in first half of 2013 thru Spares on Warranty Claims Improvement \n- Intel Asia Technology Management Achievement Awardee for co-developing Automated Small Rapid Improvement fostering small rapid improvement in Asia. Vietnam led the highest number of improvements due to lean culture building and immersion activities.  \n- Facilitated several Kaizen Events ranging from Factory Man to Machine Ratio reduction, Internal Finance and Customs Process, Improvement on Warranty Claims for Capital Equipment with over $1M in ROI. \n- Worked with front line workers LEAN immersion such as Small Rapid Improvements, Kaizen and improving efficiency and ROI of A3s of Vietnam's factory operators and technicians.  \n- Certified Instructor for all LEAN training delivered for the whole Intel Assembly and Test Assembly and Test Operations Manager Intel Products Vietnam August 2010  \u2013  October 2013  (3 years 3 months) Vietnam Oversaw manufacturing operations for semiconductor production facility in Vietnam. Managed Lean manufacturing and Theory of Constraints-styled scheduling. Optimized work flow and controlled costs.  \n \n1) Scheduled and Execute Supply Plan: Scheduling of production taking into account Quality requirements, Asset availability, Manpower  \n \n2) Manufactured Product : Optimize line efficiency, maximize yields, produce quality products to company standards \n \n3) Manage Human Resources : Developed and ramp new Supervisors on shift and Manufacturing Technicians through programs such as Skills Development, Technical Training and ensured optimal worker productivity.  \n \n4) Ensure Compliance with all Safety, Health, Environment, Quality Requirements Chipsets Product Engineering Manager Intel Products Vietnam August 2009  \u2013  June 2010  (11 months) Vietnam Chipsets Product Development Engineering Team manager handling newly hired Product Development Engineers and Technicians to ramp technical competency and driving preparedness in dealing with increasing complexity of new product introductions into the new site. \n \nManaged relationships w/ internal work groups such as Mfg, Equipment, Planning, QnR, Fab/Sort, Division & other third-parties where she participates as a leader or member of projects \n \nResponsible for New Product Integration & Maintenance of Business of products after transfer into high volume production driving team readiness on setting-up of Test Programs, performing analysis of customer returns, optimization of device production relative to cost constraints \n \nDelivers strong technical contributions & guidance to her team in addressing Product Health Indicator Issues & improvements on Yield, Test Time, DPM, Cycle Time & other cost reduction efforts as well as software & test methods Issues \n \nICH9/10Cons Mfg Product Development Team & Test Program Change Control Board Chair Microprocessor Product Engineering Manager Intel Philippines October 2007  \u2013  July 2009  (1 year 10 months) Region IVA - Calabarzon, Philippines I/O Controller Hub & Network Processors Product Development Engineering Team manager handling 6 Product Development Engineers & 12 PE Technicians directly reporting or matrix-ed to support up to 20 products \n \nManages relationships w/ peers, internal work groups such as Mfg, Equipment, Planning, QnR, Fab/Sort, Division & other third-parties where she participates as a leader or member of projects \n \nResponsible for New Product Integration & Maintenance of Business of products after transfer into high volume production driving team readiness on setting-up of Test Programs, performing analysis of customer returns, optimization of device production relative to cost constraints \n \nDelivers strong technical contributions & guidance to her team in addressing Product Health Indicator Issues & improvements on Yield, Test Time, DPM, Cycle Time & other cost reduction efforts as well as software & test methods Issues \n \nICH9/10Cons Mfg Product Development Team & Test Program Change Control Board Chair Microprocessor Product Development Engineer Intel Corporation June 2006  \u2013  September 2007  (1 year 4 months) Region IVA - Calabarzon, Philippines Worked with Manufacturing Product Engineers to improve the methods for production testing ensuring the testability and manufacturability of circuits. Evaluated, developed, and debugged complex Test Programs. Optimized component production with focus on quality and cost. Work with process technology development and product teams on process and design. Microprocessor Product Development Engineer Intel Corporation June 2004  \u2013  May 2006  (2 years) Israel Early product definition of Merom 2Meg Mobile Microprocessor ensuring it meets quality and reliability requirements for High Volume Mfg. \n \nWorked with Process Design & Development teams to devise the best methods for production testing ensuring the testability and manufacturability of circuits. Evaluated, developed, and debugged complex Thermal and Leakage Test test methods. Optimize component production with focus on quality and cost. Work with process technology development and product teams on process and design. \n \nSole Ownership of Thermals Module for the Conroe/Woodcrest/Merom CPU Product Group where she defined the test methods & flow, characterized test parameters and run Manufacturing Validations to ensure onset QnR through the Test Program while driving improvement programs that address Handler Hardware related issues causing temperature inaccuracies during test. \n \nSole Owner of Test Program Integration for Merom L-step 2M Napa Microprocessor. Microprocessor Product Engineer & Technicians Supervisor Intel Corporation January 2004  \u2013  January 2006  (2 years 1 month) Region IVA - Calabarzon, Philippines Responsible for 10 Product Engineering Technicians who are supporting Pentium IV Microprocessor Test Materials-on-Hold Disposition. \n \nWorked on readiness and set-up of Test Program, performing analysis of customer returns, optimization of device production relative to cost constraints like Test Time and Yield, responsible for device after transfer into high volume production of Prescott Microprocessor (Pentium IV). \n \nBroad knowledge of Human Resources policies, procedures, and principles, discipline, training and development, affirmative action, and equal opportunity in supervising her subordinates. Microprocessor Product Development Engineer Intel Corporation April 2003  \u2013  December 2003  (9 months) Phoenix, Arizona Area Prescott (Pentium IV) Microprocessor Functional Test Program Integrator, Correlator, Validator in Division and Offshore Prescott Functional Test Program owner for the Philippine Site. \n \nFinal Quality Assurance and Quality Issues owner owning Defects Per Million Indicator, Excursion management and Data Integrity. \n \nAutomated FAFI (Failure Analysis/Failure Isolation) Implementation Champion in Microprocessor ATD (Assembly Test Development) Microprocessor Product Development Engineer Intel Corporation October 2002  \u2013  March 2003  (6 months) Penang, Malaysia Ramped up new development site/bldg for Start-up Readiness to support Northwood-Value Microprocessor (Pentium IV) wherein she worked on setting up all Software Requirements in Workstations as well as Qualification and Certification of all Testers for engineering use to match production set-up. \n \nMigrated and enabled automated tool for Functional Test Program Integration of levels, pin definition and timings to standardize across different products and avoid using manual editing prone to human coding errors. \n \nResponsible for owning and implementing Optimized Voltage ID Methodology and incorporation in the Test Program to improve top speed bin split while balancing power consumption. Microprocessor Product Engineer Intel Corporation May 2000  \u2013  September 2002  (2 years 5 months) Region IVA - Calabarzon, Philippines Provided support for production engineering of Coppermine (Pentium III) Microprocessor in areas of testing methods and procedures, including device specification and yield problems. \n \nWorked on readiness and set-up of Test Program, performing analysis of customer returns, optimization of device production relative to cost constraints like Test Time and Yield, responsible for device after transfer into high volume production. \n \nTest Program Owner of Coppermine Mobile. \n \nMicrosoft X-box Test Program and Product Sustaining Owner and HUB LEAD for the Cavite Philippines and Penang Malaysia. Owner, Technical and Marketing Manager Vortex Multimedia Internet June 1999  \u2013  June 2000  (1 year 1 month) Philippines In charge of purchasing and assembling the PC terminals and helped set-up the LAN and internet connectivity. \n \nManaged and trained three employees, now freelance web page designers on web page creation using Macromedia Dreamweaver, Adobe Photoshop and Microsoft Front Page. \n \nResponsible for coordinating and producing marketing projects and generating promotional material, demos, company needs analysis, development of advertising ad promotional tools. \n \nRepresents the company to external groups, agencies and vendors. Process Engineering Excellence & Strategic Lean Program Manager for Assembly and Test Manufacturing Intel Corporation - Malaysia July 2015  \u2013 Present (2 months) Malaysia Process Excellence & Strategic Lean Program Manager for whole of Intel's Assembly and Test Manufacturing. \n \n- Lean Six Sigma Black Belt Mentor, help reviewed and certify 3 from Vietnam site since transfer to Malaysia \n- Kaizen Facilitator and Kaizen Facilitator Certification and Service Owner (Currently leading business strategic important project working with internal and external vendor in facilitating continuous improvement kaizen event in driving collateral, spare consumption and failure rate reductions for top pareto items) \n- Intel Rapid Integrated Lean Expert  \n- Project Management Map Day Facilitator (Factory Product Transfer to a new Site) Process Engineering Excellence & Strategic Lean Program Manager for Assembly and Test Manufacturing Intel Corporation - Malaysia July 2015  \u2013 Present (2 months) Malaysia Process Excellence & Strategic Lean Program Manager for whole of Intel's Assembly and Test Manufacturing. \n \n- Lean Six Sigma Black Belt Mentor, help reviewed and certify 3 from Vietnam site since transfer to Malaysia \n- Kaizen Facilitator and Kaizen Facilitator Certification and Service Owner (Currently leading business strategic important project working with internal and external vendor in facilitating continuous improvement kaizen event in driving collateral, spare consumption and failure rate reductions for top pareto items) \n- Intel Rapid Integrated Lean Expert  \n- Project Management Map Day Facilitator (Factory Product Transfer to a new Site) Strategic Lean Program Manager Intel Products Vietnam November 2012  \u2013  June 2015  (2 years 8 months) Vietnam Standardized the management of LEAN efforts so that \u201cLean Targets\u201d are selected because they are part of a high-level value stream that will provide significant ROI to the Vietnam factory. Created self-sustainable improvement process programs utilizing qualified, certified & passionate experts in Lean Manufacturing Frontline, Lean Six Sigma and Kaizen. \n \n- Crafted 3-pillar strategy created to support all levels of employees utilizing Lean, Six Sigma and Kaizen. Enabled Vietnam site local capability for Lean Six Sigma and Kaizen Mentorship and Certification \n- Delivered 10 Lean Six Sigma Green Belts and 13 certified Kaizen Facilitators, 2 from Malaysia and China.  \n- Pioneered driving and guiding a disciplined approach when making improvements in NPI Cycle Time, Ball Attach Stencil life Extension, Low Yield Analysis TPT, Clean room garment cost reduction, Equipment Warranty Claims Improvement, Man to Machine Ratio reduction on constraint tools, Human Induced Quality Issues Reduction and Global Logistics Warehouse indirect material delivery TPT resulting to an impressive overall ROI of $1.2M.  \n- Helped achieve 35% under POR Site budget, a $1.44M spending reduction in first half of 2013 thru Spares on Warranty Claims Improvement \n- Intel Asia Technology Management Achievement Awardee for co-developing Automated Small Rapid Improvement fostering small rapid improvement in Asia. Vietnam led the highest number of improvements due to lean culture building and immersion activities.  \n- Facilitated several Kaizen Events ranging from Factory Man to Machine Ratio reduction, Internal Finance and Customs Process, Improvement on Warranty Claims for Capital Equipment with over $1M in ROI. \n- Worked with front line workers LEAN immersion such as Small Rapid Improvements, Kaizen and improving efficiency and ROI of A3s of Vietnam's factory operators and technicians.  \n- Certified Instructor for all LEAN training delivered for the whole Intel Assembly and Test Strategic Lean Program Manager Intel Products Vietnam November 2012  \u2013  June 2015  (2 years 8 months) Vietnam Standardized the management of LEAN efforts so that \u201cLean Targets\u201d are selected because they are part of a high-level value stream that will provide significant ROI to the Vietnam factory. Created self-sustainable improvement process programs utilizing qualified, certified & passionate experts in Lean Manufacturing Frontline, Lean Six Sigma and Kaizen. \n \n- Crafted 3-pillar strategy created to support all levels of employees utilizing Lean, Six Sigma and Kaizen. Enabled Vietnam site local capability for Lean Six Sigma and Kaizen Mentorship and Certification \n- Delivered 10 Lean Six Sigma Green Belts and 13 certified Kaizen Facilitators, 2 from Malaysia and China.  \n- Pioneered driving and guiding a disciplined approach when making improvements in NPI Cycle Time, Ball Attach Stencil life Extension, Low Yield Analysis TPT, Clean room garment cost reduction, Equipment Warranty Claims Improvement, Man to Machine Ratio reduction on constraint tools, Human Induced Quality Issues Reduction and Global Logistics Warehouse indirect material delivery TPT resulting to an impressive overall ROI of $1.2M.  \n- Helped achieve 35% under POR Site budget, a $1.44M spending reduction in first half of 2013 thru Spares on Warranty Claims Improvement \n- Intel Asia Technology Management Achievement Awardee for co-developing Automated Small Rapid Improvement fostering small rapid improvement in Asia. Vietnam led the highest number of improvements due to lean culture building and immersion activities.  \n- Facilitated several Kaizen Events ranging from Factory Man to Machine Ratio reduction, Internal Finance and Customs Process, Improvement on Warranty Claims for Capital Equipment with over $1M in ROI. \n- Worked with front line workers LEAN immersion such as Small Rapid Improvements, Kaizen and improving efficiency and ROI of A3s of Vietnam's factory operators and technicians.  \n- Certified Instructor for all LEAN training delivered for the whole Intel Assembly and Test Assembly and Test Operations Manager Intel Products Vietnam August 2010  \u2013  October 2013  (3 years 3 months) Vietnam Oversaw manufacturing operations for semiconductor production facility in Vietnam. Managed Lean manufacturing and Theory of Constraints-styled scheduling. Optimized work flow and controlled costs.  \n \n1) Scheduled and Execute Supply Plan: Scheduling of production taking into account Quality requirements, Asset availability, Manpower  \n \n2) Manufactured Product : Optimize line efficiency, maximize yields, produce quality products to company standards \n \n3) Manage Human Resources : Developed and ramp new Supervisors on shift and Manufacturing Technicians through programs such as Skills Development, Technical Training and ensured optimal worker productivity.  \n \n4) Ensure Compliance with all Safety, Health, Environment, Quality Requirements Assembly and Test Operations Manager Intel Products Vietnam August 2010  \u2013  October 2013  (3 years 3 months) Vietnam Oversaw manufacturing operations for semiconductor production facility in Vietnam. Managed Lean manufacturing and Theory of Constraints-styled scheduling. Optimized work flow and controlled costs.  \n \n1) Scheduled and Execute Supply Plan: Scheduling of production taking into account Quality requirements, Asset availability, Manpower  \n \n2) Manufactured Product : Optimize line efficiency, maximize yields, produce quality products to company standards \n \n3) Manage Human Resources : Developed and ramp new Supervisors on shift and Manufacturing Technicians through programs such as Skills Development, Technical Training and ensured optimal worker productivity.  \n \n4) Ensure Compliance with all Safety, Health, Environment, Quality Requirements Chipsets Product Engineering Manager Intel Products Vietnam August 2009  \u2013  June 2010  (11 months) Vietnam Chipsets Product Development Engineering Team manager handling newly hired Product Development Engineers and Technicians to ramp technical competency and driving preparedness in dealing with increasing complexity of new product introductions into the new site. \n \nManaged relationships w/ internal work groups such as Mfg, Equipment, Planning, QnR, Fab/Sort, Division & other third-parties where she participates as a leader or member of projects \n \nResponsible for New Product Integration & Maintenance of Business of products after transfer into high volume production driving team readiness on setting-up of Test Programs, performing analysis of customer returns, optimization of device production relative to cost constraints \n \nDelivers strong technical contributions & guidance to her team in addressing Product Health Indicator Issues & improvements on Yield, Test Time, DPM, Cycle Time & other cost reduction efforts as well as software & test methods Issues \n \nICH9/10Cons Mfg Product Development Team & Test Program Change Control Board Chair Chipsets Product Engineering Manager Intel Products Vietnam August 2009  \u2013  June 2010  (11 months) Vietnam Chipsets Product Development Engineering Team manager handling newly hired Product Development Engineers and Technicians to ramp technical competency and driving preparedness in dealing with increasing complexity of new product introductions into the new site. \n \nManaged relationships w/ internal work groups such as Mfg, Equipment, Planning, QnR, Fab/Sort, Division & other third-parties where she participates as a leader or member of projects \n \nResponsible for New Product Integration & Maintenance of Business of products after transfer into high volume production driving team readiness on setting-up of Test Programs, performing analysis of customer returns, optimization of device production relative to cost constraints \n \nDelivers strong technical contributions & guidance to her team in addressing Product Health Indicator Issues & improvements on Yield, Test Time, DPM, Cycle Time & other cost reduction efforts as well as software & test methods Issues \n \nICH9/10Cons Mfg Product Development Team & Test Program Change Control Board Chair Microprocessor Product Engineering Manager Intel Philippines October 2007  \u2013  July 2009  (1 year 10 months) Region IVA - Calabarzon, Philippines I/O Controller Hub & Network Processors Product Development Engineering Team manager handling 6 Product Development Engineers & 12 PE Technicians directly reporting or matrix-ed to support up to 20 products \n \nManages relationships w/ peers, internal work groups such as Mfg, Equipment, Planning, QnR, Fab/Sort, Division & other third-parties where she participates as a leader or member of projects \n \nResponsible for New Product Integration & Maintenance of Business of products after transfer into high volume production driving team readiness on setting-up of Test Programs, performing analysis of customer returns, optimization of device production relative to cost constraints \n \nDelivers strong technical contributions & guidance to her team in addressing Product Health Indicator Issues & improvements on Yield, Test Time, DPM, Cycle Time & other cost reduction efforts as well as software & test methods Issues \n \nICH9/10Cons Mfg Product Development Team & Test Program Change Control Board Chair Microprocessor Product Engineering Manager Intel Philippines October 2007  \u2013  July 2009  (1 year 10 months) Region IVA - Calabarzon, Philippines I/O Controller Hub & Network Processors Product Development Engineering Team manager handling 6 Product Development Engineers & 12 PE Technicians directly reporting or matrix-ed to support up to 20 products \n \nManages relationships w/ peers, internal work groups such as Mfg, Equipment, Planning, QnR, Fab/Sort, Division & other third-parties where she participates as a leader or member of projects \n \nResponsible for New Product Integration & Maintenance of Business of products after transfer into high volume production driving team readiness on setting-up of Test Programs, performing analysis of customer returns, optimization of device production relative to cost constraints \n \nDelivers strong technical contributions & guidance to her team in addressing Product Health Indicator Issues & improvements on Yield, Test Time, DPM, Cycle Time & other cost reduction efforts as well as software & test methods Issues \n \nICH9/10Cons Mfg Product Development Team & Test Program Change Control Board Chair Microprocessor Product Development Engineer Intel Corporation June 2006  \u2013  September 2007  (1 year 4 months) Region IVA - Calabarzon, Philippines Worked with Manufacturing Product Engineers to improve the methods for production testing ensuring the testability and manufacturability of circuits. Evaluated, developed, and debugged complex Test Programs. Optimized component production with focus on quality and cost. Work with process technology development and product teams on process and design. Microprocessor Product Development Engineer Intel Corporation June 2006  \u2013  September 2007  (1 year 4 months) Region IVA - Calabarzon, Philippines Worked with Manufacturing Product Engineers to improve the methods for production testing ensuring the testability and manufacturability of circuits. Evaluated, developed, and debugged complex Test Programs. Optimized component production with focus on quality and cost. Work with process technology development and product teams on process and design. Microprocessor Product Development Engineer Intel Corporation June 2004  \u2013  May 2006  (2 years) Israel Early product definition of Merom 2Meg Mobile Microprocessor ensuring it meets quality and reliability requirements for High Volume Mfg. \n \nWorked with Process Design & Development teams to devise the best methods for production testing ensuring the testability and manufacturability of circuits. Evaluated, developed, and debugged complex Thermal and Leakage Test test methods. Optimize component production with focus on quality and cost. Work with process technology development and product teams on process and design. \n \nSole Ownership of Thermals Module for the Conroe/Woodcrest/Merom CPU Product Group where she defined the test methods & flow, characterized test parameters and run Manufacturing Validations to ensure onset QnR through the Test Program while driving improvement programs that address Handler Hardware related issues causing temperature inaccuracies during test. \n \nSole Owner of Test Program Integration for Merom L-step 2M Napa Microprocessor. Microprocessor Product Development Engineer Intel Corporation June 2004  \u2013  May 2006  (2 years) Israel Early product definition of Merom 2Meg Mobile Microprocessor ensuring it meets quality and reliability requirements for High Volume Mfg. \n \nWorked with Process Design & Development teams to devise the best methods for production testing ensuring the testability and manufacturability of circuits. Evaluated, developed, and debugged complex Thermal and Leakage Test test methods. Optimize component production with focus on quality and cost. Work with process technology development and product teams on process and design. \n \nSole Ownership of Thermals Module for the Conroe/Woodcrest/Merom CPU Product Group where she defined the test methods & flow, characterized test parameters and run Manufacturing Validations to ensure onset QnR through the Test Program while driving improvement programs that address Handler Hardware related issues causing temperature inaccuracies during test. \n \nSole Owner of Test Program Integration for Merom L-step 2M Napa Microprocessor. Microprocessor Product Engineer & Technicians Supervisor Intel Corporation January 2004  \u2013  January 2006  (2 years 1 month) Region IVA - Calabarzon, Philippines Responsible for 10 Product Engineering Technicians who are supporting Pentium IV Microprocessor Test Materials-on-Hold Disposition. \n \nWorked on readiness and set-up of Test Program, performing analysis of customer returns, optimization of device production relative to cost constraints like Test Time and Yield, responsible for device after transfer into high volume production of Prescott Microprocessor (Pentium IV). \n \nBroad knowledge of Human Resources policies, procedures, and principles, discipline, training and development, affirmative action, and equal opportunity in supervising her subordinates. Microprocessor Product Engineer & Technicians Supervisor Intel Corporation January 2004  \u2013  January 2006  (2 years 1 month) Region IVA - Calabarzon, Philippines Responsible for 10 Product Engineering Technicians who are supporting Pentium IV Microprocessor Test Materials-on-Hold Disposition. \n \nWorked on readiness and set-up of Test Program, performing analysis of customer returns, optimization of device production relative to cost constraints like Test Time and Yield, responsible for device after transfer into high volume production of Prescott Microprocessor (Pentium IV). \n \nBroad knowledge of Human Resources policies, procedures, and principles, discipline, training and development, affirmative action, and equal opportunity in supervising her subordinates. Microprocessor Product Development Engineer Intel Corporation April 2003  \u2013  December 2003  (9 months) Phoenix, Arizona Area Prescott (Pentium IV) Microprocessor Functional Test Program Integrator, Correlator, Validator in Division and Offshore Prescott Functional Test Program owner for the Philippine Site. \n \nFinal Quality Assurance and Quality Issues owner owning Defects Per Million Indicator, Excursion management and Data Integrity. \n \nAutomated FAFI (Failure Analysis/Failure Isolation) Implementation Champion in Microprocessor ATD (Assembly Test Development) Microprocessor Product Development Engineer Intel Corporation April 2003  \u2013  December 2003  (9 months) Phoenix, Arizona Area Prescott (Pentium IV) Microprocessor Functional Test Program Integrator, Correlator, Validator in Division and Offshore Prescott Functional Test Program owner for the Philippine Site. \n \nFinal Quality Assurance and Quality Issues owner owning Defects Per Million Indicator, Excursion management and Data Integrity. \n \nAutomated FAFI (Failure Analysis/Failure Isolation) Implementation Champion in Microprocessor ATD (Assembly Test Development) Microprocessor Product Development Engineer Intel Corporation October 2002  \u2013  March 2003  (6 months) Penang, Malaysia Ramped up new development site/bldg for Start-up Readiness to support Northwood-Value Microprocessor (Pentium IV) wherein she worked on setting up all Software Requirements in Workstations as well as Qualification and Certification of all Testers for engineering use to match production set-up. \n \nMigrated and enabled automated tool for Functional Test Program Integration of levels, pin definition and timings to standardize across different products and avoid using manual editing prone to human coding errors. \n \nResponsible for owning and implementing Optimized Voltage ID Methodology and incorporation in the Test Program to improve top speed bin split while balancing power consumption. Microprocessor Product Development Engineer Intel Corporation October 2002  \u2013  March 2003  (6 months) Penang, Malaysia Ramped up new development site/bldg for Start-up Readiness to support Northwood-Value Microprocessor (Pentium IV) wherein she worked on setting up all Software Requirements in Workstations as well as Qualification and Certification of all Testers for engineering use to match production set-up. \n \nMigrated and enabled automated tool for Functional Test Program Integration of levels, pin definition and timings to standardize across different products and avoid using manual editing prone to human coding errors. \n \nResponsible for owning and implementing Optimized Voltage ID Methodology and incorporation in the Test Program to improve top speed bin split while balancing power consumption. Microprocessor Product Engineer Intel Corporation May 2000  \u2013  September 2002  (2 years 5 months) Region IVA - Calabarzon, Philippines Provided support for production engineering of Coppermine (Pentium III) Microprocessor in areas of testing methods and procedures, including device specification and yield problems. \n \nWorked on readiness and set-up of Test Program, performing analysis of customer returns, optimization of device production relative to cost constraints like Test Time and Yield, responsible for device after transfer into high volume production. \n \nTest Program Owner of Coppermine Mobile. \n \nMicrosoft X-box Test Program and Product Sustaining Owner and HUB LEAD for the Cavite Philippines and Penang Malaysia. Microprocessor Product Engineer Intel Corporation May 2000  \u2013  September 2002  (2 years 5 months) Region IVA - Calabarzon, Philippines Provided support for production engineering of Coppermine (Pentium III) Microprocessor in areas of testing methods and procedures, including device specification and yield problems. \n \nWorked on readiness and set-up of Test Program, performing analysis of customer returns, optimization of device production relative to cost constraints like Test Time and Yield, responsible for device after transfer into high volume production. \n \nTest Program Owner of Coppermine Mobile. \n \nMicrosoft X-box Test Program and Product Sustaining Owner and HUB LEAD for the Cavite Philippines and Penang Malaysia. Owner, Technical and Marketing Manager Vortex Multimedia Internet June 1999  \u2013  June 2000  (1 year 1 month) Philippines In charge of purchasing and assembling the PC terminals and helped set-up the LAN and internet connectivity. \n \nManaged and trained three employees, now freelance web page designers on web page creation using Macromedia Dreamweaver, Adobe Photoshop and Microsoft Front Page. \n \nResponsible for coordinating and producing marketing projects and generating promotional material, demos, company needs analysis, development of advertising ad promotional tools. \n \nRepresents the company to external groups, agencies and vendors. Owner, Technical and Marketing Manager Vortex Multimedia Internet June 1999  \u2013  June 2000  (1 year 1 month) Philippines In charge of purchasing and assembling the PC terminals and helped set-up the LAN and internet connectivity. \n \nManaged and trained three employees, now freelance web page designers on web page creation using Macromedia Dreamweaver, Adobe Photoshop and Microsoft Front Page. \n \nResponsible for coordinating and producing marketing projects and generating promotional material, demos, company needs analysis, development of advertising ad promotional tools. \n \nRepresents the company to external groups, agencies and vendors. Languages English English English Skills Project Management Lean Manufacturing Program Management Manufacturing Process Improvement Continuous Improvement Product Development Semiconductors Engineering Six Sigma Cross-functional Team... Testing Yield Strategy Change Management Business Process... Product Engineering JMP Semiconductor Industry Debugging Microprocessors Engineering Management Manufacturing... Operations Management Root Cause Analysis Intel Quality Assurance Design of Experiments SPC Electronics Process Engineering See 16+ \u00a0 \u00a0 See less Skills  Project Management Lean Manufacturing Program Management Manufacturing Process Improvement Continuous Improvement Product Development Semiconductors Engineering Six Sigma Cross-functional Team... Testing Yield Strategy Change Management Business Process... Product Engineering JMP Semiconductor Industry Debugging Microprocessors Engineering Management Manufacturing... Operations Management Root Cause Analysis Intel Quality Assurance Design of Experiments SPC Electronics Process Engineering See 16+ \u00a0 \u00a0 See less Project Management Lean Manufacturing Program Management Manufacturing Process Improvement Continuous Improvement Product Development Semiconductors Engineering Six Sigma Cross-functional Team... Testing Yield Strategy Change Management Business Process... Product Engineering JMP Semiconductor Industry Debugging Microprocessors Engineering Management Manufacturing... Operations Management Root Cause Analysis Intel Quality Assurance Design of Experiments SPC Electronics Process Engineering See 16+ \u00a0 \u00a0 See less Project Management Lean Manufacturing Program Management Manufacturing Process Improvement Continuous Improvement Product Development Semiconductors Engineering Six Sigma Cross-functional Team... Testing Yield Strategy Change Management Business Process... Product Engineering JMP Semiconductor Industry Debugging Microprocessors Engineering Management Manufacturing... Operations Management Root Cause Analysis Intel Quality Assurance Design of Experiments SPC Electronics Process Engineering See 16+ \u00a0 \u00a0 See less Education Ateneo Graduate School of Business Master of Business Administration (MBA),  Executive MBA 2008  \u2013 2010 The Regis Program is designed for senior managers and executives whose corporate responsibilities limit their time in pursuing graduate degrees. A college diploma and a minimum five-year work experience or those in supervisory, managerial or executive positions (if the applicant failed to meet the five-year work experience requirement) are necessary for admission. Activities and Societies:\u00a0 Project Manager for the 1st AGSB Sta. Rosa Alumni and Student Dinner Party and Community Outreach ,  a \"Mulat Diwa\" initiative under the Project Management Class headed by Prof. Lauro Guevara.\na)\tAn Ateneo Dinner Party - August 30 ,  2008 \u2013 a major networking event for AGSB-Sta. Rosa graduates ,  students ,  and friends.\nb)\tA \u201cMulat Diwa\u201d Livelihood Training Project in coordination with the St. John Bosco Parish of Sta. Rosa ,  Laguna - September 6 ,  2008 De La Salle University B.S. Physics,  Computer Applications ,  Solid State Physics 1996  \u2013 2001 B.S. Physics Specialized in Computer Applications Activities and Societies:\u00a0 Physics Society (PHYSOC) - Vice President for External Affairs\nWorked out sponsorship for fund raising such as our movie premier presentation of Godzilla allowing 100% coverage of our investment. Ateneo Graduate School of Business Master of Business Administration (MBA),  Executive MBA 2008  \u2013 2010 The Regis Program is designed for senior managers and executives whose corporate responsibilities limit their time in pursuing graduate degrees. A college diploma and a minimum five-year work experience or those in supervisory, managerial or executive positions (if the applicant failed to meet the five-year work experience requirement) are necessary for admission. Activities and Societies:\u00a0 Project Manager for the 1st AGSB Sta. Rosa Alumni and Student Dinner Party and Community Outreach ,  a \"Mulat Diwa\" initiative under the Project Management Class headed by Prof. Lauro Guevara.\na)\tAn Ateneo Dinner Party - August 30 ,  2008 \u2013 a major networking event for AGSB-Sta. Rosa graduates ,  students ,  and friends.\nb)\tA \u201cMulat Diwa\u201d Livelihood Training Project in coordination with the St. John Bosco Parish of Sta. Rosa ,  Laguna - September 6 ,  2008 Ateneo Graduate School of Business Master of Business Administration (MBA),  Executive MBA 2008  \u2013 2010 The Regis Program is designed for senior managers and executives whose corporate responsibilities limit their time in pursuing graduate degrees. A college diploma and a minimum five-year work experience or those in supervisory, managerial or executive positions (if the applicant failed to meet the five-year work experience requirement) are necessary for admission. Activities and Societies:\u00a0 Project Manager for the 1st AGSB Sta. Rosa Alumni and Student Dinner Party and Community Outreach ,  a \"Mulat Diwa\" initiative under the Project Management Class headed by Prof. Lauro Guevara.\na)\tAn Ateneo Dinner Party - August 30 ,  2008 \u2013 a major networking event for AGSB-Sta. Rosa graduates ,  students ,  and friends.\nb)\tA \u201cMulat Diwa\u201d Livelihood Training Project in coordination with the St. John Bosco Parish of Sta. Rosa ,  Laguna - September 6 ,  2008 Ateneo Graduate School of Business Master of Business Administration (MBA),  Executive MBA 2008  \u2013 2010 The Regis Program is designed for senior managers and executives whose corporate responsibilities limit their time in pursuing graduate degrees. A college diploma and a minimum five-year work experience or those in supervisory, managerial or executive positions (if the applicant failed to meet the five-year work experience requirement) are necessary for admission. Activities and Societies:\u00a0 Project Manager for the 1st AGSB Sta. Rosa Alumni and Student Dinner Party and Community Outreach ,  a \"Mulat Diwa\" initiative under the Project Management Class headed by Prof. Lauro Guevara.\na)\tAn Ateneo Dinner Party - August 30 ,  2008 \u2013 a major networking event for AGSB-Sta. Rosa graduates ,  students ,  and friends.\nb)\tA \u201cMulat Diwa\u201d Livelihood Training Project in coordination with the St. John Bosco Parish of Sta. Rosa ,  Laguna - September 6 ,  2008 De La Salle University B.S. Physics,  Computer Applications ,  Solid State Physics 1996  \u2013 2001 B.S. Physics Specialized in Computer Applications Activities and Societies:\u00a0 Physics Society (PHYSOC) - Vice President for External Affairs\nWorked out sponsorship for fund raising such as our movie premier presentation of Godzilla allowing 100% coverage of our investment. De La Salle University B.S. Physics,  Computer Applications ,  Solid State Physics 1996  \u2013 2001 B.S. Physics Specialized in Computer Applications Activities and Societies:\u00a0 Physics Society (PHYSOC) - Vice President for External Affairs\nWorked out sponsorship for fund raising such as our movie premier presentation of Godzilla allowing 100% coverage of our investment. De La Salle University B.S. Physics,  Computer Applications ,  Solid State Physics 1996  \u2013 2001 B.S. Physics Specialized in Computer Applications Activities and Societies:\u00a0 Physics Society (PHYSOC) - Vice President for External Affairs\nWorked out sponsorship for fund raising such as our movie premier presentation of Godzilla allowing 100% coverage of our investment. Honors & Awards Intel Israel Development Site Recognition Award Site Manager May 2007 Innovative & Results Orientated Merom/Yonah Test Socket Elimination of additional requires 85C Test Socket for Manufacturing Silver Medal - Masters In Business Administration, Regis Executive MBA Program Ateneo De Manila Graduate School of Business August 2009 Intel Asia Technology Management (ATM) Achievement Award Asia Technology Management Steering Council March 2014 Vietnam Site lead for the Automated Small Rapid Improvement Asia team, strong engagement and support for the past 1 year in getting the portal up and running encouraging small rapid improvement in all sites and leading Vietnam with highest submissions and adoptions Intel Product & Platform Steering Council Award Product & Platform Steering Council August 2007 Led and managed the Cavite and Malaysia Penang engineering teams in improving Product Health Indicators resulting to $2M Capacity for volume upside needs. Intel Cavite Quarterly Recognition Awards Intel Cavite Site Management Team July 2007 Led Product Engineering Team in improving cycle time Intel Cavite Quarterly Recognition Awards Intel Cavite Site Management Team March 2008 Implemented new EQA Sampling Scheme, a 1st for Chipsets Intel Israel Development Site Recognition Award Intel Israel Site Manager September 2007 Successful Thermals Ownership for Merom/Conroe CPU Intel Corporation Values Advocate - Customer Orientation Award Intel Global Logistics Organization Vice Director May 2014 Tremendous help given to the Assembly and test Raw Materials Teams in Malaysia, China and Vietnam in their Kaizen Events through teaching and facilitation of new Facilitators and Certifying them to hold their own Site Kaizen Events. Intel Israel Development Site Recognition Award Site Manager May 2007 Innovative & Results Orientated Merom/Yonah Test Socket Elimination of additional requires 85C Test Socket for Manufacturing Intel Israel Development Site Recognition Award Site Manager May 2007 Innovative & Results Orientated Merom/Yonah Test Socket Elimination of additional requires 85C Test Socket for Manufacturing Intel Israel Development Site Recognition Award Site Manager May 2007 Innovative & Results Orientated Merom/Yonah Test Socket Elimination of additional requires 85C Test Socket for Manufacturing Silver Medal - Masters In Business Administration, Regis Executive MBA Program Ateneo De Manila Graduate School of Business August 2009 Silver Medal - Masters In Business Administration, Regis Executive MBA Program Ateneo De Manila Graduate School of Business August 2009 Silver Medal - Masters In Business Administration, Regis Executive MBA Program Ateneo De Manila Graduate School of Business August 2009 Intel Asia Technology Management (ATM) Achievement Award Asia Technology Management Steering Council March 2014 Vietnam Site lead for the Automated Small Rapid Improvement Asia team, strong engagement and support for the past 1 year in getting the portal up and running encouraging small rapid improvement in all sites and leading Vietnam with highest submissions and adoptions Intel Asia Technology Management (ATM) Achievement Award Asia Technology Management Steering Council March 2014 Vietnam Site lead for the Automated Small Rapid Improvement Asia team, strong engagement and support for the past 1 year in getting the portal up and running encouraging small rapid improvement in all sites and leading Vietnam with highest submissions and adoptions Intel Asia Technology Management (ATM) Achievement Award Asia Technology Management Steering Council March 2014 Vietnam Site lead for the Automated Small Rapid Improvement Asia team, strong engagement and support for the past 1 year in getting the portal up and running encouraging small rapid improvement in all sites and leading Vietnam with highest submissions and adoptions Intel Product & Platform Steering Council Award Product & Platform Steering Council August 2007 Led and managed the Cavite and Malaysia Penang engineering teams in improving Product Health Indicators resulting to $2M Capacity for volume upside needs. Intel Product & Platform Steering Council Award Product & Platform Steering Council August 2007 Led and managed the Cavite and Malaysia Penang engineering teams in improving Product Health Indicators resulting to $2M Capacity for volume upside needs. Intel Product & Platform Steering Council Award Product & Platform Steering Council August 2007 Led and managed the Cavite and Malaysia Penang engineering teams in improving Product Health Indicators resulting to $2M Capacity for volume upside needs. Intel Cavite Quarterly Recognition Awards Intel Cavite Site Management Team July 2007 Led Product Engineering Team in improving cycle time Intel Cavite Quarterly Recognition Awards Intel Cavite Site Management Team July 2007 Led Product Engineering Team in improving cycle time Intel Cavite Quarterly Recognition Awards Intel Cavite Site Management Team July 2007 Led Product Engineering Team in improving cycle time Intel Cavite Quarterly Recognition Awards Intel Cavite Site Management Team March 2008 Implemented new EQA Sampling Scheme, a 1st for Chipsets Intel Cavite Quarterly Recognition Awards Intel Cavite Site Management Team March 2008 Implemented new EQA Sampling Scheme, a 1st for Chipsets Intel Cavite Quarterly Recognition Awards Intel Cavite Site Management Team March 2008 Implemented new EQA Sampling Scheme, a 1st for Chipsets Intel Israel Development Site Recognition Award Intel Israel Site Manager September 2007 Successful Thermals Ownership for Merom/Conroe CPU Intel Israel Development Site Recognition Award Intel Israel Site Manager September 2007 Successful Thermals Ownership for Merom/Conroe CPU Intel Israel Development Site Recognition Award Intel Israel Site Manager September 2007 Successful Thermals Ownership for Merom/Conroe CPU Intel Corporation Values Advocate - Customer Orientation Award Intel Global Logistics Organization Vice Director May 2014 Tremendous help given to the Assembly and test Raw Materials Teams in Malaysia, China and Vietnam in their Kaizen Events through teaching and facilitation of new Facilitators and Certifying them to hold their own Site Kaizen Events. Intel Corporation Values Advocate - Customer Orientation Award Intel Global Logistics Organization Vice Director May 2014 Tremendous help given to the Assembly and test Raw Materials Teams in Malaysia, China and Vietnam in their Kaizen Events through teaching and facilitation of new Facilitators and Certifying them to hold their own Site Kaizen Events. Intel Corporation Values Advocate - Customer Orientation Award Intel Global Logistics Organization Vice Director May 2014 Tremendous help given to the Assembly and test Raw Materials Teams in Malaysia, China and Vietnam in their Kaizen Events through teaching and facilitation of new Facilitators and Certifying them to hold their own Site Kaizen Events. ", "Experience Product Development Engineer Intel Corporation February 2014  \u2013 Present (1 year 7 months) Hillsboro, oregon Product Development Engineer Intel Corporation September 2012  \u2013  February 2014  (1 year 6 months) chandler, Arizona 1. Scan Based structural tests methods \u2013 Pre / Post Silicon validation with Stuck-at, At-speed transition failures \n2. Automatic Tester Equipment (CMT testers) \n3. Automatic Test Pattern Generation (ATPG) and conversion \n4. Silicon debug- SCAN, MBIST \n5. Design-For-Test Electronics Tutor Dona Anna Branch community college January 2011  \u2013  May 2012  (1 year 5 months) Assists students enrolled in pre-calculus,business calculus, electronics Teaching Assistant New Mexico State University August 2010  \u2013  December 2010  (5 months) 1. Assisted students in designing Electronics-I and Electronics-II Labs using Top-Spice, PCB Layout and Express Schematic software.  \n2. Evaluated student\u2019s performance on experiments and written reports. Product Development Engineer Intel Corporation February 2014  \u2013 Present (1 year 7 months) Hillsboro, oregon Product Development Engineer Intel Corporation February 2014  \u2013 Present (1 year 7 months) Hillsboro, oregon Product Development Engineer Intel Corporation September 2012  \u2013  February 2014  (1 year 6 months) chandler, Arizona 1. Scan Based structural tests methods \u2013 Pre / Post Silicon validation with Stuck-at, At-speed transition failures \n2. Automatic Tester Equipment (CMT testers) \n3. Automatic Test Pattern Generation (ATPG) and conversion \n4. Silicon debug- SCAN, MBIST \n5. Design-For-Test Product Development Engineer Intel Corporation September 2012  \u2013  February 2014  (1 year 6 months) chandler, Arizona 1. Scan Based structural tests methods \u2013 Pre / Post Silicon validation with Stuck-at, At-speed transition failures \n2. Automatic Tester Equipment (CMT testers) \n3. Automatic Test Pattern Generation (ATPG) and conversion \n4. Silicon debug- SCAN, MBIST \n5. Design-For-Test Electronics Tutor Dona Anna Branch community college January 2011  \u2013  May 2012  (1 year 5 months) Assists students enrolled in pre-calculus,business calculus, electronics Electronics Tutor Dona Anna Branch community college January 2011  \u2013  May 2012  (1 year 5 months) Assists students enrolled in pre-calculus,business calculus, electronics Teaching Assistant New Mexico State University August 2010  \u2013  December 2010  (5 months) 1. Assisted students in designing Electronics-I and Electronics-II Labs using Top-Spice, PCB Layout and Express Schematic software.  \n2. Evaluated student\u2019s performance on experiments and written reports. Teaching Assistant New Mexico State University August 2010  \u2013  December 2010  (5 months) 1. Assisted students in designing Electronics-I and Electronics-II Labs using Top-Spice, PCB Layout and Express Schematic software.  \n2. Evaluated student\u2019s performance on experiments and written reports. Languages Telugu Hindi Telugu Hindi Telugu Hindi Skills Mixed Signal SPICE Designs ATPG MBIST Spectre Virtuoso Layout Editor LVS DRC cadence design... icfb analog Artist BIST JTAG SoC Integrated Circuit... Silicon Validation Scrum See 3+ \u00a0 \u00a0 See less Skills  Mixed Signal SPICE Designs ATPG MBIST Spectre Virtuoso Layout Editor LVS DRC cadence design... icfb analog Artist BIST JTAG SoC Integrated Circuit... Silicon Validation Scrum See 3+ \u00a0 \u00a0 See less Mixed Signal SPICE Designs ATPG MBIST Spectre Virtuoso Layout Editor LVS DRC cadence design... icfb analog Artist BIST JTAG SoC Integrated Circuit... Silicon Validation Scrum See 3+ \u00a0 \u00a0 See less Mixed Signal SPICE Designs ATPG MBIST Spectre Virtuoso Layout Editor LVS DRC cadence design... icfb analog Artist BIST JTAG SoC Integrated Circuit... Silicon Validation Scrum See 3+ \u00a0 \u00a0 See less Education New Mexico State University Master's degree,  Electrical Engineering 2010  \u2013 2012 Mahaveer Institute of Science and Technology Bachelor of Technology (BTech),  Electronics and Communication Engineering 2005  \u2013 2009 New Mexico State University Master's degree,  Electrical Engineering 2010  \u2013 2012 New Mexico State University Master's degree,  Electrical Engineering 2010  \u2013 2012 New Mexico State University Master's degree,  Electrical Engineering 2010  \u2013 2012 Mahaveer Institute of Science and Technology Bachelor of Technology (BTech),  Electronics and Communication Engineering 2005  \u2013 2009 Mahaveer Institute of Science and Technology Bachelor of Technology (BTech),  Electronics and Communication Engineering 2005  \u2013 2009 Mahaveer Institute of Science and Technology Bachelor of Technology (BTech),  Electronics and Communication Engineering 2005  \u2013 2009 ", "Experience Product Development Engineer Intel Corporation August 2014  \u2013 Present (1 year 1 month) Austin, Texas Area Post silicon validation activities primarily for Intel's line of SOC products. Responsibilities focus around scan pattern generation and content debug. Product Development Engineer Intel Corporation May 2011  \u2013  August 2014  (3 years 4 months) Hudson, Massachusetts Involved in the development and testing of microprocessors, including test content debug support, pre and post silicon validation, and simulation of test content for High Volume Manufacturing flows. Responsibilities also include data analysis to drive yield improvement and function coding using tester APIs. Student Researcher University of North Texas June 2010  \u2013  August 2010  (3 months) Researched methods for robotics localization via WLAN signals. \nPresented research to fellow students as well as university faculty members. \nWrote embedded Linux script to measure WLAN signal data. IT Student Worker Brazosport College May 2005  \u2013  December 2006  (1 year 8 months) Maintained information technology equipment, including computer desktops, laptops, printers, and networking equipment.  \nAnswered and logged calls to IT help desk. \nTroubleshooted both hardware and software issues with equipment. \nDocumented work performed on given problems for use by other staff members. Product Development Engineer Intel Corporation August 2014  \u2013 Present (1 year 1 month) Austin, Texas Area Post silicon validation activities primarily for Intel's line of SOC products. Responsibilities focus around scan pattern generation and content debug. Product Development Engineer Intel Corporation August 2014  \u2013 Present (1 year 1 month) Austin, Texas Area Post silicon validation activities primarily for Intel's line of SOC products. Responsibilities focus around scan pattern generation and content debug. Product Development Engineer Intel Corporation May 2011  \u2013  August 2014  (3 years 4 months) Hudson, Massachusetts Involved in the development and testing of microprocessors, including test content debug support, pre and post silicon validation, and simulation of test content for High Volume Manufacturing flows. Responsibilities also include data analysis to drive yield improvement and function coding using tester APIs. Product Development Engineer Intel Corporation May 2011  \u2013  August 2014  (3 years 4 months) Hudson, Massachusetts Involved in the development and testing of microprocessors, including test content debug support, pre and post silicon validation, and simulation of test content for High Volume Manufacturing flows. Responsibilities also include data analysis to drive yield improvement and function coding using tester APIs. Student Researcher University of North Texas June 2010  \u2013  August 2010  (3 months) Researched methods for robotics localization via WLAN signals. \nPresented research to fellow students as well as university faculty members. \nWrote embedded Linux script to measure WLAN signal data. Student Researcher University of North Texas June 2010  \u2013  August 2010  (3 months) Researched methods for robotics localization via WLAN signals. \nPresented research to fellow students as well as university faculty members. \nWrote embedded Linux script to measure WLAN signal data. IT Student Worker Brazosport College May 2005  \u2013  December 2006  (1 year 8 months) Maintained information technology equipment, including computer desktops, laptops, printers, and networking equipment.  \nAnswered and logged calls to IT help desk. \nTroubleshooted both hardware and software issues with equipment. \nDocumented work performed on given problems for use by other staff members. IT Student Worker Brazosport College May 2005  \u2013  December 2006  (1 year 8 months) Maintained information technology equipment, including computer desktops, laptops, printers, and networking equipment.  \nAnswered and logged calls to IT help desk. \nTroubleshooted both hardware and software issues with equipment. \nDocumented work performed on given problems for use by other staff members. Skills Computer Architecture Computer Engineering Microprocessors C++ VHDL Debugging Embedded Systems Data Analysis JMP SQL Programming Skills  Computer Architecture Computer Engineering Microprocessors C++ VHDL Debugging Embedded Systems Data Analysis JMP SQL Programming Computer Architecture Computer Engineering Microprocessors C++ VHDL Debugging Embedded Systems Data Analysis JMP SQL Programming Computer Architecture Computer Engineering Microprocessors C++ VHDL Debugging Embedded Systems Data Analysis JMP SQL Programming Education University of Houston-Clear Lake BS,  Computer Engineering 2007  \u2013 2010 Graduated Magna Cum Laude \nIEEE UHCL Student Branch Vice Chair for Spring 2010 Activities and Societies:\u00a0 IEEE UHCL Student Branch\nNational Society of Leadership and Success Brazosport College 2005  \u2013 2006 University of Houston University of Houston-Clear Lake BS,  Computer Engineering 2007  \u2013 2010 Graduated Magna Cum Laude \nIEEE UHCL Student Branch Vice Chair for Spring 2010 Activities and Societies:\u00a0 IEEE UHCL Student Branch\nNational Society of Leadership and Success University of Houston-Clear Lake BS,  Computer Engineering 2007  \u2013 2010 Graduated Magna Cum Laude \nIEEE UHCL Student Branch Vice Chair for Spring 2010 Activities and Societies:\u00a0 IEEE UHCL Student Branch\nNational Society of Leadership and Success University of Houston-Clear Lake BS,  Computer Engineering 2007  \u2013 2010 Graduated Magna Cum Laude \nIEEE UHCL Student Branch Vice Chair for Spring 2010 Activities and Societies:\u00a0 IEEE UHCL Student Branch\nNational Society of Leadership and Success Brazosport College 2005  \u2013 2006 Brazosport College 2005  \u2013 2006 Brazosport College 2005  \u2013 2006 University of Houston University of Houston University of Houston ", "Experience Division Product Development Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Module Engineer Intel Corporation March 2013  \u2013  April 2014  (1 year 2 months) Class Product Development Engineer Intel Corporation March 2010  \u2013  March 2013  (3 years 1 month) Module Engineer Intel April 2005  \u2013  March 2010  (5 years) Sort Product Development Engineer Intel August 2000  \u2013  April 2005  (4 years 9 months) Division Product Development Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Division Product Development Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Module Engineer Intel Corporation March 2013  \u2013  April 2014  (1 year 2 months) Module Engineer Intel Corporation March 2013  \u2013  April 2014  (1 year 2 months) Class Product Development Engineer Intel Corporation March 2010  \u2013  March 2013  (3 years 1 month) Class Product Development Engineer Intel Corporation March 2010  \u2013  March 2013  (3 years 1 month) Module Engineer Intel April 2005  \u2013  March 2010  (5 years) Module Engineer Intel April 2005  \u2013  March 2010  (5 years) Sort Product Development Engineer Intel August 2000  \u2013  April 2005  (4 years 9 months) Sort Product Development Engineer Intel August 2000  \u2013  April 2005  (4 years 9 months) Skills Failure Analysis Semiconductors Semiconductor Industry JMP Design of Experiments Metrology Engineering Management Six Sigma Skills  Failure Analysis Semiconductors Semiconductor Industry JMP Design of Experiments Metrology Engineering Management Six Sigma Failure Analysis Semiconductors Semiconductor Industry JMP Design of Experiments Metrology Engineering Management Six Sigma Failure Analysis Semiconductors Semiconductor Industry JMP Design of Experiments Metrology Engineering Management Six Sigma ", "Skills ASIC RTL design Debugging DFT Testing ATPG Scan GLS HVM Fastscan Tetramax VCS Logic Synthesis Manufacturing Product Engineering Semiconductors SoC Static Timing Analysis Verilog TCL See 5+ \u00a0 \u00a0 See less Skills  ASIC RTL design Debugging DFT Testing ATPG Scan GLS HVM Fastscan Tetramax VCS Logic Synthesis Manufacturing Product Engineering Semiconductors SoC Static Timing Analysis Verilog TCL See 5+ \u00a0 \u00a0 See less ASIC RTL design Debugging DFT Testing ATPG Scan GLS HVM Fastscan Tetramax VCS Logic Synthesis Manufacturing Product Engineering Semiconductors SoC Static Timing Analysis Verilog TCL See 5+ \u00a0 \u00a0 See less ASIC RTL design Debugging DFT Testing ATPG Scan GLS HVM Fastscan Tetramax VCS Logic Synthesis Manufacturing Product Engineering Semiconductors SoC Static Timing Analysis Verilog TCL See 5+ \u00a0 \u00a0 See less ", "Summary Product Development Engineer at Intel Corporation. Engineering professional working in the Cloud Platform Group. Interested in the ASIC Design flow process for design and validation. \n \nSumma Cum Laude Graduate from the University of Texas at San Antonio, majored in Electrical Engineering with a Computer Concentration. IEEE-HKN UTSA President for two years and helped increase the member count in the process. \n \nGoals: \nQuality results. \nChallenge my peers. \nContinue to innovate and strive for success. \n \nSpecialties: Programming Languages: VHDL, Verilog, C, C++, Perl, Python, Chameleon Code, C# , Assembly \n \nApps: Microsoft Office, Microsoft Project, Visio, Cadence Orcad PSPICE, HSPICE, Cadence PCB Editor, Cadence Encounter, Magic VLSI, LabView, SimUAid, LogicAid, ModelSim, Xilinx ISE, Freescale Codewarrior, MATLAB, Simulink, Maple, Visual Studio, Borland C++, Adobe Suite, Windows, Linux, Unix, Synopsys \n \nElectronic Test Equipment: Oscilloscope, Multimeter, Function Generators, Spectrum Analyzers, Logic Analyzers, ATE's Summary Product Development Engineer at Intel Corporation. Engineering professional working in the Cloud Platform Group. Interested in the ASIC Design flow process for design and validation. \n \nSumma Cum Laude Graduate from the University of Texas at San Antonio, majored in Electrical Engineering with a Computer Concentration. IEEE-HKN UTSA President for two years and helped increase the member count in the process. \n \nGoals: \nQuality results. \nChallenge my peers. \nContinue to innovate and strive for success. \n \nSpecialties: Programming Languages: VHDL, Verilog, C, C++, Perl, Python, Chameleon Code, C# , Assembly \n \nApps: Microsoft Office, Microsoft Project, Visio, Cadence Orcad PSPICE, HSPICE, Cadence PCB Editor, Cadence Encounter, Magic VLSI, LabView, SimUAid, LogicAid, ModelSim, Xilinx ISE, Freescale Codewarrior, MATLAB, Simulink, Maple, Visual Studio, Borland C++, Adobe Suite, Windows, Linux, Unix, Synopsys \n \nElectronic Test Equipment: Oscilloscope, Multimeter, Function Generators, Spectrum Analyzers, Logic Analyzers, ATE's Product Development Engineer at Intel Corporation. Engineering professional working in the Cloud Platform Group. Interested in the ASIC Design flow process for design and validation. \n \nSumma Cum Laude Graduate from the University of Texas at San Antonio, majored in Electrical Engineering with a Computer Concentration. IEEE-HKN UTSA President for two years and helped increase the member count in the process. \n \nGoals: \nQuality results. \nChallenge my peers. \nContinue to innovate and strive for success. \n \nSpecialties: Programming Languages: VHDL, Verilog, C, C++, Perl, Python, Chameleon Code, C# , Assembly \n \nApps: Microsoft Office, Microsoft Project, Visio, Cadence Orcad PSPICE, HSPICE, Cadence PCB Editor, Cadence Encounter, Magic VLSI, LabView, SimUAid, LogicAid, ModelSim, Xilinx ISE, Freescale Codewarrior, MATLAB, Simulink, Maple, Visual Studio, Borland C++, Adobe Suite, Windows, Linux, Unix, Synopsys \n \nElectronic Test Equipment: Oscilloscope, Multimeter, Function Generators, Spectrum Analyzers, Logic Analyzers, ATE's Product Development Engineer at Intel Corporation. Engineering professional working in the Cloud Platform Group. Interested in the ASIC Design flow process for design and validation. \n \nSumma Cum Laude Graduate from the University of Texas at San Antonio, majored in Electrical Engineering with a Computer Concentration. IEEE-HKN UTSA President for two years and helped increase the member count in the process. \n \nGoals: \nQuality results. \nChallenge my peers. \nContinue to innovate and strive for success. \n \nSpecialties: Programming Languages: VHDL, Verilog, C, C++, Perl, Python, Chameleon Code, C# , Assembly \n \nApps: Microsoft Office, Microsoft Project, Visio, Cadence Orcad PSPICE, HSPICE, Cadence PCB Editor, Cadence Encounter, Magic VLSI, LabView, SimUAid, LogicAid, ModelSim, Xilinx ISE, Freescale Codewarrior, MATLAB, Simulink, Maple, Visual Studio, Borland C++, Adobe Suite, Windows, Linux, Unix, Synopsys \n \nElectronic Test Equipment: Oscilloscope, Multimeter, Function Generators, Spectrum Analyzers, Logic Analyzers, ATE's Experience Product Development Engineer Intel Corporation March 2012  \u2013 Present (3 years 6 months) Hillsboro, Oregon Responsible for ensuring the testability and manufacturability of integrated circuits from the component feasibility stage through production ramp. \n \nCurrently working on a memory controller validating Boundary Scan and 3D XPoint IO in Pre Silicon and Post Silicon stages. \n \nValidated in PreSilicon RTL Simulation and Post Silicon activity for sPCH chipset testing interfaces such as PCIe, DMI, USB, SATA, P2P.  \n \nDeveloped Data Collection Scripts via ATE's for various products with sPCH and Memory Controller/Buffers. Mass collection of Shmoo plots with post processing for visual representation and analysis. \n \n \n Research Assistant Multimedia and Mobile Signal Processing Laboratory July 2010  \u2013  May 2011  (11 months) Advisor: Dr. Sos Agaian \n\u2022\tPurkinje cell 3D Reconstruction and Visualization System \n\u2022\tDeveloped an image enhancement algorithm for image sequences on endothelial cells using fluorescence microscopy. Worked hand in hand with a Ph.D. student in the Biomedical Engineering Department. \n\u2022\tDeveloped an algorithm for image enhancement for MRI image sequences using histogram equalization and de-noising procedures by the use of alpha trimmed mean. \n\u2022\tMATLAB environment: cubic spline interpolation, non-linear diffusion filtering, spatial/frequency domain global image enhancement (Alpha Trimmed Mean filters, \u03b1-Rooting DCT-II Based image enhancement), local image enhancement (Un-sharp masking, Adaptive Contrast Enhancement) Tire Technician E&M Tire Shop January 2009  \u2013  May 2010  (1 year 5 months) Repaired and serviced a variety of wheel assemblies. Customer Service Representative Budget Rent a Car April 2008  \u2013  August 2008  (5 months) Handled car rentals for personal or business use. Product Development Engineer Intel Corporation March 2012  \u2013 Present (3 years 6 months) Hillsboro, Oregon Responsible for ensuring the testability and manufacturability of integrated circuits from the component feasibility stage through production ramp. \n \nCurrently working on a memory controller validating Boundary Scan and 3D XPoint IO in Pre Silicon and Post Silicon stages. \n \nValidated in PreSilicon RTL Simulation and Post Silicon activity for sPCH chipset testing interfaces such as PCIe, DMI, USB, SATA, P2P.  \n \nDeveloped Data Collection Scripts via ATE's for various products with sPCH and Memory Controller/Buffers. Mass collection of Shmoo plots with post processing for visual representation and analysis. \n \n \n Product Development Engineer Intel Corporation March 2012  \u2013 Present (3 years 6 months) Hillsboro, Oregon Responsible for ensuring the testability and manufacturability of integrated circuits from the component feasibility stage through production ramp. \n \nCurrently working on a memory controller validating Boundary Scan and 3D XPoint IO in Pre Silicon and Post Silicon stages. \n \nValidated in PreSilicon RTL Simulation and Post Silicon activity for sPCH chipset testing interfaces such as PCIe, DMI, USB, SATA, P2P.  \n \nDeveloped Data Collection Scripts via ATE's for various products with sPCH and Memory Controller/Buffers. Mass collection of Shmoo plots with post processing for visual representation and analysis. \n \n \n Research Assistant Multimedia and Mobile Signal Processing Laboratory July 2010  \u2013  May 2011  (11 months) Advisor: Dr. Sos Agaian \n\u2022\tPurkinje cell 3D Reconstruction and Visualization System \n\u2022\tDeveloped an image enhancement algorithm for image sequences on endothelial cells using fluorescence microscopy. Worked hand in hand with a Ph.D. student in the Biomedical Engineering Department. \n\u2022\tDeveloped an algorithm for image enhancement for MRI image sequences using histogram equalization and de-noising procedures by the use of alpha trimmed mean. \n\u2022\tMATLAB environment: cubic spline interpolation, non-linear diffusion filtering, spatial/frequency domain global image enhancement (Alpha Trimmed Mean filters, \u03b1-Rooting DCT-II Based image enhancement), local image enhancement (Un-sharp masking, Adaptive Contrast Enhancement) Research Assistant Multimedia and Mobile Signal Processing Laboratory July 2010  \u2013  May 2011  (11 months) Advisor: Dr. Sos Agaian \n\u2022\tPurkinje cell 3D Reconstruction and Visualization System \n\u2022\tDeveloped an image enhancement algorithm for image sequences on endothelial cells using fluorescence microscopy. Worked hand in hand with a Ph.D. student in the Biomedical Engineering Department. \n\u2022\tDeveloped an algorithm for image enhancement for MRI image sequences using histogram equalization and de-noising procedures by the use of alpha trimmed mean. \n\u2022\tMATLAB environment: cubic spline interpolation, non-linear diffusion filtering, spatial/frequency domain global image enhancement (Alpha Trimmed Mean filters, \u03b1-Rooting DCT-II Based image enhancement), local image enhancement (Un-sharp masking, Adaptive Contrast Enhancement) Tire Technician E&M Tire Shop January 2009  \u2013  May 2010  (1 year 5 months) Repaired and serviced a variety of wheel assemblies. Tire Technician E&M Tire Shop January 2009  \u2013  May 2010  (1 year 5 months) Repaired and serviced a variety of wheel assemblies. Customer Service Representative Budget Rent a Car April 2008  \u2013  August 2008  (5 months) Handled car rentals for personal or business use. Customer Service Representative Budget Rent a Car April 2008  \u2013  August 2008  (5 months) Handled car rentals for personal or business use. Languages English Full professional proficiency Spanish Full professional proficiency English Full professional proficiency Spanish Full professional proficiency English Full professional proficiency Spanish Full professional proficiency Full professional proficiency Full professional proficiency Skills Verilog Logic Analyzer Matlab VHDL Perl Python Pspice System Verilog Synopsys tools Programming Labview C++ ModelSim PCB design Function Generator C Microsoft Office SPICE Orcad MS Project Algorithms Electrical Engineering Simulations IC VLSI Xilinx Windows DSP LogicAid Assembly Embedded Systems Microcontrollers Scrum Agile Methodologies C# Visio HTML 5 Visual Studio Simulink Hspice Magic Cadence Encounter Cadence PCB Unix Javascript Spectrum Analyzer Simulation Ubuntu XML LabVIEW See 35+ \u00a0 \u00a0 See less Skills  Verilog Logic Analyzer Matlab VHDL Perl Python Pspice System Verilog Synopsys tools Programming Labview C++ ModelSim PCB design Function Generator C Microsoft Office SPICE Orcad MS Project Algorithms Electrical Engineering Simulations IC VLSI Xilinx Windows DSP LogicAid Assembly Embedded Systems Microcontrollers Scrum Agile Methodologies C# Visio HTML 5 Visual Studio Simulink Hspice Magic Cadence Encounter Cadence PCB Unix Javascript Spectrum Analyzer Simulation Ubuntu XML LabVIEW See 35+ \u00a0 \u00a0 See less Verilog Logic Analyzer Matlab VHDL Perl Python Pspice System Verilog Synopsys tools Programming Labview C++ ModelSim PCB design Function Generator C Microsoft Office SPICE Orcad MS Project Algorithms Electrical Engineering Simulations IC VLSI Xilinx Windows DSP LogicAid Assembly Embedded Systems Microcontrollers Scrum Agile Methodologies C# Visio HTML 5 Visual Studio Simulink Hspice Magic Cadence Encounter Cadence PCB Unix Javascript Spectrum Analyzer Simulation Ubuntu XML LabVIEW See 35+ \u00a0 \u00a0 See less Verilog Logic Analyzer Matlab VHDL Perl Python Pspice System Verilog Synopsys tools Programming Labview C++ ModelSim PCB design Function Generator C Microsoft Office SPICE Orcad MS Project Algorithms Electrical Engineering Simulations IC VLSI Xilinx Windows DSP LogicAid Assembly Embedded Systems Microcontrollers Scrum Agile Methodologies C# Visio HTML 5 Visual Studio Simulink Hspice Magic Cadence Encounter Cadence PCB Unix Javascript Spectrum Analyzer Simulation Ubuntu XML LabVIEW See 35+ \u00a0 \u00a0 See less Education The University of Texas at San Antonio Bachelors,  Electrical Engineering , 4.0 2008  \u2013 2011 Summa Cum Laude Activities and Societies:\u00a0 Alpha Phi Omega ,  Institute of Electrical and Electronics Engineers ,  Eta Kappa Nu ,  Tau Beta Pi ,  Society of Hispanic Professional Engineers James Madison High School The University of Texas at San Antonio Bachelors,  Electrical Engineering , 4.0 2008  \u2013 2011 Summa Cum Laude Activities and Societies:\u00a0 Alpha Phi Omega ,  Institute of Electrical and Electronics Engineers ,  Eta Kappa Nu ,  Tau Beta Pi ,  Society of Hispanic Professional Engineers The University of Texas at San Antonio Bachelors,  Electrical Engineering , 4.0 2008  \u2013 2011 Summa Cum Laude Activities and Societies:\u00a0 Alpha Phi Omega ,  Institute of Electrical and Electronics Engineers ,  Eta Kappa Nu ,  Tau Beta Pi ,  Society of Hispanic Professional Engineers The University of Texas at San Antonio Bachelors,  Electrical Engineering , 4.0 2008  \u2013 2011 Summa Cum Laude Activities and Societies:\u00a0 Alpha Phi Omega ,  Institute of Electrical and Electronics Engineers ,  Eta Kappa Nu ,  Tau Beta Pi ,  Society of Hispanic Professional Engineers James Madison High School James Madison High School James Madison High School Honors & Awards President's List University of Texas at San Antonio February 2009 Received for making a 4.0 for the Fall 2008 semester \n President's List University of Texas at San Antonio July 2009 Received for making a 4.0 for the Spring 2009 semester Part-Time Student Dean's List University of Texas at San Antonio October 2009 Received for making a 3.75+ for the Summer 2009 semester while part-time President's List University of Texas at San Antonio February 2010 Received for making a 4.0 for the Fall 2009 semester President's List University of Texas at San Antonio July 2010 Received for making a 4.0 for the Spring 2010 semester Part-Time Student Dean's List University of Texas at San Antonio October 2010 Received for making a 3.75+ for the Summer 2010 semester while part-time  President's List University of Texas at San Antonio February 2011 Received for making a 4.0 for the Fall 2010 semester  Part-Time Student Dean's List University of Texas at San Antonio July 2011 Received for making a 3.75+ for the Spring 2011 semester while part-time President's List University of Texas at San Antonio February 2009 Received for making a 4.0 for the Fall 2008 semester \n President's List University of Texas at San Antonio February 2009 Received for making a 4.0 for the Fall 2008 semester \n President's List University of Texas at San Antonio February 2009 Received for making a 4.0 for the Fall 2008 semester \n President's List University of Texas at San Antonio July 2009 Received for making a 4.0 for the Spring 2009 semester President's List University of Texas at San Antonio July 2009 Received for making a 4.0 for the Spring 2009 semester President's List University of Texas at San Antonio July 2009 Received for making a 4.0 for the Spring 2009 semester Part-Time Student Dean's List University of Texas at San Antonio October 2009 Received for making a 3.75+ for the Summer 2009 semester while part-time Part-Time Student Dean's List University of Texas at San Antonio October 2009 Received for making a 3.75+ for the Summer 2009 semester while part-time Part-Time Student Dean's List University of Texas at San Antonio October 2009 Received for making a 3.75+ for the Summer 2009 semester while part-time President's List University of Texas at San Antonio February 2010 Received for making a 4.0 for the Fall 2009 semester President's List University of Texas at San Antonio February 2010 Received for making a 4.0 for the Fall 2009 semester President's List University of Texas at San Antonio February 2010 Received for making a 4.0 for the Fall 2009 semester President's List University of Texas at San Antonio July 2010 Received for making a 4.0 for the Spring 2010 semester President's List University of Texas at San Antonio July 2010 Received for making a 4.0 for the Spring 2010 semester President's List University of Texas at San Antonio July 2010 Received for making a 4.0 for the Spring 2010 semester Part-Time Student Dean's List University of Texas at San Antonio October 2010 Received for making a 3.75+ for the Summer 2010 semester while part-time  Part-Time Student Dean's List University of Texas at San Antonio October 2010 Received for making a 3.75+ for the Summer 2010 semester while part-time  Part-Time Student Dean's List University of Texas at San Antonio October 2010 Received for making a 3.75+ for the Summer 2010 semester while part-time  President's List University of Texas at San Antonio February 2011 Received for making a 4.0 for the Fall 2010 semester  President's List University of Texas at San Antonio February 2011 Received for making a 4.0 for the Fall 2010 semester  President's List University of Texas at San Antonio February 2011 Received for making a 4.0 for the Fall 2010 semester  Part-Time Student Dean's List University of Texas at San Antonio July 2011 Received for making a 3.75+ for the Spring 2011 semester while part-time Part-Time Student Dean's List University of Texas at San Antonio July 2011 Received for making a 3.75+ for the Spring 2011 semester while part-time Part-Time Student Dean's List University of Texas at San Antonio July 2011 Received for making a 3.75+ for the Spring 2011 semester while part-time ", "Summary +18 years of experience on multiple Intel product families including CPU, GPU and chipsets \n+ Experienced in definition, validation and implementation of design for test (DFT) features for characterization and defect detection \n+ Experienced in solving manufacturing issues by leveraging product, DFT, tester knowledge and data analysis expertise \n+Experienced in characterization of high speed parallel interfaces including test pattern generation, test program development, automation implementation and data analysis \n+ Expert knowledge of several automated test equipment (ATE) platforms including debug, test pattern generation and test program generation \n+ Practical knowledge of scripting languages including as PERL/TK and Visual Basic to develop productivity enhancement tools \n+ Strong team work and leadership abilities \n+ Strong can-do attitude \n+ Strong knowledge of MS Excel and SAS JMP Summary +18 years of experience on multiple Intel product families including CPU, GPU and chipsets \n+ Experienced in definition, validation and implementation of design for test (DFT) features for characterization and defect detection \n+ Experienced in solving manufacturing issues by leveraging product, DFT, tester knowledge and data analysis expertise \n+Experienced in characterization of high speed parallel interfaces including test pattern generation, test program development, automation implementation and data analysis \n+ Expert knowledge of several automated test equipment (ATE) platforms including debug, test pattern generation and test program generation \n+ Practical knowledge of scripting languages including as PERL/TK and Visual Basic to develop productivity enhancement tools \n+ Strong team work and leadership abilities \n+ Strong can-do attitude \n+ Strong knowledge of MS Excel and SAS JMP +18 years of experience on multiple Intel product families including CPU, GPU and chipsets \n+ Experienced in definition, validation and implementation of design for test (DFT) features for characterization and defect detection \n+ Experienced in solving manufacturing issues by leveraging product, DFT, tester knowledge and data analysis expertise \n+Experienced in characterization of high speed parallel interfaces including test pattern generation, test program development, automation implementation and data analysis \n+ Expert knowledge of several automated test equipment (ATE) platforms including debug, test pattern generation and test program generation \n+ Practical knowledge of scripting languages including as PERL/TK and Visual Basic to develop productivity enhancement tools \n+ Strong team work and leadership abilities \n+ Strong can-do attitude \n+ Strong knowledge of MS Excel and SAS JMP +18 years of experience on multiple Intel product families including CPU, GPU and chipsets \n+ Experienced in definition, validation and implementation of design for test (DFT) features for characterization and defect detection \n+ Experienced in solving manufacturing issues by leveraging product, DFT, tester knowledge and data analysis expertise \n+Experienced in characterization of high speed parallel interfaces including test pattern generation, test program development, automation implementation and data analysis \n+ Expert knowledge of several automated test equipment (ATE) platforms including debug, test pattern generation and test program generation \n+ Practical knowledge of scripting languages including as PERL/TK and Visual Basic to develop productivity enhancement tools \n+ Strong team work and leadership abilities \n+ Strong can-do attitude \n+ Strong knowledge of MS Excel and SAS JMP Experience Senior Product Development Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Folsom Developed and deployed pre-silicon verification tester pattern verification capability using industry standard simulator. Senior Graphics Design for Test Engineer Intel Corporation June 2011  \u2013  August 2013  (2 years 3 months) Folsom, CA \u2022\tWorked with manufacturing team to implement stuck-at fault and at-speed testing strategy for GPU including content definition, test program implementation and silicon health monitoring \n\u2022\tOwned high-volume-manufacturing-friendly GPU IP reset sequence to optimize test time \n\u2022\tValidated GPU DFT features that enable high volume manufacturing Staff Product Development Engineer Intel Corporation September 2008  \u2013  May 2011  (2 years 9 months) Folsom, CA \u2022\tLed the product development team in developing tester hardware solutions for testing multiple DUT's in parallel \n\u2022\tLed the product development team in executing multiple product qualification cycles by providing key inputs for resolution of silicon testing issues including resolution of test program bugs and silicon marginalities \n\u2022\tDeveloped testing methodology for resolving silicon determinism issues \n\u2022\tDevelop PERLTK-based program to convert simulation traces to test program patterns IO DV team leader Intel 2005  \u2013  2008  (3 years) Product Engineer Intel Corporation 1997  \u2013  2005  (8 years) Product Engineer Intel Corporation 1997  \u2013  2005  (8 years) Senior Product Development Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Folsom Developed and deployed pre-silicon verification tester pattern verification capability using industry standard simulator. Senior Product Development Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Folsom Developed and deployed pre-silicon verification tester pattern verification capability using industry standard simulator. Senior Graphics Design for Test Engineer Intel Corporation June 2011  \u2013  August 2013  (2 years 3 months) Folsom, CA \u2022\tWorked with manufacturing team to implement stuck-at fault and at-speed testing strategy for GPU including content definition, test program implementation and silicon health monitoring \n\u2022\tOwned high-volume-manufacturing-friendly GPU IP reset sequence to optimize test time \n\u2022\tValidated GPU DFT features that enable high volume manufacturing Senior Graphics Design for Test Engineer Intel Corporation June 2011  \u2013  August 2013  (2 years 3 months) Folsom, CA \u2022\tWorked with manufacturing team to implement stuck-at fault and at-speed testing strategy for GPU including content definition, test program implementation and silicon health monitoring \n\u2022\tOwned high-volume-manufacturing-friendly GPU IP reset sequence to optimize test time \n\u2022\tValidated GPU DFT features that enable high volume manufacturing Staff Product Development Engineer Intel Corporation September 2008  \u2013  May 2011  (2 years 9 months) Folsom, CA \u2022\tLed the product development team in developing tester hardware solutions for testing multiple DUT's in parallel \n\u2022\tLed the product development team in executing multiple product qualification cycles by providing key inputs for resolution of silicon testing issues including resolution of test program bugs and silicon marginalities \n\u2022\tDeveloped testing methodology for resolving silicon determinism issues \n\u2022\tDevelop PERLTK-based program to convert simulation traces to test program patterns Staff Product Development Engineer Intel Corporation September 2008  \u2013  May 2011  (2 years 9 months) Folsom, CA \u2022\tLed the product development team in developing tester hardware solutions for testing multiple DUT's in parallel \n\u2022\tLed the product development team in executing multiple product qualification cycles by providing key inputs for resolution of silicon testing issues including resolution of test program bugs and silicon marginalities \n\u2022\tDeveloped testing methodology for resolving silicon determinism issues \n\u2022\tDevelop PERLTK-based program to convert simulation traces to test program patterns IO DV team leader Intel 2005  \u2013  2008  (3 years) IO DV team leader Intel 2005  \u2013  2008  (3 years) Product Engineer Intel Corporation 1997  \u2013  2005  (8 years) Product Engineer Intel Corporation 1997  \u2013  2005  (8 years) Product Engineer Intel Corporation 1997  \u2013  2005  (8 years) Product Engineer Intel Corporation 1997  \u2013  2005  (8 years) Languages Spanish Native or bilingual proficiency Spanish Native or bilingual proficiency Spanish Native or bilingual proficiency Native or bilingual proficiency Skills Debugging DFT Testing Processors Simulations Silicon Test Engineering Intel Product Development JMP Characterization Semiconductors SoC ASIC IC Verilog VLSI Microprocessors See 3+ \u00a0 \u00a0 See less Skills  Debugging DFT Testing Processors Simulations Silicon Test Engineering Intel Product Development JMP Characterization Semiconductors SoC ASIC IC Verilog VLSI Microprocessors See 3+ \u00a0 \u00a0 See less Debugging DFT Testing Processors Simulations Silicon Test Engineering Intel Product Development JMP Characterization Semiconductors SoC ASIC IC Verilog VLSI Microprocessors See 3+ \u00a0 \u00a0 See less Debugging DFT Testing Processors Simulations Silicon Test Engineering Intel Product Development JMP Characterization Semiconductors SoC ASIC IC Verilog VLSI Microprocessors See 3+ \u00a0 \u00a0 See less Education University of Phoenix-Sacramento Valley Campus Master's degree,  Computer Information Systems 2003  \u2013 2005 California State University-Sacramento BS,  Electrical Engineering 1992  \u2013 1995 Activities and Societies:\u00a0 Tau Beta Pi ,  MEP ,  Project Success Blue Print leadership University of Phoenix-Sacramento Valley Campus Master's degree,  Computer Information Systems 2003  \u2013 2005 University of Phoenix-Sacramento Valley Campus Master's degree,  Computer Information Systems 2003  \u2013 2005 University of Phoenix-Sacramento Valley Campus Master's degree,  Computer Information Systems 2003  \u2013 2005 California State University-Sacramento BS,  Electrical Engineering 1992  \u2013 1995 Activities and Societies:\u00a0 Tau Beta Pi ,  MEP ,  Project Success California State University-Sacramento BS,  Electrical Engineering 1992  \u2013 1995 Activities and Societies:\u00a0 Tau Beta Pi ,  MEP ,  Project Success California State University-Sacramento BS,  Electrical Engineering 1992  \u2013 1995 Activities and Societies:\u00a0 Tau Beta Pi ,  MEP ,  Project Success Blue Print Blue Print Blue Print leadership leadership leadership ", "Experience FSM Product Development Engineer Intel Corporation 2011  \u2013 Present (4 years) Phoenix, Arizona Area Senior Q&R engineer Intel 2006  \u2013  November 2011  (5 years) Product Development Engineer Intel Corporation 2005  \u2013  2006  (1 year) Phoenix, Arizona Area Design Engineer Arcus 1997  \u2013  1999  (2 years) FSM Product Development Engineer Intel Corporation 2011  \u2013 Present (4 years) Phoenix, Arizona Area FSM Product Development Engineer Intel Corporation 2011  \u2013 Present (4 years) Phoenix, Arizona Area Senior Q&R engineer Intel 2006  \u2013  November 2011  (5 years) Senior Q&R engineer Intel 2006  \u2013  November 2011  (5 years) Product Development Engineer Intel Corporation 2005  \u2013  2006  (1 year) Phoenix, Arizona Area Product Development Engineer Intel Corporation 2005  \u2013  2006  (1 year) Phoenix, Arizona Area Design Engineer Arcus 1997  \u2013  1999  (2 years) Design Engineer Arcus 1997  \u2013  1999  (2 years) Skills Semiconductors Verilog ASIC VLSI Debugging IC Circuit Design SoC Cadence Virtuoso FPGA Computer Architecture Analog Circuit Design Microprocessors Mixed Signal Static Timing Analysis Skills  Semiconductors Verilog ASIC VLSI Debugging IC Circuit Design SoC Cadence Virtuoso FPGA Computer Architecture Analog Circuit Design Microprocessors Mixed Signal Static Timing Analysis Semiconductors Verilog ASIC VLSI Debugging IC Circuit Design SoC Cadence Virtuoso FPGA Computer Architecture Analog Circuit Design Microprocessors Mixed Signal Static Timing Analysis Semiconductors Verilog ASIC VLSI Debugging IC Circuit Design SoC Cadence Virtuoso FPGA Computer Architecture Analog Circuit Design Microprocessors Mixed Signal Static Timing Analysis Education University of Waterloo PhD,  Semiconductors, Circuits, Reliability 2000  \u2013 2005 Indian Institute of Science Master's,  Electrical Engineering 1996  \u2013 1997 Jadavpur University Bachelor's,  Electrical Engineering 1992  \u2013 1996 University of Waterloo PhD,  Semiconductors, Circuits, Reliability 2000  \u2013 2005 University of Waterloo PhD,  Semiconductors, Circuits, Reliability 2000  \u2013 2005 University of Waterloo PhD,  Semiconductors, Circuits, Reliability 2000  \u2013 2005 Indian Institute of Science Master's,  Electrical Engineering 1996  \u2013 1997 Indian Institute of Science Master's,  Electrical Engineering 1996  \u2013 1997 Indian Institute of Science Master's,  Electrical Engineering 1996  \u2013 1997 Jadavpur University Bachelor's,  Electrical Engineering 1992  \u2013 1996 Jadavpur University Bachelor's,  Electrical Engineering 1992  \u2013 1996 Jadavpur University Bachelor's,  Electrical Engineering 1992  \u2013 1996 ", "Summary Graduated as Electronic Engineer of Costa Rica Technology Institute and MBA with emphasis in Finance graduated with honors. Experience in electronic print circuit design at high frequency, also in electronic high voltage power control, manufacturing quality production process and productivity. In the Last years dedicated in testing program development focus in cache (memory) testing and cache repair and more recently in core basic functions testing and Power Thermal testing. Good data analysis skills.  \nWon national electronic award of CFIA (National Association of Engineers and Architects of Costa Rica) and received several Intel awards for work in different products. Summary Graduated as Electronic Engineer of Costa Rica Technology Institute and MBA with emphasis in Finance graduated with honors. Experience in electronic print circuit design at high frequency, also in electronic high voltage power control, manufacturing quality production process and productivity. In the Last years dedicated in testing program development focus in cache (memory) testing and cache repair and more recently in core basic functions testing and Power Thermal testing. Good data analysis skills.  \nWon national electronic award of CFIA (National Association of Engineers and Architects of Costa Rica) and received several Intel awards for work in different products. Graduated as Electronic Engineer of Costa Rica Technology Institute and MBA with emphasis in Finance graduated with honors. Experience in electronic print circuit design at high frequency, also in electronic high voltage power control, manufacturing quality production process and productivity. In the Last years dedicated in testing program development focus in cache (memory) testing and cache repair and more recently in core basic functions testing and Power Thermal testing. Good data analysis skills.  \nWon national electronic award of CFIA (National Association of Engineers and Architects of Costa Rica) and received several Intel awards for work in different products. Graduated as Electronic Engineer of Costa Rica Technology Institute and MBA with emphasis in Finance graduated with honors. Experience in electronic print circuit design at high frequency, also in electronic high voltage power control, manufacturing quality production process and productivity. In the Last years dedicated in testing program development focus in cache (memory) testing and cache repair and more recently in core basic functions testing and Power Thermal testing. Good data analysis skills.  \nWon national electronic award of CFIA (National Association of Engineers and Architects of Costa Rica) and received several Intel awards for work in different products. Experience Sort Product Development Engineer Intel Corporation June 2010  \u2013 Present (5 years 3 months) Portland, Oregon Area Cache memory expert, develop cache content testing and cache repair for last generation or micropocesors  \nBasic functions core testing expert  \nAnd more recently power thermal content owner Sort Development Intel Corporation 2010  \u2013  2015  (5 years) Sort Development Intel Corporation 2010  \u2013  2015  (5 years) Class Product Development Engineer Intel Corporation January 2006  \u2013  May 2010  (4 years 5 months) Develop test Programs for test platform Product Engineer Intel Corporation March 2004  \u2013  December 2005  (1 year 10 months) Support Test Programs of class and support manufacture quality Plant Engineer Plantas Eolicas January 2003  \u2013  February 2004  (1 year 2 months) Manage electronic maintenance and improvements PBC department manager Cibertec August 1998  \u2013  December 2002  (4 years 5 months) Development of Print circuit boards Sort Product Development Engineer Intel Corporation June 2010  \u2013 Present (5 years 3 months) Portland, Oregon Area Cache memory expert, develop cache content testing and cache repair for last generation or micropocesors  \nBasic functions core testing expert  \nAnd more recently power thermal content owner Sort Product Development Engineer Intel Corporation June 2010  \u2013 Present (5 years 3 months) Portland, Oregon Area Cache memory expert, develop cache content testing and cache repair for last generation or micropocesors  \nBasic functions core testing expert  \nAnd more recently power thermal content owner Sort Development Intel Corporation 2010  \u2013  2015  (5 years) Sort Development Intel Corporation 2010  \u2013  2015  (5 years) Sort Development Intel Corporation 2010  \u2013  2015  (5 years) Sort Development Intel Corporation 2010  \u2013  2015  (5 years) Class Product Development Engineer Intel Corporation January 2006  \u2013  May 2010  (4 years 5 months) Develop test Programs for test platform Class Product Development Engineer Intel Corporation January 2006  \u2013  May 2010  (4 years 5 months) Develop test Programs for test platform Product Engineer Intel Corporation March 2004  \u2013  December 2005  (1 year 10 months) Support Test Programs of class and support manufacture quality Product Engineer Intel Corporation March 2004  \u2013  December 2005  (1 year 10 months) Support Test Programs of class and support manufacture quality Plant Engineer Plantas Eolicas January 2003  \u2013  February 2004  (1 year 2 months) Manage electronic maintenance and improvements Plant Engineer Plantas Eolicas January 2003  \u2013  February 2004  (1 year 2 months) Manage electronic maintenance and improvements PBC department manager Cibertec August 1998  \u2013  December 2002  (4 years 5 months) Development of Print circuit boards PBC department manager Cibertec August 1998  \u2013  December 2002  (4 years 5 months) Development of Print circuit boards Languages English Full professional proficiency Spanish Native or bilingual proficiency English Full professional proficiency Spanish Native or bilingual proficiency English Full professional proficiency Spanish Native or bilingual proficiency Full professional proficiency Native or bilingual proficiency Education Tecnol\u00f3gico de Costa Rica Master,  Business Adminitration 2007  \u2013 2009 Tecnol\u00f3gico de Costa Rica Engineer,  Electronics 1992  \u2013 1998 Tecnol\u00f3gico de Costa Rica Master,  Business Adminitration 2007  \u2013 2009 Tecnol\u00f3gico de Costa Rica Master,  Business Adminitration 2007  \u2013 2009 Tecnol\u00f3gico de Costa Rica Master,  Business Adminitration 2007  \u2013 2009 Tecnol\u00f3gico de Costa Rica Engineer,  Electronics 1992  \u2013 1998 Tecnol\u00f3gico de Costa Rica Engineer,  Electronics 1992  \u2013 1998 Tecnol\u00f3gico de Costa Rica Engineer,  Electronics 1992  \u2013 1998 Honors & Awards Additional Honors & Awards Intel Gold Award \nCosta Rica National Award of electronics Additional Honors & Awards Intel Gold Award \nCosta Rica National Award of electronics Additional Honors & Awards Intel Gold Award \nCosta Rica National Award of electronics Additional Honors & Awards Intel Gold Award \nCosta Rica National Award of electronics ", "Summary Fifteen years of product development experience in new product startup, technical debug, test and product manufacturing coupled with project and employee management experience. Proven ability to manage sustaining product development from wafer SORT to High-Volume Manufacturing. Strong problem solving, analytical and planning skills, combined with the ability to coordinate the efforts of many to meet organizational goals. Productive and efficient work habits with little supervision. Self-motivator and an excellent team leader. Able to communicate well with all customers and stakeholders. Posses\u2019 skills to train, coach and develop individuals. Proficient in JMP, SQL, Crystal Ball, Microsoft Excel, Word and PowerPoint. \n \nSpecialties: - Possess web site and graphic design (Adobe Photoshop) knowledge. Summary Fifteen years of product development experience in new product startup, technical debug, test and product manufacturing coupled with project and employee management experience. Proven ability to manage sustaining product development from wafer SORT to High-Volume Manufacturing. Strong problem solving, analytical and planning skills, combined with the ability to coordinate the efforts of many to meet organizational goals. Productive and efficient work habits with little supervision. Self-motivator and an excellent team leader. Able to communicate well with all customers and stakeholders. Posses\u2019 skills to train, coach and develop individuals. Proficient in JMP, SQL, Crystal Ball, Microsoft Excel, Word and PowerPoint. \n \nSpecialties: - Possess web site and graphic design (Adobe Photoshop) knowledge. Fifteen years of product development experience in new product startup, technical debug, test and product manufacturing coupled with project and employee management experience. Proven ability to manage sustaining product development from wafer SORT to High-Volume Manufacturing. Strong problem solving, analytical and planning skills, combined with the ability to coordinate the efforts of many to meet organizational goals. Productive and efficient work habits with little supervision. Self-motivator and an excellent team leader. Able to communicate well with all customers and stakeholders. Posses\u2019 skills to train, coach and develop individuals. Proficient in JMP, SQL, Crystal Ball, Microsoft Excel, Word and PowerPoint. \n \nSpecialties: - Possess web site and graphic design (Adobe Photoshop) knowledge. Fifteen years of product development experience in new product startup, technical debug, test and product manufacturing coupled with project and employee management experience. Proven ability to manage sustaining product development from wafer SORT to High-Volume Manufacturing. Strong problem solving, analytical and planning skills, combined with the ability to coordinate the efforts of many to meet organizational goals. Productive and efficient work habits with little supervision. Self-motivator and an excellent team leader. Able to communicate well with all customers and stakeholders. Posses\u2019 skills to train, coach and develop individuals. Proficient in JMP, SQL, Crystal Ball, Microsoft Excel, Word and PowerPoint. \n \nSpecialties: - Possess web site and graphic design (Adobe Photoshop) knowledge. Experience Senior Product Development Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Chandler, AZ \u2022\tProduct development engineer working in Manufacturing Development Organization (MDO). Responsibilities include: \n\u2014\tYield monitoring, analysis and reporting (Yield, binsplit, PHI) \n\u2014\tTest Program Integration SCRUM Product Owner (PO) \n\u2014\tTotal Dynamic Power (TDP) model owner \n\u2014\tDie Level Cherry-Picking (DLCP) bucket definition based on NPLEAK and Class ISB \n\u2014\tTester debug of power states (ISB, S0i3, Dhrystone, C-states) and FMAX IDVP \n\u2014\tTest Time Reduction (TTR) \n\u2014\tCold Socket Elimination (CSE) \n\u2014\tManufacturing priority planning with CVC \n\u2014\tProduct characterization for QUAL and Cancun Modeling \n\u2014\tData extraction using Crystal Ball, SQL, and CBIT \n\u2022\tLead PDE in TTR and CSO efforts, which led to millions of dollars saved in production costs. \n\u2022\tSuccessfully leading SCRUM Test Program Integration and Capabilities team of 9 people. Main responsibility is to assign out tasks to team members and prioritize work in order to keep in line with schedules provided by stakeholders and customers. Requires constant knowledge of assigned and completed work through RALLY tool. Must analyze data provided by team members in order to approve completed work. Able to escalate any impediments to SCRUM Master or rectify situation on my own. \n\u2022\tLead PDE on power modeling of TDP to ISB for determining HVM Binsplits. Currently working with key stakeholders such as FAB PDE, QRE and Platform Team in order to maximize overall bin1 output. Current efforts will increase bin1 output by an estimated 10%. \n\u2022\tCurrently the liaison between Chandler Validation product planner, NPI planner and other stakeholders. Provide assistance in prioritizing product testing, shipping internal and external samples, Design of Experiments and product qualifications and data collection efforts. \n\u2022\tA proven leader through coaching and mentoring of new employees and RCGs. Senior Product Development Engineering Manager Marvell Semiconductor January 2007  \u2013  May 2011  (4 years 5 months) Chandler, AZ \u2022\tLead product engineer managing 6 products in the Mobility Cellular Business Group (MCBG). Responsible for sustaining high-volume products in Chandler and Asia. Responsibilities include: \n\u00ad\tGenerating and delivering test programs (test time reduction, test hole closure) \n\u00ad\tOwn product high-volume manufacturing startup \n\u00ad\tLead cold socket elimination efforts \n\u00ad\tYield monitoring and improvement (PHI forecasting, power consumption and vmin analysis, binsplit assessment, test overkill investigating) \n\u2022\tPossess management experience in directing and allocating workloads on projects to 3 employees. Job requires excellent time and schedule management skills along with ability to train individuals to increase knowledge-base. Operations Product Planner Marvell Semiconductor January 2007  \u2013  May 2011  (4 years 5 months) Chandler, AZ \u2022\tExperienced in issuing Engineering and Test Process Orders (EPO/TPO) to move products through test floor environment. Steps include testing, laser mark, bake, pack and shipment of units. Expert in executing product qualification (QUAL) flows, which required functional testing and outsourced stress tests. \n\u2022\tProficient in keeping track of test floor workloads whether running production, generating samples, collecting data or executing QUAL testing. Job requires being able to allocate test floor resources (equipment) to produce maximum output 7 days a week. \n\u2022\tLead contact from operations team if any issues occur during test. Responsible for making decisions when issues arise during off-shift production time. Able to guide technicians through different solutions to rectify issues. \n\u2022\tManage production material at Chandler test facility. Responsible for issuing material for test based on customer backlog quantities scheduled and product yield. Key stakeholder in shipping over 1.6Mu through the Chandler test facility in 2010. Product Line Manager Marvell Semiconductor January 2007  \u2013  May 2011  (4 years 5 months) Chandler, AZ \u2022\tResponsible for generating Engineering Build Request Forms (EBRFs) for customer samples, production, QUAL and skew units. Job requires knowing product information such as substrates (unit packaging) used, wafer die quantities and amount of units needed by internal and external customers. \n\u2022\tSupport delivery of customer specific units for evaluation purposes. Involves determining skew corner and analyzing data to provide the appropriate 'Edge' units to key customers. Failure Analysis & Customer Return PE Manager Marvell Semiconductor January 2007  \u2013  May 2011  (4 years 5 months) Chandler, AZ \u2022\tManage engineers in testing and debugging FACR units to assist in closing customer issues. Job sometimes requires defining and implementing appropriate tests to screen customer rejects. \n\u2022\tProvide test data to Quality Assurance engineer to assist with defining adequate resolution to customer issue. Involves interacting with other internal groups to address and resolve the problem. \n\u2022\tTrain operations technicians on how to test FACR units and report key findings to appropriate stakeholders. Product Development Engineer Intel Corporation June 1998  \u2013  December 2006  (8 years 7 months) Chandler, AZ \u2022\tDeveloped Product Engineering skills through Schlumberger 9000 program development, scan pattern generation and debug, test time reduction and functional test writing (ARM assembly language). Worked on key products from pre-to-post silicon development \n\u2022\tLead a team of 7 individuals (4 in Chandler, 3 in Folsom) in Verilog-to-ARM assembly language functional test conversion. Spearheaded weekly meeting to address issues and track progress. Effectively maintained tracking spreadsheet of conversion progress. Planned and directed individual test writing depending on employee bandwidth and test writing expertise. \n\u2022\tDesignated Product Development group ChangeABLE lead. Responsible for tracking and logging weekly PE task progress. Kept detailed data on tasks per week, number of tasks completed, and remaining tasks. \n\u2022\tProduct Development Design for Test (DFT) lead which involved writing test content to validate DFT blocks and running weekly meeting between Product and Design Engineers. Implemented a pattern generation matrix as a checklist for completing tasks. Provided meeting minutes to DFT meeting participants updating latest silicon developments. Senior Product Development Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Chandler, AZ \u2022\tProduct development engineer working in Manufacturing Development Organization (MDO). Responsibilities include: \n\u2014\tYield monitoring, analysis and reporting (Yield, binsplit, PHI) \n\u2014\tTest Program Integration SCRUM Product Owner (PO) \n\u2014\tTotal Dynamic Power (TDP) model owner \n\u2014\tDie Level Cherry-Picking (DLCP) bucket definition based on NPLEAK and Class ISB \n\u2014\tTester debug of power states (ISB, S0i3, Dhrystone, C-states) and FMAX IDVP \n\u2014\tTest Time Reduction (TTR) \n\u2014\tCold Socket Elimination (CSE) \n\u2014\tManufacturing priority planning with CVC \n\u2014\tProduct characterization for QUAL and Cancun Modeling \n\u2014\tData extraction using Crystal Ball, SQL, and CBIT \n\u2022\tLead PDE in TTR and CSO efforts, which led to millions of dollars saved in production costs. \n\u2022\tSuccessfully leading SCRUM Test Program Integration and Capabilities team of 9 people. Main responsibility is to assign out tasks to team members and prioritize work in order to keep in line with schedules provided by stakeholders and customers. Requires constant knowledge of assigned and completed work through RALLY tool. Must analyze data provided by team members in order to approve completed work. Able to escalate any impediments to SCRUM Master or rectify situation on my own. \n\u2022\tLead PDE on power modeling of TDP to ISB for determining HVM Binsplits. Currently working with key stakeholders such as FAB PDE, QRE and Platform Team in order to maximize overall bin1 output. Current efforts will increase bin1 output by an estimated 10%. \n\u2022\tCurrently the liaison between Chandler Validation product planner, NPI planner and other stakeholders. Provide assistance in prioritizing product testing, shipping internal and external samples, Design of Experiments and product qualifications and data collection efforts. \n\u2022\tA proven leader through coaching and mentoring of new employees and RCGs. Senior Product Development Engineer Intel Corporation June 2011  \u2013 Present (4 years 3 months) Chandler, AZ \u2022\tProduct development engineer working in Manufacturing Development Organization (MDO). Responsibilities include: \n\u2014\tYield monitoring, analysis and reporting (Yield, binsplit, PHI) \n\u2014\tTest Program Integration SCRUM Product Owner (PO) \n\u2014\tTotal Dynamic Power (TDP) model owner \n\u2014\tDie Level Cherry-Picking (DLCP) bucket definition based on NPLEAK and Class ISB \n\u2014\tTester debug of power states (ISB, S0i3, Dhrystone, C-states) and FMAX IDVP \n\u2014\tTest Time Reduction (TTR) \n\u2014\tCold Socket Elimination (CSE) \n\u2014\tManufacturing priority planning with CVC \n\u2014\tProduct characterization for QUAL and Cancun Modeling \n\u2014\tData extraction using Crystal Ball, SQL, and CBIT \n\u2022\tLead PDE in TTR and CSO efforts, which led to millions of dollars saved in production costs. \n\u2022\tSuccessfully leading SCRUM Test Program Integration and Capabilities team of 9 people. Main responsibility is to assign out tasks to team members and prioritize work in order to keep in line with schedules provided by stakeholders and customers. Requires constant knowledge of assigned and completed work through RALLY tool. Must analyze data provided by team members in order to approve completed work. Able to escalate any impediments to SCRUM Master or rectify situation on my own. \n\u2022\tLead PDE on power modeling of TDP to ISB for determining HVM Binsplits. Currently working with key stakeholders such as FAB PDE, QRE and Platform Team in order to maximize overall bin1 output. Current efforts will increase bin1 output by an estimated 10%. \n\u2022\tCurrently the liaison between Chandler Validation product planner, NPI planner and other stakeholders. Provide assistance in prioritizing product testing, shipping internal and external samples, Design of Experiments and product qualifications and data collection efforts. \n\u2022\tA proven leader through coaching and mentoring of new employees and RCGs. Senior Product Development Engineering Manager Marvell Semiconductor January 2007  \u2013  May 2011  (4 years 5 months) Chandler, AZ \u2022\tLead product engineer managing 6 products in the Mobility Cellular Business Group (MCBG). Responsible for sustaining high-volume products in Chandler and Asia. Responsibilities include: \n\u00ad\tGenerating and delivering test programs (test time reduction, test hole closure) \n\u00ad\tOwn product high-volume manufacturing startup \n\u00ad\tLead cold socket elimination efforts \n\u00ad\tYield monitoring and improvement (PHI forecasting, power consumption and vmin analysis, binsplit assessment, test overkill investigating) \n\u2022\tPossess management experience in directing and allocating workloads on projects to 3 employees. Job requires excellent time and schedule management skills along with ability to train individuals to increase knowledge-base. Senior Product Development Engineering Manager Marvell Semiconductor January 2007  \u2013  May 2011  (4 years 5 months) Chandler, AZ \u2022\tLead product engineer managing 6 products in the Mobility Cellular Business Group (MCBG). Responsible for sustaining high-volume products in Chandler and Asia. Responsibilities include: \n\u00ad\tGenerating and delivering test programs (test time reduction, test hole closure) \n\u00ad\tOwn product high-volume manufacturing startup \n\u00ad\tLead cold socket elimination efforts \n\u00ad\tYield monitoring and improvement (PHI forecasting, power consumption and vmin analysis, binsplit assessment, test overkill investigating) \n\u2022\tPossess management experience in directing and allocating workloads on projects to 3 employees. Job requires excellent time and schedule management skills along with ability to train individuals to increase knowledge-base. Operations Product Planner Marvell Semiconductor January 2007  \u2013  May 2011  (4 years 5 months) Chandler, AZ \u2022\tExperienced in issuing Engineering and Test Process Orders (EPO/TPO) to move products through test floor environment. Steps include testing, laser mark, bake, pack and shipment of units. Expert in executing product qualification (QUAL) flows, which required functional testing and outsourced stress tests. \n\u2022\tProficient in keeping track of test floor workloads whether running production, generating samples, collecting data or executing QUAL testing. Job requires being able to allocate test floor resources (equipment) to produce maximum output 7 days a week. \n\u2022\tLead contact from operations team if any issues occur during test. Responsible for making decisions when issues arise during off-shift production time. Able to guide technicians through different solutions to rectify issues. \n\u2022\tManage production material at Chandler test facility. Responsible for issuing material for test based on customer backlog quantities scheduled and product yield. Key stakeholder in shipping over 1.6Mu through the Chandler test facility in 2010. Operations Product Planner Marvell Semiconductor January 2007  \u2013  May 2011  (4 years 5 months) Chandler, AZ \u2022\tExperienced in issuing Engineering and Test Process Orders (EPO/TPO) to move products through test floor environment. Steps include testing, laser mark, bake, pack and shipment of units. Expert in executing product qualification (QUAL) flows, which required functional testing and outsourced stress tests. \n\u2022\tProficient in keeping track of test floor workloads whether running production, generating samples, collecting data or executing QUAL testing. Job requires being able to allocate test floor resources (equipment) to produce maximum output 7 days a week. \n\u2022\tLead contact from operations team if any issues occur during test. Responsible for making decisions when issues arise during off-shift production time. Able to guide technicians through different solutions to rectify issues. \n\u2022\tManage production material at Chandler test facility. Responsible for issuing material for test based on customer backlog quantities scheduled and product yield. Key stakeholder in shipping over 1.6Mu through the Chandler test facility in 2010. Product Line Manager Marvell Semiconductor January 2007  \u2013  May 2011  (4 years 5 months) Chandler, AZ \u2022\tResponsible for generating Engineering Build Request Forms (EBRFs) for customer samples, production, QUAL and skew units. Job requires knowing product information such as substrates (unit packaging) used, wafer die quantities and amount of units needed by internal and external customers. \n\u2022\tSupport delivery of customer specific units for evaluation purposes. Involves determining skew corner and analyzing data to provide the appropriate 'Edge' units to key customers. Product Line Manager Marvell Semiconductor January 2007  \u2013  May 2011  (4 years 5 months) Chandler, AZ \u2022\tResponsible for generating Engineering Build Request Forms (EBRFs) for customer samples, production, QUAL and skew units. Job requires knowing product information such as substrates (unit packaging) used, wafer die quantities and amount of units needed by internal and external customers. \n\u2022\tSupport delivery of customer specific units for evaluation purposes. Involves determining skew corner and analyzing data to provide the appropriate 'Edge' units to key customers. Failure Analysis & Customer Return PE Manager Marvell Semiconductor January 2007  \u2013  May 2011  (4 years 5 months) Chandler, AZ \u2022\tManage engineers in testing and debugging FACR units to assist in closing customer issues. Job sometimes requires defining and implementing appropriate tests to screen customer rejects. \n\u2022\tProvide test data to Quality Assurance engineer to assist with defining adequate resolution to customer issue. Involves interacting with other internal groups to address and resolve the problem. \n\u2022\tTrain operations technicians on how to test FACR units and report key findings to appropriate stakeholders. Failure Analysis & Customer Return PE Manager Marvell Semiconductor January 2007  \u2013  May 2011  (4 years 5 months) Chandler, AZ \u2022\tManage engineers in testing and debugging FACR units to assist in closing customer issues. Job sometimes requires defining and implementing appropriate tests to screen customer rejects. \n\u2022\tProvide test data to Quality Assurance engineer to assist with defining adequate resolution to customer issue. Involves interacting with other internal groups to address and resolve the problem. \n\u2022\tTrain operations technicians on how to test FACR units and report key findings to appropriate stakeholders. Product Development Engineer Intel Corporation June 1998  \u2013  December 2006  (8 years 7 months) Chandler, AZ \u2022\tDeveloped Product Engineering skills through Schlumberger 9000 program development, scan pattern generation and debug, test time reduction and functional test writing (ARM assembly language). Worked on key products from pre-to-post silicon development \n\u2022\tLead a team of 7 individuals (4 in Chandler, 3 in Folsom) in Verilog-to-ARM assembly language functional test conversion. Spearheaded weekly meeting to address issues and track progress. Effectively maintained tracking spreadsheet of conversion progress. Planned and directed individual test writing depending on employee bandwidth and test writing expertise. \n\u2022\tDesignated Product Development group ChangeABLE lead. Responsible for tracking and logging weekly PE task progress. Kept detailed data on tasks per week, number of tasks completed, and remaining tasks. \n\u2022\tProduct Development Design for Test (DFT) lead which involved writing test content to validate DFT blocks and running weekly meeting between Product and Design Engineers. Implemented a pattern generation matrix as a checklist for completing tasks. Provided meeting minutes to DFT meeting participants updating latest silicon developments. Product Development Engineer Intel Corporation June 1998  \u2013  December 2006  (8 years 7 months) Chandler, AZ \u2022\tDeveloped Product Engineering skills through Schlumberger 9000 program development, scan pattern generation and debug, test time reduction and functional test writing (ARM assembly language). Worked on key products from pre-to-post silicon development \n\u2022\tLead a team of 7 individuals (4 in Chandler, 3 in Folsom) in Verilog-to-ARM assembly language functional test conversion. Spearheaded weekly meeting to address issues and track progress. Effectively maintained tracking spreadsheet of conversion progress. Planned and directed individual test writing depending on employee bandwidth and test writing expertise. \n\u2022\tDesignated Product Development group ChangeABLE lead. Responsible for tracking and logging weekly PE task progress. Kept detailed data on tasks per week, number of tasks completed, and remaining tasks. \n\u2022\tProduct Development Design for Test (DFT) lead which involved writing test content to validate DFT blocks and running weekly meeting between Product and Design Engineers. Implemented a pattern generation matrix as a checklist for completing tasks. Provided meeting minutes to DFT meeting participants updating latest silicon developments. Skills Testing Debugging Product Development Quality Assurance Failure Analysis Product Engineering Management Leadership DFT Manufacturing Silicon Team Leadership Analysis Data Analysis Engineering Start-ups Semiconductors Yield SoC IC See 5+ \u00a0 \u00a0 See less Skills  Testing Debugging Product Development Quality Assurance Failure Analysis Product Engineering Management Leadership DFT Manufacturing Silicon Team Leadership Analysis Data Analysis Engineering Start-ups Semiconductors Yield SoC IC See 5+ \u00a0 \u00a0 See less Testing Debugging Product Development Quality Assurance Failure Analysis Product Engineering Management Leadership DFT Manufacturing Silicon Team Leadership Analysis Data Analysis Engineering Start-ups Semiconductors Yield SoC IC See 5+ \u00a0 \u00a0 See less Testing Debugging Product Development Quality Assurance Failure Analysis Product Engineering Management Leadership DFT Manufacturing Silicon Team Leadership Analysis Data Analysis Engineering Start-ups Semiconductors Yield SoC IC See 5+ \u00a0 \u00a0 See less Education University of Phoenix Master of Business Administration,  Technical Management 2003  \u2013 2005 Purdue University Bachelor of Scienc,  Electrical Engineering 1994  \u2013 1998 Activities and Societies:\u00a0 National Society of Black Engineers University of Phoenix Master of Business Administration,  Technical Management 2003  \u2013 2005 University of Phoenix Master of Business Administration,  Technical Management 2003  \u2013 2005 University of Phoenix Master of Business Administration,  Technical Management 2003  \u2013 2005 Purdue University Bachelor of Scienc,  Electrical Engineering 1994  \u2013 1998 Activities and Societies:\u00a0 National Society of Black Engineers Purdue University Bachelor of Scienc,  Electrical Engineering 1994  \u2013 1998 Activities and Societies:\u00a0 National Society of Black Engineers Purdue University Bachelor of Scienc,  Electrical Engineering 1994  \u2013 1998 Activities and Societies:\u00a0 National Society of Black Engineers ", "Skills Semiconductors CMOS Debugging Verilog SoC Matlab IC Analog Mixed Signal FPGA Failure Analysis Simulations Engineering Management Design of Experiments Skills  Semiconductors CMOS Debugging Verilog SoC Matlab IC Analog Mixed Signal FPGA Failure Analysis Simulations Engineering Management Design of Experiments Semiconductors CMOS Debugging Verilog SoC Matlab IC Analog Mixed Signal FPGA Failure Analysis Simulations Engineering Management Design of Experiments Semiconductors CMOS Debugging Verilog SoC Matlab IC Analog Mixed Signal FPGA Failure Analysis Simulations Engineering Management Design of Experiments ", "Experience Product Development Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Leixlip, Co Kildare, Ireland Designing and optimizing tests for Intel's leading edge technology. Keywords: ATPG, structural test, functional test Design Engineer CreVinn Teoranta November 2009  \u2013  June 2011  (1 year 8 months) Spiddal, Co Galway, Ireland Part of team designing, testing and prototyping an FPGA based solid state storage device. \nMain responsibilities: \n(1) Embedded software design and integration with a real-time operating system \n(2) RTL verification and debug \n(3) Board test and debug Product Development Engineer Intel Corporation November 2008  \u2013  October 2009  (1 year) Ireland Silicon testing and analysis, software development, training in silicon die testers, ATPG and scan chain analysis Product Development Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Leixlip, Co Kildare, Ireland Designing and optimizing tests for Intel's leading edge technology. Keywords: ATPG, structural test, functional test Product Development Engineer Intel Corporation July 2011  \u2013 Present (4 years 2 months) Leixlip, Co Kildare, Ireland Designing and optimizing tests for Intel's leading edge technology. Keywords: ATPG, structural test, functional test Design Engineer CreVinn Teoranta November 2009  \u2013  June 2011  (1 year 8 months) Spiddal, Co Galway, Ireland Part of team designing, testing and prototyping an FPGA based solid state storage device. \nMain responsibilities: \n(1) Embedded software design and integration with a real-time operating system \n(2) RTL verification and debug \n(3) Board test and debug Design Engineer CreVinn Teoranta November 2009  \u2013  June 2011  (1 year 8 months) Spiddal, Co Galway, Ireland Part of team designing, testing and prototyping an FPGA based solid state storage device. \nMain responsibilities: \n(1) Embedded software design and integration with a real-time operating system \n(2) RTL verification and debug \n(3) Board test and debug Product Development Engineer Intel Corporation November 2008  \u2013  October 2009  (1 year) Ireland Silicon testing and analysis, software development, training in silicon die testers, ATPG and scan chain analysis Product Development Engineer Intel Corporation November 2008  \u2013  October 2009  (1 year) Ireland Silicon testing and analysis, software development, training in silicon die testers, ATPG and scan chain analysis Skills FPGA Debugging Testing Verilog ASIC SoC Silicon Debug DFT Perl ATPG BIST Logic Analyzer Computer Architecture VLSI JTAG Hardware Design Product Engineering EDA Embedded Systems Microcontrollers Test Design Embedded Software See 7+ \u00a0 \u00a0 See less Skills  FPGA Debugging Testing Verilog ASIC SoC Silicon Debug DFT Perl ATPG BIST Logic Analyzer Computer Architecture VLSI JTAG Hardware Design Product Engineering EDA Embedded Systems Microcontrollers Test Design Embedded Software See 7+ \u00a0 \u00a0 See less FPGA Debugging Testing Verilog ASIC SoC Silicon Debug DFT Perl ATPG BIST Logic Analyzer Computer Architecture VLSI JTAG Hardware Design Product Engineering EDA Embedded Systems Microcontrollers Test Design Embedded Software See 7+ \u00a0 \u00a0 See less FPGA Debugging Testing Verilog ASIC SoC Silicon Debug DFT Perl ATPG BIST Logic Analyzer Computer Architecture VLSI JTAG Hardware Design Product Engineering EDA Embedded Systems Microcontrollers Test Design Embedded Software See 7+ \u00a0 \u00a0 See less Education University College Dublin PhD,  Computer Science 2003  \u2013 2008 University College Dublin BE,  Electronic Engineering 1998  \u2013 2002 University College Dublin PhD,  Computer Science 2003  \u2013 2008 University College Dublin PhD,  Computer Science 2003  \u2013 2008 University College Dublin PhD,  Computer Science 2003  \u2013 2008 University College Dublin BE,  Electronic Engineering 1998  \u2013 2002 University College Dublin BE,  Electronic Engineering 1998  \u2013 2002 University College Dublin BE,  Electronic Engineering 1998  \u2013 2002 "]}