<html>
<head>
<title>module ti.sysbios.family.arm.a15.smp.Cache</title>
<meta name="description" content="ARM Cache Module">
<link rel="stylesheet" type="text/css" href="../../../../../../xdoc.css" />
</head>
<body><div id="xdocWrapper"><div id="xdocContent">
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">module</span> <span class="xdoc-id">ti.sysbios.family.arm.a15.smp.</span><span class="xdoc-id">Cache</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/package.html" title="package ti.sysbios.family.arm.a15.smp"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Core.html" title="module Core"><img class="xdocHdrArrow" src="../../../../../../Arrow_right.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html">index URL</a></div>
<p class="xdocHdrSummary">ARM Cache Module</p>
<ul class="xdocToc">
<li class="xdocToc"><a class="xdocToc" href="#targ-synop">C synopsis</a></li>
<li class="xdocToc2"><a class="xdocToc" href="#xdocElems">Individual elements</a></li>
<li class="xdocToc"><a class="xdocToc" href="#meta-synop">Configuration settings</a></li>
<li class="xdocToc2"><a class="xdocToc" href="#xdocMetaElems">Individual elements</a></li>
</ul>
<div class="xdocBrief">
This module manages the data and instruction caches on Cortex A15
  processors.
  It provides a list of functions that perform cache operations.  The
  functions operate on a per cache line except for the 'All' functions
  which operate on the entire cache specified.  Any Address that is not
  aligned to a cache line gets rounded down to the address of
  the nearest cache line.
[&nbsp;<a class="xdocBrief" href="#xdoc-desc">more</a>&nbsp;...&nbsp;]
</div>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2">C</span></tt> synopsis</td>
<td class="xdocLabelCenter">target-domain</td>
<td class="xdocLabelRight">sourced in <a class="xdocLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache-src.html"><span class="xdocLabelFile">ti/sysbios/family/arm/a15/smp/Cache.xdc</span></a></td>
</tr></table>
<div class="xdocSynT">
<div class="xdocSynCode">
<tt></tt><span class="xdoc-kw3">#include</span> <span class="xdoc-id">&lt;ti/sysbios/family/arm/a15/smp/Cache.h&gt;</span>
</div>
<table cellspacing="0" cellpadding="0" border="0">
<tr><td colspan='2'><div class='xdocSynTblHdr'>Functions</div></td></tr>

<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#disable.B.P"><span class="xdoc-id">Cache_disableBP</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Disable Branch Prediction</span></span></a>();</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#enable.B.P"><span class="xdoc-id">Cache_enableBP</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Enable Branch Prediction</span></span></a>();</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#inv.L1p.All"><span class="xdoc-id">Cache_invL1pAll</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Invalidate all of L1 program cache</span></span></a>();</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#pre.Load"><span class="xdoc-id">Cache_preLoad</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Loads a memory block into the L2 cache</span></span></a>(<span class="xdoc-kw2">Ptr</span>&nbsp;<span class="xdoc-id">blockPtr</span>, <span class="xdoc-kw2">SizeT</span>&nbsp;<span class="xdoc-id">byteCnt</span>);</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#wb.All.Lo.U.I.S"><span class="xdoc-id">Cache_wbAllLoUIS</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Write back data cache to PoU for an Inner Shareable domain</span></span></a>();</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#wb.Inv.All.Lo.U.I.S"><span class="xdoc-id">Cache_wbInvAllLoUIS</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Write back invalidate data cache to PoU for an Inner Shareable domain</span></span></a>();</div></td></tr>
<tr><td colspan="2"><div class="xdocSynFxnCat">Functions common to all ICache modules</div></td></tr>

<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#disable"><span class="xdoc-id">Cache_disable</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Disables the 'type' cache(s)</span></span></a>(<span class="xdoc-kw2">Bits16</span>&nbsp;<span class="xdoc-id">type</span>);</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#enable"><span class="xdoc-id">Cache_enable</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Enables all cache(s)</span></span></a>(<span class="xdoc-kw2">Bits16</span>&nbsp;<span class="xdoc-id">type</span>);</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#inv"><span class="xdoc-id">Cache_inv</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Invalidate the range of memory within the specified starting
  address and byte count.  The range of addresses operated on
  gets quantized to whole cache lines in each cache.  All lines
  in range are invalidated for all the 'type' caches</span></span></a>(<span class="xdoc-kw2">Ptr</span>&nbsp;<span class="xdoc-id">blockPtr</span>, <span class="xdoc-kw2">SizeT</span>&nbsp;<span class="xdoc-id">byteCnt</span>, <span class="xdoc-kw2">Bits16</span>&nbsp;<span class="xdoc-id">type</span>, <span class="xdoc-kw2">Bool</span>&nbsp;<span class="xdoc-id">wait</span>);</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#wait"><span class="xdoc-id">Cache_wait</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Wait for a previous cache operation to complete</span></span></a>();</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#wb"><span class="xdoc-id">Cache_wb</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Writes back a range of memory from all cache(s)</span></span></a>(<span class="xdoc-kw2">Ptr</span>&nbsp;<span class="xdoc-id">blockPtr</span>, <span class="xdoc-kw2">SizeT</span>&nbsp;<span class="xdoc-id">byteCnt</span>, <span class="xdoc-kw2">Bits16</span>&nbsp;<span class="xdoc-id">type</span>, <span class="xdoc-kw2">Bool</span>&nbsp;<span class="xdoc-id">wait</span>);</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#wb.All"><span class="xdoc-id">Cache_wbAll</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Write back all caches</span></span></a>();</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#wb.Inv"><span class="xdoc-id">Cache_wbInv</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Writes back and invalidates the range of memory within the
  specified starting address and byte count.  The range of
  addresses operated on gets quantized to whole cache lines in
  each cache.  All lines within the range are written back to the
  source memory and then invalidated for all 'type' caches</span></span></a>(<span class="xdoc-kw2">Ptr</span>&nbsp;<span class="xdoc-id">blockPtr</span>, <span class="xdoc-kw2">SizeT</span>&nbsp;<span class="xdoc-id">byteCnt</span>, <span class="xdoc-kw2">Bits16</span>&nbsp;<span class="xdoc-id">type</span>, <span class="xdoc-kw2">Bool</span>&nbsp;<span class="xdoc-id">wait</span>);</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#wb.Inv.All"><span class="xdoc-id">Cache_wbInvAll</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Write back invalidate all caches</span></span></a>();</div></td></tr>
<tr><td class="xdocSynFxnCat" colspan="2"><div class="xdocSynFxnCat">Functions common to all target modules</div></td></tr>

<tr>
<td></td>
<td>
<div class="xdocSynTblPack">
<a class="xdocSynGo" href="#module-wide_built-ins"><span class="xdoc-id">Cache_Module_getMask</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Returns the diagnostics mask for this module</span></span></a>,
<a class="xdocSynGo" href="#module-wide_built-ins"><span class="xdoc-id">Cache_Module_hasMask</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Test whether this module has a diagnostics mask</span></span></a>,
<a class="xdocSynGo" href="#module-wide_built-ins"><span class="xdoc-id">Cache_Module_heap</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;The heap from which this module allocates memory</span></span></a>,
<a class="xdocSynGo" href="#module-wide_built-ins"><span class="xdoc-id">Cache_Module_id</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Get this module's unique id</span></span></a>,
<a class="xdocSynGo" href="#module-wide_built-ins"><span class="xdoc-id">Cache_Module_setMask</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Set the diagnostics mask for this module</span></span></a>,
<a class="xdocSynGo" href="#module-wide_built-ins"><span class="xdoc-id">Cache_Module_startupDone</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Test if this module has completed startup</span></span></a>
</div>
</td>
</tr>
<tr><td colspan='2'><div class='xdocSynTblHdr'>Defines</div></td></tr>

<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw3">#define</span> </div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#size.L1d.Cache.Line"><span class="xdoc-id">Cache_sizeL1dCacheLine</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Size of L1 data cache Line in bytes</span></span></a>  (<i><span class="xdoc-kw2">UInt</span></i>)64</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw3">#define</span> </div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#size.L1p.Cache.Line"><span class="xdoc-id">Cache_sizeL1pCacheLine</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Size of L1 program cache Line in bytes</span></span></a>  (<i><span class="xdoc-kw2">UInt</span></i>)64</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw3">#define</span> </div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#size.L2.Cache.Line"><span class="xdoc-id">Cache_sizeL2CacheLine</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Size of L2 cache Line in bytes</span></span></a>  (<i><span class="xdoc-kw2">UInt</span></i>)64</div></td></tr>
<tr><td colspan='2'><div class='xdocSynTblHdr'>Typedefs</div></td></tr>

<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">typedef</span> <span class="xdoc-kw1">enum</span> </div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#.Type"><span class="xdoc-id">Cache_Type</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Lists of bitmask cache types</span></span></a> ...</div></td></tr>
<tr><td colspan='2'><div class='xdocSynTblHdr'>Constants</div></td></tr>

<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <a class="xdoc-link" href="../../../../../../xdc/runtime/Assert.html#.Id" title="xdc.runtime.Assert.Id">Assert_Id</a>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#.A_bad.Block.Length"><span class="xdoc-id">Cache_A_badBlockLength</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Asserted in Cache_lock</span></span></a>;</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <a class="xdoc-link" href="../../../../../../xdc/runtime/Assert.html#.Id" title="xdc.runtime.Assert.Id">Assert_Id</a>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#.A_block.Crosses.Page"><span class="xdoc-id">Cache_A_blockCrossesPage</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Asserted in Cache_lock</span></span></a>;</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <a class="xdoc-link" href="../../../../../../xdc/runtime/Assert.html#.Id" title="xdc.runtime.Assert.Id">Assert_Id</a>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#.A_cache.Disable.Unsupported"><span class="xdoc-id">Cache_A_cacheDisableUnsupported</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Assert raised when attempting to disable L1 data or L2 unified cache</span></span></a>;</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <a class="xdoc-link" href="../../../../../../xdc/runtime/Assert.html#.Id" title="xdc.runtime.Assert.Id">Assert_Id</a>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#.A_cache.Enable.Unsupported"><span class="xdoc-id">Cache_A_cacheEnableUnsupported</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Assert raised when attempting to enable L1 data or L2 unified cache</span></span></a>;</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">Bool</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#branch.Prediction.Enabled"><span class="xdoc-id">Cache_branchPredictionEnabled</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Enable Branch Prediction at startup, default is true</span></span></a>;</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">Bool</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#enable.Cache"><span class="xdoc-id">Cache_enableCache</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Enable L1 and L2 data and program caches</span></span></a>;</div></td></tr>
<tr valign="top"><td class="xdocSynDecl" nowrap><div class="xdocSynTblType"><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">Bool</span>&nbsp;</div></td><td class="xdocSynDecl"><div class="xdocSynTblDecl"><a class="xdocSynGo" href="#errata798870"><span class="xdoc-id">Cache_errata798870</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Enable workaround for ARM errata 798870</span></span></a>;</div></td></tr>
</table>
<div class="xdocSynSpacer">&nbsp;</div>
</div>
<span id="xdoc-desc"></span>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">This module manages the data and instruction caches on Cortex A15
  processors.
  It provides a list of functions that perform cache operations.  The
  functions operate on a per cache line except for the 'All' functions
  which operate on the entire cache specified.  Any Address that is not
  aligned to a cache line gets rounded down to the address of
  the nearest cache line.</div>
<div class="xdocText">The L1 data and program caches as well as the L2 cache are enabled
  by default early during the startup sequence (prior to any
  Module_startup()s).
  Data caching requires the MMU to be enabled and the cacheable
  attribute of the section/page descriptor for a corresponding
  memory region to be enabled.
  Program caching does not require the MMU to be enabled and therefore
  occurs when the L1 program cache is enabled.</div>
<div class="xdocText">(See the <a class="xdoc-link" href="../../../../../../ti/sysbios/family/arm/a15/Mmu.html" title="ti.sysbios.family.arm.a15.Mmu">ti.sysbios.family.arm.a15.Mmu</a> module for information
   about the MMU.)</div>
<div class="xdocText">Note: The invalidate instruction is implemented as a clean/invalidate
  instruction on A15. Therefore, calls to Cache_inv()/Cache_invAll()
  will behave like Cache_wbInv()/Cache_wbInvAll() on A15.</div>
<div class="xdocText">Unconstrained Functions
  All functions</div>
<div class="xdocText"><h3> Calling Context </h3>
  <table border="1" cellpadding="3">
    <colgroup span="1"></colgroup> <colgroup span="5" align="center">
    </colgroup>

    <tr><th> Function                 </th><th>  Hwi   </th><th>  Swi   </th>
    <th>  Task  </th><th>  Main  </th><th>  Startup  </th></tr>
    <!--                               -->
    <tr><td> <a class="xdoc-link" href="Cache.html#disable" title="disable">disable</a>     </td><td>   Y    </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#enable" title="enable">enable</a>      </td><td>   Y    </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#inv" title="inv">inv</a>         </td><td>   Y    </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#inv.L1p.All" title="invL1pAll">invL1pAll</a>   </td><td>   Y    </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#wait" title="wait">wait</a>        </td><td>   Y    </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#wb" title="wb">wb</a>          </td><td>   Y    </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#wb.Inv" title="wbInv">wbInv</a>       </td><td>   Y    </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#wb.Inv.All" title="wbInvAll">wbInvAll</a> </td><td>   Y    </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#wb.All" title="wbAll">wbAll</a>    </td><td>   Y    </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#wb.Inv.All.Lo.U.I.S" title="wbInvAllLoUIS">wbInvAllLoUIS</a> </td><td>   Y    </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#wb.All.Lo.U.I.S" title="wbAllLoUIS">wbAllLoUIS</a>    </td><td>   Y    </td><td>   Y    </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td> <a class="xdoc-link" href="Cache.html#pre.Load" title="preLoad">preLoad</a>    </td><td>   Y    </td><td>   Y     </td>
    <td>   Y    </td><td>   Y    </td><td>   Y    </td></tr>
    <tr><td colspan="6"> Definitions: <br />
       <ul>
         <li> <b>Hwi</b>: API is callable from a Hwi thread. </li>
         <li> <b>Swi</b>: API is callable from a Swi thread. </li>
         <li> <b>Task</b>: API is callable from a Task thread. </li>
         <li> <b>Main</b>: API is callable during any of these phases: </li>
           <ul>
             <li> In your module startup after this module is started
   (e.g. Cache_Module_startupDone() returns TRUE). </li>
             <li> During xdc.runtime.Startup.lastFxns. </li>
             <li> During main().</li>
             <li> During BIOS.startupFxns.</li>
           </ul>
         <li> <b>Startup</b>: API is callable during any of these phases:</li>
           <ul>
             <li> During xdc.runtime.Startup.firstFxns.</li>
             <li> In your module startup before this module is started
   (e.g. Cache_Module_startupDone() returns FALSE).</li>
           </ul>
       </ul>
    </td></tr>

  </table></div>
<div id="xdocSep">
</div>
<div id="xdocElems">
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="size.L1d.Cache.Line"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">const</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">sizeL1dCacheLine</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#size.L1d.Cache.Line">index URL</a></div>
<p class="xdocHdrSummaryDcl">Size of L1 data cache Line in bytes</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw3">#define</span> <span class="xdoc-id">Cache_sizeL1dCacheLine</span>  (<i><span class="xdoc-kw2">UInt</span></i>)64
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="size.L1p.Cache.Line"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">const</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">sizeL1pCacheLine</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#size.L1p.Cache.Line">index URL</a></div>
<p class="xdocHdrSummaryDcl">Size of L1 program cache Line in bytes</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw3">#define</span> <span class="xdoc-id">Cache_sizeL1pCacheLine</span>  (<i><span class="xdoc-kw2">UInt</span></i>)64
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="size.L2.Cache.Line"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">const</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">sizeL2CacheLine</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#size.L2.Cache.Line">index URL</a></div>
<p class="xdocHdrSummaryDcl">Size of L2 cache Line in bytes</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw3">#define</span> <span class="xdoc-id">Cache_sizeL2CacheLine</span>  (<i><span class="xdoc-kw2">UInt</span></i>)64
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id=".Type"></a>
<a class="xdocAnchor" id=".Type_.L1.P"></a>
<a class="xdocAnchor" id=".Type_.L1.D"></a>
<a class="xdocAnchor" id=".Type_.L1"></a>
<a class="xdocAnchor" id=".Type_.L2.P"></a>
<a class="xdocAnchor" id=".Type_.L2.D"></a>
<a class="xdocAnchor" id=".Type_.L2"></a>
<a class="xdocAnchor" id=".Type_.A.L.L.P"></a>
<a class="xdocAnchor" id=".Type_.A.L.L.D"></a>
<a class="xdocAnchor" id=".Type_.A.L.L"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">enum</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">Type</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#.Type">index URL</a></div>
<p class="xdocHdrSummaryDcl">Lists of bitmask cache types</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">typedef</span> <span class="xdoc-kw1">enum</span> <span class="xdoc-id">Cache_Type</span> {
</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_Type_L1P</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Level 1 Program cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_Type_L1D</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Level 1 Data cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_Type_L1</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Level 1 caches</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_Type_L2P</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Level 2 Program cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_Type_L2D</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Level 2 Data cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_Type_L2</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Level 2 caches</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_Type_ALLP</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;All Program caches</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_Type_ALLD</span>, 
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;All Data caches</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-id">Cache_Type_ALL</span>
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;All caches</div>
<div class="xdocSynCode">
<tt></tt><tt></tt>} <span class="xdoc-id">Cache_Type</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id=".A_bad.Block.Length"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">A_badBlockLength</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#.A_bad.Block.Length">index URL</a></div>
<p class="xdocHdrSummaryDcl">Asserted in Cache_lock</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <a class="xdoc-link" href="../../../../../../xdc/runtime/Assert.html#.Id" title="xdc.runtime.Assert.Id">Assert_Id</a>&nbsp;<span class="xdoc-id">Cache_A_badBlockLength</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id=".A_block.Crosses.Page"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">A_blockCrossesPage</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#.A_block.Crosses.Page">index URL</a></div>
<p class="xdocHdrSummaryDcl">Asserted in Cache_lock</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <a class="xdoc-link" href="../../../../../../xdc/runtime/Assert.html#.Id" title="xdc.runtime.Assert.Id">Assert_Id</a>&nbsp;<span class="xdoc-id">Cache_A_blockCrossesPage</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id=".A_cache.Disable.Unsupported"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">A_cacheDisableUnsupported</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#.A_cache.Disable.Unsupported">index URL</a></div>
<p class="xdocHdrSummaryDcl">Assert raised when attempting to disable L1 data or L2 unified cache</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <a class="xdoc-link" href="../../../../../../xdc/runtime/Assert.html#.Id" title="xdc.runtime.Assert.Id">Assert_Id</a>&nbsp;<span class="xdoc-id">Cache_A_cacheDisableUnsupported</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">When running in SMP mode, the inter-core lock is implemented using
  ldrex/strex instructions and requires the hardware to implement a
  global monitor to work. Some devices like Keystone 2, do not implement
  a global monitor (only a local monitor). On such devices, the
  cache coherency logic (snoop control unit) along with the local monitors
  can effectively work like a global monitor. Therefore, it is important
  that the caches are not disabled as that would disable cache coherency
  on the particular core and cause the inter-core lock to not work.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id=".A_cache.Enable.Unsupported"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">A_cacheEnableUnsupported</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#.A_cache.Enable.Unsupported">index URL</a></div>
<p class="xdocHdrSummaryDcl">Assert raised when attempting to enable L1 data or L2 unified cache</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <a class="xdoc-link" href="../../../../../../xdc/runtime/Assert.html#.Id" title="xdc.runtime.Assert.Id">Assert_Id</a>&nbsp;<span class="xdoc-id">Cache_A_cacheEnableUnsupported</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">It is not recommended for the user code to anable/disable the caches
  when running in SMP mode. Please see the documentation
  <a class="xdoc-link" href="Cache.html#.A_cache.Disable.Unsupported" title="A_cacheDisableUnsupported">here</a> for more details.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="branch.Prediction.Enabled"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">branchPredictionEnabled</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#branch.Prediction.Enabled">index URL</a></div>
<p class="xdocHdrSummaryDcl">Enable Branch Prediction at startup, default is true</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">Bool</span>&nbsp;<span class="xdoc-id">Cache_branchPredictionEnabled</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">This flag controls whether Branch Prediction should be automatically
  enabled or disabled during system startup.</div>
<span id="xdoc-sect-2"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">Upon reset, the A15's Program Flow Prediction (Branch Prediction)
  feature is disabled.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="enable.Cache"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">enableCache</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#enable.Cache">index URL</a></div>
<p class="xdocHdrSummaryDcl">Enable L1 and L2 data and program caches</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">Bool</span>&nbsp;<span class="xdoc-id">Cache_enableCache</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">To enable a subset of the caches, set this parameter
  to 'false' and call Cache_enable() within main, passing it only
  the <a class="xdoc-link" href="Cache.html#.Type" title="Cache.Type">Cache_Type(s)</a> to be enabled.</div>
<div class="xdocText">Data caching requires the MMU and the memory section/page
  descriptor cacheable attribute to be enabled.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="errata798870"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache_</span><span class="xdoc-id">errata798870</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#errata798870">index URL</a></div>
<p class="xdocHdrSummaryDcl">Enable workaround for ARM errata 798870</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">extern const</span> <span class="xdoc-kw2">Bool</span>&nbsp;<span class="xdoc-id">Cache_errata798870</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">Errata 798870 brief description:
  A memory read can stall indefinitely in the L2 cache</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="disable"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">disable</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#disable">index URL</a></div>
<p class="xdocHdrSummaryDcl">Disables the 'type' cache(s)</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_disable</span>(<span class="xdoc-kw2">Bits16</span>&nbsp;<span class="xdoc-id">type</span>);
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">ARGUMENTS</div>
<div class="xdocChild"><span class="xdocChildId">type</span>
<span class="xdocChildSum">&#151;&nbsp;bit mask of Cache type</span>
</div>
<span id="xdoc-sect-2"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">This function is not fully supported when running in SMP mode. Only
  L1 program cache disable is supported. Attempting to disable the L1
  data and/or L2 cache will cause an assertion failure.</div>
<div class="xdocText">Here's a brief explanation of why caches should not be disabled.
  When running in SMP mode, the inter-core lock is implemented using
  ldrex/strex instructions and requires the hardware to implement a
  global monitor to work properly. Some devices like Keystone 2,
  do not implement a global monitor (only a local monitor). On such
  devices, the cache coherency logic (snoop control unit) along with
  the local monitors can effectively work like a global monitor.
  Therefore, it is important that the caches are not disabled as that
  would disable cache coherency on the particular core and cause the
  inter-core lock to not work.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="disable.B.P"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">disableBP</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#disable.B.P">index URL</a></div>
<p class="xdocHdrSummaryDcl">Disable Branch Prediction</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_disableBP</span>();
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">Calling this API will disable branch prediction.</div>
<span id="xdoc-sect-2"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">Upon reset, the A15's Program Flow Prediction (Branch Prediction)
  feature is disabled.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="enable"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">enable</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#enable">index URL</a></div>
<p class="xdocHdrSummaryDcl">Enables all cache(s)</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_enable</span>(<span class="xdoc-kw2">Bits16</span>&nbsp;<span class="xdoc-id">type</span>);
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">ARGUMENTS</div>
<div class="xdocChild"><span class="xdocChildId">type</span>
<span class="xdocChildSum">&#151;&nbsp;bit mask of Cache type</span>
</div>
<span id="xdoc-sect-2"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">This function is not fully supported when running in SMP mode. Only
  L1 program cache enable is supported. Attempting to enable the L1
  data and/or L2 cache will cause an assertion failure. The caches are
  enabled during the startup sequence if <a class="xdoc-link" href="Cache.html#enable.Cache" title="enableCache">enableCache</a>
  config param is set to true. Since disabling the caches at runtime
  is not fully supported, the cache enable function is not fully
  supported.</div>
<div class="xdocText">Please see <a class="xdoc-link" href="Cache.html#disable" title="disable">Cache_disable()</a> cdoc for more a detailed
  explanation of why disabling the caches is harmful and not supported.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="enable.B.P"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">enableBP</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#enable.B.P">index URL</a></div>
<p class="xdocHdrSummaryDcl">Enable Branch Prediction</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_enableBP</span>();
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">Calling this API will enable branch prediction.</div>
<span id="xdoc-sect-2"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">Upon reset, the A15's Program Flow Prediction (Branch Prediction)
  feature is disabled.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="inv"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">inv</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#inv">index URL</a></div>
<p class="xdocHdrSummaryDcl">Invalidate the range of memory within the specified starting
  address and byte count.  The range of addresses operated on
  gets quantized to whole cache lines in each cache.  All lines
  in range are invalidated for all the 'type' caches</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_inv</span>(<span class="xdoc-kw2">Ptr</span>&nbsp;<span class="xdoc-id">blockPtr</span>, <span class="xdoc-kw2">SizeT</span>&nbsp;<span class="xdoc-id">byteCnt</span>, <span class="xdoc-kw2">Bits16</span>&nbsp;<span class="xdoc-id">type</span>, <span class="xdoc-kw2">Bool</span>&nbsp;<span class="xdoc-id">wait</span>);
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">ARGUMENTS</div>
<div class="xdocChild"><span class="xdocChildId">blockPtr</span>
<span class="xdocChildSum">&#151;&nbsp;start address of range to be invalidated</span>
</div>
<div class="xdocChild"><span class="xdocChildId">byteCnt</span>
<span class="xdocChildSum">&#151;&nbsp;number of bytes to be invalidated</span>
</div>
<div class="xdocChild"><span class="xdocChildId">type</span>
<span class="xdocChildSum">&#151;&nbsp;bit mask of Cache type</span>
</div>
<div class="xdocChild"><span class="xdocChildId">wait</span>
<span class="xdocChildSum">&#151;&nbsp;wait until the operation is completed</span>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="inv.L1p.All"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">invL1pAll</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#inv.L1p.All">index URL</a></div>
<p class="xdocHdrSummaryDcl">Invalidate all of L1 program cache</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_invL1pAll</span>();
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="pre.Load"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">preLoad</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#pre.Load">index URL</a></div>
<p class="xdocHdrSummaryDcl">Loads a memory block into the L2 cache</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_preLoad</span>(<span class="xdoc-kw2">Ptr</span>&nbsp;<span class="xdoc-id">blockPtr</span>, <span class="xdoc-kw2">SizeT</span>&nbsp;<span class="xdoc-id">byteCnt</span>);
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">ARGUMENTS</div>
<div class="xdocChild"><span class="xdocChildId">blockPtr</span>
<span class="xdocChildSum">&#151;&nbsp;start address of range to be loaded</span>
</div>
<div class="xdocChild"><span class="xdocChildId">byteCnt</span>
<span class="xdocChildSum">&#151;&nbsp;number of bytes to be loaded</span>
</div>
<span id="xdoc-sect-2"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">A block of memory is loaded into the L2 cache.</div>
<div class="xdocText">The memory block is loaded into cache one L2 cache line at time.</div>
<div class="xdocText">The byteCnt argument must be less than or equal to an L2 cache
  size. An assert is generated if this rule is violated.</div>
<div class="xdocText">Except for the normal L1 instruction cache behavior
  during code execution, the L1 instruction cache is
  unaffected by this API.
  The L1 data cache will be temporarily polluted by the contents
  of the referenced memory block.</div>
<span id="xdoc-sect-3"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">Interrupts are disabled for the entire time the memory block
  is being loaded into cache. For this reason, use of this API
  is probably best at system intialization time
  (ie: within 'main()').</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="wait"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">wait</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#wait">index URL</a></div>
<p class="xdocHdrSummaryDcl">Wait for a previous cache operation to complete</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_wait</span>();
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">Wait for the cache wb/wbInv/inv operation to complete.  A cache
  operation is not truly complete until it has worked its way
  through all buffering and all memory writes have landed in the
  source memory.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="wb"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">wb</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#wb">index URL</a></div>
<p class="xdocHdrSummaryDcl">Writes back a range of memory from all cache(s)</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_wb</span>(<span class="xdoc-kw2">Ptr</span>&nbsp;<span class="xdoc-id">blockPtr</span>, <span class="xdoc-kw2">SizeT</span>&nbsp;<span class="xdoc-id">byteCnt</span>, <span class="xdoc-kw2">Bits16</span>&nbsp;<span class="xdoc-id">type</span>, <span class="xdoc-kw2">Bool</span>&nbsp;<span class="xdoc-id">wait</span>);
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">ARGUMENTS</div>
<div class="xdocChild"><span class="xdocChildId">blockPtr</span>
<span class="xdocChildSum">&#151;&nbsp;start address of range to be invalidated</span>
</div>
<div class="xdocChild"><span class="xdocChildId">byteCnt</span>
<span class="xdocChildSum">&#151;&nbsp;number of bytes to be invalidated</span>
</div>
<div class="xdocChild"><span class="xdocChildId">type</span>
<span class="xdocChildSum">&#151;&nbsp;bit mask of Cache type</span>
</div>
<div class="xdocChild"><span class="xdocChildId">wait</span>
<span class="xdocChildSum">&#151;&nbsp;wait until the operation is completed</span>
</div>
<span id="xdoc-sect-2"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">Writes back the range of memory within the specified starting
  address and byte count.  The range of addresses operated on
  gets quantized to whole cache lines in each cache.  All lines
  within the range are left valid in the 'type' caches and the data
  within the range will be written back to the source memory.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="wb.All"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">wbAll</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#wb.All">index URL</a></div>
<p class="xdocHdrSummaryDcl">Write back all caches</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_wbAll</span>();
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">Perform a global write back.  There is no effect on program cache.
  All data cache lines are left valid.</div>
<div class="xdocText">This function writes back the data cache to the point of coherency.
  On a Cortex-A15, point of coherency is the main memory implying that
  this function will write back the L1 data cache (on this core) followed
  by the L2 unified cache that is shared by all cores in the MPCore
  sub-system.</div>
<div class="xdocText">When running in SMP mode, it is not recommended to call this function
  as it does not guarantee that the L1 data caches on all other cores
  will be written back before writing back the unified L2 cache. This
  function should only be called if all other cores are in a power down
  state or if their local L1 caches are disabled i.e. they do not have
  any dirty L1 cache lines.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="wb.All.Lo.U.I.S"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">wbAllLoUIS</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#wb.All.Lo.U.I.S">index URL</a></div>
<p class="xdocHdrSummaryDcl">Write back data cache to PoU for an Inner Shareable domain</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_wbAllLoUIS</span>();
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">This function writes back the L1 data cache. There is no effect
  on program cache. All data cache lines are left valid.</div>
<div class="xdocText">On Cortex-A15, this function will write back the local CPU's
  L1 data cache to the L2 cache but not beyond. Calling this function
  has no affect on the local L1 caches of all other cores in the MPCore
  sub-system. This API should be called with Hwis and/or Tasking disabled
  to guarantee the write back operation is complete.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="wb.Inv"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">wbInv</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#wb.Inv">index URL</a></div>
<p class="xdocHdrSummaryDcl">Writes back and invalidates the range of memory within the
  specified starting address and byte count.  The range of
  addresses operated on gets quantized to whole cache lines in
  each cache.  All lines within the range are written back to the
  source memory and then invalidated for all 'type' caches</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_wbInv</span>(<span class="xdoc-kw2">Ptr</span>&nbsp;<span class="xdoc-id">blockPtr</span>, <span class="xdoc-kw2">SizeT</span>&nbsp;<span class="xdoc-id">byteCnt</span>, <span class="xdoc-kw2">Bits16</span>&nbsp;<span class="xdoc-id">type</span>, <span class="xdoc-kw2">Bool</span>&nbsp;<span class="xdoc-id">wait</span>);
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">ARGUMENTS</div>
<div class="xdocChild"><span class="xdocChildId">blockPtr</span>
<span class="xdocChildSum">&#151;&nbsp;start address of range to be invalidated</span>
</div>
<div class="xdocChild"><span class="xdocChildId">byteCnt</span>
<span class="xdocChildSum">&#151;&nbsp;number of bytes to be invalidated</span>
</div>
<div class="xdocChild"><span class="xdocChildId">type</span>
<span class="xdocChildSum">&#151;&nbsp;bit mask of Cache type</span>
</div>
<div class="xdocChild"><span class="xdocChildId">wait</span>
<span class="xdocChildSum">&#151;&nbsp;wait until the operation is completed</span>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="wb.Inv.All"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">wbInvAll</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#wb.Inv.All">index URL</a></div>
<p class="xdocHdrSummaryDcl">Write back invalidate all caches</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_wbInvAll</span>();
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">Performs a global write back and invalidate.  All cache lines
  are written out to physical memory and then invalidated.</div>
<div class="xdocText">This function writes back and invalidates the data cache to the point
  of coherency. On a Cortex-A15, point of coherency is the main memory
  implying that this function will write back and invalidate the L1 data
  cache (on this core) followed by the L2 unified cache that is shared
  by all cores in the MPCore sub-system.</div>
<div class="xdocText">When running in SMP mode, it is not recommended to call this function
  as it does not guarantee that the L1 data caches on all other cores
  will be flushed before flushing the unified L2 cache. This function
  should only be called if all other cores are in a power down state or
  if their local L1 caches are disabled i.e. they do not have any dirty
  L1 cache lines.</div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="wb.Inv.All.Lo.U.I.S"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-id">Cache_</span><span class="xdoc-id">wbInvAllLoUIS</span>()&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#wb.Inv.All.Lo.U.I.S">index URL</a></div>
<p class="xdocHdrSummaryDcl">Write back invalidate data cache to PoU for an Inner Shareable domain</p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span>&nbsp;<span class="xdoc-id">Cache_wbInvAllLoUIS</span>();
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">On Cortex-A15, this function will write back and invalidate the local
  CPU's L1 data cache to the L2 cache but not beyond. Calling this
  function has no affect on the local L1 caches of all other cores in the
  MPCore sub-system. This API should be called with Hwis and/or Tasking
  disabled to guarantee the write back invalidate operation is complete.</div>
<a class="xdocAnchor" id="module-wide_built-ins"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdocSynSum">Module-Wide Built-Ins</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#module-wide_built-ins">index URL</a></div>
<p class="xdocHdrSummary"></p>
<span id='targ-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-targ2dcl">C</span></tt> synopsis</td>
<td class="xdocLabelRight">target-domain</td>
</tr></table>
<div class="xdocSynTdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><a class="xdoc-link" href="../../../../../../xdc/runtime/Types.html#.Module.Id" title="xdc.runtime.Types.ModuleId">Types_ModuleId</a> <span class="xdoc-id">Cache_Module_id</span>();
</div>
<div class='xdocSynSum'><tt></tt><tt></tt>//&nbsp;Get this module's unique id</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Bool</span> <span class="xdoc-id">Cache_Module_startupDone</span>();
</div>
<div class='xdocSynSum'><tt></tt><tt></tt>//&nbsp;Test if this module has completed startup</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynCode">
<tt></tt><tt></tt><a class="xdoc-link" href="../../../../../../xdc/runtime/IHeap.html#per-instance_object_types" title="xdc.runtime.IHeap.Handle">IHeap_Handle</a> <span class="xdoc-id">Cache_Module_heap</span>();
</div>
<div class='xdocSynSum'><tt></tt><tt></tt>//&nbsp;The heap from which this module allocates memory</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Bool</span> <span class="xdoc-id">Cache_Module_hasMask</span>();
</div>
<div class='xdocSynSum'><tt></tt><tt></tt>//&nbsp;Test whether this module has a diagnostics mask</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Bits16</span> <span class="xdoc-id">Cache_Module_getMask</span>();
</div>
<div class='xdocSynSum'><tt></tt><tt></tt>//&nbsp;Returns the diagnostics mask for this module</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw2">Void</span> <span class="xdoc-id">Cache_Module_setMask</span>(<span class="xdoc-kw2">Bits16</span> <span class="xdoc-id">mask</span>);
</div>
<div class='xdocSynSum'><tt></tt><tt></tt>//&nbsp;Set the diagnostics mask for this module</div>
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2"></span></tt>Configuration settings</td>
<td class="xdocLabelRight">sourced in <a class="xdocLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache-src.html"><span class="xdocLabelFile">ti/sysbios/family/arm/a15/smp/Cache.xdc</span></a></td>
</tr></table>
<div class="xdocSynM">
<div class="xdocSynCode">
<tt></tt><span class="xdoc-kw1">var</span> Cache = <span class="xdoc-kw3">xdc.useModule</span>(<span class="xdoc-id">'ti.sysbios.family.arm.a15.smp.Cache'</span>);
</div>
<div class='xdocSynHdr'>module-wide constants & types</div>

<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#metasize.L1d.Cache.Line">Cache.<span class="xdoc-id">sizeL1dCacheLine</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Size of L1 data cache Line in bytes</span></span></a> = 64;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#metasize.L1p.Cache.Line">Cache.<span class="xdoc-id">sizeL1pCacheLine</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Size of L1 program cache Line in bytes</span></span></a> = 64;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#metasize.L2.Cache.Line">Cache.<span class="xdoc-id">sizeL2CacheLine</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Size of L2 cache Line in bytes</span></span></a> = 64;
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><i>values of type <a class="xdocSynGo" href="#meta.Type">Cache.<span class="xdoc-id">Type</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Lists of bitmask cache types</span></span></a></i>
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.Type">Cache.<span class="xdoc-id">Type_L1P</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Level 1 Program cache</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.Type">Cache.<span class="xdoc-id">Type_L1D</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Level 1 Data cache</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.Type">Cache.<span class="xdoc-id">Type_L1</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Level 1 caches</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.Type">Cache.<span class="xdoc-id">Type_L2P</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Level 2 Program cache</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.Type">Cache.<span class="xdoc-id">Type_L2D</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Level 2 Data cache</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.Type">Cache.<span class="xdoc-id">Type_L2</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Level 2 caches</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.Type">Cache.<span class="xdoc-id">Type_ALLP</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;All Program caches</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.Type">Cache.<span class="xdoc-id">Type_ALLD</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;All Data caches</span></span></a>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> <a class="xdocSynGo" href="#meta.Type">Cache.<span class="xdoc-id">Type_ALL</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;All caches</span></span></a>;
</div>
<div class='xdocSynHdr'>module-wide config parameters</div>

<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#meta.A_bad.Block.Length">Cache.<span class="xdoc-id">A_badBlockLength</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Asserted in Cache_lock</span></span></a> = <i><a class="xdoc-link" href="../../../../../../xdc/runtime/Assert.html#.Desc" title="xdc.runtime.Assert.Desc">Assert.Desc</a></i> {
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>msg: "A_badBlockLength: Block length too large. Must be &lt;= L2 way size."
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt>};
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#meta.A_block.Crosses.Page">Cache.<span class="xdoc-id">A_blockCrossesPage</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Asserted in Cache_lock</span></span></a> = <i><a class="xdoc-link" href="../../../../../../xdc/runtime/Assert.html#.Desc" title="xdc.runtime.Assert.Desc">Assert.Desc</a></i> {
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>msg: "A_blockCrossesPage: Memory block crosses L2 way page boundary."
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt>};
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#meta.A_cache.Disable.Unsupported">Cache.<span class="xdoc-id">A_cacheDisableUnsupported</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Assert raised when attempting to disable L1 data or L2 unified cache</span></span></a> = <i><a class="xdoc-link" href="../../../../../../xdc/runtime/Assert.html#.Desc" title="xdc.runtime.Assert.Desc">Assert.Desc</a></i> {
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>msg: "A_cacheDisableUnsupported: Disabling the L1 data or L2 unified cache from user code is not supported. Cache disable/enable is internally managed by the kernel."
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt>};
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#meta.A_cache.Enable.Unsupported">Cache.<span class="xdoc-id">A_cacheEnableUnsupported</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Assert raised when attempting to enable L1 data or L2 unified cache</span></span></a> = <i><a class="xdoc-link" href="../../../../../../xdc/runtime/Assert.html#.Desc" title="xdc.runtime.Assert.Desc">Assert.Desc</a></i> {
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>msg: "A_cacheEnableUnsupported: Enabling the L1 data or L2 unified cache from user code is not supported. Cache disable/enable is internally managed by the kernel."
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt>};
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#metabranch.Prediction.Enabled">Cache.<span class="xdoc-id">branchPredictionEnabled</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Enable Branch Prediction at startup, default is true</span></span></a> = <i><span class="xdoc-kw2">Bool</span></i> <span class="xdoc-kw2">true</span>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#metaenable.Cache">Cache.<span class="xdoc-id">enableCache</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Enable L1 and L2 data and program caches</span></span></a> = <i><span class="xdoc-kw2">Bool</span></i> <span class="xdoc-kw2">true</span>;
</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#metaerrata798870">Cache.<span class="xdoc-id">errata798870</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Enable workaround for ARM errata 798870</span></span></a> = <i><span class="xdoc-kw2">Bool</span></i> <span class="xdoc-kw2">false</span>;
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSynCode">
<tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><tt></tt><a class="xdocSynGo" href="#common$">Cache.<span class="xdoc-id">common$</span><span class="xdocSynHoverShadow"><span class="xdocSynHover">//&nbsp;Common module configuration parameters</span></span></a> = <i><a class="xdoc-link" href="../../../../../../xdc/runtime/Types.html#.Common$" title="xdc.runtime.Types.Common$">Types.Common$</a></i> <span class="xdoc-kw2">undefined</span>;
</div>
<div class="xdocSynSpacer">&nbsp;</div>
</div>
<div id="xdocSep">
</div>
<div id="xdocMetaElems">
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="metasize.L1d.Cache.Line"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">const</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">sizeL1dCacheLine</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#size.L1d.Cache.Line">index URL</a></div>
<p class="xdocHdrSummaryDcl">Size of L1 data cache Line in bytes</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">sizeL1dCacheLine</span> = 64;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#size.L1d.Cache.Line" title="Cache_sizeL1dCacheLine">Cache_sizeL1dCacheLine</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="metasize.L1p.Cache.Line"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">const</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">sizeL1pCacheLine</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#size.L1p.Cache.Line">index URL</a></div>
<p class="xdocHdrSummaryDcl">Size of L1 program cache Line in bytes</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">sizeL1pCacheLine</span> = 64;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#size.L1p.Cache.Line" title="Cache_sizeL1pCacheLine">Cache_sizeL1pCacheLine</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="metasize.L2.Cache.Line"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">const</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">sizeL2CacheLine</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#size.L2.Cache.Line">index URL</a></div>
<p class="xdocHdrSummaryDcl">Size of L2 cache Line in bytes</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">sizeL2CacheLine</span> = 64;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#size.L2.Cache.Line" title="Cache_sizeL2CacheLine">Cache_sizeL2CacheLine</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="meta.Type"></a>
<a class="xdocAnchor" id=".Type_.L1.P"></a>
<a class="xdocAnchor" id=".Type_.L1.D"></a>
<a class="xdocAnchor" id=".Type_.L1"></a>
<a class="xdocAnchor" id=".Type_.L2.P"></a>
<a class="xdocAnchor" id=".Type_.L2.D"></a>
<a class="xdocAnchor" id=".Type_.L2"></a>
<a class="xdocAnchor" id=".Type_.A.L.L.P"></a>
<a class="xdocAnchor" id=".Type_.A.L.L.D"></a>
<a class="xdocAnchor" id=".Type_.A.L.L"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">enum</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">Type</span></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#.Type">index URL</a></div>
<p class="xdocHdrSummaryDcl">Lists of bitmask cache types</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt><i>values of type Cache.<span class="xdoc-id">Type</span></i>
</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">Type_L1P</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Level 1 Program cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">Type_L1D</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Level 1 Data cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">Type_L1</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Level 1 caches</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">Type_L2P</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Level 2 Program cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">Type_L2D</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Level 2 Data cache</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">Type_L2</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;Level 2 caches</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">Type_ALLP</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;All Program caches</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">Type_ALLD</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;All Data caches</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt><span class="xdoc-kw1">const</span> Cache.<span class="xdoc-id">Type_ALL</span>;
</div>
<div class='xdocSynSum'><tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>//&nbsp;All caches</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#.Type" title="Cache_Type">Cache_Type</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="meta.A_bad.Block.Length"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">A_badBlockLength</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#.A_bad.Block.Length">index URL</a></div>
<p class="xdocHdrSummaryDcl">Asserted in Cache_lock</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">A_badBlockLength</span> = <i><a class="xdoc-link" href="../../../../../../xdc/runtime/Assert.html#.Desc" title="xdc.runtime.Assert.Desc">Assert.Desc</a></i> {
</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>msg: "A_badBlockLength: Block length too large. Must be &lt;= L2 way size."
</div>
<div class="xdocSynCode">
<tt></tt><tt></tt>};
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#.A_bad.Block.Length" title="Cache_A_badBlockLength">Cache_A_badBlockLength</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="meta.A_block.Crosses.Page"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">A_blockCrossesPage</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#.A_block.Crosses.Page">index URL</a></div>
<p class="xdocHdrSummaryDcl">Asserted in Cache_lock</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">A_blockCrossesPage</span> = <i><a class="xdoc-link" href="../../../../../../xdc/runtime/Assert.html#.Desc" title="xdc.runtime.Assert.Desc">Assert.Desc</a></i> {
</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>msg: "A_blockCrossesPage: Memory block crosses L2 way page boundary."
</div>
<div class="xdocSynCode">
<tt></tt><tt></tt>};
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#.A_block.Crosses.Page" title="Cache_A_blockCrossesPage">Cache_A_blockCrossesPage</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="meta.A_cache.Disable.Unsupported"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">A_cacheDisableUnsupported</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#.A_cache.Disable.Unsupported">index URL</a></div>
<p class="xdocHdrSummaryDcl">Assert raised when attempting to disable L1 data or L2 unified cache</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">A_cacheDisableUnsupported</span> = <i><a class="xdoc-link" href="../../../../../../xdc/runtime/Assert.html#.Desc" title="xdc.runtime.Assert.Desc">Assert.Desc</a></i> {
</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>msg: "A_cacheDisableUnsupported: Disabling the L1 data or L2 unified cache from user code is not supported. Cache disable/enable is internally managed by the kernel."
</div>
<div class="xdocSynCode">
<tt></tt><tt></tt>};
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">When running in SMP mode, the inter-core lock is implemented using
  ldrex/strex instructions and requires the hardware to implement a
  global monitor to work. Some devices like Keystone 2, do not implement
  a global monitor (only a local monitor). On such devices, the
  cache coherency logic (snoop control unit) along with the local monitors
  can effectively work like a global monitor. Therefore, it is important
  that the caches are not disabled as that would disable cache coherency
  on the particular core and cause the inter-core lock to not work.</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#.A_cache.Disable.Unsupported" title="Cache_A_cacheDisableUnsupported">Cache_A_cacheDisableUnsupported</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="meta.A_cache.Enable.Unsupported"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">A_cacheEnableUnsupported</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#.A_cache.Enable.Unsupported">index URL</a></div>
<p class="xdocHdrSummaryDcl">Assert raised when attempting to enable L1 data or L2 unified cache</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">A_cacheEnableUnsupported</span> = <i><a class="xdoc-link" href="../../../../../../xdc/runtime/Assert.html#.Desc" title="xdc.runtime.Assert.Desc">Assert.Desc</a></i> {
</div>
<div class="xdocSynCode">
<tt></tt><tt>&nbsp;&nbsp;&nbsp;&nbsp;</tt>msg: "A_cacheEnableUnsupported: Enabling the L1 data or L2 unified cache from user code is not supported. Cache disable/enable is internally managed by the kernel."
</div>
<div class="xdocSynCode">
<tt></tt><tt></tt>};
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">It is not recommended for the user code to anable/disable the caches
  when running in SMP mode. Please see the documentation
  <a class="xdoc-link" href="Cache.html#.A_cache.Disable.Unsupported" title="A_cacheDisableUnsupported">here</a> for more details.</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#.A_cache.Enable.Unsupported" title="Cache_A_cacheEnableUnsupported">Cache_A_cacheEnableUnsupported</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="metabranch.Prediction.Enabled"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">branchPredictionEnabled</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#branch.Prediction.Enabled">index URL</a></div>
<p class="xdocHdrSummaryDcl">Enable Branch Prediction at startup, default is true</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">branchPredictionEnabled</span> = <i><span class="xdoc-kw2">Bool</span></i> <span class="xdoc-kw2">true</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">This flag controls whether Branch Prediction should be automatically
  enabled or disabled during system startup.</div>
<span id="xdoc-sect-2"></span>
<div class="xdocSect">NOTE</div>
<div class="xdocText">Upon reset, the A15's Program Flow Prediction (Branch Prediction)
  feature is disabled.</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#branch.Prediction.Enabled" title="Cache_branchPredictionEnabled">Cache_branchPredictionEnabled</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="metaenable.Cache"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">enableCache</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#enable.Cache">index URL</a></div>
<p class="xdocHdrSummaryDcl">Enable L1 and L2 data and program caches</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">enableCache</span> = <i><span class="xdoc-kw2">Bool</span></i> <span class="xdoc-kw2">true</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">To enable a subset of the caches, set this parameter
  to 'false' and call Cache_enable() within main, passing it only
  the <a class="xdoc-link" href="Cache.html#.Type" title="Cache.Type">Cache_Type(s)</a> to be enabled.</div>
<div class="xdocText">Data caching requires the MMU and the memory section/page
  descriptor cacheable attribute to be enabled.</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#enable.Cache" title="Cache_enableCache">Cache_enableCache</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="metaerrata798870"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">errata798870</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#errata798870">index URL</a></div>
<p class="xdocHdrSummaryDcl">Enable workaround for ARM errata 798870</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">errata798870</span> = <i><span class="xdoc-kw2">Bool</span></i> <span class="xdoc-kw2">false</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">Errata 798870 brief description:
  A memory read can stall indefinitely in the L2 cache</div>
<div class="xdocSect">C SYNOPSIS</div>
<div class="xdocText"><a class="xdoc-link" href="#errata798870" title="Cache_errata798870">Cache_errata798870</a></div>
<div class="xdocSynSpacer">&nbsp;</div>
<a class="xdocAnchor" id="common$"></a>
<table class="xdocHdr"><tr>
<td class="xdocHdrTitle"><span class="xdoc-kw1">metaonly </span><span class="xdoc-kw1">config</span> <span class="xdoc-id">Cache.</span><span class="xdoc-id">common$</span>&nbsp;&nbsp;<small><span class="xdocSynSum">//&nbsp;module-wide</span></small></td>
<td class="xdocHdrArrow">
<a class="xdocHdrLink" href="../../../../../../ti/sysbios/family/arm/a15/smp/Cache.html" title="module Cache"><img class="xdocHdrArrow" src="../../../../../../Arrow_up.png"/></a></td>
</table>
<div class=xdocHdrIndex><a class=xdocHdrIndex title="right-click to capture" href="../../../../../../index.html#ti/sysbios/family/arm/a15/smp/Cache.html#common$">index URL</a></div>
<p class="xdocHdrSummaryDcl">Common module configuration parameters</p>
<span id='meta-synop'></span>
<table class="xdocLabel"><tr>
<td class="xdocLabelLeft"><tt><span class="xdoc-id-meta2dcl"></span></tt>Configuration settings</td>
<td class="xdocLabelRight"></td>
</tr></table>
<div class="xdocSynMdcl">
<div class="xdocSynCode">
<tt></tt><tt></tt>Cache.<span class="xdoc-id">common$</span> = <i><a class="xdoc-link" href="../../../../../../xdc/runtime/Types.html#.Common$" title="xdc.runtime.Types.Common$">Types.Common$</a></i> <span class="xdoc-kw2">undefined</span>;
</div>
</div>
<div class="xdocSynSpacer">&nbsp;</div>
<span id="xdoc-sect-1"></span>
<div class="xdocSect">DETAILS</div>
<div class="xdocText">All modules have this configuration parameter.  Its name
  contains the '$' character to ensure it does not conflict with
  configuration parameters declared by the module.  This allows
  new configuration parameters to be added in the future without
  any chance of breaking existing modules.</div>
</div>
<div id="xdocDate">generated on Wed, 22 Aug 2018 13:27:06 GMT</div>
</div></div></body>
</html>
