<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/include/libchip/if_dcreg.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_5d1ab919b2bc2a88d122acf1f2df3693.html">include</a></li><li class="navelem"><a class="el" href="dir_1fdb27e2be6180d7cdab1227ae86282b.html">libchip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">if_dcreg.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 1997, 1998, 1999</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *  Bill Paul &lt;wpaul@ee.columbia.edu&gt;.  All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * are met:</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *    documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 3. All advertising materials mentioning features or use of this software</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    must display the following acknowledgement:</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *  This product includes software developed by Bill Paul.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * 4. Neither the name of the author nor the names of any co-contributors</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    may be used to endorse or promote products derived from this software</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY Bill Paul AND CONTRIBUTORS ``AS IS&#39;&#39; AND</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * ARE DISCLAIMED.  IN NO EVENT SHALL Bill Paul OR THE VOICES IN HIS HEAD</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * $FreeBSD: src/sys/pci/if_dcreg.h,v 1.4.2.21 2003/02/12 22:19:34 mbr Exp $</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * 21143 and clone common register definitions.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define DC_BUSCTL       0x00    </span><span class="comment">/* bus control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define DC_TXSTART      0x08    </span><span class="comment">/* tx start demand */</span><span class="preprocessor"></span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define DC_RXSTART      0x10    </span><span class="comment">/* rx start demand */</span><span class="preprocessor"></span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define DC_RXADDR       0x18    </span><span class="comment">/* rx descriptor list start addr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define DC_TXADDR       0x20    </span><span class="comment">/* tx descriptor list start addr */</span><span class="preprocessor"></span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define DC_ISR          0x28    </span><span class="comment">/* interrupt status register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define DC_NETCFG       0x30    </span><span class="comment">/* network config register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define DC_IMR          0x38    </span><span class="comment">/* interrupt mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define DC_FRAMESDISCARDED  0x40    </span><span class="comment">/* # of discarded frames */</span><span class="preprocessor"></span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define DC_SIO          0x48    </span><span class="comment">/* MII and ROM/EEPROM access */</span><span class="preprocessor"></span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define DC_ROM          0x50    </span><span class="comment">/* ROM programming address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define DC_TIMER        0x58    </span><span class="comment">/* general timer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define DC_10BTSTAT     0x60    </span><span class="comment">/* SIA status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define DC_SIARESET     0x68    </span><span class="comment">/* SIA connectivity */</span><span class="preprocessor"></span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define DC_10BTCTRL     0x70    </span><span class="comment">/* SIA transmit and receive */</span><span class="preprocessor"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define DC_WATCHDOG     0x78    </span><span class="comment">/* SIA and general purpose port */</span><span class="preprocessor"></span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"> * There are two general &#39;types&#39; of MX chips that we need to be</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> * concerned with. One is the original 98713, which has its internal</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> * NWAY support controlled via the MDIO bits in the serial I/O</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> * register. The other is everything else (from the 98713A on up),</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> * which has its internal NWAY controlled via CSR13, CSR14 and CSR15,</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> * just like the 21143. This type setting also governs which of the</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"> * &#39;magic&#39; numbers we write to CSR16. The PNIC II falls into the</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> * 98713A/98715/98715A/98725 category.</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define DC_TYPE_98713       0x1</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define DC_TYPE_98713A      0x2</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define DC_TYPE_987x5       0x3</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* Other type of supported chips. */</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define DC_TYPE_21143       0x4 </span><span class="comment">/* Intel 21143 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define DC_TYPE_ASIX        0x5 </span><span class="comment">/* ASIX AX88140A/AX88141 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define DC_TYPE_AL981       0x6 </span><span class="comment">/* ADMtek AL981 Comet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define DC_TYPE_AN985       0x7 </span><span class="comment">/* ADMtek AN985 Centaur */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define DC_TYPE_DM9102      0x8 </span><span class="comment">/* Davicom DM9102 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define DC_TYPE_PNICII      0x9 </span><span class="comment">/* 82c115 PNIC II */</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define DC_TYPE_PNIC        0xA </span><span class="comment">/* 82c168/82c169 PNIC I */</span><span class="preprocessor"></span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define DC_TYPE_CONEXANT        0xC     </span><span class="comment">/* Conexant LANfinity RS7112 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define DC_IS_MACRONIX(x)           \</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">    (x-&gt;dc_type == DC_TYPE_98713 ||     \</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">     x-&gt;dc_type == DC_TYPE_98713A ||    \</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">     x-&gt;dc_type == DC_TYPE_987x5)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define DC_IS_ADMTEK(x)             \</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">    (x-&gt;dc_type == DC_TYPE_AL981 ||     \</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">     x-&gt;dc_type == DC_TYPE_AN985)</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define DC_IS_INTEL(x)      (x-&gt;dc_type == DC_TYPE_21143)</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define DC_IS_ASIX(x)       (x-&gt;dc_type == DC_TYPE_ASIX)</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define DC_IS_COMET(x)      (x-&gt;dc_type == DC_TYPE_AL981)</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define DC_IS_CENTAUR(x)    (x-&gt;dc_type == DC_TYPE_AN985)</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define DC_IS_DAVICOM(x)    (x-&gt;dc_type == DC_TYPE_DM9102)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define DC_IS_PNICII(x)     (x-&gt;dc_type == DC_TYPE_PNICII)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define DC_IS_PNIC(x)       (x-&gt;dc_type == DC_TYPE_PNIC)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define DC_IS_CONEXANT(x)   (x-&gt;dc_type == DC_TYPE_CONEXANT)</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">/* MII/symbol mode port types */</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define DC_PMODE_MII        0x1</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define DC_PMODE_SYM        0x2</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define DC_PMODE_SIA        0x3</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment"> * Bus control bits.</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define DC_BUSCTL_RESET     0x00000001</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define DC_BUSCTL_ARBITRATION   0x00000002</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define DC_BUSCTL_SKIPLEN   0x0000007C</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define DC_BUSCTL_BUF_BIGENDIAN 0x00000080</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define DC_BUSCTL_BURSTLEN  0x00003F00</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define DC_BUSCTL_CACHEALIGN    0x0000C000</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define DC_BUSCTL_TXPOLL    0x000E0000</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define DC_BUSCTL_DBO       0x00100000</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define DC_BUSCTL_MRME      0x00200000</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define DC_BUSCTL_MRLE      0x00800000</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define DC_BUSCTL_MWIE      0x01000000</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define DC_BUSCTL_ONNOW_ENB 0x04000000</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define DC_SKIPLEN_1LONG    0x00000004</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define DC_SKIPLEN_2LONG    0x00000008</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define DC_SKIPLEN_3LONG    0x00000010</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define DC_SKIPLEN_4LONG    0x00000020</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define DC_SKIPLEN_5LONG    0x00000040</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define DC_CACHEALIGN_NONE  0x00000000</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define DC_CACHEALIGN_8LONG 0x00004000</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define DC_CACHEALIGN_16LONG    0x00008000</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define DC_CACHEALIGN_32LONG    0x0000C000</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define DC_BURSTLEN_USECA   0x00000000</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define DC_BURSTLEN_1LONG   0x00000100</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define DC_BURSTLEN_2LONG   0x00000200</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define DC_BURSTLEN_4LONG   0x00000400</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define DC_BURSTLEN_8LONG   0x00000800</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define DC_BURSTLEN_16LONG  0x00001000</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define DC_BURSTLEN_32LONG  0x00002000</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define DC_TXPOLL_OFF       0x00000000</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define DC_TXPOLL_1     0x00020000</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define DC_TXPOLL_2     0x00040000</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define DC_TXPOLL_3     0x00060000</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define DC_TXPOLL_4     0x00080000</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define DC_TXPOLL_5     0x000A0000</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define DC_TXPOLL_6     0x000C0000</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define DC_TXPOLL_7     0x000E0000</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"> * Interrupt status bits.</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define DC_ISR_TX_OK        0x00000001</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define DC_ISR_TX_IDLE      0x00000002</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define DC_ISR_TX_NOBUF     0x00000004</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define DC_ISR_TX_JABBERTIMEO   0x00000008</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define DC_ISR_LINKGOOD     0x00000010</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define DC_ISR_TX_UNDERRUN  0x00000020</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define DC_ISR_RX_OK        0x00000040</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define DC_ISR_RX_NOBUF     0x00000080</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define DC_ISR_RX_READ      0x00000100</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define DC_ISR_RX_WATDOGTIMEO   0x00000200</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define DC_ISR_TX_EARLY     0x00000400</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define DC_ISR_TIMER_EXPIRED    0x00000800</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define DC_ISR_LINKFAIL     0x00001000</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define DC_ISR_BUS_ERR      0x00002000</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define DC_ISR_RX_EARLY     0x00004000</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define DC_ISR_ABNORMAL     0x00008000</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define DC_ISR_NORMAL       0x00010000</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define DC_ISR_RX_STATE     0x000E0000</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define DC_ISR_TX_STATE     0x00700000</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define DC_ISR_BUSERRTYPE   0x03800000</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define DC_ISR_100MBPSLINK  0x08000000</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define DC_ISR_MAGICKPACK   0x10000000</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define DC_RXSTATE_STOPPED  0x00000000  </span><span class="comment">/* 000 - Stopped */</span><span class="preprocessor"></span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define DC_RXSTATE_FETCH    0x00020000  </span><span class="comment">/* 001 - Fetching descriptor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define DC_RXSTATE_ENDCHECK 0x00040000  </span><span class="comment">/* 010 - check for rx end */</span><span class="preprocessor"></span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define DC_RXSTATE_WAIT     0x00060000  </span><span class="comment">/* 011 - waiting for packet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor">#define DC_RXSTATE_SUSPEND  0x00080000  </span><span class="comment">/* 100 - suspend rx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define DC_RXSTATE_CLOSE    0x000A0000  </span><span class="comment">/* 101 - close tx desc */</span><span class="preprocessor"></span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define DC_RXSTATE_FLUSH    0x000C0000  </span><span class="comment">/* 110 - flush from FIFO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define DC_RXSTATE_DEQUEUE  0x000E0000  </span><span class="comment">/* 111 - dequeue from FIFO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define DC_TXSTATE_RESET    0x00000000  </span><span class="comment">/* 000 - reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define DC_TXSTATE_FETCH    0x00100000  </span><span class="comment">/* 001 - fetching descriptor */</span><span class="preprocessor"></span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define DC_TXSTATE_WAITEND  0x00200000  </span><span class="comment">/* 010 - wait for tx end */</span><span class="preprocessor"></span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define DC_TXSTATE_READING  0x00300000  </span><span class="comment">/* 011 - read and enqueue */</span><span class="preprocessor"></span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define DC_TXSTATE_RSVD     0x00400000  </span><span class="comment">/* 100 - reserved */</span><span class="preprocessor"></span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define DC_TXSTATE_SETUP    0x00500000  </span><span class="comment">/* 101 - setup packet */</span><span class="preprocessor"></span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define DC_TXSTATE_SUSPEND  0x00600000  </span><span class="comment">/* 110 - suspend tx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define DC_TXSTATE_CLOSE    0x00700000  </span><span class="comment">/* 111 - close tx desc */</span><span class="preprocessor"></span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"> * Network config bits.</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define DC_NETCFG_RX_HASHPERF   0x00000001</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define DC_NETCFG_RX_ON     0x00000002</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define DC_NETCFG_RX_HASHONLY   0x00000004</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define DC_NETCFG_RX_BADFRAMES  0x00000008</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define DC_NETCFG_RX_INVFILT    0x00000010</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define DC_NETCFG_BACKOFFCNT    0x00000020</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define DC_NETCFG_RX_PROMISC    0x00000040</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define DC_NETCFG_RX_ALLMULTI   0x00000080</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define DC_NETCFG_FULLDUPLEX    0x00000200</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define DC_NETCFG_LOOPBACK  0x00000C00</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define DC_NETCFG_FORCECOLL 0x00001000</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define DC_NETCFG_TX_ON     0x00002000</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define DC_NETCFG_TX_THRESH 0x0000C000</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define DC_NETCFG_TX_BACKOFF    0x00020000</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define DC_NETCFG_PORTSEL   0x00040000  </span><span class="comment">/* 0 == 10, 1 == 100 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define DC_NETCFG_HEARTBEAT 0x00080000</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define DC_NETCFG_STORENFWD 0x00200000</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define DC_NETCFG_SPEEDSEL  0x00400000  </span><span class="comment">/* 1 == 10, 0 == 100 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define DC_NETCFG_PCS       0x00800000</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define DC_NETCFG_SCRAMBLER 0x01000000</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define DC_NETCFG_NO_RXCRC  0x02000000</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define DC_NETCFG_RX_ALL    0x40000000</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define DC_NETCFG_CAPEFFECT 0x80000000</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define DC_OPMODE_NORM      0x00000000</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define DC_OPMODE_INTLOOP   0x00000400</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define DC_OPMODE_EXTLOOP   0x00000800</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#if 0</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define DC_TXTHRESH_72BYTES 0x00000000</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define DC_TXTHRESH_96BYTES 0x00004000</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define DC_TXTHRESH_128BYTES    0x00008000</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define DC_TXTHRESH_160BYTES    0x0000C000</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define DC_TXTHRESH_MIN     0x00000000</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define DC_TXTHRESH_INC     0x00004000</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define DC_TXTHRESH_MAX     0x0000C000</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment"> * Interrupt mask bits.</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define DC_IMR_TX_OK        0x00000001</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define DC_IMR_TX_IDLE      0x00000002</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define DC_IMR_TX_NOBUF     0x00000004</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define DC_IMR_TX_JABBERTIMEO   0x00000008</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define DC_IMR_LINKGOOD     0x00000010</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define DC_IMR_TX_UNDERRUN  0x00000020</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define DC_IMR_RX_OK        0x00000040</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define DC_IMR_RX_NOBUF     0x00000080</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define DC_IMR_RX_READ      0x00000100</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define DC_IMR_RX_WATDOGTIMEO   0x00000200</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define DC_IMR_TX_EARLY     0x00000400</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define DC_IMR_TIMER_EXPIRED    0x00000800</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define DC_IMR_LINKFAIL     0x00001000</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define DC_IMR_BUS_ERR      0x00002000</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define DC_IMR_RX_EARLY     0x00004000</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define DC_IMR_ABNORMAL     0x00008000</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define DC_IMR_NORMAL       0x00010000</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define DC_IMR_100MBPSLINK  0x08000000</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define DC_IMR_MAGICKPACK   0x10000000</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define DC_INTRS    \</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">    (DC_IMR_RX_OK|DC_IMR_TX_OK|DC_IMR_RX_NOBUF|DC_IMR_RX_WATDOGTIMEO|\</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">    DC_IMR_TX_NOBUF|DC_IMR_TX_UNDERRUN|DC_IMR_BUS_ERR|      \</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">    DC_IMR_ABNORMAL|DC_IMR_NORMAL</span><span class="comment">/*|DC_IMR_TX_EARLY*/</span><span class="preprocessor">)</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment"> * Serial I/O (EEPROM/ROM) bits.</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define DC_SIO_EE_CS        0x00000001  </span><span class="comment">/* EEPROM chip select */</span><span class="preprocessor"></span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define DC_SIO_EE_CLK       0x00000002  </span><span class="comment">/* EEPROM clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define DC_SIO_EE_DATAIN    0x00000004  </span><span class="comment">/* EEPROM data output */</span><span class="preprocessor"></span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define DC_SIO_EE_DATAOUT   0x00000008  </span><span class="comment">/* EEPROM data input */</span><span class="preprocessor"></span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define DC_SIO_ROMDATA4     0x00000010</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define DC_SIO_ROMDATA5     0x00000020</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define DC_SIO_ROMDATA6     0x00000040</span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define DC_SIO_ROMDATA7     0x00000080</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define DC_SIO_EESEL        0x00000800</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define DC_SIO_ROMSEL       0x00001000</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define DC_SIO_ROMCTL_WRITE 0x00002000</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define DC_SIO_ROMCTL_READ  0x00004000</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define DC_SIO_MII_CLK      0x00010000  </span><span class="comment">/* MDIO clock */</span><span class="preprocessor"></span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define DC_SIO_MII_DATAOUT  0x00020000  </span><span class="comment">/* MDIO data out */</span><span class="preprocessor"></span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#define DC_SIO_MII_DIR      0x00040000  </span><span class="comment">/* MDIO dir */</span><span class="preprocessor"></span></div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#define DC_SIO_MII_DATAIN   0x00080000  </span><span class="comment">/* MDIO data in */</span><span class="preprocessor"></span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define DC_EECMD_WRITE      0x140</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define DC_EECMD_READ       0x180</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define DC_EECMD_ERASE      0x1c0</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define DC_EE_NODEADDR_OFFSET   0x70</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define DC_EE_NODEADDR      10</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment"> * General purpose timer register</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define DC_TIMER_VALUE      0x0000FFFF</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define DC_TIMER_CONTINUOUS 0x00010000</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"> * 10baseT status register</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define DC_TSTAT_MIIACT     0x00000001 </span><span class="comment">/* MII port activity */</span><span class="preprocessor"></span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define DC_TSTAT_LS100      0x00000002 </span><span class="comment">/* link status of 100baseTX */</span><span class="preprocessor"></span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define DC_TSTAT_LS10       0x00000004 </span><span class="comment">/* link status of 10baseT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define DC_TSTAT_AUTOPOLARITY   0x00000008</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define DC_TSTAT_AUIACT     0x00000100 </span><span class="comment">/* AUI activity */</span><span class="preprocessor"></span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define DC_TSTAT_10BTACT    0x00000200 </span><span class="comment">/* 10baseT activity */</span><span class="preprocessor"></span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define DC_TSTAT_NSN        0x00000400 </span><span class="comment">/* non-stable FLPs detected */</span><span class="preprocessor"></span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define DC_TSTAT_REMFAULT   0x00000800</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define DC_TSTAT_ANEGSTAT   0x00007000</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define DC_TSTAT_LP_CAN_NWAY    0x00008000 </span><span class="comment">/* link partner supports NWAY */</span><span class="preprocessor"></span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define DC_TSTAT_LPCODEWORD 0xFFFF0000 </span><span class="comment">/* link partner&#39;s code word */</span><span class="preprocessor"></span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define DC_ASTAT_DISABLE    0x00000000</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define DC_ASTAT_TXDISABLE  0x00001000</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define DC_ASTAT_ABDETECT   0x00002000</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define DC_ASTAT_ACKDETECT  0x00003000</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define DC_ASTAT_CMPACKDETECT   0x00004000</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define DC_ASTAT_AUTONEGCMP 0x00005000</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define DC_ASTAT_LINKCHECK  0x00006000</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"> * PHY reset register</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define DC_SIA_RESET        0x00000001</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define DC_SIA_AUI      0x00000008 </span><span class="comment">/* AUI or 10baseT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"> * 10baseT control register</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define DC_TCTL_ENCODER_ENB 0x00000001</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define DC_TCTL_LOOPBACK    0x00000002</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define DC_TCTL_DRIVER_ENB  0x00000004</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define DC_TCTL_LNKPULSE_ENB    0x00000008</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define DC_TCTL_HALFDUPLEX  0x00000040</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define DC_TCTL_AUTONEGENBL 0x00000080</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define DC_TCTL_RX_SQUELCH  0x00000100</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor">#define DC_TCTL_COLL_SQUELCH    0x00000200</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor">#define DC_TCTL_COLL_DETECT 0x00000400</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define DC_TCTL_SQE_ENB     0x00000800</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define DC_TCTL_LINKTEST    0x00001000</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define DC_TCTL_AUTOPOLARITY    0x00002000</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define DC_TCTL_SET_POL_PLUS    0x00004000</span></div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor">#define DC_TCTL_AUTOSENSE   0x00008000  </span><span class="comment">/* 10bt/AUI autosense */</span><span class="preprocessor"></span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor">#define DC_TCTL_100BTXHALF  0x00010000</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define DC_TCTL_100BTXFULL  0x00020000</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define DC_TCTL_100BT4      0x00040000</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"> * Watchdog timer register</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define DC_WDOG_JABBERDIS   0x00000001</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define DC_WDOG_HOSTUNJAB   0x00000002</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define DC_WDOG_JABBERCLK   0x00000004</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define DC_WDOG_RXWDOGDIS   0x00000010</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define DC_WDOG_RXWDOGCLK   0x00000020</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define DC_WDOG_MUSTBEZERO  0x00000100</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define DC_WDOG_AUIBNC      0x00100000</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define DC_WDOG_ACTIVITY    0x00200000</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define DC_WDOG_RX_MATCH    0x00400000</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define DC_WDOG_LINK        0x00800000</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define DC_WDOG_CTLWREN     0x08000000</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment"> * Size of a setup frame.</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define DC_SFRAME_LEN       192</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment"> * 21x4x TX/RX list structure.</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="structdc__desc.html">  368</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdc__desc.html">dc_desc</a> {</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    u_int32_t       dc_status;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    u_int32_t       dc_ctl;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    u_int32_t       dc_ptr1;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    u_int32_t       dc_ptr2;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;};</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor">#define dc_data     dc_ptr1</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="preprocessor">#define dc_next     dc_ptr2</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define DC_RXSTAT_FIFOOFLOW 0x00000001</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#define DC_RXSTAT_CRCERR    0x00000002</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#define DC_RXSTAT_DRIBBLE   0x00000004</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#define DC_RXSTAT_MIIERE    0x00000008</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define DC_RXSTAT_WATCHDOG  0x00000010</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define DC_RXSTAT_FRAMETYPE 0x00000020  </span><span class="comment">/* 0 == IEEE 802.3 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define DC_RXSTAT_COLLSEEN  0x00000040</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#define DC_RXSTAT_GIANT     0x00000080</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define DC_RXSTAT_LASTFRAG  0x00000100</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define DC_RXSTAT_FIRSTFRAG 0x00000200</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define DC_RXSTAT_MULTICAST 0x00000400</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor">#define DC_RXSTAT_RUNT      0x00000800</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#define DC_RXSTAT_RXTYPE    0x00003000</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define DC_RXSTAT_DE        0x00004000</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define DC_RXSTAT_RXERR     0x00008000</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define DC_RXSTAT_RXLEN     0x3FFF0000</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor">#define DC_RXSTAT_OWN       0x80000000</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define DC_RXBYTES(x)       ((x &amp; DC_RXSTAT_RXLEN) &gt;&gt; 16)</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define DC_RXSTAT (DC_RXSTAT_FIRSTFRAG|DC_RXSTAT_LASTFRAG|DC_RXSTAT_OWN)</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define DC_RXCTL_BUFLEN1    0x00000FFF</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define DC_RXCTL_BUFLEN2    0x00FFF000</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define DC_RXCTL_RLINK      0x01000000</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define DC_RXCTL_RLAST      0x02000000</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define DC_TXSTAT_DEFER     0x00000001</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define DC_TXSTAT_UNDERRUN  0x00000002</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define DC_TXSTAT_LINKFAIL  0x00000003</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define DC_TXSTAT_COLLCNT   0x00000078</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define DC_TXSTAT_SQE       0x00000080</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define DC_TXSTAT_EXCESSCOLL    0x00000100</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define DC_TXSTAT_LATECOLL  0x00000200</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor">#define DC_TXSTAT_NOCARRIER 0x00000400</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor">#define DC_TXSTAT_CARRLOST  0x00000800</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor">#define DC_TXSTAT_JABTIMEO  0x00004000</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor">#define DC_TXSTAT_ERRSUM    0x00008000</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor">#define DC_TXSTAT_OWN       0x80000000</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor">#define DC_TXCTL_BUFLEN1    0x000007FF</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor">#define DC_TXCTL_BUFLEN2    0x003FF800</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor">#define DC_TXCTL_FILTTYPE0  0x00400000</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="preprocessor">#define DC_TXCTL_PAD        0x00800000</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="preprocessor">#define DC_TXCTL_TLINK      0x01000000</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define DC_TXCTL_TLAST      0x02000000</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor">#define DC_TXCTL_NOCRC      0x04000000</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define DC_TXCTL_SETUP      0x08000000</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor">#define DC_TXCTL_FILTTYPE1  0x10000000</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor">#define DC_TXCTL_FIRSTFRAG  0x20000000</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor">#define DC_TXCTL_LASTFRAG   0x40000000</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="preprocessor">#define DC_TXCTL_FINT       0x80000000</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define DC_FILTER_PERFECT   0x00000000</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor">#define DC_FILTER_HASHPERF  0x00400000</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define DC_FILTER_INVERSE   0x10000000</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define DC_FILTER_HASHONLY  0x10400000</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#define DC_MAXFRAGS     16</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#ifdef DEVICE_POLLING</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define DC_RX_LIST_CNT      192</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define DC_RX_LIST_CNT      64</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define DC_TX_LIST_CNT      256</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="preprocessor">#define DC_MIN_FRAMELEN     60</span></div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="preprocessor">#define DC_RXLEN        1536</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor">#define DC_INC(x, y)    (x) = (x + 1) % y</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="structdc__list__data.html">  447</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdc__list__data.html">dc_list_data</a> {</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;    <span class="keyword">struct </span><a class="code" href="structdc__desc.html">dc_desc</a>      dc_rx_list[DC_RX_LIST_CNT];</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <span class="keyword">struct </span><a class="code" href="structdc__desc.html">dc_desc</a>      dc_tx_list[DC_TX_LIST_CNT];</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;};</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="structdc__chain__data.html">  452</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdc__chain__data.html">dc_chain_data</a> {</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="keyword">struct </span>mbuf     *dc_rx_chain[DC_RX_LIST_CNT];</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <span class="keyword">struct </span>mbuf     *dc_tx_chain[DC_TX_LIST_CNT];</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    u_int32_t       dc_sbuf[DC_SFRAME_LEN/<span class="keyword">sizeof</span>(u_int32_t)];</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    u_int8_t        dc_pad[DC_MIN_FRAMELEN];</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <span class="keywordtype">int</span>         dc_tx_prod;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <span class="keywordtype">int</span>         dc_tx_cons;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="keywordtype">int</span>         dc_tx_cnt;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    <span class="keywordtype">int</span>         dc_rx_prod;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;};</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="structdc__mediainfo.html">  463</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdc__mediainfo.html">dc_mediainfo</a> {</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    <span class="keywordtype">int</span>         dc_media;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    u_int8_t        *dc_gp_ptr;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    u_int8_t        dc_gp_len;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    u_int8_t        *dc_reset_ptr;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    u_int8_t        dc_reset_len;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <span class="keyword">struct </span><a class="code" href="structdc__mediainfo.html">dc_mediainfo</a> *dc_next;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;};</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="structdc__type.html">  473</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdc__type.html">dc_type</a> {</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    u_int16_t       dc_vid;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    u_int16_t       dc_did;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <span class="keywordtype">char</span>            *dc_name;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="keywordtype">int</span>             dc_devsig;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="keywordtype">int</span>             dc_bus;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="keywordtype">int</span>             dc_dev;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <span class="keywordtype">int</span>             dc_fun;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;};</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="structdc__mii__frame.html">  483</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdc__mii__frame.html">dc_mii_frame</a> {</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    u_int8_t        mii_stdelim;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    u_int8_t        mii_opcode;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    u_int8_t        mii_phyaddr;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    u_int8_t        mii_regaddr;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    u_int8_t        mii_turnaround;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    u_int16_t       mii_data;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;};</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment"> * MII constants</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define DC_MII_STARTDELIM   0x01</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#define DC_MII_READOP       0x02</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor">#define DC_MII_WRITEOP      0x01</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#define DC_MII_TURNAROUND   0x02</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment"> * Registers specific to clone devices.</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment"> * This mainly relates to RX filter programming: not all 21x4x clones</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment"> * use the standard DEC filter programming mechanism.</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment"> * ADMtek specific registers and constants for the AL981 and AN985.</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment"> * The AN985 doesn&#39;t use the magic PHY registers.</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor">#define DC_AL_CR        0x88    </span><span class="comment">/* command register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor">#define DC_AL_PAR0      0xA4    </span><span class="comment">/* station address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#define DC_AL_PAR1      0xA8    </span><span class="comment">/* station address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor">#define DC_AL_MAR0      0xAC    </span><span class="comment">/* multicast hash filter */</span><span class="preprocessor"></span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define DC_AL_MAR1      0xB0    </span><span class="comment">/* multicast hash filter */</span><span class="preprocessor"></span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define DC_AL_BMCR      0xB4    </span><span class="comment">/* built in PHY control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define DC_AL_BMSR      0xB8    </span><span class="comment">/* built in PHY status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define DC_AL_VENID     0xBC    </span><span class="comment">/* built in PHY ID0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define DC_AL_DEVID     0xC0    </span><span class="comment">/* built in PHY ID1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor">#define DC_AL_ANAR      0xC4    </span><span class="comment">/* built in PHY autoneg advert */</span><span class="preprocessor"></span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor">#define DC_AL_LPAR      0xC8    </span><span class="comment">/* bnilt in PHY link part. ability */</span><span class="preprocessor"></span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="preprocessor">#define DC_AL_ANER      0xCC    </span><span class="comment">/* built in PHY autoneg expansion */</span><span class="preprocessor"></span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define DC_AL_CR_ATUR       0x00000001 </span><span class="comment">/* automatic TX underrun recovery */</span><span class="preprocessor"></span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor">#define DC_ADMTEK_PHYADDR   0x1</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor">#define DC_AL_EE_NODEADDR   4</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">/* End of ADMtek specific registers */</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment"> * ASIX specific registers.</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">#define DC_AX_FILTIDX       0x68    </span><span class="comment">/* RX filter index */</span><span class="preprocessor"></span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">#define DC_AX_FILTDATA      0x70    </span><span class="comment">/* RX filter data */</span><span class="preprocessor"></span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment"> * Special ASIX-specific bits in the ASIX NETCFG register (CSR6).</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor">#define DC_AX_NETCFG_RX_BROAD   0x00000100</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment"> * RX Filter Index Register values</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor">#define DC_AX_FILTIDX_PAR0  0x00000000</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor">#define DC_AX_FILTIDX_PAR1  0x00000001</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">#define DC_AX_FILTIDX_MAR0  0x00000002</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">#define DC_AX_FILTIDX_MAR1  0x00000003</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment">/* End of ASIX specific registers */</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment"> * Macronix specific registers. The Macronix chips have a special</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment"> * register for reading the NWAY status, which we don&#39;t use, plus</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment"> * a magic packet register, which we need to tweak a bit per the</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment"> * Macronix application notes.</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor">#define DC_MX_MAGICPACKET   0x80</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor">#define DC_MX_NWAYSTAT      0xA0</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment"> * Magic packet register</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor">#define DC_MX_MPACK_DISABLE 0x00400000</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment"> * NWAY status register.</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#define DC_MX_NWAY_10BTHALF 0x08000000</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="preprocessor">#define DC_MX_NWAY_10BTFULL 0x10000000</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">#define DC_MX_NWAY_100BTHALF    0x20000000</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define DC_MX_NWAY_100BTFULL    0x40000000</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor">#define DC_MX_NWAY_100BT4   0x80000000</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"> * These are magic values that must be written into CSR16</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment"> * (DC_MX_MAGICPACKET) in order to put the chip into proper</span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment"> * operating mode. The magic numbers are documented in the</span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment"> * Macronix 98715 application notes.</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor">#define DC_MX_MAGIC_98713   0x0F370000</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor">#define DC_MX_MAGIC_98713A  0x0B3C0000</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#define DC_MX_MAGIC_98715   0x0B3C0000</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor">#define DC_MX_MAGIC_98725   0x0B3C0000</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">/* End of Macronix specific registers */</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment"> * PNIC 82c168/82c169 specific registers.</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment"> * The PNIC has its own special NWAY support, which doesn&#39;t work,</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment"> * and shortcut ways of reading the EEPROM and MII bus.</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor">#define DC_PN_GPIO      0x60    </span><span class="comment">/* general purpose pins control */</span><span class="preprocessor"></span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor">#define DC_PN_PWRUP_CFG     0x90    </span><span class="comment">/* config register, set by EEPROM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor">#define DC_PN_SIOCTL        0x98    </span><span class="comment">/* serial EEPROM control register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor">#define DC_PN_MII       0xA0    </span><span class="comment">/* MII access register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor">#define DC_PN_NWAY      0xB8    </span><span class="comment">/* Internal NWAY register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">/* Serial I/O EEPROM register */</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor">#define DC_PN_SIOCTL_DATA   0x0000003F</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor">#define DC_PN_SIOCTL_OPCODE 0x00000300</span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor">#define DC_PN_SIOCTL_BUSY   0x80000000</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor">#define DC_PN_EEOPCODE_ERASE    0x00000300</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor">#define DC_PN_EEOPCODE_READ 0x00000600</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor">#define DC_PN_EEOPCODE_WRITE    0x00000100</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment"> * The first two general purpose pins control speed selection and</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment"> * 100Mbps loopback on the 82c168 chip. The control bits should always</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment"> * be set (to make the data pins outputs) and the speed selction and</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment"> * loopback bits set accordingly when changing media. Physically, this</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment"> * will set the state of a relay mounted on the card.</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor">#define DC_PN_GPIO_DATA0    0x000000001</span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor">#define DC_PN_GPIO_DATA1    0x000000002</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor">#define DC_PN_GPIO_DATA2    0x000000004</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor">#define DC_PN_GPIO_DATA3    0x000000008</span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor">#define DC_PN_GPIO_CTL0     0x000000010</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor">#define DC_PN_GPIO_CTL1     0x000000020</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor">#define DC_PN_GPIO_CTL2     0x000000040</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor">#define DC_PN_GPIO_CTL3     0x000000080</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor">#define DC_PN_GPIO_SPEEDSEL DC_PN_GPIO_DATA0</span><span class="comment">/* 1 == 100Mbps, 0 == 10Mbps */</span><span class="preprocessor"></span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor">#define DC_PN_GPIO_100TX_LOOP   DC_PN_GPIO_DATA1</span><span class="comment">/* 1 == normal, 0 == loop */</span><span class="preprocessor"></span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor">#define DC_PN_GPIO_BNC_ENB  DC_PN_GPIO_DATA2</span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor">#define DC_PN_GPIO_100TX_LNK    DC_PN_GPIO_DATA3</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor">#define DC_PN_GPIO_SETBIT(sc, r)            \</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor">    DC_SETBIT(sc, DC_PN_GPIO, ((r) | (r &lt;&lt; 4)))</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor">#define DC_PN_GPIO_CLRBIT(sc, r)            \</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor">    {                       \</span></div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor">        DC_SETBIT(sc, DC_PN_GPIO, ((r) &lt;&lt; 4));  \</span></div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">        DC_CLRBIT(sc, DC_PN_GPIO, (r));     \</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">    }</span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="comment">/* shortcut MII access register */</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor">#define DC_PN_MII_DATA      0x0000FFFF</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor">#define DC_PN_MII_RESERVER  0x00020000</span></div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor">#define DC_PN_MII_REGADDR   0x007C0000</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor">#define DC_PN_MII_PHYADDR   0x0F800000</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor">#define DC_PN_MII_OPCODE    0x30000000</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor">#define DC_PN_MII_BUSY      0x80000000</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor">#define DC_PN_MIIOPCODE_READ    0x60020000</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">#define DC_PN_MIIOPCODE_WRITE   0x50020000</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment">/* Internal NWAY bits */</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">#define DC_PN_NWAY_RESET    0x00000001  </span><span class="comment">/* reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define DC_PN_NWAY_PDOWN    0x00000002  </span><span class="comment">/* power down */</span><span class="preprocessor"></span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define DC_PN_NWAY_BYPASS   0x00000004  </span><span class="comment">/* bypass */</span><span class="preprocessor"></span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define DC_PN_NWAY_AUILOWCUR    0x00000008  </span><span class="comment">/* AUI low current */</span><span class="preprocessor"></span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#define DC_PN_NWAY_TPEXTEND 0x00000010  </span><span class="comment">/* low squelch voltage */</span><span class="preprocessor"></span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor">#define DC_PN_NWAY_POLARITY 0x00000020  </span><span class="comment">/* 0 == on, 1 == off */</span><span class="preprocessor"></span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">#define DC_PN_NWAY_TP       0x00000040  </span><span class="comment">/* 1 == tp, 0 == AUI */</span><span class="preprocessor"></span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor">#define DC_PN_NWAY_AUIVOLT  0x00000080  </span><span class="comment">/* 1 == full, 0 == half */</span><span class="preprocessor"></span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor">#define DC_PN_NWAY_DUPLEX   0x00000100  </span><span class="comment">/* LED, 1 == full, 0 == half */</span><span class="preprocessor"></span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">#define DC_PN_NWAY_LINKTEST 0x00000200  </span><span class="comment">/* 0 == on, 1 == off */</span><span class="preprocessor"></span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor">#define DC_PN_NWAY_AUTODETECT   0x00000400  </span><span class="comment">/* 1 == off, 0 == on */</span><span class="preprocessor"></span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor">#define DC_PN_NWAY_SPEEDSEL 0x00000800  </span><span class="comment">/* LED, 0 = 10, 1 == 100 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">#define DC_PN_NWAY_NWAY_ENB 0x00001000  </span><span class="comment">/* 0 == off, 1 == on */</span><span class="preprocessor"></span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor">#define DC_PN_NWAY_CAP10HDX 0x00002000</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor">#define DC_PN_NWAY_CAP10FDX 0x00004000</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor">#define DC_PN_NWAY_CAP100FDX    0x00008000</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor">#define DC_PN_NWAY_CAP100HDX    0x00010000</span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#define DC_PN_NWAY_CAP100T4 0x00020000</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor">#define DC_PN_NWAY_ANEGRESTART  0x02000000  </span><span class="comment">/* resets when aneg done */</span><span class="preprocessor"></span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#define DC_PN_NWAY_REMFAULT 0x04000000</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="preprocessor">#define DC_PN_NWAY_LPAR10HDX    0x08000000</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#define DC_PN_NWAY_LPAR10FDX    0x10000000</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define DC_PN_NWAY_LPAR100FDX   0x20000000</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor">#define DC_PN_NWAY_LPAR100HDX   0x40000000</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">#define DC_PN_NWAY_LPAR100T4    0x80000000</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">/* End of PNIC specific registers */</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment"> * CONEXANT specific registers.</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor">#define DC_CONEXANT_PHYADDR 0x1</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor">#define DC_CONEXANT_EE_NODEADDR 0x19A</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">/* End of CONEXANT specific registers */</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="structdc__softc.html">  681</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdc__softc.html">dc_softc</a> {</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    <span class="keyword">struct </span>arpcom       arpcom;     <span class="comment">/* interface info */</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    <a class="code" href="struct____rtems__irq__connect__data____.html">rtems_irq_connect_data</a>  irqInfo;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    <span class="keyword">volatile</span> u_int32_t  membase;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;    <a class="code" href="group__ClassicTasks.html#gab20892b814dced7dd4e5b9bf42becd57">rtems_id</a>        daemontid;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">#if 0</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    bus_space_handle_t  dc_bhandle; <span class="comment">/* bus space handle */</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    bus_space_tag_t     dc_btag;    <span class="comment">/* bus space tag */</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    <span class="keywordtype">void</span>            *dc_intrhand;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <span class="keyword">struct </span>resource     *dc_irq;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    <span class="keyword">struct </span>resource     *dc_res;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    <span class="keyword">struct </span><a class="code" href="structdc__type.html">dc_type</a>      *dc_info;   <span class="comment">/* adapter info */</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">/*  device_t        dc_miibus;  */</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    u_int8_t        dc_unit;    <span class="comment">/* interface number */</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    <span class="keywordtype">char</span>            *dc_name;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    u_int8_t        <a class="code" href="structdc__type.html">dc_type</a>;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    u_int8_t        dc_pmode;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;    u_int8_t        dc_link;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    u_int8_t        dc_cachesize;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;    <span class="keywordtype">int</span>         dc_romwidth;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <span class="keywordtype">int</span>         dc_pnic_rx_bug_save;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>       *dc_pnic_rx_buf;</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <span class="keywordtype">int</span>         dc_if_flags;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    <span class="keywordtype">int</span>         dc_if_media;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    u_int32_t       dc_flags;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    u_int32_t       dc_txthresh;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    u_int8_t        *dc_srom;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    <span class="keyword">struct </span><a class="code" href="structdc__mediainfo.html">dc_mediainfo</a> *dc_mi;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">    struct callout_handle   dc_stat_ch;</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <span class="keyword">struct </span><a class="code" href="structdc__list__data.html">dc_list_data</a> *dc_ldata;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    <span class="keyword">struct </span><a class="code" href="structdc__chain__data.html">dc_chain_data</a>    dc_cdata;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#ifdef __alpha__</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <span class="keywordtype">int</span>         dc_srm_media;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#ifdef  DEVICE_POLLING</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <span class="keywordtype">int</span>         rxcycles;   <span class="comment">/* ... when polling */</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    <span class="keywordtype">int</span>         suspended;  <span class="comment">/* 0 = normal  1 = suspended */</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    u_int32_t       saved_maps[5];  <span class="comment">/* pci data */</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;    u_int32_t       saved_biosaddr;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    u_int8_t        saved_intline;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    u_int8_t        saved_cachelnsz;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    u_int8_t        saved_lattimer;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;};</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">#define DC_TX_POLL      0x00000001</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define DC_TX_COALESCE      0x00000002</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define DC_TX_ADMTEK_WAR    0x00000004</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">#define DC_TX_USE_TX_INTR   0x00000008</span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define DC_RX_FILTER_TULIP  0x00000010</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define DC_TX_INTR_FIRSTFRAG    0x00000020</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#define DC_PNIC_RX_BUG_WAR  0x00000040</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define DC_TX_FIXED_RING    0x00000080</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define DC_TX_STORENFWD     0x00000100</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">#define DC_REDUCED_MII_POLL 0x00000200</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#define DC_TX_INTR_ALWAYS   0x00000400</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#define DC_21143_NWAY       0x00000800</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="preprocessor">#define DC_128BIT_HASH      0x00001000</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="preprocessor">#define DC_64BIT_HASH       0x00002000</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="preprocessor">#define DC_TULIP_LEDS       0x00004000</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="preprocessor">#define DC_TX_ONE       0x00008000</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment"> * register space access macros</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">#define _readl_(addr)     (*(volatile unsigned int *)((void *)(addr)))</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">#define _writel_(b, addr) (*(volatile unsigned int *)((void *)(addr)) = (b))</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="preprocessor">#define CSR_READ_4(sc, reg) _readl_(((sc-&gt;membase)+(reg)))</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor">#define CSR_WRITE_4(sc, reg, val)   _writel_(val, ((sc-&gt;membase)+(reg)))</span></div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="preprocessor">#define DC_TIMEOUT      1000</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor">#define ETHER_ALIGN     2</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment"> * General constants that are fun to know.</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment"> * DEC PCI vendor ID</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="preprocessor">#define DC_VENDORID_DEC     0x1011</span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment"> * DEC/Intel 21143 PCI device ID</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="preprocessor">#define DC_DEVICEID_21143   0x0019</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment"> * Macronix PCI vendor ID</span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="preprocessor">#define DC_VENDORID_MX      0x10D9</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment"> * Macronix PMAC device IDs.</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#define DC_DEVICEID_98713   0x0512</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="preprocessor">#define DC_DEVICEID_987x5   0x0531</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define DC_DEVICEID_98727   0x0532</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define DC_DEVICEID_98732   0x0532</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment">/* Macronix PCI revision codes. */</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#define DC_REVISION_98713   0x00</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="preprocessor">#define DC_REVISION_98713A  0x10</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="preprocessor">#define DC_REVISION_98715   0x20</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="preprocessor">#define DC_REVISION_98715AEC_C  0x25</span></div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="preprocessor">#define DC_REVISION_98725   0x30</span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment"> * Compex PCI vendor ID.</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define DC_VENDORID_CP      0x11F6</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment"> * Compex PMAC PCI device IDs.</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define DC_DEVICEID_98713_CP    0x9881</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment"> * Lite-On PNIC PCI vendor ID</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define DC_VENDORID_LO      0x11AD</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment"> * 82c168/82c169 PNIC device IDs. Both chips have the same device</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment"> * ID but different revisions. Revision 0x10 is the 82c168, and</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment"> * 0x20 is the 82c169.</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor">#define DC_DEVICEID_82C168  0x0002</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define DC_REVISION_82C168  0x10</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define DC_REVISION_82C169  0x20</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment"> * Lite-On PNIC II device ID. Note: this is actually a Macronix 98715A</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment"> * with wake on lan/magic packet support.</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="preprocessor">#define DC_DEVICEID_82C115  0xc115</span></div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment"> * Davicom vendor ID.</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define DC_VENDORID_DAVICOM 0x1282</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment"> * Davicom device IDs.</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define DC_DEVICEID_DM9009  0x9009</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define DC_DEVICEID_DM9100  0x9100</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define DC_DEVICEID_DM9102  0x9102</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment"> * The DM9102A has the same PCI device ID as the DM9102,</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment"> * but a higher revision code.</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="preprocessor">#define DC_REVISION_DM9102  0x10</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define DC_REVISION_DM9102A 0x30</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment"> * ADMtek vendor ID.</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define DC_VENDORID_ADMTEK  0x1317</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment"> * ADMtek device IDs.</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define DC_DEVICEID_AL981   0x0981</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define DC_DEVICEID_AN985   0x0985</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment"> * ASIX vendor ID.</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define DC_VENDORID_ASIX    0x125B</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment"> * ASIX device IDs.</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define DC_DEVICEID_AX88140A    0x1400</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment"> * The ASIX AX88140 and ASIX AX88141 have the same vendor and</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment"> * device IDs but different revision values.</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define DC_REVISION_88140   0x00</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define DC_REVISION_88141   0x10</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment"> * Accton vendor ID.</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define DC_VENDORID_ACCTON  0x1113</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment"> * Accton device IDs.</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define DC_DEVICEID_EN1217  0x1217</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="preprocessor">#define DC_DEVICEID_EN2242  0x1216</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment"> * Conexant vendor ID.</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define DC_VENDORID_CONEXANT    0x14f1</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment"> * Conexant device IDs.</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define DC_DEVICEID_RS7112  0x1803</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment"> * PCI low memory base and low I/O base register, and</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment"> * other PCI registers.</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define DC_PCI_CFID     0x00    </span><span class="comment">/* Id */</span><span class="preprocessor"></span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define DC_PCI_CFCS     0x04    </span><span class="comment">/* Command and status */</span><span class="preprocessor"></span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define DC_PCI_CFRV     0x08    </span><span class="comment">/* Revision */</span><span class="preprocessor"></span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define DC_PCI_CFLT     0x0C    </span><span class="comment">/* Latency timer */</span><span class="preprocessor"></span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define DC_PCI_CFBIO        0x10    </span><span class="comment">/* Base I/O address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define DC_PCI_CFBMA        0x14    </span><span class="comment">/* Base memory address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define DC_PCI_CCIS     0x28    </span><span class="comment">/* Card info struct */</span><span class="preprocessor"></span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define DC_PCI_CSID     0x2C    </span><span class="comment">/* Subsystem ID */</span><span class="preprocessor"></span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define DC_PCI_CBER     0x30    </span><span class="comment">/* Expansion ROM base address */</span><span class="preprocessor"></span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="preprocessor">#define DC_PCI_CCAP     0x34    </span><span class="comment">/* Caps pointer - PD/TD chip only */</span><span class="preprocessor"></span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define DC_PCI_CFIT     0x3C    </span><span class="comment">/* Interrupt */</span><span class="preprocessor"></span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define DC_PCI_CFDD     0x40    </span><span class="comment">/* Device and driver area */</span><span class="preprocessor"></span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define DC_PCI_CWUA0        0x44    </span><span class="comment">/* Wake-Up LAN addr 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define DC_PCI_CWUA1        0x48    </span><span class="comment">/* Wake-Up LAN addr 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define DC_PCI_SOP0     0x4C    </span><span class="comment">/* SecureON passwd 0 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define DC_PCI_SOP1     0x50    </span><span class="comment">/* SecureON passwd 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define DC_PCI_CWUC     0x54    </span><span class="comment">/* Configuration Wake-Up cmd */</span><span class="preprocessor"></span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define DC_PCI_CCID     0xDC    </span><span class="comment">/* Capability ID - PD/TD only */</span><span class="preprocessor"></span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define DC_PCI_CPMC     0xE0    </span><span class="comment">/* Pwrmgmt ctl &amp; sts - PD/TD only */</span><span class="preprocessor"></span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">/* PCI ID register */</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define DC_CFID_VENDOR      0x0000FFFF</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor">#define DC_CFID_DEVICE      0xFFFF0000</span></div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">/* PCI command/status register */</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define DC_CFCS_IOSPACE     0x00000001 </span><span class="comment">/* I/O space enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define DC_CFCS_MEMSPACE    0x00000002 </span><span class="comment">/* memory space enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#define DC_CFCS_BUSMASTER   0x00000004 </span><span class="comment">/* bus master enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#define DC_CFCS_MWI_ENB     0x00000010 </span><span class="comment">/* mem write and inval enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define DC_CFCS_PARITYERR_ENB   0x00000040 </span><span class="comment">/* parity error enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define DC_CFCS_SYSERR_ENB  0x00000100 </span><span class="comment">/* system error enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define DC_CFCS_NEWCAPS     0x00100000 </span><span class="comment">/* new capabilities */</span><span class="preprocessor"></span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define DC_CFCS_FAST_B2B    0x00800000 </span><span class="comment">/* fast back-to-back capable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define DC_CFCS_DATAPARITY  0x01000000 </span><span class="comment">/* Parity error report */</span><span class="preprocessor"></span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define DC_CFCS_DEVSELTIM   0x06000000 </span><span class="comment">/* devsel timing */</span><span class="preprocessor"></span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define DC_CFCS_TGTABRT     0x10000000 </span><span class="comment">/* received target abort */</span><span class="preprocessor"></span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define DC_CFCS_MASTERABRT  0x20000000 </span><span class="comment">/* received master abort */</span><span class="preprocessor"></span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define DC_CFCS_SYSERR      0x40000000 </span><span class="comment">/* asserted system error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define DC_CFCS_PARITYERR   0x80000000 </span><span class="comment">/* asserted parity error */</span><span class="preprocessor"></span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="comment">/* PCI revision register */</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define DC_CFRV_STEPPING    0x0000000F</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define DC_CFRV_REVISION    0x000000F0</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define DC_CFRV_SUBCLASS    0x00FF0000</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define DC_CFRV_BASECLASS   0xFF000000</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define DC_21143_PB_REV     0x00000030</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define DC_21143_TB_REV     0x00000030</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">#define DC_21143_PC_REV     0x00000030</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define DC_21143_TC_REV     0x00000030</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define DC_21143_PD_REV     0x00000041</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define DC_21143_TD_REV     0x00000041</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">/* PCI latency timer register */</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define DC_CFLT_CACHELINESIZE   0x000000FF</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define DC_CFLT_LATENCYTIMER    0x0000FF00</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment">/* PCI subsystem ID register */</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define DC_CSID_VENDOR      0x0000FFFF</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define DC_CSID_DEVICE      0xFFFF0000</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment">/* PCI cababilities pointer */</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define DC_CCAP_OFFSET      0x000000FF</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="comment">/* PCI interrupt config register */</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define DC_CFIT_INTLINE     0x000000FF</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define DC_CFIT_INTPIN      0x0000FF00</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define DC_CFIT_MIN_GNT     0x00FF0000</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define DC_CFIT_MAX_LAT     0xFF000000</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment">/* PCI capability register */</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define DC_CCID_CAPID       0x000000FF</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define DC_CCID_NEXTPTR     0x0000FF00</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#define DC_CCID_PM_VERS     0x00070000</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="preprocessor">#define DC_CCID_PME_CLK     0x00080000</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define DC_CCID_DVSPEC_INT  0x00200000</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define DC_CCID_STATE_D1    0x02000000</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define DC_CCID_STATE_D2    0x04000000</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define DC_CCID_PME_D0      0x08000000</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define DC_CCID_PME_D1      0x10000000</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define DC_CCID_PME_D2      0x20000000</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define DC_CCID_PME_D3HOT   0x40000000</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define DC_CCID_PME_D3COLD  0x80000000</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment">/* PCI power management control/status register */</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define DC_CPMC_STATE       0x00000003</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define DC_CPMC_PME_ENB     0x00000100</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;<span class="preprocessor">#define DC_CPMC_PME_STS     0x00008000</span></div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define DC_PSTATE_D0        0x0</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define DC_PSTATE_D1        0x1</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define DC_PSTATE_D2        0x2</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define DC_PSTATE_D3        0x3</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment">/* Device specific region */</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment">/* Configuration and driver area */</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define DC_CFDD_DRVUSE      0x0000FFFF</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define DC_CFDD_SNOOZE_MODE 0x40000000</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define DC_CFDD_SLEEP_MODE  0x80000000</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;<span class="comment">/* Configuration wake-up command register */</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define DC_CWUC_MUST_BE_ZERO    0x00000001</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define DC_CWUC_SECUREON_ENB    0x00000002</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="preprocessor">#define DC_CWUC_FORCE_WUL   0x00000004</span></div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define DC_CWUC_BNC_ABILITY 0x00000008</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define DC_CWUC_AUI_ABILITY 0x00000010</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="preprocessor">#define DC_CWUC_TP10_ABILITY    0x00000020</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define DC_CWUC_MII_ABILITY 0x00000040</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define DC_CWUC_SYM_ABILITY 0x00000080</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define DC_CWUC_LOCK        0x00000100</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="comment"> * SROM nonsense.</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define DC_IB_CTLRCNT       0x13</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="preprocessor">#define DC_IB_LEAF0_CNUM    0x1A</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define DC_IB_LEAF0_OFFSET  0x1B</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;</div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="structdc__info__leaf.html"> 1021</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdc__info__leaf.html">dc_info_leaf</a> {</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;    u_int16_t       dc_conntype;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;    u_int8_t        dc_blkcnt;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;    u_int8_t        dc_rsvd;</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    u_int16_t       dc_infoblk;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;};</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="preprocessor">#define DC_CTYPE_10BT           0x0000</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define DC_CTYPE_10BT_NWAY      0x0100</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define DC_CTYPE_10BT_FDX       0x0204</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define DC_CTYPE_10B2           0x0001</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define DC_CTYPE_10B5           0x0002</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="preprocessor">#define DC_CTYPE_100BT          0x0003</span></div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define DC_CTYPE_100BT_FDX      0x0205</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define DC_CTYPE_100T4          0x0006</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define DC_CTYPE_100FX          0x0007</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define DC_CTYPE_100FX_FDX      0x0208</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="preprocessor">#define DC_CTYPE_MII_10BT       0x0009</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define DC_CTYPE_MII_10BT_FDX       0x020A</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define DC_CTYPE_MII_100BT      0x000D</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define DC_CTYPE_MII_100BT_FDX      0x020E</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define DC_CTYPE_MII_100T4      0x000F</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define DC_CTYPE_MII_100FX      0x0010</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define DC_CTYPE_MII_100FX_FDX      0x0211</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define DC_CTYPE_DYN_PUP_AUTOSENSE  0x0800</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define DC_CTYPE_PUP_AUTOSENSE      0x8800</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define DC_CTYPE_NOMEDIA        0xFFFF</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define DC_EBLOCK_SIA           0x0002</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define DC_EBLOCK_MII           0x0003</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define DC_EBLOCK_SYM           0x0004</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define DC_EBLOCK_RESET         0x0005</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#define DC_EBLOCK_PHY_SHUTDOWN      0x0006</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;</div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="structdc__leaf__hdr.html"> 1055</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdc__leaf__hdr.html">dc_leaf_hdr</a> {</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    u_int16_t       dc_mtype;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;    u_int8_t        dc_mcnt;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;    u_int8_t        dc_rsvd;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;};</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="structdc__eblock__hdr.html"> 1061</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdc__eblock__hdr.html">dc_eblock_hdr</a> {</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;    u_int8_t        dc_len;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    u_int8_t        <a class="code" href="structdc__type.html">dc_type</a>;</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;};</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;</div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="structdc__eblock__sia.html"> 1066</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdc__eblock__sia.html">dc_eblock_sia</a> {</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;    <span class="keyword">struct </span><a class="code" href="structdc__eblock__hdr.html">dc_eblock_hdr</a>    dc_sia_hdr;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    u_int8_t        dc_sia_code;</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    u_int8_t        dc_sia_mediaspec[6]; <span class="comment">/* CSR13, CSR14, CSR15 */</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    u_int8_t        dc_sia_gpio_ctl[2];</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    u_int8_t        dc_sia_gpio_dat[2];</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;};</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define DC_SIA_CODE_10BT    0x00</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define DC_SIA_CODE_10B2    0x01</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define DC_SIA_CODE_10B5    0x02</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define DC_SIA_CODE_10BT_FDX    0x04</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define DC_SIA_CODE_EXT     0x40</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="comment"> * Note that the first word in the gpr and reset</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment"> * sequences is always a control word.</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="structdc__eblock__mii.html"> 1084</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdc__eblock__mii.html">dc_eblock_mii</a> {</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;    <span class="keyword">struct </span><a class="code" href="structdc__eblock__hdr.html">dc_eblock_hdr</a>    dc_mii_hdr;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;    u_int8_t        dc_mii_phynum;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;    u_int8_t        dc_gpr_len;</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment">/*  u_int16_t       dc_gpr_dat[n]; */</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">/*  u_int8_t        dc_reset_len; */</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment">/*  u_int16_t       dc_reset_dat[n]; */</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment">/* There are other fields after these, but we don&#39;t</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment"> * care about them since they can be determined by looking</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment"> * at the PHY.</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;};</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;</div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="structdc__eblock__sym.html"> 1097</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdc__eblock__sym.html">dc_eblock_sym</a> {</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;    <span class="keyword">struct </span><a class="code" href="structdc__eblock__hdr.html">dc_eblock_hdr</a>    dc_sym_hdr;</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;    u_int8_t        dc_sym_code;</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;    u_int8_t        dc_sym_gpio_ctl[2];</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;    u_int8_t        dc_sym_gpio_dat[2];</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;    u_int8_t        dc_sym_cmd[2];</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;};</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define DC_SYM_CODE_100BT   0x03</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define DC_SYM_CODE_100BT_FDX   0x05</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#define DC_SYM_CODE_100T4   0x06</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define DC_SYM_CODE_100FX   0x07</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#define DC_SYM_CODE_100FX_FDX   0x08</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;</div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="structdc__eblock__reset.html"> 1111</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structdc__eblock__reset.html">dc_eblock_reset</a> {</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;    <span class="keyword">struct </span><a class="code" href="structdc__eblock__hdr.html">dc_eblock_hdr</a>    dc_reset_hdr;</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;    u_int8_t        dc_reset_len;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment">/*  u_int16_t       dc_reset_dat[n]; */</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;};</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="preprocessor">#ifdef __alpha__</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#undef vtophys</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define vtophys(va)     alpha_XXX_dmamap((vm_offset_t)va)</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="structdc__list__data_html"><div class="ttname"><a href="structdc__list__data.html">dc_list_data</a></div><div class="ttdef"><b>Definition:</b> if_dcreg.h:447</div></div>
<div class="ttc" id="structdc__leaf__hdr_html"><div class="ttname"><a href="structdc__leaf__hdr.html">dc_leaf_hdr</a></div><div class="ttdef"><b>Definition:</b> if_dcreg.h:1055</div></div>
<div class="ttc" id="structdc__softc_html"><div class="ttname"><a href="structdc__softc.html">dc_softc</a></div><div class="ttdef"><b>Definition:</b> if_dcreg.h:681</div></div>
<div class="ttc" id="structdc__type_html"><div class="ttname"><a href="structdc__type.html">dc_type</a></div><div class="ttdef"><b>Definition:</b> if_dcreg.h:473</div></div>
<div class="ttc" id="structdc__mediainfo_html"><div class="ttname"><a href="structdc__mediainfo.html">dc_mediainfo</a></div><div class="ttdef"><b>Definition:</b> if_dcreg.h:463</div></div>
<div class="ttc" id="structdc__mii__frame_html"><div class="ttname"><a href="structdc__mii__frame.html">dc_mii_frame</a></div><div class="ttdef"><b>Definition:</b> if_dcreg.h:483</div></div>
<div class="ttc" id="structdc__eblock__sym_html"><div class="ttname"><a href="structdc__eblock__sym.html">dc_eblock_sym</a></div><div class="ttdef"><b>Definition:</b> if_dcreg.h:1097</div></div>
<div class="ttc" id="structdc__info__leaf_html"><div class="ttname"><a href="structdc__info__leaf.html">dc_info_leaf</a></div><div class="ttdef"><b>Definition:</b> if_dcreg.h:1021</div></div>
<div class="ttc" id="structdc__eblock__hdr_html"><div class="ttname"><a href="structdc__eblock__hdr.html">dc_eblock_hdr</a></div><div class="ttdef"><b>Definition:</b> if_dcreg.h:1061</div></div>
<div class="ttc" id="structdc__eblock__mii_html"><div class="ttname"><a href="structdc__eblock__mii.html">dc_eblock_mii</a></div><div class="ttdef"><b>Definition:</b> if_dcreg.h:1084</div></div>
<div class="ttc" id="struct____rtems__irq__connect__data_____html"><div class="ttname"><a href="struct____rtems__irq__connect__data____.html">__rtems_irq_connect_data__</a></div><div class="ttdef"><b>Definition:</b> irq.h:45</div></div>
<div class="ttc" id="structdc__eblock__reset_html"><div class="ttname"><a href="structdc__eblock__reset.html">dc_eblock_reset</a></div><div class="ttdef"><b>Definition:</b> if_dcreg.h:1111</div></div>
<div class="ttc" id="group__ClassicTasks_html_gab20892b814dced7dd4e5b9bf42becd57"><div class="ttname"><a href="group__ClassicTasks.html#gab20892b814dced7dd4e5b9bf42becd57">rtems_id</a></div><div class="ttdeci">Objects_Id rtems_id</div><div class="ttdoc">Used to manage and manipulate RTEMS object identifiers.</div><div class="ttdef"><b>Definition:</b> types.h:83</div></div>
<div class="ttc" id="structdc__chain__data_html"><div class="ttname"><a href="structdc__chain__data.html">dc_chain_data</a></div><div class="ttdef"><b>Definition:</b> if_dcreg.h:452</div></div>
<div class="ttc" id="structdc__desc_html"><div class="ttname"><a href="structdc__desc.html">dc_desc</a></div><div class="ttdef"><b>Definition:</b> if_dcreg.h:368</div></div>
<div class="ttc" id="structdc__eblock__sia_html"><div class="ttname"><a href="structdc__eblock__sia.html">dc_eblock_sia</a></div><div class="ttdef"><b>Definition:</b> if_dcreg.h:1066</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
