#Build: Synplify Pro (R) T-2022.09M-SP2-1, Build 179R, Jun 27 2023
#install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
#OS: Windows 10 or later
#Hostname: DESKTOP-OUF4AF5

# Mon Dec 11 23:05:24 2023

#Implementation: synthesis


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-OUF4AF5

Implementation : synthesis
Synopsys HDL Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-OUF4AF5

Implementation : synthesis
Synopsys Verilog Compiler, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v" (library work)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\hdl\hamming.sv" (library work)
@I::"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\hdl\adder_ip.v" (library work)
@W: CG1337 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\hdl\adder_ip.v":26:7:26:14|Net write_en is not declared.
@W: CG1337 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\hdl\adder_ip.v":27:7:27:13|Net read_en is not declared.
@I::"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v" (library work)
@I::"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v" (library work)
@I::"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\work\prj_hamming_apb_sb\CCC_0\prj_hamming_apb_sb_CCC_0_FCCC.v" (library work)
@I::"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
@W: CG100 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":4:13:4:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":14:13:14:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":27:13:27:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":43:13:43:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":55:13:55:25|User defined pragma syn_black_box detected

@W: CG100 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":67:13:67:25|User defined pragma syn_black_box detected

@I::"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\work\prj_hamming_apb_sb\FABOSC_0\prj_hamming_apb_sb_FABOSC_0_OSC.v" (library work)
@I::"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\work\prj_hamming_apb_sb_MSS\prj_hamming_apb_sb_MSS_syn.v" (library work)
@W: CG100 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\work\prj_hamming_apb_sb_MSS\prj_hamming_apb_sb_MSS_syn.v":496:13:496:25|User defined pragma syn_black_box detected

@I::"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\work\prj_hamming_apb_sb_MSS\prj_hamming_apb_sb_MSS.v" (library work)
@I::"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v" (library COREAPB3_LIB)
@I::"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v" (library COREAPB3_LIB)
@I::"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v" (library COREAPB3_LIB)
@I::"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\work\prj_hamming_apb_sb\prj_hamming_apb_sb.v" (library work)
@I::"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\work\prj_hamming_apb\prj_hamming_apb.v" (library work)
Verilog syntax check successful!
Selecting top level module prj_hamming_apb
@N: CG364 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\hdl\hamming.sv":1:7:1:18|Synthesizing module hamming_code in library work.
@W: CG133 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\hdl\hamming.sv":7:16:7:21|Object parity is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on hamming_code .......
Finished optimization stage 1 on hamming_code (CPU Time 0h:00m:00s, Memory Used current: 92MB peak: 93MB)
@N: CG364 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\hdl\adder_ip.v":1:7:1:14|Synthesizing module adder_ip in library work.
Running optimization stage 1 on adder_ip .......
Finished optimization stage 1 on adder_ip (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 93MB)
@N: CG775 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":376:7:376:9|Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 93MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":372:7:372:9|Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 93MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":362:7:362:12|Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 93MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":729:7:729:9|Synthesizing module CCC in library work.
Running optimization stage 1 on CCC .......
Finished optimization stage 1 on CCC (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 93MB)
@N: CG364 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\work\prj_hamming_apb_sb\CCC_0\prj_hamming_apb_sb_CCC_0_FCCC.v":5:7:5:35|Synthesizing module prj_hamming_apb_sb_CCC_0_FCCC in library work.
Running optimization stage 1 on prj_hamming_apb_sb_CCC_0_FCCC .......
Finished optimization stage 1 on prj_hamming_apb_sb_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 93MB peak: 93MB)
@N: CG364 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v":30:7:30:23|Synthesizing module COREAPB3_MUXPTOB3 in library COREAPB3_LIB.
Running optimization stage 1 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 1 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 95MB)
@N: CG364 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":31:7:31:14|Synthesizing module CoreAPB3 in library COREAPB3_LIB.

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b0
	APBSLOT2ENABLE=1'b0
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b010000
	UPR_NIBBLE_POSN=4'b0011
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000000
	SL2=16'b0000000000000000
	SL3=16'b0000000000000000
	SL4=16'b0000000000000000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z1
@W: CG360 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":244:12:244:20|Removing wire IA_PRDATA, as there is no assignment to it.
Running optimization stage 1 on CoreAPB3_Z1 .......
Finished optimization stage 1 on CoreAPB3_Z1 (CPU Time 0h:00m:00s, Memory Used current: 95MB peak: 96MB)
@N: CG364 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":23:7:23:16|Synthesizing module CoreResetP in library work.

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000000
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000000
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z2
Running optimization stage 1 on CoreResetP_Z2 .......
@W: CL169 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1581:4:1581:9|Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1549:4:1549:9|Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1517:4:1517:9|Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1485:4:1485:9|Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL190 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on CoreResetP_Z2 (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":51:7:51:24|Synthesizing module RCOSC_25_50MHZ_FAB in library work.
Running optimization stage 1 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 1 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":11:7:11:20|Synthesizing module RCOSC_25_50MHZ in library work.
Running optimization stage 1 on RCOSC_25_50MHZ .......
Finished optimization stage 1 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\work\prj_hamming_apb_sb\FABOSC_0\prj_hamming_apb_sb_FABOSC_0_OSC.v":5:7:5:37|Synthesizing module prj_hamming_apb_sb_FABOSC_0_OSC in library work.
Running optimization stage 1 on prj_hamming_apb_sb_FABOSC_0_OSC .......
@W: CL318 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\work\prj_hamming_apb_sb\FABOSC_0\prj_hamming_apb_sb_FABOSC_0_OSC.v":17:7:17:20|*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\work\prj_hamming_apb_sb\FABOSC_0\prj_hamming_apb_sb_FABOSC_0_OSC.v":18:7:18:20|*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\work\prj_hamming_apb_sb\FABOSC_0\prj_hamming_apb_sb_FABOSC_0_OSC.v":19:7:19:16|*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\work\prj_hamming_apb_sb\FABOSC_0\prj_hamming_apb_sb_FABOSC_0_OSC.v":20:7:20:16|*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on prj_hamming_apb_sb_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\work\prj_hamming_apb_sb_MSS\prj_hamming_apb_sb_MSS_syn.v":5:7:5:13|Synthesizing module MSS_010 in library work.
Running optimization stage 1 on MSS_010 .......
Finished optimization stage 1 on MSS_010 (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\work\prj_hamming_apb_sb_MSS\prj_hamming_apb_sb_MSS.v":9:7:9:28|Synthesizing module prj_hamming_apb_sb_MSS in library work.
Running optimization stage 1 on prj_hamming_apb_sb_MSS .......
Finished optimization stage 1 on prj_hamming_apb_sb_MSS (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 96MB)
@N: CG364 :"C:\Microchip\Libero_SoC_v2023.2\SynplifyPro\lib\generic\smartfusion2.v":720:7:720:14|Synthesizing module SYSRESET in library work.
Running optimization stage 1 on SYSRESET .......
Finished optimization stage 1 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\work\prj_hamming_apb_sb\prj_hamming_apb_sb.v":9:7:9:24|Synthesizing module prj_hamming_apb_sb in library work.
Running optimization stage 1 on prj_hamming_apb_sb .......
Finished optimization stage 1 on prj_hamming_apb_sb (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
@N: CG364 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\work\prj_hamming_apb\prj_hamming_apb.v":9:7:9:21|Synthesizing module prj_hamming_apb in library work.
Running optimization stage 1 on prj_hamming_apb .......
Finished optimization stage 1 on prj_hamming_apb (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
Running optimization stage 2 on prj_hamming_apb .......
Finished optimization stage 2 on prj_hamming_apb (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
Running optimization stage 2 on prj_hamming_apb_sb .......
Finished optimization stage 2 on prj_hamming_apb_sb (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
Running optimization stage 2 on SYSRESET .......
Finished optimization stage 2 on SYSRESET (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
Running optimization stage 2 on prj_hamming_apb_sb_MSS .......
Finished optimization stage 2 on prj_hamming_apb_sb_MSS (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
Running optimization stage 2 on MSS_010 .......
Finished optimization stage 2 on MSS_010 (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
Running optimization stage 2 on prj_hamming_apb_sb_FABOSC_0_OSC .......
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\work\prj_hamming_apb_sb\FABOSC_0\prj_hamming_apb_sb_FABOSC_0_OSC.v":14:7:14:9|Input XTL is unused.
Finished optimization stage 2 on prj_hamming_apb_sb_FABOSC_0_OSC (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
Running optimization stage 2 on RCOSC_25_50MHZ .......
Finished optimization stage 2 on RCOSC_25_50MHZ (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
Running optimization stage 2 on RCOSC_25_50MHZ_FAB .......
Finished optimization stage 2 on RCOSC_25_50MHZ_FAB (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
Running optimization stage 2 on CoreResetP_Z2 .......
@W: CL177 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":29:20:29:28|Input CLK_LTSSM is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":56:20:56:28|Input FPLL_LOCK is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":59:20:59:34|Input SDIF0_SPLL_LOCK is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":68:20:68:34|Input SDIF1_SPLL_LOCK is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":72:20:72:34|Input SDIF2_SPLL_LOCK is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":76:20:76:34|Input SDIF3_SPLL_LOCK is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":90:20:90:29|Input SDIF0_PSEL is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":91:20:91:31|Input SDIF0_PWRITE is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":92:20:92:31|Input SDIF0_PRDATA is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":93:20:93:29|Input SDIF1_PSEL is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":94:20:94:31|Input SDIF1_PWRITE is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":95:20:95:31|Input SDIF1_PRDATA is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":96:20:96:29|Input SDIF2_PSEL is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":97:20:97:31|Input SDIF2_PWRITE is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":98:20:98:31|Input SDIF2_PRDATA is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":99:20:99:29|Input SDIF3_PSEL is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":100:20:100:31|Input SDIF3_PWRITE is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":101:20:101:31|Input SDIF3_PRDATA is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":107:20:107:37|Input SOFT_EXT_RESET_OUT is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":108:20:108:33|Input SOFT_RESET_F2M is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":109:20:109:32|Input SOFT_M3_RESET is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":110:20:110:49|Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":111:20:111:39|Input SOFT_FDDR_CORE_RESET is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":112:20:112:39|Input SOFT_SDIF0_PHY_RESET is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":113:20:113:40|Input SOFT_SDIF0_CORE_RESET is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":114:20:114:39|Input SOFT_SDIF1_PHY_RESET is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":115:20:115:40|Input SOFT_SDIF1_CORE_RESET is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":116:20:116:39|Input SOFT_SDIF2_PHY_RESET is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":117:20:117:40|Input SOFT_SDIF2_CORE_RESET is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":118:20:118:39|Input SOFT_SDIF3_PHY_RESET is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":119:20:119:40|Input SOFT_SDIF3_CORE_RESET is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":123:20:123:42|Input SOFT_SDIF0_0_CORE_RESET is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":124:20:124:42|Input SOFT_SDIF0_1_CORE_RESET is unused.
Finished optimization stage 2 on CoreResetP_Z2 (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
Running optimization stage 2 on CoreAPB3_Z1 .......
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":72:36:72:40|Input IADDR is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":73:13:73:19|Input PRESETN is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":74:13:74:16|Input PCLK is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":105:18:105:25|Input PRDATAS1 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":106:18:106:25|Input PRDATAS2 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":107:18:107:25|Input PRDATAS3 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":108:18:108:25|Input PRDATAS4 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":109:18:109:25|Input PRDATAS5 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":110:18:110:25|Input PRDATAS6 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":111:18:111:25|Input PRDATAS7 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":112:18:112:25|Input PRDATAS8 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":113:18:113:25|Input PRDATAS9 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":114:18:114:26|Input PRDATAS10 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":115:18:115:26|Input PRDATAS11 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":116:18:116:26|Input PRDATAS12 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":117:18:117:26|Input PRDATAS13 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":118:18:118:26|Input PRDATAS14 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":119:18:119:26|Input PRDATAS15 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":122:13:122:20|Input PREADYS1 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":123:13:123:20|Input PREADYS2 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":124:13:124:20|Input PREADYS3 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":125:13:125:20|Input PREADYS4 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":126:13:126:20|Input PREADYS5 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":127:13:127:20|Input PREADYS6 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":128:13:128:20|Input PREADYS7 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":129:13:129:20|Input PREADYS8 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":130:13:130:20|Input PREADYS9 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":131:13:131:21|Input PREADYS10 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":132:13:132:21|Input PREADYS11 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":133:13:133:21|Input PREADYS12 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":134:13:134:21|Input PREADYS13 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":135:13:135:21|Input PREADYS14 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":136:13:136:21|Input PREADYS15 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":139:13:139:21|Input PSLVERRS1 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":140:13:140:21|Input PSLVERRS2 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":141:13:141:21|Input PSLVERRS3 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":142:13:142:21|Input PSLVERRS4 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":143:13:143:21|Input PSLVERRS5 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":144:13:144:21|Input PSLVERRS6 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":145:13:145:21|Input PSLVERRS7 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":146:13:146:21|Input PSLVERRS8 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":147:13:147:21|Input PSLVERRS9 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":148:13:148:22|Input PSLVERRS10 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":149:13:149:22|Input PSLVERRS11 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":150:13:150:22|Input PSLVERRS12 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":151:13:151:22|Input PSLVERRS13 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":152:13:152:22|Input PSLVERRS14 is unused.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v":153:13:153:22|Input PSLVERRS15 is unused.
Finished optimization stage 2 on CoreAPB3_Z1 (CPU Time 0h:00m:00s, Memory Used current: 96MB peak: 97MB)
Running optimization stage 2 on COREAPB3_MUXPTOB3 .......
Finished optimization stage 2 on COREAPB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on prj_hamming_apb_sb_CCC_0_FCCC .......
Finished optimization stage 2 on prj_hamming_apb_sb_CCC_0_FCCC (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on CCC .......
Finished optimization stage 2 on CCC (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 98MB peak: 99MB)
Running optimization stage 2 on adder_ip .......
@W: CL246 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\hdl\adder_ip.v":7:22:7:27|Input port bits 31 to 8 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\hdl\adder_ip.v":6:22:6:26|Input PADDR is unused.
Finished optimization stage 2 on adder_ip (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)
Running optimization stage 2 on hamming_code .......
Finished optimization stage 2 on hamming_code (CPU Time 0h:00m:00s, Memory Used current: 99MB peak: 99MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\synthesis\synwork\layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 98MB peak: 99MB)

Process took 0h:00m:08s realtime, 0h:00m:08s cputime

Process completed successfully.
# Mon Dec 11 23:05:33 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-OUF4AF5

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 93MB peak: 93MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 11 23:05:34 2023

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\synthesis\synwork\prj_hamming_apb_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:09s realtime, 0h:00m:09s cputime

Process completed successfully.
# Mon Dec 11 23:05:34 2023

###########################################################]
###########################################################[

Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-OUF4AF5

Implementation : synthesis
Synopsys Synopsys Netlist Linker, Version comp202209synp2, Build 179R, Built Jun 27 2023 09:29:56, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 94MB peak: 95MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Dec 11 23:05:35 2023

###########################################################]
Premap Report

# Mon Dec 11 23:05:35 2023


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-OUF4AF5

Implementation : synthesis
Synopsys Microchip Technology Pre-mapping, Version map202209actsp2, Build 145R, Built Jun 27 2023 12:06:34, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 137MB)

Reading constraint file: C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\designer\prj_hamming_apb\synthesis.fdc
@L: C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\synthesis\prj_hamming_apb_scck.rpt 
See clock summary report "C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\synthesis\prj_hamming_apb_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)

NConnInternalConnection caching is on
@N: FX1171 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\hdl\adder_ip.v":29:0:29:8|Found instance adder_ip_0.code_in[11:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@W: BN132 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance prj_hamming_apb_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 173MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 172MB peak: 173MB)

@N: MO111 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\work\prj_hamming_apb_sb\fabosc_0\prj_hamming_apb_sb_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.prj_hamming_apb_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.prj_hamming_apb_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\work\prj_hamming_apb_sb\fabosc_0\prj_hamming_apb_sb_fabosc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.prj_hamming_apb_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.prj_hamming_apb_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\work\prj_hamming_apb_sb\fabosc_0\prj_hamming_apb_sb_fabosc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.prj_hamming_apb_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.prj_hamming_apb_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\work\prj_hamming_apb_sb\fabosc_0\prj_hamming_apb_sb_fabosc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.prj_hamming_apb_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.prj_hamming_apb_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@W: MO129 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance prj_hamming_apb_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance prj_hamming_apb_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance prj_hamming_apb_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance prj_hamming_apb_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance prj_hamming_apb_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance prj_hamming_apb_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance prj_hamming_apb_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance prj_hamming_apb_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance prj_hamming_apb_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance prj_hamming_apb_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance prj_hamming_apb_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance prj_hamming_apb_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.

Started DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 173MB)

@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: FX1184 |Applying syn_allowed_resources blockrams=21 on top level netlist prj_hamming_apb 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)



Clock Summary
******************

          Start                                                                 Requested     Requested     Clock        Clock          Clock
Level     Clock                                                                 Frequency     Period        Type         Group          Load 
---------------------------------------------------------------------------------------------------------------------------------------------
0 -       prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     10.000        inferred     (multiple)     51   
                                                                                                                                             
0 -       prj_hamming_apb_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     10.000        inferred     (multiple)     15   
=============================================================================================================================================



Clock Load Summary
***********************

                                                                      Clock     Source                                                                    Clock Pin                                                                 Non-clock Pin     Non-clock Pin                                                           
Clock                                                                 Load      Pin                                                                       Seq Example                                                               Seq Example       Comb Example                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock                  51        prj_hamming_apb_sb_0.CCC_0.CCC_INST.GL0(CCC)                              prj_hamming_apb_sb_0.prj_hamming_apb_sb_MSS_0.MSS_ADLIB_INST.CLK_BASE     -                 prj_hamming_apb_sb_0.CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                                                                                                              
prj_hamming_apb_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     15        prj_hamming_apb_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     prj_hamming_apb_sb_0.CORERESETP_0.release_sdif0_core.C                    -                 prj_hamming_apb_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
==============================================================================================================================================================================================================================================================================================================================

@W: MT530 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\hdl\adder_ip.v":29:0:29:8|Found inferred clock prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 51 sequential elements including adder_ip_0.code_in[11:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":912:4:912:9|Found inferred clock prj_hamming_apb_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock which controls 15 sequential elements including prj_hamming_apb_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. 

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\synthesis\prj_hamming_apb.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)

Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z2(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000

Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 177MB peak: 177MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 178MB peak: 178MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 87MB peak: 178MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Mon Dec 11 23:05:38 2023

###########################################################]
Map & Optimize Report

# Mon Dec 11 23:05:38 2023


Copyright (C) 1994-2022 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: T-2022.09M-SP2-1
Install: C:\Microchip\Libero_SoC_v2023.2\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-OUF4AF5

Implementation : synthesis
Synopsys Microchip Technology Mapper, Version map202209actsp2, Build 145R, Built Jun 27 2023 12:06:34, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 137MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 137MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 137MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 137MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)

@N: MO111 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\work\prj_hamming_apb_sb\fabosc_0\prj_hamming_apb_sb_fabosc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.prj_hamming_apb_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.prj_hamming_apb_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\work\prj_hamming_apb_sb\fabosc_0\prj_hamming_apb_sb_fabosc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.prj_hamming_apb_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.prj_hamming_apb_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\work\prj_hamming_apb_sb\fabosc_0\prj_hamming_apb_sb_fabosc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.prj_hamming_apb_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.prj_hamming_apb_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\work\prj_hamming_apb_sb\fabosc_0\prj_hamming_apb_sb_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.prj_hamming_apb_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.prj_hamming_apb_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance prj_hamming_apb_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance prj_hamming_apb_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance prj_hamming_apb_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance prj_hamming_apb_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":496:4:496:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.POWER_ON_RESET_N_q1 because it is equivalent to instance prj_hamming_apb_sb_0.CORERESETP_0.sm1_areset_n_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":769:4:769:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.sm1_areset_n_clk_base because it is equivalent to instance prj_hamming_apb_sb_0.CORERESETP_0.POWER_ON_RESET_N_clk_base. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)

Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z2(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)

@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.sm0_state[6] (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 175MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 176MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 176MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 175MB peak: 176MB)

@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1517:4:1517:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.release_sdif1_core (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1517:4:1517:9|Boundary register prj_hamming_apb_sb_0.CORERESETP_0.release_sdif1_core (in view: work.prj_hamming_apb(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1485:4:1485:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.release_sdif0_core (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1485:4:1485:9|Boundary register prj_hamming_apb_sb_0.CORERESETP_0.release_sdif0_core (in view: work.prj_hamming_apb(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":526:4:526:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_q1 (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":511:4:511:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.RESET_N_M2F_q1 (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Boundary register prj_hamming_apb_sb_0.CORERESETP_0.release_sdif3_core_q1 (in view: work.prj_hamming_apb(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Boundary register prj_hamming_apb_sb_0.CORERESETP_0.release_sdif2_core_q1 (in view: work.prj_hamming_apb(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Boundary register prj_hamming_apb_sb_0.CORERESETP_0.release_sdif1_core_q1 (in view: work.prj_hamming_apb(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Boundary register prj_hamming_apb_sb_0.CORERESETP_0.release_sdif0_core_q1 (in view: work.prj_hamming_apb(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Boundary register prj_hamming_apb_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.prj_hamming_apb(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":856:4:856:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":856:4:856:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":755:4:755:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":755:4:755:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":526:4:526:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.FIC_2_APB_M_PRESET_N_clk_base (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":511:4:511:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.RESET_N_M2F_clk_base (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.release_sdif3_core_clk_base (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.release_sdif2_core_clk_base (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.release_sdif1_core_clk_base (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.release_sdif0_core_clk_base (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.ddr_settled (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Boundary register prj_hamming_apb_sb_0.CORERESETP_0.ddr_settled (in view: work.prj_hamming_apb(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1581:4:1581:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.release_sdif3_core (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1581:4:1581:9|Boundary register prj_hamming_apb_sb_0.CORERESETP_0.release_sdif3_core (in view: work.prj_hamming_apb(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1549:4:1549:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.release_sdif2_core (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1549:4:1549:9|Boundary register prj_hamming_apb_sb_0.CORERESETP_0.release_sdif2_core (in view: work.prj_hamming_apb(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":912:4:912:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":912:4:912:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.sdif3_areset_n_rcosc (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.sdif2_areset_n_rcosc (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":884:4:884:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":884:4:884:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.sdif1_areset_n_rcosc (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":870:4:870:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":870:4:870:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.sdif0_areset_n_rcosc (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":565:4:565:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.MSS_HPMS_READY_int (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.sm0_state[5] (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.sm0_state[4] (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.sm0_state[3] (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.sm0_state[2] (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.sm0_state[1] (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.sm0_state[0] (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":545:4:545:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.mss_ready_state (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":545:4:545:9|Removing sequential instance prj_hamming_apb_sb_0.CORERESETP_0.mss_ready_select (in view: work.prj_hamming_apb(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		     1.67ns		  35 /        15

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 177MB peak: 177MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 177MB peak: 177MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 177MB peak: 177MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 177MB peak: 177MB)


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 145MB peak: 177MB)

Writing Analyst data base C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\synthesis\synwork\prj_hamming_apb_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 176MB peak: 177MB)

Writing Verilog Simulation files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.
@W: BW156 :|Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 176MB peak: 177MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 176MB peak: 177MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 176MB peak: 177MB)

@W: MT246 :"c:\users\lesc\documents\liberoprojects\prj_hamming_apb\component\work\prj_hamming_apb_sb\ccc_0\prj_hamming_apb_sb_ccc_0_fccc.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net prj_hamming_apb_sb_0.CCC_0.GL0_net.
@W: MT420 |Found inferred clock prj_hamming_apb_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock with period 10.00ns. Please declare a user-defined clock on net prj_hamming_apb_sb_0.FABOSC_0.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC.


##### START OF TIMING REPORT #####[
# Timing report written on Mon Dec 11 23:05:42 2023
#


Top view:               prj_hamming_apb
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\Lesc\Documents\LiberoProjects\prj_hamming_apb\designer\prj_hamming_apb\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 2.655

                                                                      Requested     Estimated     Requested     Estimated               Clock        Clock     
Starting Clock                                                        Frequency     Frequency     Period        Period        Slack     Type         Group     
---------------------------------------------------------------------------------------------------------------------------------------------------------------
prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     136.2 MHz     10.000        7.345         2.655     inferred     (multiple)
prj_hamming_apb_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     NA            10.000        NA            NA        inferred     (multiple)
===============================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                      |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                              Ending                                                |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock  prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      2.655  |  No paths    -      |  No paths    -      |  No paths    -    
==================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                 Starting                                                                                                                                        Arrival          
Instance                                                         Reference                                                Type        Pin                Net                                                     Time        Slack
                                                                 Clock                                                                                                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
prj_hamming_apb_sb_0.prj_hamming_apb_sb_MSS_0.MSS_ADLIB_INST     prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[13]     prj_hamming_apb_sb_0_AMBA_SLAVE_0_PADDR[13]             3.647       2.655
prj_hamming_apb_sb_0.prj_hamming_apb_sb_MSS_0.MSS_ADLIB_INST     prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[14]     prj_hamming_apb_sb_0_AMBA_SLAVE_0_PADDR[14]             3.652       2.693
prj_hamming_apb_sb_0.prj_hamming_apb_sb_MSS_0.MSS_ADLIB_INST     prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[12]     prj_hamming_apb_sb_0_AMBA_SLAVE_0_PADDR[12]             3.677       2.901
prj_hamming_apb_sb_0.prj_hamming_apb_sb_MSS_0.MSS_ADLIB_INST     prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ADDR[15]     prj_hamming_apb_sb_0_AMBA_SLAVE_0_PADDR[15]             3.580       3.223
prj_hamming_apb_sb_0.prj_hamming_apb_sb_MSS_0.MSS_ADLIB_INST     prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_SEL          prj_hamming_apb_sb_MSS_TMP_0_FIC_0_APB_MASTER_PSELx     3.488       3.252
prj_hamming_apb_sb_0.prj_hamming_apb_sb_MSS_0.MSS_ADLIB_INST     prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_WRITE        prj_hamming_apb_sb_0_AMBA_SLAVE_0_PWRITE                3.682       3.693
prj_hamming_apb_sb_0.prj_hamming_apb_sb_MSS_0.MSS_ADLIB_INST     prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_ENABLE       prj_hamming_apb_sb_0_AMBA_SLAVE_0_PENABLE               3.736       4.322
prj_hamming_apb_sb_0.prj_hamming_apb_sb_MSS_0.MSS_ADLIB_INST     prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_WDATA[7]     prj_hamming_apb_sb_0_AMBA_SLAVE_0_PWDATA[7]             3.881       5.202
prj_hamming_apb_sb_0.prj_hamming_apb_sb_MSS_0.MSS_ADLIB_INST     prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_WDATA[3]     prj_hamming_apb_sb_0_AMBA_SLAVE_0_PWDATA[3]             3.838       5.245
prj_hamming_apb_sb_0.prj_hamming_apb_sb_MSS_0.MSS_ADLIB_INST     prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_WDATA[1]     prj_hamming_apb_sb_0_AMBA_SLAVE_0_PWDATA[1]             3.743       5.302
==================================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                 Starting                                                                                                                                  Required          
Instance                                                         Reference                                                Type        Pin                Net                                               Time         Slack
                                                                 Clock                                                                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
prj_hamming_apb_sb_0.prj_hamming_apb_sb_MSS_0.MSS_ADLIB_INST     prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[3]     prj_hamming_apb_sb_0_AMBA_SLAVE_0_PRDATA_m[3]     9.475        2.655
prj_hamming_apb_sb_0.prj_hamming_apb_sb_MSS_0.MSS_ADLIB_INST     prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[4]     prj_hamming_apb_sb_0_AMBA_SLAVE_0_PRDATA_m[4]     9.541        2.721
prj_hamming_apb_sb_0.prj_hamming_apb_sb_MSS_0.MSS_ADLIB_INST     prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[9]     prj_hamming_apb_sb_0_AMBA_SLAVE_0_PRDATA_m[9]     9.604        2.784
prj_hamming_apb_sb_0.prj_hamming_apb_sb_MSS_0.MSS_ADLIB_INST     prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_010     F_HM0_RDATA[0]     prj_hamming_apb_sb_0_AMBA_SLAVE_0_PRDATA_m[0]     9.633        2.813
adder_ip_0.code_in[0]                                            prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         EN                 un1_code_in_1_sqmuxa_or                           9.662        2.814
adder_ip_0.code_in[1]                                            prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         EN                 un1_code_in_1_sqmuxa_or                           9.662        2.814
adder_ip_0.code_in[2]                                            prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         EN                 un1_code_in_1_sqmuxa_or                           9.662        2.814
adder_ip_0.code_in[3]                                            prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         EN                 un1_code_in_1_sqmuxa_or                           9.662        2.814
adder_ip_0.code_in[4]                                            prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         EN                 un1_code_in_1_sqmuxa_or                           9.662        2.814
adder_ip_0.code_in[5]                                            prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         EN                 un1_code_in_1_sqmuxa_or                           9.662        2.814
=============================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.525
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.475

    - Propagation time:                      6.820
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     2.655

    Number of logic level(s):                3
    Starting point:                          prj_hamming_apb_sb_0.prj_hamming_apb_sb_MSS_0.MSS_ADLIB_INST / F_HM0_ADDR[13]
    Ending point:                            prj_hamming_apb_sb_0.prj_hamming_apb_sb_MSS_0.MSS_ADLIB_INST / F_HM0_RDATA[3]
    The start point is clocked by            prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE
    The end   point is clocked by            prj_hamming_apb_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] (rise=0.000 fall=5.000 period=10.000) on pin CLK_BASE

Instance / Net                                                                     Pin                Pin               Arrival     No. of    
Name                                                                   Type        Name               Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------------
prj_hamming_apb_sb_0.prj_hamming_apb_sb_MSS_0.MSS_ADLIB_INST           MSS_010     F_HM0_ADDR[13]     Out     3.647     3.647 r     -         
prj_hamming_apb_sb_0_AMBA_SLAVE_0_PADDR[13]                            Net         -                  -       0.248     -           1         
prj_hamming_apb_sb_0.CoreAPB3_0.iPSELS_1[0]                            CFG2        B                  In      -         3.896 r     -         
prj_hamming_apb_sb_0.CoreAPB3_0.iPSELS_1[0]                            CFG2        Y                  Out     0.143     4.039 f     -         
iPSELS_1[0]                                                            Net         -                  -       0.248     -           1         
prj_hamming_apb_sb_0.CoreAPB3_0.iPSELS[0]                              CFG4        C                  In      -         4.287 f     -         
prj_hamming_apb_sb_0.CoreAPB3_0.iPSELS[0]                              CFG4        Y                  Out     0.210     4.497 f     -         
prj_hamming_apb_sb_0_AMBA_SLAVE_0_PSELx                                Net         -                  -       1.119     -           13        
prj_hamming_apb_sb_0.prj_hamming_apb_sb_MSS_0.MSS_ADLIB_INST_RNO_2     CFG2        A                  In      -         5.615 f     -         
prj_hamming_apb_sb_0.prj_hamming_apb_sb_MSS_0.MSS_ADLIB_INST_RNO_2     CFG2        Y                  Out     0.087     5.702 f     -         
prj_hamming_apb_sb_0_AMBA_SLAVE_0_PRDATA_m[3]                          Net         -                  -       1.117     -           1         
prj_hamming_apb_sb_0.prj_hamming_apb_sb_MSS_0.MSS_ADLIB_INST           MSS_010     F_HM0_RDATA[3]     In      -         6.820 f     -         
==============================================================================================================================================
Total path delay (propagation time + setup) of 7.345 is 4.612(62.8%) logic and 2.733(37.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 177MB peak: 177MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 177MB peak: 178MB)

---------------------------------------
Resource Usage Report for prj_hamming_apb 

Mapping to part: m2s010vf400std
Cell usage:
CCC             1 use
CLKINT          1 use
MSS_010         1 use
RCOSC_25_50MHZ  1 use
SYSRESET        1 use
CFG2           18 uses
CFG3           8 uses
CFG4           6 uses


Sequential Cells: 
SLE            15 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 2
I/O primitives: 1
OUTBUF         1 use


Global Clock Buffers: 1

Total LUTs:    32

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  15 + 0 + 0 + 0 = 15;
Total number of LUTs after P&R:  32 + 0 + 0 + 0 = 32;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:04s; Memory used current: 62MB peak: 178MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Mon Dec 11 23:05:42 2023

###########################################################]
