
---------- Begin Simulation Statistics ----------
final_tick                                12267906000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 297271                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687336                       # Number of bytes of host memory used
host_op_rate                                   306498                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    33.64                       # Real time elapsed on the host
host_tick_rate                              364685864                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      10310462                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012268                       # Number of seconds simulated
sim_ticks                                 12267906000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.691858                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  423155                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               530989                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             39063                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            551790                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              12039                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           82111                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            70072                       # Number of indirect misses.
system.cpu.branchPred.lookups                  743105                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   45565                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         4726                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000001                       # Number of instructions committed
system.cpu.committedOps                      10310462                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.226790                       # CPI: cycles per instruction
system.cpu.discardedOps                        110907                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4941463                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           3792712                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           627816                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          450723                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.815135                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         12267906                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5703517     55.32%     55.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  27933      0.27%     55.59% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    376      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     55.59% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    466      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    378      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     55.60% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd             38175      0.37%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp             30516      0.30%     56.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt             23769      0.23%     56.50% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv              8755      0.08%     56.58% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc            70752      0.69%     57.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            10139      0.10%     57.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.11%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     57.48% # Class of committed instruction
system.cpu.op_class_0::MemRead                3584531     34.77%     92.24% # Class of committed instruction
system.cpu.op_class_0::MemWrite                799987      7.76%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10310462                       # Class of committed instruction
system.cpu.tickCycles                        11817183                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1402                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          252                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         9804                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        19964                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  12267906000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                678                       # Transaction distribution
system.membus.trans_dist::ReadExReq               724                       # Transaction distribution
system.membus.trans_dist::ReadExResp              724                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           678                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       358912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  358912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1402                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1402    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1402                       # Request fanout histogram
system.membus.respLayer1.occupancy           24393000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             1402000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  12267906000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              7655                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4904                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4555                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             331                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2519                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2519                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4683                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2972                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        13921                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        16217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 30138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2364928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2661120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5026048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            10174                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.026145                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.159574                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   9908     97.39%     97.39% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    266      2.61%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              10174                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           95636000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          49426992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          42147000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  12267906000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 4180                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4585                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8765                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                4180                       # number of overall hits
system.l2.overall_hits::.cpu.data                4585                       # number of overall hits
system.l2.overall_hits::total                    8765                       # number of overall hits
system.l2.demand_misses::.cpu.inst                503                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                906                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1409                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               503                       # number of overall misses
system.l2.overall_misses::.cpu.data               906                       # number of overall misses
system.l2.overall_misses::total                  1409                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     58386000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    108059000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        166445000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     58386000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    108059000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       166445000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             4683                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5491                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10174                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            4683                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5491                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10174                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.107410                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.164997                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.138490                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.107410                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.164997                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.138490                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 116075.546720                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 119270.419426                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118129.879347                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 116075.546720                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 119270.419426                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118129.879347                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           899                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1402                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          899                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1402                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     48326000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     89396000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    137722000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     48326000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     89396000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    137722000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.107410                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.163722                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.137802                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.107410                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.163722                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.137802                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 96075.546720                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 99439.377086                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98232.524964                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 96075.546720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 99439.377086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98232.524964                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         4904                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             4904                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         4904                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         4904                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4400                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4400                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         4400                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4400                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1795                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1795                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             724                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 724                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     86117000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      86117000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2519                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2519                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.287416                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.287416                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 118946.132597                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118946.132597                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          724                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            724                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     71637000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     71637000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.287416                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.287416                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 98946.132597                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98946.132597                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           4180                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               4180                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          503                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              503                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     58386000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     58386000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         4683                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4683                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.107410                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.107410                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 116075.546720                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 116075.546720                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          503                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          503                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     48326000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     48326000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.107410                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.107410                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 96075.546720                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 96075.546720                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          2790                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2790                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          182                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             182                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     21942000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     21942000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2972                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2972                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.061238                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.061238                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 120560.439560                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 120560.439560                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          175                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          175                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     17759000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     17759000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.058883                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.058883                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data       101480                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total       101480                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  12267906000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1168.771365                       # Cycle average of tags in use
system.l2.tags.total_refs                       19705                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1402                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.054922                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       492.195279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       676.576087                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.060082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.082590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.142672                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1402                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          554                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          848                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.171143                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    159098                       # Number of tag accesses
system.l2.tags.data_accesses                   159098                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  12267906000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         128768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         230144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             358912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       128768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        128768                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             503                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             899                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1402                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          10496331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          18759844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              29256175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     10496331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10496331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         10496331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         18759844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             29256175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3596.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000595750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10121                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1402                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5608                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    115434000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   28040000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               220584000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20583.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39333.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4834                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.20                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5608                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1327                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1331                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      73                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          774                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    463.710594                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   385.318313                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   308.211179                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          498     64.34%     64.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           73      9.43%     73.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           54      6.98%     80.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          149     19.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          774                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 358912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  358912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        29.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     29.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8791670000                       # Total gap between requests
system.mem_ctrls.avgGap                    6270805.99                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       128768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       230144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 10496330.832662070170                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 18759843.774479523301                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2012                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3596                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     74846000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    145738000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37199.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40527.81                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    86.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2370480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1259940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            17507280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     968058000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        477847530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4308478080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5775521310                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        470.782977                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  11195896250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    409500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    662509750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3155880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1677390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            22533840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     968058000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        649381620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4164028320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5808835050                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        473.498497                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10818188750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    409500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1040217250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     12267906000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12267906000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1497710                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1497710                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1497710                       # number of overall hits
system.cpu.icache.overall_hits::total         1497710                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4683                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4683                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4683                       # number of overall misses
system.cpu.icache.overall_misses::total          4683                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    175452000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    175452000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    175452000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    175452000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1502393                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1502393                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1502393                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1502393                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003117                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003117                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003117                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003117                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 37465.727098                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37465.727098                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 37465.727098                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37465.727098                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         4555                       # number of writebacks
system.cpu.icache.writebacks::total              4555                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         4683                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4683                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4683                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4683                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    166086000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    166086000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    166086000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    166086000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003117                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003117                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003117                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003117                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 35465.727098                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 35465.727098                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 35465.727098                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 35465.727098                       # average overall mshr miss latency
system.cpu.icache.replacements                   4555                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1497710                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1497710                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4683                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4683                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    175452000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    175452000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1502393                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1502393                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003117                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003117                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 37465.727098                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37465.727098                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4683                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4683                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    166086000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    166086000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003117                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003117                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 35465.727098                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35465.727098                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12267906000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.768056                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1502393                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4683                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            320.818492                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.768056                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998188                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998188                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           81                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3009469                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3009469                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12267906000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12267906000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12267906000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      4260527                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4260527                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4261620                       # number of overall hits
system.cpu.dcache.overall_hits::total         4261620                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6740                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6740                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6796                       # number of overall misses
system.cpu.dcache.overall_misses::total          6796                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    309058000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    309058000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    309058000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    309058000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4267267                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4267267                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4268416                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4268416                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001579                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001579                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001592                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001592                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45854.302671                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45854.302671                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45476.456739                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45476.456739                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4904                       # number of writebacks
system.cpu.dcache.writebacks::total              4904                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1277                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1277                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1277                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1277                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5463                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5463                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5491                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5491                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    221974000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    221974000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    225214000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    225214000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001280                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001280                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001286                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001286                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 40632.253341                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40632.253341                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 41015.115644                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41015.115644                       # average overall mshr miss latency
system.cpu.dcache.replacements                   5235                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3522206                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3522206                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3259                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    106650000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    106650000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3525465                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3525465                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000924                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000924                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32724.762197                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32724.762197                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          315                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          315                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2944                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2944                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     90059000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     90059000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000835                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000835                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30590.692935                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30590.692935                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       738321                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         738321                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3481                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3481                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    202408000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    202408000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       741802                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       741802                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004693                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004693                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58146.509624                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58146.509624                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          962                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          962                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2519                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2519                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    131915000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    131915000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003396                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003396                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 52368.003176                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52368.003176                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1093                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1093                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           56                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           56                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1149                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1149                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.048738                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.048738                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           28                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           28                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3240000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3240000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.024369                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.024369                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 115714.285714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 115714.285714                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12267906000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           242.456494                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4267443                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5491                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            777.170461                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   242.456494                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.947096                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.947096                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8542987                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8542987                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12267906000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  12267906000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
