Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov  5 23:52:22 2020
| Host         : LAPTOP-JUUSF46K running 64-bit major release  (build 9200)
| Command      : report_methodology -file au_top_0_methodology_drc_routed.rpt -pb au_top_0_methodology_drc_routed.pb -rpx au_top_0_methodology_drc_routed.rpx
| Design       : au_top_0
| Device       : xc7a35tftg256-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 117
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| SYNTH-13  | Warning  | combinational multiplier      | 2          |
| TIMING-16 | Warning  | Large setup violation         | 25         |
| TIMING-18 | Warning  | Missing input or output delay | 74         |
| TIMING-20 | Warning  | Non-clocked latch             | 16         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-13#1 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance alu16b/mdl/out1.
Related violations: <none>

SYNTH-13#2 Warning
combinational multiplier  
Detected combinational multiplier in DSP instance alu16b/out0.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -2.770 ns between store/M_a_q_reg[14]/C (clocked by clk_0) and FSM_sequential_M_states_q_reg[3]_replica_4/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -3.470 ns between store/M_a_q_reg[14]/C (clocked by clk_0) and FSM_sequential_M_states_q_reg[4]_replica_2/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -3.497 ns between store/M_a_q_reg[14]/C (clocked by clk_0) and FSM_sequential_M_states_q_reg[3]_replica_2/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -3.503 ns between store/M_a_q_reg[14]/C (clocked by clk_0) and FSM_sequential_M_states_q_reg[4]_replica_1/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -3.510 ns between store/M_a_q_reg[14]/C (clocked by clk_0) and FSM_sequential_M_states_q_reg[2]_replica_1/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -3.555 ns between store/M_a_q_reg[14]/C (clocked by clk_0) and FSM_sequential_M_states_q_reg[4]_replica_3/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -3.566 ns between store/M_a_q_reg[14]/C (clocked by clk_0) and FSM_sequential_M_states_q_reg[2]_replica_2/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -3.583 ns between store/M_a_q_reg[14]/C (clocked by clk_0) and FSM_sequential_M_states_q_reg[2]_replica_7/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -3.591 ns between store/M_a_q_reg[14]/C (clocked by clk_0) and FSM_sequential_M_states_q_reg[4]_replica_4/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -3.593 ns between store/M_a_q_reg[14]/C (clocked by clk_0) and FSM_sequential_M_states_q_reg[3]_replica_3/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -3.643 ns between store/M_a_q_reg[14]/C (clocked by clk_0) and FSM_sequential_M_states_q_reg[3]_replica_1/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -3.665 ns between store/M_a_q_reg[14]/C (clocked by clk_0) and FSM_sequential_M_states_q_reg[2]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -3.671 ns between store/M_a_q_reg[14]/C (clocked by clk_0) and FSM_sequential_M_states_q_reg[2]_replica_5/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -3.692 ns between store/M_a_q_reg[14]/C (clocked by clk_0) and FSM_sequential_M_states_q_reg[2]_replica/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -3.694 ns between store/M_a_q_reg[14]/C (clocked by clk_0) and FSM_sequential_M_states_q_reg[2]_replica_3/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -3.699 ns between store/M_a_q_reg[14]/C (clocked by clk_0) and FSM_sequential_M_states_q_reg[4]_replica/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -3.716 ns between store/M_a_q_reg[14]/C (clocked by clk_0) and FSM_sequential_M_states_q_reg[3]_replica_5/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -3.721 ns between store/M_a_q_reg[14]/C (clocked by clk_0) and FSM_sequential_M_states_q_reg[2]_replica_4/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -3.749 ns between store/M_a_q_reg[14]/C (clocked by clk_0) and FSM_sequential_M_states_q_reg[4]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -3.753 ns between store/M_a_q_reg[14]/C (clocked by clk_0) and FSM_sequential_M_states_q_reg[3]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -3.863 ns between store/M_a_q_reg[14]/C (clocked by clk_0) and FSM_sequential_M_states_q_reg[3]_replica_6/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -3.920 ns between store/M_a_q_reg[14]/C (clocked by clk_0) and FSM_sequential_M_states_q_reg[2]_replica_6/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -35.166 ns between FSM_sequential_M_states_q_reg[1]/C (clocked by clk_0) and FSM_sequential_M_states_q_reg[1]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -35.421 ns between FSM_sequential_M_states_q_reg[1]/C (clocked by clk_0) and FSM_sequential_M_states_q_reg[0]/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -4.353 ns between store/M_a_q_reg[14]/C (clocked by clk_0) and FSM_sequential_M_states_q_reg[3]_replica/D (clocked by clk_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on io_button[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on io_button[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on io_button[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on io_button[3] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on io_button[4] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on io_dip[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on io_dip[10] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on io_dip[11] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on io_dip[12] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on io_dip[13] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on io_dip[14] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on io_dip[15] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on io_dip[16] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on io_dip[17] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on io_dip[18] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on io_dip[19] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on io_dip[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on io_dip[20] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on io_dip[21] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on io_dip[22] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on io_dip[23] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on io_dip[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on io_dip[3] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on io_dip[4] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on io_dip[5] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on io_dip[6] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on io_dip[7] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on io_dip[8] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on io_dip[9] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on rst_n relative to clock(s) clk_0
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on io_led[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on io_led[10] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on io_led[11] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on io_led[12] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on io_led[13] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on io_led[14] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on io_led[15] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on io_led[16] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on io_led[17] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on io_led[18] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on io_led[19] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on io_led[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on io_led[20] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on io_led[21] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on io_led[22] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on io_led[23] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on io_led[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on io_led[3] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on io_led[4] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on io_led[5] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on io_led[6] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on io_led[7] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on io_led[8] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on io_led[9] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on io_seg[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on io_seg[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on io_seg[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on io_seg[3] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on io_seg[4] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on io_seg[5] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on io_seg[6] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on io_seg[7] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on io_sel[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on io_sel[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on io_sel[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on io_sel[3] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on led[4] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on led[5] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on led[6] relative to clock(s) clk_0
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on led[7] relative to clock(s) clk_0
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch io_led_reg[0] cannot be properly analyzed as its control pin io_led_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch io_led_reg[10] cannot be properly analyzed as its control pin io_led_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch io_led_reg[11] cannot be properly analyzed as its control pin io_led_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch io_led_reg[12] cannot be properly analyzed as its control pin io_led_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch io_led_reg[13] cannot be properly analyzed as its control pin io_led_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch io_led_reg[14] cannot be properly analyzed as its control pin io_led_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch io_led_reg[15] cannot be properly analyzed as its control pin io_led_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch io_led_reg[1] cannot be properly analyzed as its control pin io_led_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch io_led_reg[2] cannot be properly analyzed as its control pin io_led_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch io_led_reg[3] cannot be properly analyzed as its control pin io_led_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch io_led_reg[4] cannot be properly analyzed as its control pin io_led_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch io_led_reg[5] cannot be properly analyzed as its control pin io_led_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch io_led_reg[6] cannot be properly analyzed as its control pin io_led_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch io_led_reg[7] cannot be properly analyzed as its control pin io_led_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch io_led_reg[8] cannot be properly analyzed as its control pin io_led_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch io_led_reg[9] cannot be properly analyzed as its control pin io_led_reg[9]/G is not reached by a timing clock
Related violations: <none>


