// Seed: 4261773956
module module_0 (
    input wire id_0,
    output logic id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input logic id_5,
    input logic id_6,
    input id_7
);
  logic id_8 = id_0[1 : 1];
endmodule
