.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* CS_SPI */
.set CS_SPI__0__DR, CYREG_GPIO_PRT0_DR
.set CS_SPI__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CS_SPI__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CS_SPI__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CS_SPI__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set CS_SPI__0__HSIOM_MASK, 0x000000F0
.set CS_SPI__0__HSIOM_SHIFT, 4
.set CS_SPI__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CS_SPI__0__INTR, CYREG_GPIO_PRT0_INTR
.set CS_SPI__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CS_SPI__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CS_SPI__0__MASK, 0x02
.set CS_SPI__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CS_SPI__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CS_SPI__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CS_SPI__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CS_SPI__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CS_SPI__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CS_SPI__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CS_SPI__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CS_SPI__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CS_SPI__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CS_SPI__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CS_SPI__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CS_SPI__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CS_SPI__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CS_SPI__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CS_SPI__0__PC, CYREG_GPIO_PRT0_PC
.set CS_SPI__0__PC2, CYREG_GPIO_PRT0_PC2
.set CS_SPI__0__PORT, 0
.set CS_SPI__0__PS, CYREG_GPIO_PRT0_PS
.set CS_SPI__0__SHIFT, 1
.set CS_SPI__DR, CYREG_GPIO_PRT0_DR
.set CS_SPI__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CS_SPI__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CS_SPI__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CS_SPI__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CS_SPI__INTR, CYREG_GPIO_PRT0_INTR
.set CS_SPI__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CS_SPI__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CS_SPI__MASK, 0x02
.set CS_SPI__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CS_SPI__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CS_SPI__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CS_SPI__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CS_SPI__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CS_SPI__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CS_SPI__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CS_SPI__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CS_SPI__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CS_SPI__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CS_SPI__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CS_SPI__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CS_SPI__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CS_SPI__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CS_SPI__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CS_SPI__PC, CYREG_GPIO_PRT0_PC
.set CS_SPI__PC2, CYREG_GPIO_PRT0_PC2
.set CS_SPI__PORT, 0
.set CS_SPI__PS, CYREG_GPIO_PRT0_PS
.set CS_SPI__SHIFT, 1

/* CLK_SPI */
.set CLK_SPI__0__DR, CYREG_GPIO_PRT0_DR
.set CLK_SPI__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CLK_SPI__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CLK_SPI__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CLK_SPI__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set CLK_SPI__0__HSIOM_MASK, 0x00000F00
.set CLK_SPI__0__HSIOM_SHIFT, 8
.set CLK_SPI__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CLK_SPI__0__INTR, CYREG_GPIO_PRT0_INTR
.set CLK_SPI__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CLK_SPI__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CLK_SPI__0__MASK, 0x04
.set CLK_SPI__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CLK_SPI__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CLK_SPI__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CLK_SPI__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CLK_SPI__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CLK_SPI__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CLK_SPI__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CLK_SPI__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CLK_SPI__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CLK_SPI__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CLK_SPI__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CLK_SPI__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CLK_SPI__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CLK_SPI__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CLK_SPI__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CLK_SPI__0__PC, CYREG_GPIO_PRT0_PC
.set CLK_SPI__0__PC2, CYREG_GPIO_PRT0_PC2
.set CLK_SPI__0__PORT, 0
.set CLK_SPI__0__PS, CYREG_GPIO_PRT0_PS
.set CLK_SPI__0__SHIFT, 2
.set CLK_SPI__DR, CYREG_GPIO_PRT0_DR
.set CLK_SPI__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set CLK_SPI__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set CLK_SPI__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set CLK_SPI__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set CLK_SPI__INTR, CYREG_GPIO_PRT0_INTR
.set CLK_SPI__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set CLK_SPI__INTSTAT, CYREG_GPIO_PRT0_INTR
.set CLK_SPI__MASK, 0x04
.set CLK_SPI__PA__CFG0, CYREG_UDB_PA0_CFG0
.set CLK_SPI__PA__CFG1, CYREG_UDB_PA0_CFG1
.set CLK_SPI__PA__CFG10, CYREG_UDB_PA0_CFG10
.set CLK_SPI__PA__CFG11, CYREG_UDB_PA0_CFG11
.set CLK_SPI__PA__CFG12, CYREG_UDB_PA0_CFG12
.set CLK_SPI__PA__CFG13, CYREG_UDB_PA0_CFG13
.set CLK_SPI__PA__CFG14, CYREG_UDB_PA0_CFG14
.set CLK_SPI__PA__CFG2, CYREG_UDB_PA0_CFG2
.set CLK_SPI__PA__CFG3, CYREG_UDB_PA0_CFG3
.set CLK_SPI__PA__CFG4, CYREG_UDB_PA0_CFG4
.set CLK_SPI__PA__CFG5, CYREG_UDB_PA0_CFG5
.set CLK_SPI__PA__CFG6, CYREG_UDB_PA0_CFG6
.set CLK_SPI__PA__CFG7, CYREG_UDB_PA0_CFG7
.set CLK_SPI__PA__CFG8, CYREG_UDB_PA0_CFG8
.set CLK_SPI__PA__CFG9, CYREG_UDB_PA0_CFG9
.set CLK_SPI__PC, CYREG_GPIO_PRT0_PC
.set CLK_SPI__PC2, CYREG_GPIO_PRT0_PC2
.set CLK_SPI__PORT, 0
.set CLK_SPI__PS, CYREG_GPIO_PRT0_PS
.set CLK_SPI__SHIFT, 2

/* MISO_SPI */
.set MISO_SPI__0__DR, CYREG_GPIO_PRT0_DR
.set MISO_SPI__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set MISO_SPI__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set MISO_SPI__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set MISO_SPI__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set MISO_SPI__0__HSIOM_MASK, 0x0000000F
.set MISO_SPI__0__HSIOM_SHIFT, 0
.set MISO_SPI__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set MISO_SPI__0__INTR, CYREG_GPIO_PRT0_INTR
.set MISO_SPI__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set MISO_SPI__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set MISO_SPI__0__MASK, 0x01
.set MISO_SPI__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set MISO_SPI__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set MISO_SPI__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set MISO_SPI__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set MISO_SPI__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set MISO_SPI__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set MISO_SPI__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set MISO_SPI__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set MISO_SPI__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set MISO_SPI__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set MISO_SPI__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set MISO_SPI__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set MISO_SPI__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set MISO_SPI__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set MISO_SPI__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set MISO_SPI__0__PC, CYREG_GPIO_PRT0_PC
.set MISO_SPI__0__PC2, CYREG_GPIO_PRT0_PC2
.set MISO_SPI__0__PORT, 0
.set MISO_SPI__0__PS, CYREG_GPIO_PRT0_PS
.set MISO_SPI__0__SHIFT, 0
.set MISO_SPI__DR, CYREG_GPIO_PRT0_DR
.set MISO_SPI__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set MISO_SPI__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set MISO_SPI__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set MISO_SPI__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set MISO_SPI__INTR, CYREG_GPIO_PRT0_INTR
.set MISO_SPI__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set MISO_SPI__INTSTAT, CYREG_GPIO_PRT0_INTR
.set MISO_SPI__MASK, 0x01
.set MISO_SPI__PA__CFG0, CYREG_UDB_PA0_CFG0
.set MISO_SPI__PA__CFG1, CYREG_UDB_PA0_CFG1
.set MISO_SPI__PA__CFG10, CYREG_UDB_PA0_CFG10
.set MISO_SPI__PA__CFG11, CYREG_UDB_PA0_CFG11
.set MISO_SPI__PA__CFG12, CYREG_UDB_PA0_CFG12
.set MISO_SPI__PA__CFG13, CYREG_UDB_PA0_CFG13
.set MISO_SPI__PA__CFG14, CYREG_UDB_PA0_CFG14
.set MISO_SPI__PA__CFG2, CYREG_UDB_PA0_CFG2
.set MISO_SPI__PA__CFG3, CYREG_UDB_PA0_CFG3
.set MISO_SPI__PA__CFG4, CYREG_UDB_PA0_CFG4
.set MISO_SPI__PA__CFG5, CYREG_UDB_PA0_CFG5
.set MISO_SPI__PA__CFG6, CYREG_UDB_PA0_CFG6
.set MISO_SPI__PA__CFG7, CYREG_UDB_PA0_CFG7
.set MISO_SPI__PA__CFG8, CYREG_UDB_PA0_CFG8
.set MISO_SPI__PA__CFG9, CYREG_UDB_PA0_CFG9
.set MISO_SPI__PC, CYREG_GPIO_PRT0_PC
.set MISO_SPI__PC2, CYREG_GPIO_PRT0_PC2
.set MISO_SPI__PORT, 0
.set MISO_SPI__PS, CYREG_GPIO_PRT0_PS
.set MISO_SPI__SHIFT, 0

/* MOSI_SPI */
.set MOSI_SPI__0__DR, CYREG_GPIO_PRT0_DR
.set MOSI_SPI__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set MOSI_SPI__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set MOSI_SPI__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set MOSI_SPI__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set MOSI_SPI__0__HSIOM_MASK, 0x0000F000
.set MOSI_SPI__0__HSIOM_SHIFT, 12
.set MOSI_SPI__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set MOSI_SPI__0__INTR, CYREG_GPIO_PRT0_INTR
.set MOSI_SPI__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set MOSI_SPI__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set MOSI_SPI__0__MASK, 0x08
.set MOSI_SPI__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set MOSI_SPI__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set MOSI_SPI__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set MOSI_SPI__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set MOSI_SPI__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set MOSI_SPI__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set MOSI_SPI__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set MOSI_SPI__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set MOSI_SPI__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set MOSI_SPI__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set MOSI_SPI__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set MOSI_SPI__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set MOSI_SPI__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set MOSI_SPI__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set MOSI_SPI__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set MOSI_SPI__0__PC, CYREG_GPIO_PRT0_PC
.set MOSI_SPI__0__PC2, CYREG_GPIO_PRT0_PC2
.set MOSI_SPI__0__PORT, 0
.set MOSI_SPI__0__PS, CYREG_GPIO_PRT0_PS
.set MOSI_SPI__0__SHIFT, 3
.set MOSI_SPI__DR, CYREG_GPIO_PRT0_DR
.set MOSI_SPI__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set MOSI_SPI__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set MOSI_SPI__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set MOSI_SPI__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set MOSI_SPI__INTR, CYREG_GPIO_PRT0_INTR
.set MOSI_SPI__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set MOSI_SPI__INTSTAT, CYREG_GPIO_PRT0_INTR
.set MOSI_SPI__MASK, 0x08
.set MOSI_SPI__PA__CFG0, CYREG_UDB_PA0_CFG0
.set MOSI_SPI__PA__CFG1, CYREG_UDB_PA0_CFG1
.set MOSI_SPI__PA__CFG10, CYREG_UDB_PA0_CFG10
.set MOSI_SPI__PA__CFG11, CYREG_UDB_PA0_CFG11
.set MOSI_SPI__PA__CFG12, CYREG_UDB_PA0_CFG12
.set MOSI_SPI__PA__CFG13, CYREG_UDB_PA0_CFG13
.set MOSI_SPI__PA__CFG14, CYREG_UDB_PA0_CFG14
.set MOSI_SPI__PA__CFG2, CYREG_UDB_PA0_CFG2
.set MOSI_SPI__PA__CFG3, CYREG_UDB_PA0_CFG3
.set MOSI_SPI__PA__CFG4, CYREG_UDB_PA0_CFG4
.set MOSI_SPI__PA__CFG5, CYREG_UDB_PA0_CFG5
.set MOSI_SPI__PA__CFG6, CYREG_UDB_PA0_CFG6
.set MOSI_SPI__PA__CFG7, CYREG_UDB_PA0_CFG7
.set MOSI_SPI__PA__CFG8, CYREG_UDB_PA0_CFG8
.set MOSI_SPI__PA__CFG9, CYREG_UDB_PA0_CFG9
.set MOSI_SPI__PC, CYREG_GPIO_PRT0_PC
.set MOSI_SPI__PC2, CYREG_GPIO_PRT0_PC2
.set MOSI_SPI__PORT, 0
.set MOSI_SPI__PS, CYREG_GPIO_PRT0_PS
.set MOSI_SPI__SHIFT, 3

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x0E34119E
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4F
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4F_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 10
.set CYDEV_DFT_SELECT_CLK1, 11
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 3300
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDR_MV, 3300
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8bless_VERSION, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udbif_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
