

================================================================
== Vitis HLS Report for 'mp_mul_141_1_Pipeline_VITIS_LOOP_157_4'
================================================================
* Date:           Tue May 20 14:31:57 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.040 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       11|       17|  0.110 us|  0.170 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_157_4  |        9|       15|        10|          1|          1|  1 ~ 7|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t_33 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 13 'alloca' 't_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%v_35 = alloca i32 1" [src/generic/fp_generic.c:140]   --->   Operation 14 'alloca' 'v_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_19 = alloca i32 1" [src/generic/fp_generic.c:139]   --->   Operation 15 'alloca' 'j_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_25_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %i_25"   --->   Operation 16 'read' 'i_25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln145_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln145"   --->   Operation 17 'read' 'zext_ln145_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln156_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln156"   --->   Operation 18 'read' 'zext_ln156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v"   --->   Operation 19 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvars_iv_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %indvars_iv"   --->   Operation 20 'read' 'indvars_iv_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln156_cast = zext i4 %zext_ln156_read"   --->   Operation 21 'zext' 'zext_ln156_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvars_iv_cast = zext i3 %indvars_iv_read"   --->   Operation 22 'zext' 'indvars_iv_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %indvars_iv_cast, i4 %j_19" [src/generic/fp_generic.c:139]   --->   Operation 23 'store' 'store_ln139' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_read, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 24 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %zext_ln156_cast, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 25 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 0, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 26 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc58"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j = load i4 %j_19" [src/generic/fp_generic.c:158]   --->   Operation 28 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.73ns)   --->   "%icmp_ln157 = icmp_eq  i4 %j, i4 8" [src/generic/fp_generic.c:157]   --->   Operation 29 'icmp' 'icmp_ln157' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln157 = br i1 %icmp_ln157, void %for.inc58.split, void %for.inc63.exitStub" [src/generic/fp_generic.c:157]   --->   Operation 30 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.73ns)   --->   "%add_ln157 = add i4 %j, i4 1" [src/generic/fp_generic.c:157]   --->   Operation 31 'add' 'add_ln157' <Predicate = (!icmp_ln157)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln139 = store i4 %add_ln157, i4 %j_19" [src/generic/fp_generic.c:139]   --->   Operation 32 'store' 'store_ln139' <Predicate = (!icmp_ln157)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.57>
ST_2 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln158 = add i4 %zext_ln145_read, i4 %j" [src/generic/fp_generic.c:158]   --->   Operation 33 'add' 'add_ln158' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln158 = zext i4 %add_ln158" [src/generic/fp_generic.c:158]   --->   Operation 34 'zext' 'zext_ln158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i64 %b, i32 0, i32 %zext_ln158" [src/generic/fp_generic.c:158]   --->   Operation 35 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (3.25ns)   --->   "%b_load = load i4 %b_addr" [src/generic/fp_generic.c:158]   --->   Operation 36 'load' 'b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln158 = sub i4 %i_25_read, i4 %j" [src/generic/fp_generic.c:158]   --->   Operation 37 'sub' 'sub_ln158' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln158_12 = add i4 %zext_ln145_read, i4 %sub_ln158" [src/generic/fp_generic.c:158]   --->   Operation 38 'add' 'add_ln158_12' <Predicate = true> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln158_36 = zext i4 %add_ln158_12" [src/generic/fp_generic.c:158]   --->   Operation 39 'zext' 'zext_ln158_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%b_addr_3 = getelementptr i64 %b, i32 0, i32 %zext_ln158_36" [src/generic/fp_generic.c:158]   --->   Operation 40 'getelementptr' 'b_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%b_load_3 = load i4 %b_addr_3" [src/generic/fp_generic.c:158]   --->   Operation 41 'load' 'b_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 42 [1/2] ( I:3.25ns O:3.25ns )   --->   "%b_load = load i4 %b_addr" [src/generic/fp_generic.c:158]   --->   Operation 42 'load' 'b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%al = trunc i64 %b_load" [src/generic/fp_generic.c:158]   --->   Operation 43 'trunc' 'al' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/2] ( I:3.25ns O:3.25ns )   --->   "%b_load_3 = load i4 %b_addr_3" [src/generic/fp_generic.c:158]   --->   Operation 44 'load' 'b_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 16> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%bl = trunc i64 %b_load_3" [src/generic/fp_generic.c:103->src/generic/fp_generic.c:158]   --->   Operation 45 'trunc' 'bl' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%ah = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %b_load, i32 32, i32 63" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 46 'partselect' 'ah' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%bh = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %b_load_3, i32 32, i32 63" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 47 'partselect' 'bh' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i32 %al" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 48 'zext' 'zext_ln105' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %ah" [src/generic/fp_generic.c:110->src/generic/fp_generic.c:158]   --->   Operation 49 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln105_173 = zext i32 %bl" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 50 'zext' 'zext_ln105_173' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i32 %bh" [src/generic/fp_generic.c:112->src/generic/fp_generic.c:158]   --->   Operation 51 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_173, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 52 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [2/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 53 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [2/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_173, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 54 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [2/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 55 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 56 [1/2] (6.91ns)   --->   "%albl = mul i64 %zext_ln105_173, i64 %zext_ln105" [src/generic/fp_generic.c:114->src/generic/fp_generic.c:158]   --->   Operation 56 'mul' 'albl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %albl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 57 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/2] (6.91ns)   --->   "%albh = mul i64 %zext_ln112, i64 %zext_ln105" [src/generic/fp_generic.c:115->src/generic/fp_generic.c:158]   --->   Operation 58 'mul' 'albh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln106_258 = trunc i64 %albh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 59 'trunc' 'trunc_ln106_258' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/2] (6.91ns)   --->   "%ahbl = mul i64 %zext_ln105_173, i64 %zext_ln110" [src/generic/fp_generic.c:116->src/generic/fp_generic.c:158]   --->   Operation 60 'mul' 'ahbl' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln106_259 = trunc i64 %ahbl" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 61 'trunc' 'trunc_ln106_259' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/2] (6.91ns)   --->   "%ahbh = mul i64 %zext_ln112, i64 %zext_ln110" [src/generic/fp_generic.c:117->src/generic/fp_generic.c:158]   --->   Operation 62 'mul' 'ahbh' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln106_260 = trunc i64 %ahbh" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 63 'trunc' 'trunc_ln106_260' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 64 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_475 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbl, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 65 'partselect' 'tmp_475' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_476 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %albh, i32 32, i32 63" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 66 'partselect' 'tmp_476' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_477 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %ahbh, i32 32, i32 63" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 67 'partselect' 'tmp_477' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.14>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln106 = zext i32 %tmp_s" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 68 'zext' 'zext_ln106' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i32 %trunc_ln106_259" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 69 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln123_163 = zext i32 %trunc_ln106_258" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 70 'zext' 'zext_ln123_163' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (2.55ns)   --->   "%add_ln123 = add i33 %zext_ln123, i33 %zext_ln123_163" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 71 'add' 'add_ln123' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln123_164 = zext i33 %add_ln123" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 72 'zext' 'zext_ln123_164' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (2.59ns)   --->   "%temp = add i34 %zext_ln123_164, i34 %zext_ln106" [src/generic/fp_generic.c:123->src/generic/fp_generic.c:158]   --->   Operation 73 'add' 'temp' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_474 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp, i32 32, i32 33" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 74 'partselect' 'tmp_474' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i34 %temp" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 75 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.92>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln106_223 = zext i2 %tmp_474" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 76 'zext' 'zext_ln106_223' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln106_224 = zext i32 %tmp_475" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 77 'zext' 'zext_ln106_224' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln106_225 = zext i32 %tmp_476" [src/generic/fp_generic.c:106->src/generic/fp_generic.c:158]   --->   Operation 78 'zext' 'zext_ln106_225' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i32 %trunc_ln106_260" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 79 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln130 = add i32 %trunc_ln106_260, i32 %tmp_475" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 80 'add' 'add_ln130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 81 [1/1] (2.55ns)   --->   "%add_ln130_198 = add i33 %zext_ln130, i33 %zext_ln106_224" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 81 'add' 'add_ln130_198' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln130_163 = zext i33 %add_ln130_198" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 82 'zext' 'zext_ln130_163' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (2.55ns)   --->   "%add_ln130_199 = add i33 %zext_ln106_225, i33 %zext_ln106_223" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 83 'add' 'add_ln130_199' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln130 = trunc i33 %add_ln130_199" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 84 'trunc' 'trunc_ln130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln130_164 = zext i33 %add_ln130_199" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 85 'zext' 'zext_ln130_164' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln105 = add i32 %trunc_ln130, i32 %add_ln130" [src/generic/fp_generic.c:105->src/generic/fp_generic.c:158]   --->   Operation 86 'add' 'add_ln105' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 87 [1/1] (2.59ns)   --->   "%temp_85 = add i34 %zext_ln130_164, i34 %zext_ln130_163" [src/generic/fp_generic.c:130->src/generic/fp_generic.c:158]   --->   Operation 87 'add' 'temp_85' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.59> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_478 = partselect i2 @_ssdm_op_PartSelect.i2.i34.i32.i32, i34 %temp_85, i32 32, i32 33" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 88 'partselect' 'tmp_478' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.04>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%v_35_load = load i64 %v_35" [src/generic/fp_generic.c:159]   --->   Operation 89 'load' 'v_35_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln125_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 0" [src/generic/fp_generic.c:125->src/generic/fp_generic.c:158]   --->   Operation 90 'bitconcatenate' 'shl_ln125_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%and_ln133_23 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_477, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 91 'bitconcatenate' 'and_ln133_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%and_ln133_s = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i2.i32, i2 %tmp_478, i32 0" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 92 'bitconcatenate' 'and_ln133_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i34 %and_ln133_s" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 93 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (3.52ns)   --->   "%add_ln133 = add i64 %zext_ln133, i64 %and_ln133_23" [src/generic/fp_generic.c:133->src/generic/fp_generic.c:158]   --->   Operation 94 'add' 'add_ln133' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %trunc_ln125, i32 %trunc_ln106" [src/generic/fp_generic.c:159]   --->   Operation 95 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (3.52ns)   --->   "%v_198 = add i64 %or_ln, i64 %v_35_load" [src/generic/fp_generic.c:159]   --->   Operation 96 'add' 'v_198' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_63 = xor i64 %v_198, i64 %shl_ln125_s" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 97 'xor' 'xor_ln105_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_64 = xor i64 %shl_ln125_s, i64 %v_35_load" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 98 'xor' 'xor_ln105_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln105_13 = or i64 %xor_ln105_63, i64 %xor_ln105_64" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 99 'or' 'or_ln105_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%xor_ln105_65 = xor i64 %or_ln105_13, i64 %v_198" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 100 'xor' 'xor_ln105_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%carry = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_65, i32 63" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 101 'bitselect' 'carry' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%zext_ln105_174 = zext i1 %carry" [src/config.h:105->src/generic/fp_generic.c:159]   --->   Operation 102 'zext' 'zext_ln105_174' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%tmp_58 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %add_ln133, i32 32, i32 63" [src/generic/fp_generic.c:160]   --->   Operation 103 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node tempReg)   --->   "%or_ln53 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp_58, i32 %add_ln105" [src/generic/fp_generic.c:160]   --->   Operation 104 'bitconcatenate' 'or_ln53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (3.52ns) (out node of the LUT)   --->   "%tempReg = add i64 %or_ln53, i64 %zext_ln105_174" [src/generic/fp_generic.c:160]   --->   Operation 105 'add' 'tempReg' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %v_198, i64 %v_35" [src/generic/fp_generic.c:140]   --->   Operation 106 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>

State 9 <SV = 8> <Delay = 5.10>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%u_34_out_load = load i64 %u_34_out" [src/generic/fp_generic.c:160]   --->   Operation 107 'load' 'u_34_out_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (3.52ns)   --->   "%u = add i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 108 'add' 'u' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln140 = store i64 %u, i64 %u_34_out" [src/generic/fp_generic.c:140]   --->   Operation 109 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%t_33_load26 = load i3 %t_33"   --->   Operation 129 'load' 't_33_load26' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%v_35_load24 = load i64 %v_35"   --->   Operation 130 'load' 'v_35_load24' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %v_35_out, i64 %v_35_load24"   --->   Operation 131 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %t_33_out, i3 %t_33_load26"   --->   Operation 132 'write' 'write_ln0' <Predicate = (icmp_ln157)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 133 'ret' 'ret_ln0' <Predicate = (icmp_ln157)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 4.22>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%t_33_load = load i3 %t_33" [src/generic/fp_generic.c:161]   --->   Operation 110 'load' 't_33_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44" [src/generic/fp_generic.c:139]   --->   Operation 111 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%speclooptripcount_ln139 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 7, i64 4" [src/generic/fp_generic.c:139]   --->   Operation 112 'speclooptripcount' 'speclooptripcount_ln139' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%specloopname_ln157 = specloopname void @_ssdm_op_SpecLoopName, void @empty_41" [src/generic/fp_generic.c:157]   --->   Operation 113 'specloopname' 'specloopname_ln157' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_39)   --->   "%xor_ln160 = xor i64 %u, i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 114 'xor' 'xor_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_39)   --->   "%xor_ln160_37 = xor i64 %tempReg, i64 %u_34_out_load" [src/generic/fp_generic.c:160]   --->   Operation 115 'xor' 'xor_ln160_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node xor_ln160_39)   --->   "%or_ln160_25 = or i64 %xor_ln160, i64 %xor_ln160_37" [src/generic/fp_generic.c:160]   --->   Operation 116 'or' 'or_ln160_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%bit_sel1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63" [src/generic/fp_generic.c:160]   --->   Operation 117 'bitselect' 'bit_sel1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_51 = xor i1 %bit_sel1, i1 1" [src/generic/fp_generic.c:160]   --->   Operation 118 'xor' 'xor_ln160_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%trunc_ln160 = trunc i64 %tempReg" [src/generic/fp_generic.c:160]   --->   Operation 119 'trunc' 'trunc_ln160' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%xor_ln160_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln160_51, i63 %trunc_ln160" [src/generic/fp_generic.c:160]   --->   Operation 120 'bitconcatenate' 'xor_ln160_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%and_ln160 = and i64 %xor_ln160_s, i64 %add_ln133" [src/generic/fp_generic.c:160]   --->   Operation 121 'and' 'and_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln160_39 = xor i64 %or_ln160_25, i64 %u" [src/generic/fp_generic.c:160]   --->   Operation 122 'xor' 'xor_ln160_39' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%or_ln160 = or i64 %xor_ln160_39, i64 %and_ln160" [src/generic/fp_generic.c:160]   --->   Operation 123 'or' 'or_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln160, i32 63" [src/generic/fp_generic.c:161]   --->   Operation 124 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node t)   --->   "%zext_ln161 = zext i1 %tmp" [src/generic/fp_generic.c:161]   --->   Operation 125 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (1.65ns) (out node of the LUT)   --->   "%t = add i3 %zext_ln161, i3 %t_33_load" [src/generic/fp_generic.c:161]   --->   Operation 126 'add' 't' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (1.58ns)   --->   "%store_ln140 = store i3 %t, i3 %t_33" [src/generic/fp_generic.c:140]   --->   Operation 127 'store' 'store_ln140' <Predicate = true> <Delay = 1.58>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln157 = br void %for.inc58" [src/generic/fp_generic.c:157]   --->   Operation 128 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ indvars_iv]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln156]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln145]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ i_25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ v_35_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ u_34_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ t_33_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_33                    (alloca           ) [ 01111111111]
v_35                    (alloca           ) [ 01111111110]
j_19                    (alloca           ) [ 01000000000]
i_25_read               (read             ) [ 01100000000]
zext_ln145_read         (read             ) [ 01100000000]
zext_ln156_read         (read             ) [ 00000000000]
v_read                  (read             ) [ 00000000000]
indvars_iv_read         (read             ) [ 00000000000]
zext_ln156_cast         (zext             ) [ 00000000000]
indvars_iv_cast         (zext             ) [ 00000000000]
store_ln139             (store            ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
br_ln0                  (br               ) [ 00000000000]
j                       (load             ) [ 01100000000]
icmp_ln157              (icmp             ) [ 01111111110]
br_ln157                (br               ) [ 00000000000]
add_ln157               (add              ) [ 00000000000]
store_ln139             (store            ) [ 00000000000]
add_ln158               (add              ) [ 00000000000]
zext_ln158              (zext             ) [ 00000000000]
b_addr                  (getelementptr    ) [ 01010000000]
sub_ln158               (sub              ) [ 00000000000]
add_ln158_12            (add              ) [ 00000000000]
zext_ln158_36           (zext             ) [ 00000000000]
b_addr_3                (getelementptr    ) [ 01010000000]
b_load                  (load             ) [ 00000000000]
al                      (trunc            ) [ 01001000000]
b_load_3                (load             ) [ 00000000000]
bl                      (trunc            ) [ 01001000000]
ah                      (partselect       ) [ 01001000000]
bh                      (partselect       ) [ 01001000000]
zext_ln105              (zext             ) [ 01000100000]
zext_ln110              (zext             ) [ 01000100000]
zext_ln105_173          (zext             ) [ 01000100000]
zext_ln112              (zext             ) [ 01000100000]
albl                    (mul              ) [ 00000000000]
trunc_ln106             (trunc            ) [ 01000011100]
albh                    (mul              ) [ 00000000000]
trunc_ln106_258         (trunc            ) [ 01000010000]
ahbl                    (mul              ) [ 00000000000]
trunc_ln106_259         (trunc            ) [ 01000010000]
ahbh                    (mul              ) [ 00000000000]
trunc_ln106_260         (trunc            ) [ 01000011000]
tmp_s                   (partselect       ) [ 01000010000]
tmp_475                 (partselect       ) [ 01000011000]
tmp_476                 (partselect       ) [ 01000011000]
tmp_477                 (partselect       ) [ 01000011100]
zext_ln106              (zext             ) [ 00000000000]
zext_ln123              (zext             ) [ 00000000000]
zext_ln123_163          (zext             ) [ 00000000000]
add_ln123               (add              ) [ 00000000000]
zext_ln123_164          (zext             ) [ 00000000000]
temp                    (add              ) [ 00000000000]
tmp_474                 (partselect       ) [ 01000001000]
trunc_ln125             (trunc            ) [ 01000001100]
zext_ln106_223          (zext             ) [ 00000000000]
zext_ln106_224          (zext             ) [ 00000000000]
zext_ln106_225          (zext             ) [ 00000000000]
zext_ln130              (zext             ) [ 00000000000]
add_ln130               (add              ) [ 00000000000]
add_ln130_198           (add              ) [ 00000000000]
zext_ln130_163          (zext             ) [ 00000000000]
add_ln130_199           (add              ) [ 00000000000]
trunc_ln130             (trunc            ) [ 00000000000]
zext_ln130_164          (zext             ) [ 00000000000]
add_ln105               (add              ) [ 01000000100]
temp_85                 (add              ) [ 00000000000]
tmp_478                 (partselect       ) [ 01000000100]
v_35_load               (load             ) [ 00000000000]
shl_ln125_s             (bitconcatenate   ) [ 00000000000]
and_ln133_23            (bitconcatenate   ) [ 00000000000]
and_ln133_s             (bitconcatenate   ) [ 00000000000]
zext_ln133              (zext             ) [ 00000000000]
add_ln133               (add              ) [ 01000000011]
or_ln                   (bitconcatenate   ) [ 00000000000]
v_198                   (add              ) [ 00000000000]
xor_ln105_63            (xor              ) [ 00000000000]
xor_ln105_64            (xor              ) [ 00000000000]
or_ln105_13             (or               ) [ 00000000000]
xor_ln105_65            (xor              ) [ 00000000000]
carry                   (bitselect        ) [ 00000000000]
zext_ln105_174          (zext             ) [ 00000000000]
tmp_58                  (partselect       ) [ 00000000000]
or_ln53                 (bitconcatenate   ) [ 00000000000]
tempReg                 (add              ) [ 01000000011]
store_ln140             (store            ) [ 00000000000]
u_34_out_load           (load             ) [ 01000000001]
u                       (add              ) [ 01000000001]
store_ln140             (store            ) [ 00000000000]
t_33_load               (load             ) [ 00000000000]
specpipeline_ln139      (specpipeline     ) [ 00000000000]
speclooptripcount_ln139 (speclooptripcount) [ 00000000000]
specloopname_ln157      (specloopname     ) [ 00000000000]
xor_ln160               (xor              ) [ 00000000000]
xor_ln160_37            (xor              ) [ 00000000000]
or_ln160_25             (or               ) [ 00000000000]
bit_sel1                (bitselect        ) [ 00000000000]
xor_ln160_51            (xor              ) [ 00000000000]
trunc_ln160             (trunc            ) [ 00000000000]
xor_ln160_s             (bitconcatenate   ) [ 00000000000]
and_ln160               (and              ) [ 00000000000]
xor_ln160_39            (xor              ) [ 00000000000]
or_ln160                (or               ) [ 00000000000]
tmp                     (bitselect        ) [ 00000000000]
zext_ln161              (zext             ) [ 00000000000]
t                       (add              ) [ 00000000000]
store_ln140             (store            ) [ 00000000000]
br_ln157                (br               ) [ 00000000000]
t_33_load26             (load             ) [ 00000000000]
v_35_load24             (load             ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
write_ln0               (write            ) [ 00000000000]
ret_ln0                 (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="indvars_iv">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln156">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln156"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="zext_ln145">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="i_25">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_25"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="v_35_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_35_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="u_34_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="u_34_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="t_33_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_33_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i2.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_41"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i3P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="t_33_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_33/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="v_35_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_35/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="j_19_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_19/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_25_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="0"/>
<pin id="94" dir="0" index="1" bw="4" slack="0"/>
<pin id="95" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_25_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="zext_ln145_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln145_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln156_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="4" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln156_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="v_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvars_iv_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="0"/>
<pin id="118" dir="0" index="1" bw="3" slack="0"/>
<pin id="119" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln0_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="0" index="2" bw="64" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="129" class="1004" name="write_ln0_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="3" slack="0"/>
<pin id="132" dir="0" index="2" bw="3" slack="0"/>
<pin id="133" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/9 "/>
</bind>
</comp>

<comp id="136" class="1004" name="b_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="4" slack="0"/>
<pin id="140" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="0"/>
<pin id="148" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="149" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="150" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="64" slack="0"/>
<pin id="151" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/2 b_load_3/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="b_addr_3_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="4" slack="0"/>
<pin id="157" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_3/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albl/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="albh/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbl/4 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="ahbh/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln156_cast_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="4" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_cast/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="indvars_iv_cast_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="indvars_iv_cast/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln139_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="0"/>
<pin id="187" dir="0" index="1" bw="4" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln140_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln140_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln140_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="3" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="j_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln157_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="4" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln157/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="add_ln157_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln139_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="0"/>
<pin id="223" dir="0" index="1" bw="4" slack="0"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln139/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln158_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="4" slack="1"/>
<pin id="228" dir="0" index="1" bw="4" slack="1"/>
<pin id="229" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln158_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="sub_ln158_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="1"/>
<pin id="237" dir="0" index="1" bw="4" slack="1"/>
<pin id="238" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln158/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="add_ln158_12_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="4" slack="1"/>
<pin id="241" dir="0" index="1" bw="4" slack="0"/>
<pin id="242" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158_12/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln158_36_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln158_36/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="al_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="al/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="bl_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="bl/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="ah_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="64" slack="0"/>
<pin id="260" dir="0" index="2" bw="7" slack="0"/>
<pin id="261" dir="0" index="3" bw="7" slack="0"/>
<pin id="262" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ah/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="bh_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="0"/>
<pin id="270" dir="0" index="2" bw="7" slack="0"/>
<pin id="271" dir="0" index="3" bw="7" slack="0"/>
<pin id="272" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="bh/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="zext_ln105_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/4 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln110_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln105_173_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_173/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln112_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="1"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln112/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="trunc_ln106_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="64" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/5 "/>
</bind>
</comp>

<comp id="301" class="1004" name="trunc_ln106_258_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="64" slack="0"/>
<pin id="303" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_258/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln106_259_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="64" slack="0"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_259/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln106_260_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="64" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_260/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_s_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="64" slack="0"/>
<pin id="316" dir="0" index="2" bw="7" slack="0"/>
<pin id="317" dir="0" index="3" bw="7" slack="0"/>
<pin id="318" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_475_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="64" slack="0"/>
<pin id="326" dir="0" index="2" bw="7" slack="0"/>
<pin id="327" dir="0" index="3" bw="7" slack="0"/>
<pin id="328" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_475/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_476_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="64" slack="0"/>
<pin id="336" dir="0" index="2" bw="7" slack="0"/>
<pin id="337" dir="0" index="3" bw="7" slack="0"/>
<pin id="338" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_476/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_477_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="64" slack="0"/>
<pin id="346" dir="0" index="2" bw="7" slack="0"/>
<pin id="347" dir="0" index="3" bw="7" slack="0"/>
<pin id="348" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_477/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln106_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln123_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="1"/>
<pin id="358" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="zext_ln123_163_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="1"/>
<pin id="361" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_163/6 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln123_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln123/6 "/>
</bind>
</comp>

<comp id="368" class="1004" name="zext_ln123_164_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="33" slack="0"/>
<pin id="370" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln123_164/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="temp_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="33" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_474_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="2" slack="0"/>
<pin id="380" dir="0" index="1" bw="34" slack="0"/>
<pin id="381" dir="0" index="2" bw="7" slack="0"/>
<pin id="382" dir="0" index="3" bw="7" slack="0"/>
<pin id="383" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_474/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln125_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="34" slack="0"/>
<pin id="390" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln106_223_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="2" slack="1"/>
<pin id="394" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_223/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln106_224_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="2"/>
<pin id="397" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_224/7 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln106_225_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="2"/>
<pin id="400" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_225/7 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln130_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="2"/>
<pin id="403" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln130_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="2"/>
<pin id="406" dir="0" index="1" bw="32" slack="2"/>
<pin id="407" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130/7 "/>
</bind>
</comp>

<comp id="408" class="1004" name="add_ln130_198_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_198/7 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln130_163_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="33" slack="0"/>
<pin id="416" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_163/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln130_199_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="0"/>
<pin id="420" dir="0" index="1" bw="2" slack="0"/>
<pin id="421" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln130_199/7 "/>
</bind>
</comp>

<comp id="424" class="1004" name="trunc_ln130_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="33" slack="0"/>
<pin id="426" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln130/7 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln130_164_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="33" slack="0"/>
<pin id="430" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130_164/7 "/>
</bind>
</comp>

<comp id="432" class="1004" name="add_ln105_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/7 "/>
</bind>
</comp>

<comp id="438" class="1004" name="temp_85_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="33" slack="0"/>
<pin id="440" dir="0" index="1" bw="33" slack="0"/>
<pin id="441" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="temp_85/7 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_478_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="2" slack="0"/>
<pin id="446" dir="0" index="1" bw="34" slack="0"/>
<pin id="447" dir="0" index="2" bw="7" slack="0"/>
<pin id="448" dir="0" index="3" bw="7" slack="0"/>
<pin id="449" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_478/7 "/>
</bind>
</comp>

<comp id="454" class="1004" name="v_35_load_load_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="7"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load/8 "/>
</bind>
</comp>

<comp id="457" class="1004" name="shl_ln125_s_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="64" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="2"/>
<pin id="460" dir="0" index="2" bw="1" slack="0"/>
<pin id="461" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln125_s/8 "/>
</bind>
</comp>

<comp id="464" class="1004" name="and_ln133_23_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="64" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="3"/>
<pin id="467" dir="0" index="2" bw="1" slack="0"/>
<pin id="468" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_23/8 "/>
</bind>
</comp>

<comp id="471" class="1004" name="and_ln133_s_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="34" slack="0"/>
<pin id="473" dir="0" index="1" bw="2" slack="1"/>
<pin id="474" dir="0" index="2" bw="1" slack="0"/>
<pin id="475" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="and_ln133_s/8 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln133_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="34" slack="0"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/8 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln133_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="34" slack="0"/>
<pin id="484" dir="0" index="1" bw="64" slack="0"/>
<pin id="485" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/8 "/>
</bind>
</comp>

<comp id="488" class="1004" name="or_ln_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="2"/>
<pin id="491" dir="0" index="2" bw="32" slack="3"/>
<pin id="492" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/8 "/>
</bind>
</comp>

<comp id="494" class="1004" name="v_198_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="64" slack="0"/>
<pin id="496" dir="0" index="1" bw="64" slack="0"/>
<pin id="497" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="v_198/8 "/>
</bind>
</comp>

<comp id="500" class="1004" name="xor_ln105_63_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="0"/>
<pin id="502" dir="0" index="1" bw="64" slack="0"/>
<pin id="503" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_63/8 "/>
</bind>
</comp>

<comp id="506" class="1004" name="xor_ln105_64_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="64" slack="0"/>
<pin id="508" dir="0" index="1" bw="64" slack="0"/>
<pin id="509" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_64/8 "/>
</bind>
</comp>

<comp id="512" class="1004" name="or_ln105_13_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="64" slack="0"/>
<pin id="514" dir="0" index="1" bw="64" slack="0"/>
<pin id="515" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln105_13/8 "/>
</bind>
</comp>

<comp id="518" class="1004" name="xor_ln105_65_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="64" slack="0"/>
<pin id="520" dir="0" index="1" bw="64" slack="0"/>
<pin id="521" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln105_65/8 "/>
</bind>
</comp>

<comp id="524" class="1004" name="carry_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="64" slack="0"/>
<pin id="527" dir="0" index="2" bw="7" slack="0"/>
<pin id="528" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="carry/8 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln105_174_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_174/8 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_58_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="0"/>
<pin id="538" dir="0" index="1" bw="64" slack="0"/>
<pin id="539" dir="0" index="2" bw="7" slack="0"/>
<pin id="540" dir="0" index="3" bw="7" slack="0"/>
<pin id="541" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_58/8 "/>
</bind>
</comp>

<comp id="546" class="1004" name="or_ln53_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="64" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="0"/>
<pin id="549" dir="0" index="2" bw="32" slack="1"/>
<pin id="550" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln53/8 "/>
</bind>
</comp>

<comp id="553" class="1004" name="tempReg_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="0"/>
<pin id="555" dir="0" index="1" bw="1" slack="0"/>
<pin id="556" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tempReg/8 "/>
</bind>
</comp>

<comp id="559" class="1004" name="store_ln140_store_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="64" slack="0"/>
<pin id="561" dir="0" index="1" bw="64" slack="7"/>
<pin id="562" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/8 "/>
</bind>
</comp>

<comp id="564" class="1004" name="u_34_out_load_load_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="64" slack="0"/>
<pin id="566" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="u_34_out_load/9 "/>
</bind>
</comp>

<comp id="568" class="1004" name="u_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="1"/>
<pin id="570" dir="0" index="1" bw="64" slack="0"/>
<pin id="571" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/9 "/>
</bind>
</comp>

<comp id="573" class="1004" name="store_ln140_store_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="64" slack="0"/>
<pin id="575" dir="0" index="1" bw="64" slack="0"/>
<pin id="576" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/9 "/>
</bind>
</comp>

<comp id="579" class="1004" name="t_33_load_load_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="3" slack="9"/>
<pin id="581" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load/10 "/>
</bind>
</comp>

<comp id="582" class="1004" name="xor_ln160_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="64" slack="1"/>
<pin id="584" dir="0" index="1" bw="64" slack="2"/>
<pin id="585" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160/10 "/>
</bind>
</comp>

<comp id="586" class="1004" name="xor_ln160_37_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="64" slack="2"/>
<pin id="588" dir="0" index="1" bw="64" slack="1"/>
<pin id="589" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_37/10 "/>
</bind>
</comp>

<comp id="590" class="1004" name="or_ln160_25_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="64" slack="0"/>
<pin id="592" dir="0" index="1" bw="64" slack="0"/>
<pin id="593" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160_25/10 "/>
</bind>
</comp>

<comp id="596" class="1004" name="bit_sel1_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="1" slack="0"/>
<pin id="598" dir="0" index="1" bw="64" slack="2"/>
<pin id="599" dir="0" index="2" bw="7" slack="0"/>
<pin id="600" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel1/10 "/>
</bind>
</comp>

<comp id="603" class="1004" name="xor_ln160_51_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_51/10 "/>
</bind>
</comp>

<comp id="609" class="1004" name="trunc_ln160_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="64" slack="2"/>
<pin id="611" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/10 "/>
</bind>
</comp>

<comp id="612" class="1004" name="xor_ln160_s_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="64" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="0" index="2" bw="63" slack="0"/>
<pin id="616" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln160_s/10 "/>
</bind>
</comp>

<comp id="620" class="1004" name="and_ln160_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="64" slack="0"/>
<pin id="622" dir="0" index="1" bw="64" slack="2"/>
<pin id="623" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln160/10 "/>
</bind>
</comp>

<comp id="625" class="1004" name="xor_ln160_39_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="64" slack="0"/>
<pin id="627" dir="0" index="1" bw="64" slack="1"/>
<pin id="628" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln160_39/10 "/>
</bind>
</comp>

<comp id="630" class="1004" name="or_ln160_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="0"/>
<pin id="632" dir="0" index="1" bw="64" slack="0"/>
<pin id="633" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln160/10 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="64" slack="0"/>
<pin id="639" dir="0" index="2" bw="7" slack="0"/>
<pin id="640" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/10 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln161_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/10 "/>
</bind>
</comp>

<comp id="648" class="1004" name="t_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="3" slack="0"/>
<pin id="651" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t/10 "/>
</bind>
</comp>

<comp id="654" class="1004" name="store_ln140_store_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="3" slack="0"/>
<pin id="656" dir="0" index="1" bw="3" slack="9"/>
<pin id="657" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/10 "/>
</bind>
</comp>

<comp id="659" class="1004" name="t_33_load26_load_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="3" slack="8"/>
<pin id="661" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_33_load26/9 "/>
</bind>
</comp>

<comp id="663" class="1004" name="v_35_load24_load_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="64" slack="8"/>
<pin id="665" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_35_load24/9 "/>
</bind>
</comp>

<comp id="667" class="1005" name="t_33_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="3" slack="0"/>
<pin id="669" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="t_33 "/>
</bind>
</comp>

<comp id="675" class="1005" name="v_35_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="64" slack="0"/>
<pin id="677" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="v_35 "/>
</bind>
</comp>

<comp id="683" class="1005" name="j_19_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="4" slack="0"/>
<pin id="685" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_19 "/>
</bind>
</comp>

<comp id="690" class="1005" name="i_25_read_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="4" slack="1"/>
<pin id="692" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_25_read "/>
</bind>
</comp>

<comp id="695" class="1005" name="zext_ln145_read_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="4" slack="1"/>
<pin id="697" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln145_read "/>
</bind>
</comp>

<comp id="701" class="1005" name="j_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="4" slack="1"/>
<pin id="703" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="707" class="1005" name="icmp_ln157_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="8"/>
<pin id="709" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln157 "/>
</bind>
</comp>

<comp id="711" class="1005" name="b_addr_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="4" slack="1"/>
<pin id="713" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="716" class="1005" name="b_addr_3_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="4" slack="1"/>
<pin id="718" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_3 "/>
</bind>
</comp>

<comp id="721" class="1005" name="al_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="1"/>
<pin id="723" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="al "/>
</bind>
</comp>

<comp id="726" class="1005" name="bl_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bl "/>
</bind>
</comp>

<comp id="731" class="1005" name="ah_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="1"/>
<pin id="733" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ah "/>
</bind>
</comp>

<comp id="736" class="1005" name="bh_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="32" slack="1"/>
<pin id="738" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bh "/>
</bind>
</comp>

<comp id="741" class="1005" name="zext_ln105_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="64" slack="1"/>
<pin id="743" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="747" class="1005" name="zext_ln110_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="64" slack="1"/>
<pin id="749" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln110 "/>
</bind>
</comp>

<comp id="753" class="1005" name="zext_ln105_173_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="64" slack="1"/>
<pin id="755" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105_173 "/>
</bind>
</comp>

<comp id="759" class="1005" name="zext_ln112_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="64" slack="1"/>
<pin id="761" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln112 "/>
</bind>
</comp>

<comp id="765" class="1005" name="trunc_ln106_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="3"/>
<pin id="767" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="770" class="1005" name="trunc_ln106_258_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="1"/>
<pin id="772" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_258 "/>
</bind>
</comp>

<comp id="775" class="1005" name="trunc_ln106_259_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="1"/>
<pin id="777" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln106_259 "/>
</bind>
</comp>

<comp id="780" class="1005" name="trunc_ln106_260_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="2"/>
<pin id="782" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_260 "/>
</bind>
</comp>

<comp id="786" class="1005" name="tmp_s_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="32" slack="1"/>
<pin id="788" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="791" class="1005" name="tmp_475_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="2"/>
<pin id="793" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_475 "/>
</bind>
</comp>

<comp id="797" class="1005" name="tmp_476_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="2"/>
<pin id="799" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_476 "/>
</bind>
</comp>

<comp id="802" class="1005" name="tmp_477_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="32" slack="3"/>
<pin id="804" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_477 "/>
</bind>
</comp>

<comp id="807" class="1005" name="tmp_474_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="2" slack="1"/>
<pin id="809" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_474 "/>
</bind>
</comp>

<comp id="812" class="1005" name="trunc_ln125_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="2"/>
<pin id="814" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="818" class="1005" name="add_ln105_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="1"/>
<pin id="820" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln105 "/>
</bind>
</comp>

<comp id="823" class="1005" name="tmp_478_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="2" slack="1"/>
<pin id="825" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_478 "/>
</bind>
</comp>

<comp id="828" class="1005" name="add_ln133_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="64" slack="2"/>
<pin id="830" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln133 "/>
</bind>
</comp>

<comp id="833" class="1005" name="tempReg_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="64" slack="1"/>
<pin id="835" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tempReg "/>
</bind>
</comp>

<comp id="842" class="1005" name="u_34_out_load_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="64" slack="1"/>
<pin id="844" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u_34_out_load "/>
</bind>
</comp>

<comp id="847" class="1005" name="u_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="64" slack="1"/>
<pin id="849" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="u "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="76" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="78" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="152"><net_src comp="136" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="180"><net_src comp="104" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="116" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="110" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="177" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="14" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="205"><net_src comp="26" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="213"><net_src comp="206" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="28" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="206" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="30" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="233"><net_src comp="226" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="243"><net_src comp="235" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="247"><net_src comp="239" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="252"><net_src comp="143" pin="7"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="143" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="34" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="264"><net_src comp="143" pin="7"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="36" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="266"><net_src comp="38" pin="0"/><net_sink comp="257" pin=3"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="143" pin="3"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="36" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="38" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="280"><net_src comp="277" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="285"><net_src comp="282" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="290"><net_src comp="287" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="295"><net_src comp="292" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="300"><net_src comp="161" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="165" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="169" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="173" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="34" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="161" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="38" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="329"><net_src comp="34" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="169" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="36" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="38" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="339"><net_src comp="34" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="165" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="36" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="38" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="349"><net_src comp="34" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="173" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="36" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="38" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="366"><net_src comp="356" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="359" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="368" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="353" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="384"><net_src comp="40" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="372" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="36" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="387"><net_src comp="42" pin="0"/><net_sink comp="378" pin=3"/></net>

<net id="391"><net_src comp="372" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="412"><net_src comp="401" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="395" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="398" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="392" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="427"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="418" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="424" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="404" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="428" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="414" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="450"><net_src comp="40" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="438" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="36" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="453"><net_src comp="42" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="462"><net_src comp="44" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="32" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="469"><net_src comp="44" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="32" pin="0"/><net_sink comp="464" pin=2"/></net>

<net id="476"><net_src comp="46" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="32" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="481"><net_src comp="471" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="464" pin="3"/><net_sink comp="482" pin=1"/></net>

<net id="493"><net_src comp="44" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="498"><net_src comp="488" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="454" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="457" pin="3"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="457" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="454" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="500" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="506" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="494" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="529"><net_src comp="48" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="518" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="38" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="535"><net_src comp="524" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="542"><net_src comp="34" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="482" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="544"><net_src comp="36" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="545"><net_src comp="38" pin="0"/><net_sink comp="536" pin=3"/></net>

<net id="551"><net_src comp="44" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="536" pin="4"/><net_sink comp="546" pin=1"/></net>

<net id="557"><net_src comp="546" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="558"><net_src comp="532" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="563"><net_src comp="494" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="567"><net_src comp="14" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="564" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="577"><net_src comp="568" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="14" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="594"><net_src comp="582" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="586" pin="2"/><net_sink comp="590" pin=1"/></net>

<net id="601"><net_src comp="68" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="602"><net_src comp="70" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="607"><net_src comp="596" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="72" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="617"><net_src comp="74" pin="0"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="603" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="609" pin="1"/><net_sink comp="612" pin=2"/></net>

<net id="624"><net_src comp="612" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="629"><net_src comp="590" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="634"><net_src comp="625" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="620" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="641"><net_src comp="48" pin="0"/><net_sink comp="636" pin=0"/></net>

<net id="642"><net_src comp="630" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="643"><net_src comp="38" pin="0"/><net_sink comp="636" pin=2"/></net>

<net id="647"><net_src comp="636" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="644" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="579" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="648" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="662"><net_src comp="659" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="666"><net_src comp="663" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="670"><net_src comp="80" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="673"><net_src comp="667" pin="1"/><net_sink comp="654" pin=1"/></net>

<net id="674"><net_src comp="667" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="678"><net_src comp="84" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="681"><net_src comp="675" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="682"><net_src comp="675" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="686"><net_src comp="88" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="688"><net_src comp="683" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="689"><net_src comp="683" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="693"><net_src comp="92" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="698"><net_src comp="98" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="704"><net_src comp="206" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="710"><net_src comp="209" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="714"><net_src comp="136" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="719"><net_src comp="153" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="724"><net_src comp="249" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="729"><net_src comp="253" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="734"><net_src comp="257" pin="4"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="739"><net_src comp="267" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="744"><net_src comp="277" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="746"><net_src comp="741" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="750"><net_src comp="282" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="756"><net_src comp="287" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="758"><net_src comp="753" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="762"><net_src comp="292" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="764"><net_src comp="759" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="768"><net_src comp="297" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="773"><net_src comp="301" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="778"><net_src comp="305" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="783"><net_src comp="309" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="789"><net_src comp="313" pin="4"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="794"><net_src comp="323" pin="4"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="800"><net_src comp="333" pin="4"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="805"><net_src comp="343" pin="4"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="810"><net_src comp="378" pin="4"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="815"><net_src comp="388" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="821"><net_src comp="432" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="546" pin=2"/></net>

<net id="826"><net_src comp="444" pin="4"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="831"><net_src comp="482" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="836"><net_src comp="553" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="838"><net_src comp="833" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="839"><net_src comp="833" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="840"><net_src comp="833" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="841"><net_src comp="833" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="845"><net_src comp="564" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="850"><net_src comp="568" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="851"><net_src comp="847" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="852"><net_src comp="847" pin="1"/><net_sink comp="625" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v_35_out | {9 }
	Port: u_34_out | {1 9 }
	Port: t_33_out | {9 }
 - Input state : 
	Port: mp_mul.141.1_Pipeline_VITIS_LOOP_157_4 : indvars_iv | {1 }
	Port: mp_mul.141.1_Pipeline_VITIS_LOOP_157_4 : v | {1 }
	Port: mp_mul.141.1_Pipeline_VITIS_LOOP_157_4 : zext_ln156 | {1 }
	Port: mp_mul.141.1_Pipeline_VITIS_LOOP_157_4 : zext_ln145 | {1 }
	Port: mp_mul.141.1_Pipeline_VITIS_LOOP_157_4 : b | {2 3 }
	Port: mp_mul.141.1_Pipeline_VITIS_LOOP_157_4 : i_25 | {1 }
	Port: mp_mul.141.1_Pipeline_VITIS_LOOP_157_4 : u_34_out | {9 }
  - Chain level:
	State 1
		store_ln139 : 1
		store_ln140 : 1
		store_ln140 : 1
		j : 1
		icmp_ln157 : 2
		br_ln157 : 3
		add_ln157 : 2
		store_ln139 : 3
	State 2
		zext_ln158 : 1
		b_addr : 2
		b_load : 3
		add_ln158_12 : 1
		zext_ln158_36 : 2
		b_addr_3 : 3
		b_load_3 : 4
	State 3
		al : 1
		bl : 1
		ah : 1
		bh : 1
	State 4
		albl : 1
		albh : 1
		ahbl : 1
		ahbh : 1
	State 5
		trunc_ln106 : 1
		trunc_ln106_258 : 1
		trunc_ln106_259 : 1
		trunc_ln106_260 : 1
		tmp_s : 1
		tmp_475 : 1
		tmp_476 : 1
		tmp_477 : 1
	State 6
		add_ln123 : 1
		zext_ln123_164 : 2
		temp : 3
		tmp_474 : 4
		trunc_ln125 : 4
	State 7
		add_ln130_198 : 1
		zext_ln130_163 : 2
		add_ln130_199 : 1
		trunc_ln130 : 2
		zext_ln130_164 : 2
		add_ln105 : 3
		temp_85 : 3
		tmp_478 : 4
	State 8
		zext_ln133 : 1
		add_ln133 : 2
		v_198 : 1
		xor_ln105_63 : 2
		xor_ln105_64 : 1
		or_ln105_13 : 2
		xor_ln105_65 : 2
		carry : 2
		zext_ln105_174 : 3
		tmp_58 : 3
		or_ln53 : 4
		tempReg : 4
		store_ln140 : 2
	State 9
		u : 1
		store_ln140 : 2
		write_ln0 : 1
		write_ln0 : 1
	State 10
		xor_ln160_51 : 1
		xor_ln160_s : 1
		and_ln160 : 2
		or_ln160 : 2
		tmp : 2
		zext_ln161 : 3
		t : 4
		store_ln140 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_161         |    4    |   165   |    50   |
|    mul   |          grp_fu_165         |    4    |   165   |    50   |
|          |          grp_fu_169         |    4    |   165   |    50   |
|          |          grp_fu_173         |    4    |   165   |    50   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln157_fu_215      |    0    |    0    |    13   |
|          |       add_ln158_fu_226      |    0    |    0    |    13   |
|          |     add_ln158_12_fu_239     |    0    |    0    |    7    |
|          |       add_ln123_fu_362      |    0    |    0    |    39   |
|          |         temp_fu_372         |    0    |    0    |    40   |
|          |       add_ln130_fu_404      |    0    |    0    |    32   |
|          |     add_ln130_198_fu_408    |    0    |    0    |    39   |
|    add   |     add_ln130_199_fu_418    |    0    |    0    |    39   |
|          |       add_ln105_fu_432      |    0    |    0    |    32   |
|          |        temp_85_fu_438       |    0    |    0    |    40   |
|          |       add_ln133_fu_482      |    0    |    0    |    71   |
|          |         v_198_fu_494        |    0    |    0    |    71   |
|          |        tempReg_fu_553       |    0    |    0    |    71   |
|          |           u_fu_568          |    0    |    0    |    71   |
|          |           t_fu_648          |    0    |    0    |    11   |
|----------|-----------------------------|---------|---------|---------|
|          |     xor_ln105_63_fu_500     |    0    |    0    |    64   |
|          |     xor_ln105_64_fu_506     |    0    |    0    |    64   |
|          |     xor_ln105_65_fu_518     |    0    |    0    |    64   |
|    xor   |       xor_ln160_fu_582      |    0    |    0    |    64   |
|          |     xor_ln160_37_fu_586     |    0    |    0    |    64   |
|          |     xor_ln160_51_fu_603     |    0    |    0    |    2    |
|          |     xor_ln160_39_fu_625     |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|          |      or_ln105_13_fu_512     |    0    |    0    |    64   |
|    or    |      or_ln160_25_fu_590     |    0    |    0    |    64   |
|          |       or_ln160_fu_630       |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|    and   |       and_ln160_fu_620      |    0    |    0    |    64   |
|----------|-----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln157_fu_209      |    0    |    0    |    13   |
|----------|-----------------------------|---------|---------|---------|
|    sub   |       sub_ln158_fu_235      |    0    |    0    |    7    |
|----------|-----------------------------|---------|---------|---------|
|          |     i_25_read_read_fu_92    |    0    |    0    |    0    |
|          |  zext_ln145_read_read_fu_98 |    0    |    0    |    0    |
|   read   | zext_ln156_read_read_fu_104 |    0    |    0    |    0    |
|          |      v_read_read_fu_110     |    0    |    0    |    0    |
|          | indvars_iv_read_read_fu_116 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_122   |    0    |    0    |    0    |
|          |    write_ln0_write_fu_129   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |    zext_ln156_cast_fu_177   |    0    |    0    |    0    |
|          |    indvars_iv_cast_fu_181   |    0    |    0    |    0    |
|          |      zext_ln158_fu_230      |    0    |    0    |    0    |
|          |     zext_ln158_36_fu_244    |    0    |    0    |    0    |
|          |      zext_ln105_fu_277      |    0    |    0    |    0    |
|          |      zext_ln110_fu_282      |    0    |    0    |    0    |
|          |    zext_ln105_173_fu_287    |    0    |    0    |    0    |
|          |      zext_ln112_fu_292      |    0    |    0    |    0    |
|          |      zext_ln106_fu_353      |    0    |    0    |    0    |
|          |      zext_ln123_fu_356      |    0    |    0    |    0    |
|   zext   |    zext_ln123_163_fu_359    |    0    |    0    |    0    |
|          |    zext_ln123_164_fu_368    |    0    |    0    |    0    |
|          |    zext_ln106_223_fu_392    |    0    |    0    |    0    |
|          |    zext_ln106_224_fu_395    |    0    |    0    |    0    |
|          |    zext_ln106_225_fu_398    |    0    |    0    |    0    |
|          |      zext_ln130_fu_401      |    0    |    0    |    0    |
|          |    zext_ln130_163_fu_414    |    0    |    0    |    0    |
|          |    zext_ln130_164_fu_428    |    0    |    0    |    0    |
|          |      zext_ln133_fu_478      |    0    |    0    |    0    |
|          |    zext_ln105_174_fu_532    |    0    |    0    |    0    |
|          |      zext_ln161_fu_644      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          al_fu_249          |    0    |    0    |    0    |
|          |          bl_fu_253          |    0    |    0    |    0    |
|          |      trunc_ln106_fu_297     |    0    |    0    |    0    |
|          |    trunc_ln106_258_fu_301   |    0    |    0    |    0    |
|   trunc  |    trunc_ln106_259_fu_305   |    0    |    0    |    0    |
|          |    trunc_ln106_260_fu_309   |    0    |    0    |    0    |
|          |      trunc_ln125_fu_388     |    0    |    0    |    0    |
|          |      trunc_ln130_fu_424     |    0    |    0    |    0    |
|          |      trunc_ln160_fu_609     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          ah_fu_257          |    0    |    0    |    0    |
|          |          bh_fu_267          |    0    |    0    |    0    |
|          |         tmp_s_fu_313        |    0    |    0    |    0    |
|          |        tmp_475_fu_323       |    0    |    0    |    0    |
|partselect|        tmp_476_fu_333       |    0    |    0    |    0    |
|          |        tmp_477_fu_343       |    0    |    0    |    0    |
|          |        tmp_474_fu_378       |    0    |    0    |    0    |
|          |        tmp_478_fu_444       |    0    |    0    |    0    |
|          |        tmp_58_fu_536        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      shl_ln125_s_fu_457     |    0    |    0    |    0    |
|          |     and_ln133_23_fu_464     |    0    |    0    |    0    |
|bitconcatenate|      and_ln133_s_fu_471     |    0    |    0    |    0    |
|          |         or_ln_fu_488        |    0    |    0    |    0    |
|          |        or_ln53_fu_546       |    0    |    0    |    0    |
|          |      xor_ln160_s_fu_612     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         carry_fu_524        |    0    |    0    |    0    |
| bitselect|       bit_sel1_fu_596       |    0    |    0    |    0    |
|          |          tmp_fu_636         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    16   |   660   |   1451  |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   add_ln105_reg_818   |   32   |
|   add_ln133_reg_828   |   64   |
|       ah_reg_731      |   32   |
|       al_reg_721      |   32   |
|    b_addr_3_reg_716   |    4   |
|     b_addr_reg_711    |    4   |
|       bh_reg_736      |   32   |
|       bl_reg_726      |   32   |
|   i_25_read_reg_690   |    4   |
|   icmp_ln157_reg_707  |    1   |
|      j_19_reg_683     |    4   |
|       j_reg_701       |    4   |
|      t_33_reg_667     |    3   |
|    tempReg_reg_833    |   64   |
|    tmp_474_reg_807    |    2   |
|    tmp_475_reg_791    |   32   |
|    tmp_476_reg_797    |   32   |
|    tmp_477_reg_802    |   32   |
|    tmp_478_reg_823    |    2   |
|     tmp_s_reg_786     |   32   |
|trunc_ln106_258_reg_770|   32   |
|trunc_ln106_259_reg_775|   32   |
|trunc_ln106_260_reg_780|   32   |
|  trunc_ln106_reg_765  |   32   |
|  trunc_ln125_reg_812  |   32   |
| u_34_out_load_reg_842 |   64   |
|       u_reg_847       |   64   |
|      v_35_reg_675     |   64   |
| zext_ln105_173_reg_753|   64   |
|   zext_ln105_reg_741  |   64   |
|   zext_ln110_reg_747  |   64   |
|   zext_ln112_reg_759  |   64   |
|zext_ln145_read_reg_695|    4   |
+-----------------------+--------+
|         Total         |  1056  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_143 |  p0  |   2  |   4  |    8   ||    0    ||    9    |
| grp_access_fu_143 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
|     grp_fu_161    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_161    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_165    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_165    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_169    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_169    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_173    |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|     grp_fu_173    |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   520  ||  15.88  ||    0    ||    90   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   660  |  1451  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    0   |   90   |
|  Register |    -   |    -   |  1056  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |   15   |  1716  |  1541  |
+-----------+--------+--------+--------+--------+
