// As simple as it gets: 1-core system with 2 short processes

sys = {
    cores = {
        simpleCore = {
            type = "Timing";
            dcache = "l1d";
            icache = "l1i";
        };
    };

    lineSize = 64;

    caches = {
        l1d = {
            size = 65536;
        };
        l1i = {
            size = 32768;
        };
        l2 = {
            caches = 1;
            size = 2097152;
            children = "l1i|l1d";  // interleave
        };
    };

    mem = {
        type = "DRAMsim3";
        latency = 50;
        configIni = "/home/cc/DRAMsim3/configs/DDR4_8Gb_x8_2400.ini";
        outputDir = "/home/cc/DRAMsim3";
    };
};

sim = {
    phaseLength = 10000;
    // attachDebugger = True;
    schedQuantum = 50;  // switch threads frequently
    procStatsFilter = "l1.*|l2.*";
};

process0 = {
    command = "ls -alh --color /home/cc/DRAMsim3/";
};


process1 = {
    command = "cat ./tests/simple.cfg";
};

