// Seed: 32012546
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    input tri id_2,
    output uwire id_3,
    input tri1 id_4,
    input tri0 id_5,
    input supply1 id_6,
    output uwire id_7,
    input wand id_8,
    output uwire id_9,
    input tri id_10,
    output tri1 id_11
);
  reg
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35;
  wire id_36;
  initial begin : LABEL_0
    id_13 <= 1;
  end
  module_0 modCall_1 (
      id_36,
      id_36,
      id_36
  );
  assign id_35 = !id_32;
  id_37(
      .id_0(id_20)
  );
  assign id_15 = 1;
endmodule
