# Digital Calendar and Clock on FPGA
This is a coursework of ES003 *Electronics Lab* at Shanghai Jiao Tong University. The goal is to design an adjustable calendar and clock based on two 4-digit seven-segment digital tube and five buttons on FPGA.

Development tool: vivado
Programming language: verilog HDL
