<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
    <head>
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <!-- For Mobile Devices -->
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
        <meta name="generator" content="Doxygen 1.8.13"/>
        <script type="text/javascript" src="https://code.jquery.com/jquery-2.1.1.min.js"></script>
        <title>SJSU-Dev2: sjsu::lpc40xx::Can::Interrupts Struct Reference</title>
        <!--<link href="../../tabs.css" rel="stylesheet" type="text/css"/>-->
        <script type="text/javascript" src="../../dynsections.js"></script>
        <link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
        <link href="../../doxygen.css" rel="stylesheet" type="text/css" />
        <link href="../../customdoxygen.css" rel="stylesheet" type="text/css"/>
<link href="../../jquery.smartmenus.bootstrap.css" rel="stylesheet" type="text/css"/>
        <link href='https://fonts.googleapis.com/css?family=Roboto+Slab' rel='stylesheet' type='text/css'>
        <link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.6/css/bootstrap.min.css">
        <script src="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.6/js/bootstrap.min.js"></script>
        <link href="../../jquery.smartmenus.bootstrap.css" rel="stylesheet">
        <script type="text/javascript" src="../../jquery.smartmenus.min.js"></script>
        <!-- SmartMenus jQuery Bootstrap Addon -->
        <script type="text/javascript" src="../../jquery.smartmenus.bootstrap.min.js"></script>
        <!-- SmartMenus jQuery plugin -->
    </head>
    <body>
        <nav class="navbar navbar-default" role="navigation">
            <div class="container">
                <div class="navbar-header">
                    <a class="navbar-brand">SJSU-Dev2 </a>
                </div>
            </div>
        </nav>
        <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
            <div class="content" id="content">
                <div class="container">
                    <div class="row">
                        <div class="col-sm-12 panel " style="padding-bottom: 15px;">
                            <div style="margin-bottom: 15px;">
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../d0/d6b/namespacesjsu.html">sjsu</a></li><li class="navelem"><a class="el" href="../../da/d08/namespacesjsu_1_1lpc40xx.html">lpc40xx</a></li><li class="navelem"><a class="el" href="../../df/daf/classsjsu_1_1lpc40xx_1_1Can.html">Can</a></li><li class="navelem"><a class="el" href="../../d8/d38/structsjsu_1_1lpc40xx_1_1Can_1_1Interrupts.html">Interrupts</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-static-attribs">Static Public Attributes</a> &#124;
<a href="../../d4/d25/structsjsu_1_1lpc40xx_1_1Can_1_1Interrupts-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">sjsu::lpc40xx::Can::Interrupts Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="../../d6/d0c/lpc40xx_2can_8hpp_source.html">can.hpp</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for sjsu::lpc40xx::Can::Interrupts:</div>
<div class="dyncontent">
<div class="center"><img src="../../d9/d59/structsjsu_1_1lpc40xx_1_1Can_1_1Interrupts__coll__graph.png" border="0" usemap="#sjsu_1_1lpc40xx_1_1Can_1_1Interrupts_coll__map" alt="Collaboration graph"/></div>
<map name="sjsu_1_1lpc40xx_1_1Can_1_1Interrupts_coll__map" id="sjsu_1_1lpc40xx_1_1Can_1_1Interrupts_coll__map">
<area shape="rect" id="node2" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html" title="sjsu::bit::Mask" alt="" coords="17,5,125,32"/>
</map>
<center><span class="legend">[<a href="../../graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-attribs"></a>
Static Public Attributes</h2></td></tr>
<tr class="memitem:a6b4b1da5a65583e449a97764c459b733"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structsjsu_1_1lpc40xx_1_1Can_1_1Interrupts.html#a6b4b1da5a65583e449a97764c459b733">kRxBufferFull</a> = <a class="el" href="../../de/df8/namespacesjsu_1_1bit.html#a7a418a8a1944b0c1954b0bb4e20b2a0c">bit::MaskFromRange</a>(0)</td></tr>
<tr class="memdesc:a6b4b1da5a65583e449a97764c459b733"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assert interrupt when the receive buffer is full.  <a href="#a6b4b1da5a65583e449a97764c459b733">More...</a><br /></td></tr>
<tr class="separator:a6b4b1da5a65583e449a97764c459b733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3ddc0e68d92aa7f4baeb00160de9e8f"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structsjsu_1_1lpc40xx_1_1Can_1_1Interrupts.html#ac3ddc0e68d92aa7f4baeb00160de9e8f">kTx1Ready</a> = <a class="el" href="../../de/df8/namespacesjsu_1_1bit.html#a7a418a8a1944b0c1954b0bb4e20b2a0c">bit::MaskFromRange</a>(1)</td></tr>
<tr class="separator:ac3ddc0e68d92aa7f4baeb00160de9e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fb73fef71a0e1a06e654e867c5fc5cf"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structsjsu_1_1lpc40xx_1_1Can_1_1Interrupts.html#a6fb73fef71a0e1a06e654e867c5fc5cf">kErrorWarning</a> = <a class="el" href="../../de/df8/namespacesjsu_1_1bit.html#a7a418a8a1944b0c1954b0bb4e20b2a0c">bit::MaskFromRange</a>(2)</td></tr>
<tr class="memdesc:a6fb73fef71a0e1a06e654e867c5fc5cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assert interrupt when bus status or error status is asserted.  <a href="#a6fb73fef71a0e1a06e654e867c5fc5cf">More...</a><br /></td></tr>
<tr class="separator:a6fb73fef71a0e1a06e654e867c5fc5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e3e5b0bb8059b3c90cfe6a3bf7f31ca"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structsjsu_1_1lpc40xx_1_1Can_1_1Interrupts.html#a6e3e5b0bb8059b3c90cfe6a3bf7f31ca">kDataOverrun</a> = <a class="el" href="../../de/df8/namespacesjsu_1_1bit.html#a7a418a8a1944b0c1954b0bb4e20b2a0c">bit::MaskFromRange</a>(3)</td></tr>
<tr class="memdesc:a6e3e5b0bb8059b3c90cfe6a3bf7f31ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assert interrupt on data overrun occurs.  <a href="#a6e3e5b0bb8059b3c90cfe6a3bf7f31ca">More...</a><br /></td></tr>
<tr class="separator:a6e3e5b0bb8059b3c90cfe6a3bf7f31ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1780ee56b33aad006b9f748347949f93"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structsjsu_1_1lpc40xx_1_1Can_1_1Interrupts.html#a1780ee56b33aad006b9f748347949f93">kWakeup</a> = <a class="el" href="../../de/df8/namespacesjsu_1_1bit.html#a7a418a8a1944b0c1954b0bb4e20b2a0c">bit::MaskFromRange</a>(4)</td></tr>
<tr class="separator:a1780ee56b33aad006b9f748347949f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69eba585a8c75502341ce938b41dc1cf"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structsjsu_1_1lpc40xx_1_1Can_1_1Interrupts.html#a69eba585a8c75502341ce938b41dc1cf">kErrorPassive</a> = <a class="el" href="../../de/df8/namespacesjsu_1_1bit.html#a7a418a8a1944b0c1954b0bb4e20b2a0c">bit::MaskFromRange</a>(5)</td></tr>
<tr class="separator:a69eba585a8c75502341ce938b41dc1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a697336e367e8ce5446d3d17bfa683007"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structsjsu_1_1lpc40xx_1_1Can_1_1Interrupts.html#a697336e367e8ce5446d3d17bfa683007">kArbitrationLost</a> = <a class="el" href="../../de/df8/namespacesjsu_1_1bit.html#a7a418a8a1944b0c1954b0bb4e20b2a0c">bit::MaskFromRange</a>(6)</td></tr>
<tr class="memdesc:a697336e367e8ce5446d3d17bfa683007"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assert interrupt when arbitration is lost.  <a href="#a697336e367e8ce5446d3d17bfa683007">More...</a><br /></td></tr>
<tr class="separator:a697336e367e8ce5446d3d17bfa683007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a743e8457b10e51ee1d07053de51588de"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structsjsu_1_1lpc40xx_1_1Can_1_1Interrupts.html#a743e8457b10e51ee1d07053de51588de">kBusError</a> = <a class="el" href="../../de/df8/namespacesjsu_1_1bit.html#a7a418a8a1944b0c1954b0bb4e20b2a0c">bit::MaskFromRange</a>(7)</td></tr>
<tr class="memdesc:a743e8457b10e51ee1d07053de51588de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assert interrupt on bus error.  <a href="#a743e8457b10e51ee1d07053de51588de">More...</a><br /></td></tr>
<tr class="separator:a743e8457b10e51ee1d07053de51588de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d1605759c32295632c769101d1ff64d"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structsjsu_1_1lpc40xx_1_1Can_1_1Interrupts.html#a7d1605759c32295632c769101d1ff64d">kIdentifierReady</a> = <a class="el" href="../../de/df8/namespacesjsu_1_1bit.html#a7a418a8a1944b0c1954b0bb4e20b2a0c">bit::MaskFromRange</a>(8)</td></tr>
<tr class="memdesc:a7d1605759c32295632c769101d1ff64d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Assert interrupt when any message has been successfully transmitted.  <a href="#a7d1605759c32295632c769101d1ff64d">More...</a><br /></td></tr>
<tr class="separator:a7d1605759c32295632c769101d1ff64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a136754fb53359ca186bc773e0690f582"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structsjsu_1_1lpc40xx_1_1Can_1_1Interrupts.html#a136754fb53359ca186bc773e0690f582">kTx2Ready</a> = <a class="el" href="../../de/df8/namespacesjsu_1_1bit.html#a7a418a8a1944b0c1954b0bb4e20b2a0c">bit::MaskFromRange</a>(9)</td></tr>
<tr class="separator:a136754fb53359ca186bc773e0690f582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac508d10ee17a831e84435d2c33b872e"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structsjsu_1_1lpc40xx_1_1Can_1_1Interrupts.html#aac508d10ee17a831e84435d2c33b872e">kTx3Ready</a> = <a class="el" href="../../de/df8/namespacesjsu_1_1bit.html#a7a418a8a1944b0c1954b0bb4e20b2a0c">bit::MaskFromRange</a>(10)</td></tr>
<tr class="separator:aac508d10ee17a831e84435d2c33b872e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af376fc7cb17026eaeb9b3067d034a192"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structsjsu_1_1lpc40xx_1_1Can_1_1Interrupts.html#af376fc7cb17026eaeb9b3067d034a192">kErrorCodeLocation</a></td></tr>
<tr class="memdesc:af376fc7cb17026eaeb9b3067d034a192"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error Code Capture status bits to be read during an interrupt.  <a href="#af376fc7cb17026eaeb9b3067d034a192">More...</a><br /></td></tr>
<tr class="separator:af376fc7cb17026eaeb9b3067d034a192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac504ab5edf3d8f3a0c0db050ad232ba6"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structsjsu_1_1lpc40xx_1_1Can_1_1Interrupts.html#ac504ab5edf3d8f3a0c0db050ad232ba6">kErrorCodeDirection</a></td></tr>
<tr class="memdesc:ac504ab5edf3d8f3a0c0db050ad232ba6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates if the error occurred during transmission (0) or receiving (1)  <a href="#ac504ab5edf3d8f3a0c0db050ad232ba6">More...</a><br /></td></tr>
<tr class="separator:ac504ab5edf3d8f3a0c0db050ad232ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada58bf2463fbfe96311c86027d901cf5"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structsjsu_1_1lpc40xx_1_1Can_1_1Interrupts.html#ada58bf2463fbfe96311c86027d901cf5">kErrorCodeType</a></td></tr>
<tr class="memdesc:ada58bf2463fbfe96311c86027d901cf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">The type of bus error that occurred such as bit error, stuff error, etc.  <a href="#ada58bf2463fbfe96311c86027d901cf5">More...</a><br /></td></tr>
<tr class="separator:ada58bf2463fbfe96311c86027d901cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5b006858f737a9e14fe907d261b95b2"><td class="memItemLeft" align="right" valign="top">static constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d38/structsjsu_1_1lpc40xx_1_1Can_1_1Interrupts.html#af5b006858f737a9e14fe907d261b95b2">kArbitrationLostLocation</a></td></tr>
<tr class="memdesc:af5b006858f737a9e14fe907d261b95b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit location of where arbitration was lost.  <a href="#af5b006858f737a9e14fe907d261b95b2">More...</a><br /></td></tr>
<tr class="separator:af5b006858f737a9e14fe907d261b95b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This struct holds interrupt flags and capture flag status. It is HW mapped to a 16-bit register: ICR (pg. 557) </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a697336e367e8ce5446d3d17bfa683007"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a697336e367e8ce5446d3d17bfa683007">&#9670;&nbsp;</a></span>kArbitrationLost</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a> sjsu::lpc40xx::Can::Interrupts::kArbitrationLost = <a class="el" href="../../de/df8/namespacesjsu_1_1bit.html#a7a418a8a1944b0c1954b0bb4e20b2a0c">bit::MaskFromRange</a>(6)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Assert interrupt when arbitration is lost. </p>

</div>
</div>
<a id="af5b006858f737a9e14fe907d261b95b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5b006858f737a9e14fe907d261b95b2">&#9670;&nbsp;</a></span>kArbitrationLostLocation</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a> sjsu::lpc40xx::Can::Interrupts::kArbitrationLostLocation</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line"></div><div class="line">        <a class="code" href="../../de/df8/namespacesjsu_1_1bit.html#a7a418a8a1944b0c1954b0bb4e20b2a0c">bit::MaskFromRange</a>(24, 31)</div></div><!-- fragment -->
<p>Bit location of where arbitration was lost. </p>

</div>
</div>
<a id="a743e8457b10e51ee1d07053de51588de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a743e8457b10e51ee1d07053de51588de">&#9670;&nbsp;</a></span>kBusError</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a> sjsu::lpc40xx::Can::Interrupts::kBusError = <a class="el" href="../../de/df8/namespacesjsu_1_1bit.html#a7a418a8a1944b0c1954b0bb4e20b2a0c">bit::MaskFromRange</a>(7)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Assert interrupt on bus error. </p>

</div>
</div>
<a id="a6e3e5b0bb8059b3c90cfe6a3bf7f31ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e3e5b0bb8059b3c90cfe6a3bf7f31ca">&#9670;&nbsp;</a></span>kDataOverrun</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a> sjsu::lpc40xx::Can::Interrupts::kDataOverrun = <a class="el" href="../../de/df8/namespacesjsu_1_1bit.html#a7a418a8a1944b0c1954b0bb4e20b2a0c">bit::MaskFromRange</a>(3)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Assert interrupt on data overrun occurs. </p>

</div>
</div>
<a id="ac504ab5edf3d8f3a0c0db050ad232ba6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac504ab5edf3d8f3a0c0db050ad232ba6">&#9670;&nbsp;</a></span>kErrorCodeDirection</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a> sjsu::lpc40xx::Can::Interrupts::kErrorCodeDirection</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line"></div><div class="line">        <a class="code" href="../../de/df8/namespacesjsu_1_1bit.html#a7a418a8a1944b0c1954b0bb4e20b2a0c">bit::MaskFromRange</a>(21)</div></div><!-- fragment -->
<p>Indicates if the error occurred during transmission (0) or receiving (1) </p>

</div>
</div>
<a id="af376fc7cb17026eaeb9b3067d034a192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af376fc7cb17026eaeb9b3067d034a192">&#9670;&nbsp;</a></span>kErrorCodeLocation</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a> sjsu::lpc40xx::Can::Interrupts::kErrorCodeLocation</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line"></div><div class="line">        <a class="code" href="../../de/df8/namespacesjsu_1_1bit.html#a7a418a8a1944b0c1954b0bb4e20b2a0c">bit::MaskFromRange</a>(16, 20)</div></div><!-- fragment -->
<p>Error Code Capture status bits to be read during an interrupt. </p>

</div>
</div>
<a id="ada58bf2463fbfe96311c86027d901cf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada58bf2463fbfe96311c86027d901cf5">&#9670;&nbsp;</a></span>kErrorCodeType</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a> sjsu::lpc40xx::Can::Interrupts::kErrorCodeType</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">=</div><div class="line"></div><div class="line">        <a class="code" href="../../de/df8/namespacesjsu_1_1bit.html#a7a418a8a1944b0c1954b0bb4e20b2a0c">bit::MaskFromRange</a>(22, 23)</div></div><!-- fragment -->
<p>The type of bus error that occurred such as bit error, stuff error, etc. </p>

</div>
</div>
<a id="a69eba585a8c75502341ce938b41dc1cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69eba585a8c75502341ce938b41dc1cf">&#9670;&nbsp;</a></span>kErrorPassive</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a> sjsu::lpc40xx::Can::Interrupts::kErrorPassive = <a class="el" href="../../de/df8/namespacesjsu_1_1bit.html#a7a418a8a1944b0c1954b0bb4e20b2a0c">bit::MaskFromRange</a>(5)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Assert interrupt when the CAN Controller has reached the Error Passive Status (error counter exceeds 127) </p>

</div>
</div>
<a id="a6fb73fef71a0e1a06e654e867c5fc5cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fb73fef71a0e1a06e654e867c5fc5cf">&#9670;&nbsp;</a></span>kErrorWarning</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a> sjsu::lpc40xx::Can::Interrupts::kErrorWarning = <a class="el" href="../../de/df8/namespacesjsu_1_1bit.html#a7a418a8a1944b0c1954b0bb4e20b2a0c">bit::MaskFromRange</a>(2)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Assert interrupt when bus status or error status is asserted. </p>

</div>
</div>
<a id="a7d1605759c32295632c769101d1ff64d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d1605759c32295632c769101d1ff64d">&#9670;&nbsp;</a></span>kIdentifierReady</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a> sjsu::lpc40xx::Can::Interrupts::kIdentifierReady = <a class="el" href="../../de/df8/namespacesjsu_1_1bit.html#a7a418a8a1944b0c1954b0bb4e20b2a0c">bit::MaskFromRange</a>(8)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Assert interrupt when any message has been successfully transmitted. </p>

</div>
</div>
<a id="a6b4b1da5a65583e449a97764c459b733"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b4b1da5a65583e449a97764c459b733">&#9670;&nbsp;</a></span>kRxBufferFull</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a> sjsu::lpc40xx::Can::Interrupts::kRxBufferFull = <a class="el" href="../../de/df8/namespacesjsu_1_1bit.html#a7a418a8a1944b0c1954b0bb4e20b2a0c">bit::MaskFromRange</a>(0)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Assert interrupt when the receive buffer is full. </p>

</div>
</div>
<a id="ac3ddc0e68d92aa7f4baeb00160de9e8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3ddc0e68d92aa7f4baeb00160de9e8f">&#9670;&nbsp;</a></span>kTx1Ready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a> sjsu::lpc40xx::Can::Interrupts::kTx1Ready = <a class="el" href="../../de/df8/namespacesjsu_1_1bit.html#a7a418a8a1944b0c1954b0bb4e20b2a0c">bit::MaskFromRange</a>(1)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Assert interrupt when TX Buffer 1 has finished or aborted its transmission. </p>

</div>
</div>
<a id="a136754fb53359ca186bc773e0690f582"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a136754fb53359ca186bc773e0690f582">&#9670;&nbsp;</a></span>kTx2Ready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a> sjsu::lpc40xx::Can::Interrupts::kTx2Ready = <a class="el" href="../../de/df8/namespacesjsu_1_1bit.html#a7a418a8a1944b0c1954b0bb4e20b2a0c">bit::MaskFromRange</a>(9)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Assert interrupt when TX Buffer 2 has finished or aborted its transmission. </p>

</div>
</div>
<a id="aac508d10ee17a831e84435d2c33b872e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac508d10ee17a831e84435d2c33b872e">&#9670;&nbsp;</a></span>kTx3Ready</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a> sjsu::lpc40xx::Can::Interrupts::kTx3Ready = <a class="el" href="../../de/df8/namespacesjsu_1_1bit.html#a7a418a8a1944b0c1954b0bb4e20b2a0c">bit::MaskFromRange</a>(10)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Assert interrupt when TX Buffer 3 has finished or aborted its transmission. </p>

</div>
</div>
<a id="a1780ee56b33aad006b9f748347949f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1780ee56b33aad006b9f748347949f93">&#9670;&nbsp;</a></span>kWakeup</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">constexpr <a class="el" href="../../d9/dd3/structsjsu_1_1bit_1_1Mask.html">bit::Mask</a> sjsu::lpc40xx::Can::Interrupts::kWakeup = <a class="el" href="../../de/df8/namespacesjsu_1_1bit.html#a7a418a8a1944b0c1954b0bb4e20b2a0c">bit::MaskFromRange</a>(4)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Assert interrupt when CAN controller is sleeping and was woken up from bus activity. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/runner/work/SJSU-Dev2/SJSU-Dev2/library/L1_Peripheral/lpc40xx/<a class="el" href="../../d6/d0c/lpc40xx_2can_8hpp_source.html">can.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
</div>
</div>
</div>
</div>
</div>
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
        <script type="text/javascript" src="../../doxy-boot.js"></script>
</html>
