<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Prototyp systemu zarządzania roletą okienną: stm32l0xx_hal_rcc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Prototyp systemu zarządzania roletą okienną
   </div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('stm32l0xx__hal__rcc_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">stm32l0xx_hal_rcc.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Header file of RCC HAL module.  
<a href="#details">More...</a></p>

<p><a href="stm32l0xx__hal__rcc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC PLL configuration structure definition.  <a href="struct_r_c_c___p_l_l_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition.  <a href="struct_r_c_c___osc_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC System, AHB and APB busses clock configuration structure definition.  <a href="struct_r_c_c___clk_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae578b5efd6bd38193ab426ce65cb77b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___timeout.html#gae578b5efd6bd38193ab426ce65cb77b1">RCC_DBP_TIMEOUT_VALUE</a>&#160;&#160;&#160;(100U)       /* 100 ms */</td></tr>
<tr class="separator:gae578b5efd6bd38193ab426ce65cb77b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe8ed1c0ca0e1c17ea69e09391498cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___timeout.html#gafe8ed1c0ca0e1c17ea69e09391498cc7">RCC_LSE_TIMEOUT_VALUE</a>&#160;&#160;&#160;<a class="el" href="stm32l0xx__hal__conf_8h.html#a85e6fc812dc26f7161a04be2568a5462">LSE_STARTUP_TIMEOUT</a></td></tr>
<tr class="separator:gafe8ed1c0ca0e1c17ea69e09391498cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3caadc0f23d394d1033aba55d31fcdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___timeout.html#gab3caadc0f23d394d1033aba55d31fcdc">CLOCKSWITCH_TIMEOUT_VALUE</a>&#160;&#160;&#160;(5000U)  /* 5 s    */</td></tr>
<tr class="separator:gab3caadc0f23d394d1033aba55d31fcdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0cd4ed24fa948844e1a40b12c450f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___timeout.html#gac0cd4ed24fa948844e1a40b12c450f32">HSE_TIMEOUT_VALUE</a>&#160;&#160;&#160;<a class="el" href="stm32l0xx__hal__conf_8h.html#a68ecbc9b0a1a40a1ec9d18d5e9747c4f">HSE_STARTUP_TIMEOUT</a></td></tr>
<tr class="separator:gac0cd4ed24fa948844e1a40b12c450f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2d201a5de069ae452276eaf664bb38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___timeout.html#gaaf2d201a5de069ae452276eaf664bb38">MSI_TIMEOUT_VALUE</a>&#160;&#160;&#160;(2U)      /* 2 ms (minimum Tick + 1) */</td></tr>
<tr class="separator:gaaf2d201a5de069ae452276eaf664bb38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e56670dcbbe9dbc3a8971b36bbec58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___timeout.html#gad9e56670dcbbe9dbc3a8971b36bbec58">HSI_TIMEOUT_VALUE</a>&#160;&#160;&#160;(2U)      /* 2 ms (minimum Tick + 1) */</td></tr>
<tr class="separator:gad9e56670dcbbe9dbc3a8971b36bbec58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad52c7f624c88b0c82ab41b9dbd2b347f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___timeout.html#gad52c7f624c88b0c82ab41b9dbd2b347f">LSI_TIMEOUT_VALUE</a>&#160;&#160;&#160;(2U)      /* 2 ms (minimum Tick + 1) */</td></tr>
<tr class="separator:gad52c7f624c88b0c82ab41b9dbd2b347f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54d8ad9b3511329efee38b3ad0665de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___timeout.html#gad54d8ad9b3511329efee38b3ad0665de">PLL_TIMEOUT_VALUE</a>&#160;&#160;&#160;(2U)      /* 2 ms (minimum Tick + 1) */</td></tr>
<tr class="separator:gad54d8ad9b3511329efee38b3ad0665de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga539e07c3b3c55f1f1d47231341fb11e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> - <a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>)</td></tr>
<tr class="separator:ga539e07c3b3c55f1f1d47231341fb11e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6df8d81c05c07cb0c26bbf27ea7fe55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga6df8d81c05c07cb0c26bbf27ea7fe55c">RCC_CR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + 0x00U)</td></tr>
<tr class="separator:ga6df8d81c05c07cb0c26bbf27ea7fe55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb1e90a88869585b970749de3c16ce4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#gafb1e90a88869585b970749de3c16ce4a">RCC_CFGR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + 0x08U)</td></tr>
<tr class="separator:gafb1e90a88869585b970749de3c16ce4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63141585a221eed1fd009eb80e406619"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga63141585a221eed1fd009eb80e406619">RCC_CSR_OFFSET</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c___bit_address___alias_region.html#ga539e07c3b3c55f1f1d47231341fb11e1">RCC_OFFSET</a> + 0x74U)</td></tr>
<tr class="separator:ga63141585a221eed1fd009eb80e406619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da336203f39dd57462e7f331271f699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga1da336203f39dd57462e7f331271f699">RCC_CR_BYTE2_ADDRESS</a>&#160;&#160;&#160;(0x40023802U)</td></tr>
<tr class="separator:ga1da336203f39dd57462e7f331271f699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a4a3b1878aeee8a88c7170d6f584968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___bit_address___alias_region.html#ga3a4a3b1878aeee8a88c7170d6f584968">CIER_BYTE0_ADDRESS</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x10U + 0x00U))</td></tr>
<tr class="separator:ga3a4a3b1878aeee8a88c7170d6f584968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56feb1abcd35b22427fa55164c585afa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a>&#160;&#160;&#160;((uint8_t)1)</td></tr>
<tr class="separator:ga56feb1abcd35b22427fa55164c585afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9507f2d9ee5d477b11363b052cd07c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a>&#160;&#160;&#160;((uint8_t)2)</td></tr>
<tr class="separator:gab9507f2d9ee5d477b11363b052cd07c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2339539740e026dae9cfc9563213cdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#gac2339539740e026dae9cfc9563213cdb">CRRCR_REG_INDEX</a>&#160;&#160;&#160;((uint8_t)3)</td></tr>
<tr class="separator:gac2339539740e026dae9cfc9563213cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___constants.html#ga80017c6bf8a5c6f53a1a21bb8db93a82">RCC_FLAG_MASK</a>&#160;&#160;&#160;((uint8_t)0x1F)</td></tr>
<tr class="separator:ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68584e3b585c1c1770d504a030d0dd34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga68584e3b585c1c1770d504a030d0dd34">IS_RCC_OSCILLATORTYPE</a>(__OSCILLATOR__)</td></tr>
<tr class="separator:ga68584e3b585c1c1770d504a030d0dd34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13202f72c93b28705bd35aab3cbd951f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga13202f72c93b28705bd35aab3cbd951f">IS_RCC_PLLSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga13202f72c93b28705bd35aab3cbd951f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c9bb7f31e4cd8436a41ae33c8908226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga3c9bb7f31e4cd8436a41ae33c8908226">IS_RCC_HSE</a>(__HSE__)</td></tr>
<tr class="separator:ga3c9bb7f31e4cd8436a41ae33c8908226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c766af016cdc1d63f1ed64c5082737c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga6c766af016cdc1d63f1ed64c5082737c">IS_RCC_LSE</a>(__LSE__)</td></tr>
<tr class="separator:ga6c766af016cdc1d63f1ed64c5082737c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga230f351a740560f6b51cdc4b7051606e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga230f351a740560f6b51cdc4b7051606e">IS_RCC_HSI</a>(__HSI__)</td></tr>
<tr class="separator:ga230f351a740560f6b51cdc4b7051606e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0811e1266f1690c9f967df0129cb9d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga0811e1266f1690c9f967df0129cb9d66">IS_RCC_CALIBRATION_VALUE</a>(__VALUE__)&#160;&#160;&#160;((__VALUE__) &lt;= 0x1FU)</td></tr>
<tr class="separator:ga0811e1266f1690c9f967df0129cb9d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafddad15a3c57d33518053c9e6068d883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#gafddad15a3c57d33518053c9e6068d883">IS_RCC_MSICALIBRATION_VALUE</a>(__VALUE__)&#160;&#160;&#160;((__VALUE__) &lt;= 0xFFU)</td></tr>
<tr class="separator:gafddad15a3c57d33518053c9e6068d883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab858942210685d5f8c7b06c28712fb9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#gab858942210685d5f8c7b06c28712fb9d">IS_RCC_MSI_CLOCK_RANGE</a>(__RANGE__)</td></tr>
<tr class="separator:gab858942210685d5f8c7b06c28712fb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2961f77a4ee7870f36d9f7f6729a0608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga2961f77a4ee7870f36d9f7f6729a0608">IS_RCC_LSI</a>(__LSI__)&#160;&#160;&#160;(((__LSI__) == <a class="el" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</a>) || ((__LSI__) == <a class="el" href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</a>))</td></tr>
<tr class="separator:ga2961f77a4ee7870f36d9f7f6729a0608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac570b69943ae13dc611be7cf1216a76e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#gac570b69943ae13dc611be7cf1216a76e">IS_RCC_MSI</a>(__MSI__)&#160;&#160;&#160;(((__MSI__) == <a class="el" href="group___r_c_c___m_s_i___config.html#gac80ce94ec4b5a82e2f3a36abb7cc017a">RCC_MSI_OFF</a>) || ((__MSI__) == <a class="el" href="group___r_c_c___m_s_i___config.html#gabf942d45be1bc843650abc9e79426739">RCC_MSI_ON</a>))</td></tr>
<tr class="separator:gac570b69943ae13dc611be7cf1216a76e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e8a1f3a151c3011e915df4da312dd73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga4e8a1f3a151c3011e915df4da312dd73">IS_RCC_PLL</a>(__PLL__)</td></tr>
<tr class="separator:ga4e8a1f3a151c3011e915df4da312dd73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga538fbf6f9c19eff60a92d73ce8d8c12f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga538fbf6f9c19eff60a92d73ce8d8c12f">IS_RCC_PLL_DIV</a>(__DIV__)</td></tr>
<tr class="separator:ga538fbf6f9c19eff60a92d73ce8d8c12f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa87e62aba8556651b5d09e2f7ec4db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#gaaa87e62aba8556651b5d09e2f7ec4db5">IS_RCC_PLL_MUL</a>(__MUL__)</td></tr>
<tr class="separator:gaaa87e62aba8556651b5d09e2f7ec4db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedf7abbab300ed340b88d5f665910707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#gaedf7abbab300ed340b88d5f665910707">IS_RCC_CLOCKTYPE</a>(CLK)</td></tr>
<tr class="separator:gaedf7abbab300ed340b88d5f665910707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dc6fce00c2191e691fb2b17dd176d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga7dc6fce00c2191e691fb2b17dd176d65">IS_RCC_SYSCLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga7dc6fce00c2191e691fb2b17dd176d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09fa77206ca9cb1952b7d0ae49c8f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#gae09fa77206ca9cb1952b7d0ae49c8f4c">IS_RCC_SYSCLKSOURCE_STATUS</a>(__SOURCE__)</td></tr>
<tr class="separator:gae09fa77206ca9cb1952b7d0ae49c8f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3">IS_RCC_HCLK</a>(__HCLK__)</td></tr>
<tr class="separator:ga0f01b4d9e55bcb7fcbd2c08f6d7bb5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378b8fcc2e64326f6f98b30cb3fc22d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga378b8fcc2e64326f6f98b30cb3fc22d9">IS_RCC_PCLK</a>(__PCLK__)</td></tr>
<tr class="separator:ga378b8fcc2e64326f6f98b30cb3fc22d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fa7b8751b8f868f0f1dd55b6efced65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga9fa7b8751b8f868f0f1dd55b6efced65">IS_RCC_MCO</a>(__MCO__)&#160;&#160;&#160;(((__MCO__) == <a class="el" href="group___r_c_c___m_c_o___index.html#ga152dd1ae9455e528526c4e23a817937b">RCC_MCO1</a>) || ((__MCO__) == <a class="el" href="group___r_c_c___m_c_o___index.html#ga248f59fc2868f83bea4f2d182edcdf4c">RCC_MCO2</a>))</td></tr>
<tr class="separator:ga9fa7b8751b8f868f0f1dd55b6efced65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab281379d2f6361a20a082259be63af0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#gab281379d2f6361a20a082259be63af0f">IS_RCC_MCODIV</a>(__DIV__)</td></tr>
<tr class="separator:gab281379d2f6361a20a082259be63af0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17690472f266a032db5324907a0ddc31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#ga17690472f266a032db5324907a0ddc31">IS_RCC_MCO1SOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:ga17690472f266a032db5324907a0ddc31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd1d98013cd9a28e8b1544adf931e7b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___private___macros.html#gacd1d98013cd9a28e8b1544adf931e7b3">IS_RCC_RTCCLKSOURCE</a>(__SOURCE__)</td></tr>
<tr class="separator:gacd1d98013cd9a28e8b1544adf931e7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e07703f1ccb3d60f8a47a2dc631c218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga0e07703f1ccb3d60f8a47a2dc631c218">RCC_PLLSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga915304a210fe2681353f5c201b66fb6b">RCC_CFGR_PLLSRC_HSI</a></td></tr>
<tr class="separator:ga0e07703f1ccb3d60f8a47a2dc631c218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197cea7fe5c2db26fe7fcdb0f99dd4d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___clock___source.html#ga197cea7fe5c2db26fe7fcdb0f99dd4d7">RCC_PLLSOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd58409765f79b08b2b5d86a2c322f4">RCC_CFGR_PLLSRC_HSE</a></td></tr>
<tr class="separator:ga197cea7fe5c2db26fe7fcdb0f99dd4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a790362c5d7c4263f0f75a7367dd6b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga5a790362c5d7c4263f0f75a7367dd6b9">RCC_OSCILLATORTYPE_NONE</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga5a790362c5d7c4263f0f75a7367dd6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28cacd402dec84e548c9e4ba86d4603f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga28cacd402dec84e548c9e4ba86d4603f">RCC_OSCILLATORTYPE_HSE</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga28cacd402dec84e548c9e4ba86d4603f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7ff7cbe9b0c2c511b0d0555e2a32a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#gaa7ff7cbe9b0c2c511b0d0555e2a32a23">RCC_OSCILLATORTYPE_HSI</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gaa7ff7cbe9b0c2c511b0d0555e2a32a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7036aec5659343c695d795e04d9152ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga7036aec5659343c695d795e04d9152ba">RCC_OSCILLATORTYPE_LSE</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:ga7036aec5659343c695d795e04d9152ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7abb8ce0544cca0aa4550540194ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga3b7abb8ce0544cca0aa4550540194ce2">RCC_OSCILLATORTYPE_LSI</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:ga3b7abb8ce0544cca0aa4550540194ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga967ab49a19c9c88b4d7a85faf4707243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___oscillator___type.html#ga967ab49a19c9c88b4d7a85faf4707243">RCC_OSCILLATORTYPE_MSI</a>&#160;&#160;&#160;(0x00000010U)</td></tr>
<tr class="separator:ga967ab49a19c9c88b4d7a85faf4707243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1616626d23fbce440398578855df6f97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___config.html#ga1616626d23fbce440398578855df6f97">RCC_HSE_OFF</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga1616626d23fbce440398578855df6f97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc4f70a44776c557af20496b04d9a9db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___config.html#gabc4f70a44776c557af20496b04d9a9db">RCC_HSE_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a></td></tr>
<tr class="separator:gabc4f70a44776c557af20496b04d9a9db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca515db2d5c4d5bdb9ee3d154df2704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___config.html#ga5ca515db2d5c4d5bdb9ee3d154df2704">RCC_HSE_BYPASS</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>))</td></tr>
<tr class="separator:ga5ca515db2d5c4d5bdb9ee3d154df2704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6645c27708d0cad1a4ab61d2abb24c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___config.html#ga6645c27708d0cad1a4ab61d2abb24c77">RCC_LSE_OFF</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga6645c27708d0cad1a4ab61d2abb24c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac981ea636c2f215e4473901e0912f55a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___config.html#gac981ea636c2f215e4473901e0912f55a">RCC_LSE_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5e71f3e06f010bbf7592571e541869a">RCC_CSR_LSEON</a></td></tr>
<tr class="separator:gac981ea636c2f215e4473901e0912f55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad580157edbae878edbcc83c5a68e767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___config.html#gaad580157edbae878edbcc83c5a68e767">RCC_LSE_BYPASS</a>&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f5198ce9785eab7b8a483b092ff067b">RCC_CSR_LSEBYP</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gac5e71f3e06f010bbf7592571e541869a">RCC_CSR_LSEON</a>))</td></tr>
<tr class="separator:gaad580157edbae878edbcc83c5a68e767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b34d37d3b51afec0758b3ddc7a7e665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga1b34d37d3b51afec0758b3ddc7a7e665">RCC_HSI_OFF</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga1b34d37d3b51afec0758b3ddc7a7e665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf09ef9e46d5da25cced7b3122f92f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga0bf09ef9e46d5da25cced7b3122f92f5">RCC_HSI_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a></td></tr>
<tr class="separator:ga0bf09ef9e46d5da25cced7b3122f92f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3280982afa72662f07301844a8272d1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga3280982afa72662f07301844a8272d1e">RCC_HSI_DIV4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5049064ed422f970fef78fb38f26cfbc">RCC_CR_HSIDIVEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>)</td></tr>
<tr class="separator:ga3280982afa72662f07301844a8272d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03cf582e263fb7e31a7783d8adabd7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___config.html#ga03cf582e263fb7e31a7783d8adabd7a0">RCC_HSICALIBRATION_DEFAULT</a>&#160;&#160;&#160;(0x10U)         /* Default HSI calibration trimming value */</td></tr>
<tr class="separator:ga03cf582e263fb7e31a7783d8adabd7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a266a56e6a43bdaef4bbcc1eee4c360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___clock___range.html#ga3a266a56e6a43bdaef4bbcc1eee4c360">RCC_MSIRANGE_0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec7422168fd486c1a0031116f9acd93">RCC_ICSCR_MSIRANGE_0</a></td></tr>
<tr class="separator:ga3a266a56e6a43bdaef4bbcc1eee4c360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90601d6a9beb6a00245ecbf193d0ece5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___clock___range.html#ga90601d6a9beb6a00245ecbf193d0ece5">RCC_MSIRANGE_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c51e3867e3fe6f4c2429408fbbe78a8">RCC_ICSCR_MSIRANGE_1</a></td></tr>
<tr class="separator:ga90601d6a9beb6a00245ecbf193d0ece5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa12a5d5063914b4aa66c8f12324926e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___clock___range.html#gafa12a5d5063914b4aa66c8f12324926e">RCC_MSIRANGE_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48527b1ba8d8f88073a34f5af4c7557d">RCC_ICSCR_MSIRANGE_2</a></td></tr>
<tr class="separator:gafa12a5d5063914b4aa66c8f12324926e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eb0f8e9e5800747454d52f5497dea57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___clock___range.html#ga2eb0f8e9e5800747454d52f5497dea57">RCC_MSIRANGE_3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4bc6acbe6b593a22910be5202ea8f920">RCC_ICSCR_MSIRANGE_3</a></td></tr>
<tr class="separator:ga2eb0f8e9e5800747454d52f5497dea57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5ca16a71f018ae2ceb5bcef29434f1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___clock___range.html#gab5ca16a71f018ae2ceb5bcef29434f1c">RCC_MSIRANGE_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59e25d967d4cc17665fb9e49b6f75dd7">RCC_ICSCR_MSIRANGE_4</a></td></tr>
<tr class="separator:gab5ca16a71f018ae2ceb5bcef29434f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcd068b50d4fdfb3529272fbb169ebb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___clock___range.html#gabcd068b50d4fdfb3529272fbb169ebb1">RCC_MSIRANGE_5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30480b94b74b9f8264617059baa16786">RCC_ICSCR_MSIRANGE_5</a></td></tr>
<tr class="separator:gabcd068b50d4fdfb3529272fbb169ebb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f6e3de13b041244869fba14585c43fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___clock___range.html#ga7f6e3de13b041244869fba14585c43fe">RCC_MSIRANGE_6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2179594652f94a2b51e13559612e5ea">RCC_ICSCR_MSIRANGE_6</a></td></tr>
<tr class="separator:ga7f6e3de13b041244869fba14585c43fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1710927d79a2032f87f039c4a27356a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___config.html#gaa1710927d79a2032f87f039c4a27356a">RCC_LSI_OFF</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gaa1710927d79a2032f87f039c4a27356a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b364ac3500e60b6bff695ee518c87d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___config.html#ga6b364ac3500e60b6bff695ee518c87d6">RCC_LSI_ON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a></td></tr>
<tr class="separator:ga6b364ac3500e60b6bff695ee518c87d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac80ce94ec4b5a82e2f3a36abb7cc017a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___config.html#gac80ce94ec4b5a82e2f3a36abb7cc017a">RCC_MSI_OFF</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gac80ce94ec4b5a82e2f3a36abb7cc017a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf942d45be1bc843650abc9e79426739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___config.html#gabf942d45be1bc843650abc9e79426739">RCC_MSI_ON</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:gabf942d45be1bc843650abc9e79426739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70bb1809b5ba2dd69171f8f1c4d91728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___config.html#ga70bb1809b5ba2dd69171f8f1c4d91728">RCC_MSICALIBRATION_DEFAULT</a>&#160;&#160;&#160;(0x00000000U)   /* Default MSI calibration trimming value */</td></tr>
<tr class="separator:ga70bb1809b5ba2dd69171f8f1c4d91728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47a612f8e15c32917ee2181362d88f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___config.html#gae47a612f8e15c32917ee2181362d88f3">RCC_PLL_NONE</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gae47a612f8e15c32917ee2181362d88f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8d5c8bcb101c6ca1a574729acfa903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___config.html#ga3a8d5c8bcb101c6ca1a574729acfa903">RCC_PLL_OFF</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga3a8d5c8bcb101c6ca1a574729acfa903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86dbee130304ba5760818f56d34ec91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___config.html#gaf86dbee130304ba5760818f56d34ec91">RCC_PLL_ON</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gaf86dbee130304ba5760818f56d34ec91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e721f5bf3fe925f78dae0356165332e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#ga7e721f5bf3fe925f78dae0356165332e">RCC_CLOCKTYPE_SYSCLK</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga7e721f5bf3fe925f78dae0356165332e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5330efbd790632856a2b15851517ef9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#gaa5330efbd790632856a2b15851517ef9">RCC_CLOCKTYPE_HCLK</a>&#160;&#160;&#160;(0x00000002U)</td></tr>
<tr class="separator:gaa5330efbd790632856a2b15851517ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00c7b70f0770a616be4b5df45a454c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#gab00c7b70f0770a616be4b5df45a454c4">RCC_CLOCKTYPE_PCLK1</a>&#160;&#160;&#160;(0x00000004U)</td></tr>
<tr class="separator:gab00c7b70f0770a616be4b5df45a454c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7e78706e597a6551d71f5f9ad60cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___type.html#gaef7e78706e597a6551d71f5f9ad60cc0">RCC_CLOCKTYPE_PCLK2</a>&#160;&#160;&#160;(0x00000008U)</td></tr>
<tr class="separator:gaef7e78706e597a6551d71f5f9ad60cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e02722521eb426d481d52ba9f79afef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#ga1e02722521eb426d481d52ba9f79afef">RCC_SYSCLKSOURCE_MSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf76678c7a8f1366e115dbdd95e3568eb">RCC_CFGR_SW_MSI</a></td></tr>
<tr class="separator:ga1e02722521eb426d481d52ba9f79afef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeeb699502e7d7a9f1b5d57fcf1f5095"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#gaaeeb699502e7d7a9f1b5d57fcf1f5095">RCC_SYSCLKSOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a></td></tr>
<tr class="separator:gaaeeb699502e7d7a9f1b5d57fcf1f5095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9116d0627e1e7f33c48e1357b9a35a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#ga9116d0627e1e7f33c48e1357b9a35a1c">RCC_SYSCLKSOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a></td></tr>
<tr class="separator:ga9116d0627e1e7f33c48e1357b9a35a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5caf08ac71d7dd7e7b2e3e421606aca7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source.html#ga5caf08ac71d7dd7e7b2e3e421606aca7">RCC_SYSCLKSOURCE_PLLCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a></td></tr>
<tr class="separator:ga5caf08ac71d7dd7e7b2e3e421606aca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1cd59e7fe325bc5b765ae8171d6ce64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#gaf1cd59e7fe325bc5b765ae8171d6ce64">RCC_SYSCLKSOURCE_STATUS_MSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab22f5fe5aca788772b1596d5155628c5">RCC_CFGR_SWS_MSI</a></td></tr>
<tr class="separator:gaf1cd59e7fe325bc5b765ae8171d6ce64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6c2b0b2d59e6591295649853bb2abd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#ga0d6c2b0b2d59e6591295649853bb2abd">RCC_SYSCLKSOURCE_STATUS_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a></td></tr>
<tr class="separator:ga0d6c2b0b2d59e6591295649853bb2abd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3847769265bf19becf7b976a7e908a64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#ga3847769265bf19becf7b976a7e908a64">RCC_SYSCLKSOURCE_STATUS_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a></td></tr>
<tr class="separator:ga3847769265bf19becf7b976a7e908a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f05019ec09da478d084f44dbaad7d6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___system___clock___source___status.html#ga4f05019ec09da478d084f44dbaad7d6d">RCC_SYSCLKSOURCE_STATUS_PLLCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a></td></tr>
<tr class="separator:ga4f05019ec09da478d084f44dbaad7d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226f5bf675015ea677868132b6b83494"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga226f5bf675015ea677868132b6b83494">RCC_SYSCLK_DIV1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a></td></tr>
<tr class="separator:ga226f5bf675015ea677868132b6b83494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac37c0610458a92e3cb32ec81014625c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#gac37c0610458a92e3cb32ec81014625c3">RCC_SYSCLK_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</a></td></tr>
<tr class="separator:gac37c0610458a92e3cb32ec81014625c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd3652d6853563cdf388a4386b9d22f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga6fd3652d6853563cdf388a4386b9d22f">RCC_SYSCLK_DIV4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a></td></tr>
<tr class="separator:ga6fd3652d6853563cdf388a4386b9d22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7def31373854ba9c72bb76b1d13e3aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga7def31373854ba9c72bb76b1d13e3aad">RCC_SYSCLK_DIV8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</a></td></tr>
<tr class="separator:ga7def31373854ba9c72bb76b1d13e3aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga895462b261e03eade3d0139cc1327a51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga895462b261e03eade3d0139cc1327a51">RCC_SYSCLK_DIV16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</a></td></tr>
<tr class="separator:ga895462b261e03eade3d0139cc1327a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73814b5a7ee000687ec8334637ca5b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga73814b5a7ee000687ec8334637ca5b14">RCC_SYSCLK_DIV64</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</a></td></tr>
<tr class="separator:ga73814b5a7ee000687ec8334637ca5b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43eddf4d4160df30548a714dce102ad8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga43eddf4d4160df30548a714dce102ad8">RCC_SYSCLK_DIV128</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</a></td></tr>
<tr class="separator:ga43eddf4d4160df30548a714dce102ad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94956d6e9c3a78230bf660b838f987e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#ga94956d6e9c3a78230bf660b838f987e2">RCC_SYSCLK_DIV256</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</a></td></tr>
<tr class="separator:ga94956d6e9c3a78230bf660b838f987e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe18a9d55c0858bbfe3db657fb64c76d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___source.html#gabe18a9d55c0858bbfe3db657fb64c76d">RCC_SYSCLK_DIV512</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</a></td></tr>
<tr class="separator:gabe18a9d55c0858bbfe3db657fb64c76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e3fcdef0e5d77bb61a52420fe1e9fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga8e3fcdef0e5d77bb61a52420fe1e9fbc">RCC_HCLK_DIV1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a></td></tr>
<tr class="separator:ga8e3fcdef0e5d77bb61a52420fe1e9fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d2ebcf280d85e8449a5fb7b994b5169"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga4d2ebcf280d85e8449a5fb7b994b5169">RCC_HCLK_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a></td></tr>
<tr class="separator:ga4d2ebcf280d85e8449a5fb7b994b5169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85b5f4fd936e22a3f4df5ed756f6e083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga85b5f4fd936e22a3f4df5ed756f6e083">RCC_HCLK_DIV4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a></td></tr>
<tr class="separator:ga85b5f4fd936e22a3f4df5ed756f6e083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb18bc60e2c639cb59244bedb54f7bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#gadb18bc60e2c639cb59244bedb54f7bb3">RCC_HCLK_DIV8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</a></td></tr>
<tr class="separator:gadb18bc60e2c639cb59244bedb54f7bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ac27d48360121bc2dc68b99dc8845d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___a_p_b2___clock___source.html#ga27ac27d48360121bc2dc68b99dc8845d">RCC_HCLK_DIV16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</a></td></tr>
<tr class="separator:ga27ac27d48360121bc2dc68b99dc8845d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f44740a93ee5b2317052cc78bb2e0ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga1f44740a93ee5b2317052cc78bb2e0ed">RCC_RTC_HSE_DIV_2</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga1f44740a93ee5b2317052cc78bb2e0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76211572770fdd4d498693f977123485"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga76211572770fdd4d498693f977123485">RCC_RTC_HSE_DIV_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9e8d8aa53f0db77f19f0ae4f0a659ff">RCC_CR_RTCPRE_0</a></td></tr>
<tr class="separator:ga76211572770fdd4d498693f977123485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c2f7167f7c487aa37fd28dd40e6228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#gae6c2f7167f7c487aa37fd28dd40e6228">RCC_RTC_HSE_DIV_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97b08bda72e10784ae37f72f48da6829">RCC_CR_RTCPRE_1</a></td></tr>
<tr class="separator:gae6c2f7167f7c487aa37fd28dd40e6228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60173d5d241b3b64f747672772c6315f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga60173d5d241b3b64f747672772c6315f">RCC_RTC_HSE_DIV_16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5cb8ce29ab0c579e788999c96f34db3">RCC_CR_RTCPRE</a></td></tr>
<tr class="separator:ga60173d5d241b3b64f747672772c6315f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacce0b2f54d103340d8c3a218e86e295d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#gacce0b2f54d103340d8c3a218e86e295d">RCC_RTCCLKSOURCE_NO_CLK</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:gacce0b2f54d103340d8c3a218e86e295d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dca8d63f250a20bd6bc005670d0c150"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#ga5dca8d63f250a20bd6bc005670d0c150">RCC_RTCCLKSOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabaaeebc88a8a5ca1176e32f676a3cc2c">RCC_CSR_RTCSEL_LSE</a></td></tr>
<tr class="separator:ga5dca8d63f250a20bd6bc005670d0c150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47a1afb8b5eef9f20f4772961d0a5f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#gab47a1afb8b5eef9f20f4772961d0a5f4">RCC_RTCCLKSOURCE_LSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a5da77ab05027820e8c16ad4d7c3f41">RCC_CSR_RTCSEL_LSI</a></td></tr>
<tr class="separator:gab47a1afb8b5eef9f20f4772961d0a5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3715826835647795863c32f9aebad7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#ga2e3715826835647795863c32f9aebad7">RCC_RTCCLKSOURCE_HSE_DIVX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63cfa8b19f84b2018e49afb4c69a76da">RCC_CSR_RTCSEL_HSE</a></td></tr>
<tr class="separator:ga2e3715826835647795863c32f9aebad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ee63256acb5637e994abf629edaf3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#gac1ee63256acb5637e994abf629edaf3b">RCC_RTCCLKSOURCE_HSE_DIV2</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga1f44740a93ee5b2317052cc78bb2e0ed">RCC_RTC_HSE_DIV_2</a>  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga63cfa8b19f84b2018e49afb4c69a76da">RCC_CSR_RTCSEL_HSE</a>)</td></tr>
<tr class="separator:gac1ee63256acb5637e994abf629edaf3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f45ba0fe6a8f125137d3cee8b49f7cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#ga0f45ba0fe6a8f125137d3cee8b49f7cc">RCC_RTCCLKSOURCE_HSE_DIV4</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga76211572770fdd4d498693f977123485">RCC_RTC_HSE_DIV_4</a>  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga63cfa8b19f84b2018e49afb4c69a76da">RCC_CSR_RTCSEL_HSE</a>)</td></tr>
<tr class="separator:ga0f45ba0fe6a8f125137d3cee8b49f7cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f0209bbf068b427617f380e8e42490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#gaf4f0209bbf068b427617f380e8e42490">RCC_RTCCLKSOURCE_HSE_DIV8</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#gae6c2f7167f7c487aa37fd28dd40e6228">RCC_RTC_HSE_DIV_8</a>  | <a class="el" href="group___peripheral___registers___bits___definition.html#ga63cfa8b19f84b2018e49afb4c69a76da">RCC_CSR_RTCSEL_HSE</a>)</td></tr>
<tr class="separator:gaf4f0209bbf068b427617f380e8e42490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48e1ffd844b9e9192c5d7dbeed20765f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___l_c_d___clock___source.html#ga48e1ffd844b9e9192c5d7dbeed20765f">RCC_RTCCLKSOURCE_HSE_DIV16</a>&#160;&#160;&#160;(<a class="el" href="group___r_c_c___h_a_l___e_c___r_t_c___h_s_e___d_i_v.html#ga60173d5d241b3b64f747672772c6315f">RCC_RTC_HSE_DIV_16</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga63cfa8b19f84b2018e49afb4c69a76da">RCC_CSR_RTCSEL_HSE</a>)</td></tr>
<tr class="separator:ga48e1ffd844b9e9192c5d7dbeed20765f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa99ce6d8bb2024b91859445ea6dd6e8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___division___factor.html#gaa99ce6d8bb2024b91859445ea6dd6e8f">RCC_PLL_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0b498f4f0ec257aa80334e622046f0">RCC_CFGR_PLLDIV2</a></td></tr>
<tr class="separator:gaa99ce6d8bb2024b91859445ea6dd6e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08f44363e494f7ab9259e1c64b981dd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___division___factor.html#ga08f44363e494f7ab9259e1c64b981dd2">RCC_PLL_DIV3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga51d7c69f6894bf138b9d4c5682ea1a32">RCC_CFGR_PLLDIV3</a></td></tr>
<tr class="separator:ga08f44363e494f7ab9259e1c64b981dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2632cb3df857c806ea08a4482df5daa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___division___factor.html#ga2632cb3df857c806ea08a4482df5daa6">RCC_PLL_DIV4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga287acb80daf1c57a41971a9a25beff81">RCC_CFGR_PLLDIV4</a></td></tr>
<tr class="separator:ga2632cb3df857c806ea08a4482df5daa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee529382af73885706795fd81538781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga4ee529382af73885706795fd81538781">RCC_PLL_MUL3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga599cf14f159345374d91a96e645b105b">RCC_CFGR_PLLMUL3</a></td></tr>
<tr class="separator:ga4ee529382af73885706795fd81538781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aedc8bc6552d98fb748b58a2379820b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga2aedc8bc6552d98fb748b58a2379820b">RCC_PLL_MUL4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf76c27dba3f4be2433fd5a384a1877ae">RCC_CFGR_PLLMUL4</a></td></tr>
<tr class="separator:ga2aedc8bc6552d98fb748b58a2379820b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f8dd748556470dcac6901ac7a3e650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#gae2f8dd748556470dcac6901ac7a3e650">RCC_PLL_MUL6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e89d2d6400ab0e8583b6016ace93b7">RCC_CFGR_PLLMUL6</a></td></tr>
<tr class="separator:gae2f8dd748556470dcac6901ac7a3e650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddfa6ebdecba8c5951a774b271fa82eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#gaddfa6ebdecba8c5951a774b271fa82eb">RCC_PLL_MUL8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a409fec792612f0583ed37fd5bffd16">RCC_CFGR_PLLMUL8</a></td></tr>
<tr class="separator:gaddfa6ebdecba8c5951a774b271fa82eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca5a5ddd829f682dd9a211e6a9be452a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#gaca5a5ddd829f682dd9a211e6a9be452a">RCC_PLL_MUL12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4d4ff081f554fcb4278df9f259f2392">RCC_CFGR_PLLMUL12</a></td></tr>
<tr class="separator:gaca5a5ddd829f682dd9a211e6a9be452a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39bd735dbbdf7f4bbc122b833d2c92f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#ga39bd735dbbdf7f4bbc122b833d2c92f3">RCC_PLL_MUL16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1ef5de15a26513ab208a48a21f8aa58">RCC_CFGR_PLLMUL16</a></td></tr>
<tr class="separator:ga39bd735dbbdf7f4bbc122b833d2c92f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee672b4272b1054bb53278972bbd1c76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#gaee672b4272b1054bb53278972bbd1c76">RCC_PLL_MUL24</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39af78af8145dd94a065426e8c9f9675">RCC_CFGR_PLLMUL24</a></td></tr>
<tr class="separator:gaee672b4272b1054bb53278972bbd1c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37615feccd4bdf924c05c6d6576acc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#gae37615feccd4bdf924c05c6d6576acc2">RCC_PLL_MUL32</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06a3e34d9dc5a57b150fd724ee1b12d4">RCC_CFGR_PLLMUL32</a></td></tr>
<tr class="separator:gae37615feccd4bdf924c05c6d6576acc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd0f597bce64d1db8ad83fdfd15ed518"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___multiplication___factor.html#gadd0f597bce64d1db8ad83fdfd15ed518">RCC_PLL_MUL48</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga597063f54fb43db439f8548305154df5">RCC_CFGR_PLLMUL48</a></td></tr>
<tr class="separator:gadd0f597bce64d1db8ad83fdfd15ed518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152dd1ae9455e528526c4e23a817937b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o___index.html#ga152dd1ae9455e528526c4e23a817937b">RCC_MCO1</a>&#160;&#160;&#160;(0x00000000U)</td></tr>
<tr class="separator:ga152dd1ae9455e528526c4e23a817937b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248f59fc2868f83bea4f2d182edcdf4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o___index.html#ga248f59fc2868f83bea4f2d182edcdf4c">RCC_MCO2</a>&#160;&#160;&#160;(0x00000001U)</td></tr>
<tr class="separator:ga248f59fc2868f83bea4f2d182edcdf4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga438d8c3bead4e1ec5dd5757cb0313d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga438d8c3bead4e1ec5dd5757cb0313d53">RCC_MCODIV_1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1803af2d6ac8c3652caed83dab671c8b">RCC_CFGR_MCO_PRE_1</a></td></tr>
<tr class="separator:ga438d8c3bead4e1ec5dd5757cb0313d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6198330847077f4da351915518140bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga6198330847077f4da351915518140bfc">RCC_MCODIV_2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab33829947d22919f7d2ddd61e646111b">RCC_CFGR_MCO_PRE_2</a></td></tr>
<tr class="separator:ga6198330847077f4da351915518140bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8">RCC_MCODIV_4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga963becdbffc56029c654fb070a808e11">RCC_CFGR_MCO_PRE_4</a></td></tr>
<tr class="separator:ga1bdc2eb56aaeb53dc3ca5cd72f22d4c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb84d9a10db2c49376be8fada619fe08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#gadb84d9a10db2c49376be8fada619fe08">RCC_MCODIV_8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga103e8e006c4fa3b8004b4c1af79f169d">RCC_CFGR_MCO_PRE_8</a></td></tr>
<tr class="separator:gadb84d9a10db2c49376be8fada619fe08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ab3ab9547ef8800355111517b547882"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_ox___clock___prescaler.html#ga3ab3ab9547ef8800355111517b547882">RCC_MCODIV_16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83efe560da1962983b00df98882986f6">RCC_CFGR_MCO_PRE_16</a></td></tr>
<tr class="separator:ga3ab3ab9547ef8800355111517b547882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga725a16362f3324ef5866dc5a1ff07cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#ga725a16362f3324ef5866dc5a1ff07cf5">RCC_MCO1SOURCE_NOCLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d">RCC_CFGR_MCO_NOCLOCK</a></td></tr>
<tr class="separator:ga725a16362f3324ef5866dc5a1ff07cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8ca2959a1252ecd319843da02c79526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#gae8ca2959a1252ecd319843da02c79526">RCC_MCO1SOURCE_SYSCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181">RCC_CFGR_MCO_SYSCLK</a></td></tr>
<tr class="separator:gae8ca2959a1252ecd319843da02c79526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ae615cfe916da9ecb212cf8ac102a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#gac5ae615cfe916da9ecb212cf8ac102a6">RCC_MCO1SOURCE_MSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga715ef0a9d3b0a0ad3bdd0b87d50cf0f1">RCC_CFGR_MCO_MSI</a></td></tr>
<tr class="separator:gac5ae615cfe916da9ecb212cf8ac102a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99c388c455852143220397db3730635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#gad99c388c455852143220397db3730635">RCC_MCO1SOURCE_HSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1">RCC_CFGR_MCO_HSI</a></td></tr>
<tr class="separator:gad99c388c455852143220397db3730635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa01b6cb196df3a4ad690f8bcaa4d0621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#gaa01b6cb196df3a4ad690f8bcaa4d0621">RCC_MCO1SOURCE_LSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad10ee688b7cf27e652ffd003f177fdcd">RCC_CFGR_MCO_LSE</a></td></tr>
<tr class="separator:gaa01b6cb196df3a4ad690f8bcaa4d0621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ada18d28374df66c1b6da16606c23d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#ga4ada18d28374df66c1b6da16606c23d8">RCC_MCO1SOURCE_LSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96c817553f5f226b1d661b1448ed820a">RCC_CFGR_MCO_LSI</a></td></tr>
<tr class="separator:ga4ada18d28374df66c1b6da16606c23d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5582d2ab152eb440a6cc3ae4833b043f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#ga5582d2ab152eb440a6cc3ae4833b043f">RCC_MCO1SOURCE_HSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70">RCC_CFGR_MCO_HSE</a></td></tr>
<tr class="separator:ga5582d2ab152eb440a6cc3ae4833b043f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79d888f2238eaa4e4b8d02b3900ea18b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_c_o1___clock___source.html#ga79d888f2238eaa4e4b8d02b3900ea18b">RCC_MCO1SOURCE_PLLCLK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6">RCC_CFGR_MCO_PLL</a></td></tr>
<tr class="separator:ga79d888f2238eaa4e4b8d02b3900ea18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b4ef277c1b71f96e0bef4b9a72fca94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga2b4ef277c1b71f96e0bef4b9a72fca94">RCC_IT_LSIRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1f597c9d40c025a6695824b5da27c13">RCC_CIFR_LSIRDYF</a></td></tr>
<tr class="separator:ga2b4ef277c1b71f96e0bef4b9a72fca94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b6e78a426850f595ef180d292a673d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#gad6b6e78a426850f595ef180d292a673d">RCC_IT_LSERDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1559f0774dd54852c12a02bf7b867b93">RCC_CIFR_LSERDYF</a></td></tr>
<tr class="separator:gad6b6e78a426850f595ef180d292a673d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69637e51b71f73f519c8c0a0613d042f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga69637e51b71f73f519c8c0a0613d042f">RCC_IT_HSIRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga035d773e029fec439d29551774b9304a">RCC_CIFR_HSIRDYF</a></td></tr>
<tr class="separator:ga69637e51b71f73f519c8c0a0613d042f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad13eaede352bca59611e6cae68665866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#gad13eaede352bca59611e6cae68665866">RCC_IT_HSERDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d12419149aa1342fc0d0a79ae380c50">RCC_CIFR_HSERDYF</a></td></tr>
<tr class="separator:gad13eaede352bca59611e6cae68665866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d48e7811fb58f2649dce6cf0d823d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#ga68d48e7811fb58f2649dce6cf0d823d9">RCC_IT_PLLRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31b19d1c3bec6c7ce1fc4e67b1bd8bb3">RCC_CIFR_PLLRDYF</a></td></tr>
<tr class="separator:ga68d48e7811fb58f2649dce6cf0d823d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0cfda620ac8949e5b266661dba7ba0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#gae0cfda620ac8949e5b266661dba7ba0a">RCC_IT_MSIRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41b17e828992b1b4984b39e47e5e20f0">RCC_CIFR_MSIRDYF</a></td></tr>
<tr class="separator:gae0cfda620ac8949e5b266661dba7ba0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3f259914cb56820b1649c9d4413736c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___interrupt.html#gaf3f259914cb56820b1649c9d4413736c">RCC_IT_LSECSS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3314ccda6be8c5d7c86f74009578c83">RCC_CIFR_CSSLSEF</a></td></tr>
<tr class="separator:gaf3f259914cb56820b1649c9d4413736c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827d986723e7ce652fa733bb8184d216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga827d986723e7ce652fa733bb8184d216">RCC_FLAG_HSIRDY</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group___r_c_c___private___constants.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga77c32f27431ef9437aa34fb0f1d41da9">RCC_CR_HSIRDY_Pos</a>))</td></tr>
<tr class="separator:ga827d986723e7ce652fa733bb8184d216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e292483906a4b87c6edefa8c53366ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga6e292483906a4b87c6edefa8c53366ea">RCC_FLAG_HSIDIV</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group___r_c_c___private___constants.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga6961fb4ffecec4e6d44412852cc8ff9f">RCC_CR_HSIDIVF_Pos</a>))</td></tr>
<tr class="separator:ga6e292483906a4b87c6edefa8c53366ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62ed7a3bb53fc28801071a2ad0d4f1af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga62ed7a3bb53fc28801071a2ad0d4f1af">RCC_FLAG_MSIRDY</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group___r_c_c___private___constants.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga91dcc46b1b10474b456e92d6f3fd511f">RCC_CR_MSIRDY_Pos</a>))</td></tr>
<tr class="separator:ga62ed7a3bb53fc28801071a2ad0d4f1af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga173edf47bec93cf269a0e8d0fec9997c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga173edf47bec93cf269a0e8d0fec9997c">RCC_FLAG_HSERDY</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group___r_c_c___private___constants.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b35f100d3353d0d73ef1f9099a70285">RCC_CR_HSERDY_Pos</a>))</td></tr>
<tr class="separator:ga173edf47bec93cf269a0e8d0fec9997c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf82d8afb18d9df75db1d6c08b9c50046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaf82d8afb18d9df75db1d6c08b9c50046">RCC_FLAG_PLLRDY</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group___r_c_c___private___constants.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa99ebf56183320b517b804fbc76e8ce4">RCC_CR_PLLRDY_Pos</a>))</td></tr>
<tr class="separator:gaf82d8afb18d9df75db1d6c08b9c50046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5e4992314d347597621bfe7ab10d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga8c5e4992314d347597621bfe7ab10d72">RCC_FLAG_LSIRDY</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga68272a20b7fe83a0e08b1deb4aeacf55">RCC_CSR_LSIRDY_Pos</a>))</td></tr>
<tr class="separator:ga8c5e4992314d347597621bfe7ab10d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9fb963db446c16e46a18908f7fe1927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gac9fb963db446c16e46a18908f7fe1927">RCC_FLAG_LSERDY</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group___peripheral___registers___bits___definition.html#gaced61e87f98911f66af05dab2da5d729">RCC_CSR_LSERDY_Pos</a>))</td></tr>
<tr class="separator:gac9fb963db446c16e46a18908f7fe1927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b25cf4df6fbb729b0d3f1530e5f6576"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga7b25cf4df6fbb729b0d3f1530e5f6576">RCC_FLAG_LSECSS</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga303a50e017adc5332870b57e19301978">RCC_CSR_LSECSSD_Pos</a>))</td></tr>
<tr class="separator:ga7b25cf4df6fbb729b0d3f1530e5f6576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bacaedece5c7cb6d9e52c1412e1a8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga9bacaedece5c7cb6d9e52c1412e1a8ae">RCC_FLAG_OBLRST</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga74fe64620e45a21f07b5d866909e33cb">RCC_CSR_OBLRSTF_Pos</a>))</td></tr>
<tr class="separator:ga9bacaedece5c7cb6d9e52c1412e1a8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc3ab5d4a8a94ec1c9f38794ce37ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gabfc3ab5d4a8a94ec1c9f38794ce37ad6">RCC_FLAG_PINRST</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga47a45faed934912e57c0dea6d6af8227">RCC_CSR_PINRSTF_Pos</a>))</td></tr>
<tr class="separator:gabfc3ab5d4a8a94ec1c9f38794ce37ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39ad309070f416720207eece5da7dc2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga39ad309070f416720207eece5da7dc2c">RCC_FLAG_PORRST</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group___peripheral___registers___bits___definition.html#gab8d531dd5cf68eb67b1bce22ceddaac4">RCC_CSR_PORRSTF_Pos</a>))</td></tr>
<tr class="separator:ga39ad309070f416720207eece5da7dc2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7852615e9b19f0b2dbc8d08c7594b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaf7852615e9b19f0b2dbc8d08c7594b52">RCC_FLAG_SFTRST</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga02078fdb0a3610702b75d5e05dbb92af">RCC_CSR_SFTRSTF_Pos</a>))</td></tr>
<tr class="separator:gaf7852615e9b19f0b2dbc8d08c7594b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac46bac8a97cf16635ff7ffc1e6c657f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaac46bac8a97cf16635ff7ffc1e6c657f">RCC_FLAG_IWDGRST</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fbb93c907ec9ca631e6657eb22b85a3">RCC_CSR_IWDGRSTF_Pos</a>))</td></tr>
<tr class="separator:gaac46bac8a97cf16635ff7ffc1e6c657f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa80b60b2d497ccd7b7de1075009999a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#gaa80b60b2d497ccd7b7de1075009999a7">RCC_FLAG_WWDGRST</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group___peripheral___registers___bits___definition.html#gac3b146c508145d8e03143a991615ed81">RCC_CSR_WWDGRSTF_Pos</a>))</td></tr>
<tr class="separator:gaa80b60b2d497ccd7b7de1075009999a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67049531354aed7546971163d02c9920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flag.html#ga67049531354aed7546971163d02c9920">RCC_FLAG_LPWRRST</a>&#160;&#160;&#160;((uint8_t)((<a class="el" href="group___r_c_c___private___constants.html#gab9507f2d9ee5d477b11363b052cd07c8">CSR_REG_INDEX</a> &lt;&lt; 5) | <a class="el" href="group___peripheral___registers___bits___definition.html#ga2761b43e9b00d52102efb7375a86e6e0">RCC_CSR_LPWRRSTF_Pos</a>))</td></tr>
<tr class="separator:ga67049531354aed7546971163d02c9920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49fc2c82ba0753e462ea8eb91c634a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable.html#ga49fc2c82ba0753e462ea8eb91c634a98">__HAL_RCC_DMA1_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga49fc2c82ba0753e462ea8eb91c634a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa967651a3ba0967887789e69cc97d44e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable.html#gaa967651a3ba0967887789e69cc97d44e">__HAL_RCC_MIF_CLK_ENABLE</a>()</td></tr>
<tr class="separator:gaa967651a3ba0967887789e69cc97d44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5222bac3ebfec517c93055ae065303da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable.html#ga5222bac3ebfec517c93055ae065303da">__HAL_RCC_CRC_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga5222bac3ebfec517c93055ae065303da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569dc8b9e178a8afab2664fdf87f46c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable.html#ga569dc8b9e178a8afab2664fdf87f46c5">__HAL_RCC_DMA1_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>)</td></tr>
<tr class="separator:ga569dc8b9e178a8afab2664fdf87f46c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec9016cb7e959fb912ddf3cf9e56c576"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable.html#gaec9016cb7e959fb912ddf3cf9e56c576">__HAL_RCC_MIF_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga28d6cd4c2fd8bf38c661bdbf5f97d288">RCC_AHBENR_MIFEN</a>)</td></tr>
<tr class="separator:gaec9016cb7e959fb912ddf3cf9e56c576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga170a30954a78a81a8f9b381378e0c9af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable.html#ga170a30954a78a81a8f9b381378e0c9af">__HAL_RCC_CRC_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>)</td></tr>
<tr class="separator:ga170a30954a78a81a8f9b381378e0c9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fde58d775fd2458002df817a68f486e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga1fde58d775fd2458002df817a68f486e">__HAL_RCC_GPIOA_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga1fde58d775fd2458002df817a68f486e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad43f3f4d8163d40f7d402ef75d27c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga5ad43f3f4d8163d40f7d402ef75d27c5">__HAL_RCC_GPIOB_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga5ad43f3f4d8163d40f7d402ef75d27c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ebfeb136612f370950f52306d29b6fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga5ebfeb136612f370950f52306d29b6fd">__HAL_RCC_GPIOC_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga5ebfeb136612f370950f52306d29b6fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga041e72359b94f19569e774030fc6ebff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga041e72359b94f19569e774030fc6ebff">__HAL_RCC_GPIOH_CLK_ENABLE</a>()</td></tr>
<tr class="separator:ga041e72359b94f19569e774030fc6ebff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7083e491e6a1e165d064d199304bd2f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga7083e491e6a1e165d064d199304bd2f0">__HAL_RCC_GPIOA_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga43e0e9624e69ff4289621254fa713d73">RCC_IOPENR_GPIOAEN</a>)</td></tr>
<tr class="separator:ga7083e491e6a1e165d064d199304bd2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60be1be419b57dafbbb93df67d68a424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga60be1be419b57dafbbb93df67d68a424">__HAL_RCC_GPIOB_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga66aefc56894e9e797a96ff9e3a954fad">RCC_IOPENR_GPIOBEN</a>)</td></tr>
<tr class="separator:ga60be1be419b57dafbbb93df67d68a424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc90c25d35f9b5b5f66961505de1cd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga0fc90c25d35f9b5b5f66961505de1cd4">__HAL_RCC_GPIOC_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga9299ea4e6a006e55d283100c2e656b1d">RCC_IOPENR_GPIOCEN</a>)</td></tr>
<tr class="separator:ga0fc90c25d35f9b5b5f66961505de1cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb7dd0a520cef518fb624bf7117b7e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___enable___disable.html#ga1eb7dd0a520cef518fb624bf7117b7e1">__HAL_RCC_GPIOH_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga454539556a77ee26661bfb81a7fec7b5">RCC_IOPENR_GPIOHEN</a>)</td></tr>
<tr class="separator:ga1eb7dd0a520cef518fb624bf7117b7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0c13cc10b36c32d750be226d2fda3b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gab0c13cc10b36c32d750be226d2fda3b2">__HAL_RCC_WWDG_CLK_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>))</td></tr>
<tr class="separator:gab0c13cc10b36c32d750be226d2fda3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c7399cc977622172aeda52a86ceed92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga6c7399cc977622172aeda52a86ceed92">__HAL_RCC_PWR_CLK_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>))</td></tr>
<tr class="separator:ga6c7399cc977622172aeda52a86ceed92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6afa0a633cf2553743a494d97aa5b997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#ga6afa0a633cf2553743a494d97aa5b997">__HAL_RCC_WWDG_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>))</td></tr>
<tr class="separator:ga6afa0a633cf2553743a494d97aa5b997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3db86d2db2bad45732a742b6a91ea0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable.html#gaf3db86d2db2bad45732a742b6a91ea0b">__HAL_RCC_PWR_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>))</td></tr>
<tr class="separator:gaf3db86d2db2bad45732a742b6a91ea0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3ffcbb86e4913ae336ba094ca199e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gafc3ffcbb86e4913ae336ba094ca199e1">__HAL_RCC_SYSCFG_CLK_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>))</td></tr>
<tr class="separator:gafc3ffcbb86e4913ae336ba094ca199e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9ce3b2ed26ac09b874d3a5d8c282a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaa9ce3b2ed26ac09b874d3a5d8c282a67">__HAL_RCC_DBGMCU_CLK_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga87db727052e2e14b12cb728ba978ebb8">RCC_APB2ENR_DBGMCUEN</a>))</td></tr>
<tr class="separator:gaa9ce3b2ed26ac09b874d3a5d8c282a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04a5f1f0d6d8577706022a866f4528e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gaf04a5f1f0d6d8577706022a866f4528e">__HAL_RCC_SYSCFG_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>))</td></tr>
<tr class="separator:gaf04a5f1f0d6d8577706022a866f4528e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe91adc2aacd167316a573d1101d50d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable.html#gabe91adc2aacd167316a573d1101d50d2">__HAL_RCC_DBGMCU_CLK_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga87db727052e2e14b12cb728ba978ebb8">RCC_APB2ENR_DBGMCUEN</a>))</td></tr>
<tr class="separator:gabe91adc2aacd167316a573d1101d50d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab05e603c9cadd72e4b6397837b46cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#gaab05e603c9cadd72e4b6397837b46cef">__HAL_RCC_DMA1_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>) != 0U)</td></tr>
<tr class="separator:gaab05e603c9cadd72e4b6397837b46cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc9fc8354c3aebf49618f44c0734d28d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#gadc9fc8354c3aebf49618f44c0734d28d">__HAL_RCC_MIF_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga28d6cd4c2fd8bf38c661bdbf5f97d288">RCC_AHBENR_MIFEN</a>) != 0U)</td></tr>
<tr class="separator:gadc9fc8354c3aebf49618f44c0734d28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e1b25cbf589c1c47c1d069e4c803d56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga0e1b25cbf589c1c47c1d069e4c803d56">__HAL_RCC_CRC_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>) != 0U)</td></tr>
<tr class="separator:ga0e1b25cbf589c1c47c1d069e4c803d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae89d94d6252c79e450623f69eb939ed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#gae89d94d6252c79e450623f69eb939ed6">__HAL_RCC_DMA1_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>) == 0U)</td></tr>
<tr class="separator:gae89d94d6252c79e450623f69eb939ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ae1ce72ceb3744563927c37059c5a00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga7ae1ce72ceb3744563927c37059c5a00">__HAL_RCC_MIF_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga28d6cd4c2fd8bf38c661bdbf5f97d288">RCC_AHBENR_MIFEN</a>) == 0U)</td></tr>
<tr class="separator:ga7ae1ce72ceb3744563927c37059c5a00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d2645916b9ee9bad8c724a719c621d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___peripheral___clock___enable___disable___status.html#ga3d2645916b9ee9bad8c724a719c621d9">__HAL_RCC_CRC_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>) == 0U)</td></tr>
<tr class="separator:ga3d2645916b9ee9bad8c724a719c621d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1edbd9407c814110f04c1a609a214e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___peripheral___clock___enable___disable___status.html#gad1edbd9407c814110f04c1a609a214e4">__HAL_RCC_GPIOA_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga43e0e9624e69ff4289621254fa713d73">RCC_IOPENR_GPIOAEN</a>) != 0U)</td></tr>
<tr class="separator:gad1edbd9407c814110f04c1a609a214e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc8f9dc5f5b64c14c325c45ee301b4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___peripheral___clock___enable___disable___status.html#ga2fc8f9dc5f5b64c14c325c45ee301b4f">__HAL_RCC_GPIOB_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga66aefc56894e9e797a96ff9e3a954fad">RCC_IOPENR_GPIOBEN</a>) != 0U)</td></tr>
<tr class="separator:ga2fc8f9dc5f5b64c14c325c45ee301b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528029c120a0154dfd7cfd6159e8debe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___peripheral___clock___enable___disable___status.html#ga528029c120a0154dfd7cfd6159e8debe">__HAL_RCC_GPIOC_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga9299ea4e6a006e55d283100c2e656b1d">RCC_IOPENR_GPIOCEN</a>) != 0U)</td></tr>
<tr class="separator:ga528029c120a0154dfd7cfd6159e8debe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e182ed43301e2586bc198a729b50436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___peripheral___clock___enable___disable___status.html#ga8e182ed43301e2586bc198a729b50436">__HAL_RCC_GPIOH_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga454539556a77ee26661bfb81a7fec7b5">RCC_IOPENR_GPIOHEN</a>) != 0U)</td></tr>
<tr class="separator:ga8e182ed43301e2586bc198a729b50436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d73b007700fe1576c7965ce677148bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___peripheral___clock___enable___disable___status.html#ga2d73b007700fe1576c7965ce677148bd">__HAL_RCC_GPIOA_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga43e0e9624e69ff4289621254fa713d73">RCC_IOPENR_GPIOAEN</a>) == 0U)</td></tr>
<tr class="separator:ga2d73b007700fe1576c7965ce677148bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b9353035473ac5f144f6e5385c4bebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___peripheral___clock___enable___disable___status.html#ga9b9353035473ac5f144f6e5385c4bebb">__HAL_RCC_GPIOB_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga66aefc56894e9e797a96ff9e3a954fad">RCC_IOPENR_GPIOBEN</a>) == 0U)</td></tr>
<tr class="separator:ga9b9353035473ac5f144f6e5385c4bebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e939d98ecca025c028bd1d837b84c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___peripheral___clock___enable___disable___status.html#ga5e939d98ecca025c028bd1d837b84c81">__HAL_RCC_GPIOC_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga9299ea4e6a006e55d283100c2e656b1d">RCC_IOPENR_GPIOCEN</a>) == 0U)</td></tr>
<tr class="separator:ga5e939d98ecca025c028bd1d837b84c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c405e3a8e5219c98d0262e18bd0eed9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___peripheral___clock___enable___disable___status.html#ga9c405e3a8e5219c98d0262e18bd0eed9">__HAL_RCC_GPIOH_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga454539556a77ee26661bfb81a7fec7b5">RCC_IOPENR_GPIOHEN</a>) == 0U)</td></tr>
<tr class="separator:ga9c405e3a8e5219c98d0262e18bd0eed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b26aff2638d1e0613b0ce0530f0cd48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga9b26aff2638d1e0613b0ce0530f0cd48">__HAL_RCC_WWDG_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>) != 0U)</td></tr>
<tr class="separator:ga9b26aff2638d1e0613b0ce0530f0cd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga850f4fd113303ed7322577ad023cf748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga850f4fd113303ed7322577ad023cf748">__HAL_RCC_PWR_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>) != 0U)</td></tr>
<tr class="separator:ga850f4fd113303ed7322577ad023cf748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21d4e081c859ddccd4492343743bb245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga21d4e081c859ddccd4492343743bb245">__HAL_RCC_WWDG_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>) == 0U)</td></tr>
<tr class="separator:ga21d4e081c859ddccd4492343743bb245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1019fdeb30eb4bcb23a0bea2278a94a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___enable___disable___status.html#ga1019fdeb30eb4bcb23a0bea2278a94a2">__HAL_RCC_PWR_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>) == 0U)</td></tr>
<tr class="separator:ga1019fdeb30eb4bcb23a0bea2278a94a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ea95d1d5f3a2ecf2b903c4ed22e7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html#gad1ea95d1d5f3a2ecf2b903c4ed22e7c6">__HAL_RCC_SYSCFG_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>) != 0U)</td></tr>
<tr class="separator:gad1ea95d1d5f3a2ecf2b903c4ed22e7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4db3ae01be60abc0952bfe78b52d9e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html#gac4db3ae01be60abc0952bfe78b52d9e4">__HAL_RCC_DBGMCU_IS_CLK_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga87db727052e2e14b12cb728ba978ebb8">RCC_APB2ENR_DBGMCUEN</a>) != 0U)</td></tr>
<tr class="separator:gac4db3ae01be60abc0952bfe78b52d9e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f32ce5d57fe1d7a4871552d2e9a5b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html#ga9f32ce5d57fe1d7a4871552d2e9a5b0e">__HAL_RCC_SYSCFG_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>) == 0U)</td></tr>
<tr class="separator:ga9f32ce5d57fe1d7a4871552d2e9a5b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14919a8c412f7cd388bbb44800ba5d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___enable___disable___status.html#gaa14919a8c412f7cd388bbb44800ba5d7">__HAL_RCC_DBGMCU_IS_CLK_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga87db727052e2e14b12cb728ba978ebb8">RCC_APB2ENR_DBGMCUEN</a>) == 0U)</td></tr>
<tr class="separator:gaa14919a8c412f7cd388bbb44800ba5d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70ac7ee64a7f1911e3c89d54efb13695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___force___release___reset.html#ga70ac7ee64a7f1911e3c89d54efb13695">__HAL_RCC_AHB_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR = 0xFFFFFFFFU)</td></tr>
<tr class="separator:ga70ac7ee64a7f1911e3c89d54efb13695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9135dece327ecc27f333f86dcf3ba8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___force___release___reset.html#ga9135dece327ecc27f333f86dcf3ba8ee">__HAL_RCC_DMA1_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga97c9487ca04b0a1a992d0f2e00df739c">RCC_AHBRSTR_DMA1RST</a>))</td></tr>
<tr class="separator:ga9135dece327ecc27f333f86dcf3ba8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc5a3a802016b353727a6c1becc1d5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___force___release___reset.html#ga3dc5a3a802016b353727a6c1becc1d5e">__HAL_RCC_MIF_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gab68c59a6d7c6f48507e5797039653aa1">RCC_AHBRSTR_MIFRST</a>))</td></tr>
<tr class="separator:ga3dc5a3a802016b353727a6c1becc1d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf12ffda90699081f29cf76dab39b1944"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___force___release___reset.html#gaf12ffda90699081f29cf76dab39b1944">__HAL_RCC_CRC_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e955ed3881dfd4a3a97b1bb13da0dde">RCC_AHBRSTR_CRCRST</a>))</td></tr>
<tr class="separator:gaf12ffda90699081f29cf76dab39b1944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a849fdb7ef7ea4021af51799b474d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___force___release___reset.html#gab9a849fdb7ef7ea4021af51799b474d7">__HAL_RCC_AHB_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR = 0x00000000U)</td></tr>
<tr class="separator:gab9a849fdb7ef7ea4021af51799b474d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7426b24c0b9d6aaec3c17f98735a178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___force___release___reset.html#gab7426b24c0b9d6aaec3c17f98735a178">__HAL_RCC_CRC_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e955ed3881dfd4a3a97b1bb13da0dde">RCC_AHBRSTR_CRCRST</a>))</td></tr>
<tr class="separator:gab7426b24c0b9d6aaec3c17f98735a178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7eef8316c35175df11d77f5106d334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___force___release___reset.html#ga8f7eef8316c35175df11d77f5106d334">__HAL_RCC_DMA1_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga97c9487ca04b0a1a992d0f2e00df739c">RCC_AHBRSTR_DMA1RST</a>))</td></tr>
<tr class="separator:ga8f7eef8316c35175df11d77f5106d334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee3bfe51c58a4c41b05bcc43e639f7bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___force___release___reset.html#gaee3bfe51c58a4c41b05bcc43e639f7bc">__HAL_RCC_MIF_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBRSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gab68c59a6d7c6f48507e5797039653aa1">RCC_AHBRSTR_MIFRST</a>))</td></tr>
<tr class="separator:gaee3bfe51c58a4c41b05bcc43e639f7bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaffbbf43b538f913b470feafb1ec50dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#gaaffbbf43b538f913b470feafb1ec50dd">__HAL_RCC_IOP_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPRSTR = 0xFFFFFFFFU)</td></tr>
<tr class="separator:gaaffbbf43b538f913b470feafb1ec50dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab329bd497cccffd979bcca9fd42bbc79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#gab329bd497cccffd979bcca9fd42bbc79">__HAL_RCC_GPIOA_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPRSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gae3cc5ebc56679104889fa22e7ac56b4d">RCC_IOPRSTR_GPIOARST</a>))</td></tr>
<tr class="separator:gab329bd497cccffd979bcca9fd42bbc79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b89be9638638ffce3ebd4f08a3b64cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#ga3b89be9638638ffce3ebd4f08a3b64cf">__HAL_RCC_GPIOB_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPRSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gadd7143365e752aaa5c8586d7e1d2d96b">RCC_IOPRSTR_GPIOBRST</a>))</td></tr>
<tr class="separator:ga3b89be9638638ffce3ebd4f08a3b64cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0">__HAL_RCC_GPIOC_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPRSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga26e9fc173b7010591fa2a85f8bb9eca2">RCC_IOPRSTR_GPIOCRST</a>))</td></tr>
<tr class="separator:ga6e6a20fa8e0d7b3ebfdce26f6b1a1ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f05c575d762edf40a6d17f88671b68d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#ga4f05c575d762edf40a6d17f88671b68d">__HAL_RCC_GPIOH_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPRSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3167e5e122e8b9175b3313ac8363853e">RCC_IOPRSTR_GPIOHRST</a>))</td></tr>
<tr class="separator:ga4f05c575d762edf40a6d17f88671b68d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7994899fa29f5d26f9726be62e971faf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#ga7994899fa29f5d26f9726be62e971faf">__HAL_RCC_IOP_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPRSTR = 0x00000000U)</td></tr>
<tr class="separator:ga7994899fa29f5d26f9726be62e971faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad56e47c2eacd972491f94296053d0cc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#gad56e47c2eacd972491f94296053d0cc3">__HAL_RCC_GPIOA_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPRSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gae3cc5ebc56679104889fa22e7ac56b4d">RCC_IOPRSTR_GPIOARST</a>))</td></tr>
<tr class="separator:gad56e47c2eacd972491f94296053d0cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03da3b36478071844fbd77df618a686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#gaf03da3b36478071844fbd77df618a686">__HAL_RCC_GPIOB_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPRSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gadd7143365e752aaa5c8586d7e1d2d96b">RCC_IOPRSTR_GPIOBRST</a>))</td></tr>
<tr class="separator:gaf03da3b36478071844fbd77df618a686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df0e3536d3450435bdccdbe9c878736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#ga1df0e3536d3450435bdccdbe9c878736">__HAL_RCC_GPIOC_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPRSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga26e9fc173b7010591fa2a85f8bb9eca2">RCC_IOPRSTR_GPIOCRST</a>))</td></tr>
<tr class="separator:ga1df0e3536d3450435bdccdbe9c878736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf11aa8bacb98c4e567bbaa58635acec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___force___release___reset.html#gaaf11aa8bacb98c4e567bbaa58635acec">__HAL_RCC_GPIOH_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPRSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3167e5e122e8b9175b3313ac8363853e">RCC_IOPRSTR_GPIOHRST</a>))</td></tr>
<tr class="separator:gaaf11aa8bacb98c4e567bbaa58635acec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f6e7048eca1abd1be132027f5b79465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga6f6e7048eca1abd1be132027f5b79465">__HAL_RCC_APB1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR = 0xFFFFFFFFU)</td></tr>
<tr class="separator:ga6f6e7048eca1abd1be132027f5b79465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf60e74dcb0fdadafd6b4762aa81fc409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gaf60e74dcb0fdadafd6b4762aa81fc409">__HAL_RCC_WWDG_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>))</td></tr>
<tr class="separator:gaf60e74dcb0fdadafd6b4762aa81fc409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf454341fae45fdfacfea2f45c07ce3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gaf454341fae45fdfacfea2f45c07ce3e0">__HAL_RCC_PWR_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>))</td></tr>
<tr class="separator:gaf454341fae45fdfacfea2f45c07ce3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0742ab271ace3dbe1a4e83de3d017b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga9d0742ab271ace3dbe1a4e83de3d017b">__HAL_RCC_APB1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR = 0x00000000U)</td></tr>
<tr class="separator:ga9d0742ab271ace3dbe1a4e83de3d017b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63fa37b173c2c1d9249389148f96e5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#ga63fa37b173c2c1d9249389148f96e5f1">__HAL_RCC_WWDG_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>))</td></tr>
<tr class="separator:ga63fa37b173c2c1d9249389148f96e5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5a340d38d50e508243f48bbb47dd32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___force___release___reset.html#gaaa5a340d38d50e508243f48bbb47dd32">__HAL_RCC_PWR_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>))</td></tr>
<tr class="separator:gaaa5a340d38d50e508243f48bbb47dd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8788da8c644ad0cc54912baede7d49b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga8788da8c644ad0cc54912baede7d49b4">__HAL_RCC_APB2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR = 0xFFFFFFFFU)</td></tr>
<tr class="separator:ga8788da8c644ad0cc54912baede7d49b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf709749ed0e15e1fd1cb0dbe59d65fc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#gaf709749ed0e15e1fd1cb0dbe59d65fc5">__HAL_RCC_DBGMCU_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2c5549f45a276072b498095f8a6ee45">RCC_APB2RSTR_DBGMCURST</a>))</td></tr>
<tr class="separator:gaf709749ed0e15e1fd1cb0dbe59d65fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga143ff27d8f59a39732efd79539e3765a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga143ff27d8f59a39732efd79539e3765a">__HAL_RCC_SYSCFG_FORCE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>))</td></tr>
<tr class="separator:ga143ff27d8f59a39732efd79539e3765a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1e413d623154942d5bbe89769161ece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#gae1e413d623154942d5bbe89769161ece">__HAL_RCC_APB2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR = 0x00000000U)</td></tr>
<tr class="separator:gae1e413d623154942d5bbe89769161ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7877d0686f800a9374499abbddbda159"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga7877d0686f800a9374499abbddbda159">__HAL_RCC_DBGMCU_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2c5549f45a276072b498095f8a6ee45">RCC_APB2RSTR_DBGMCURST</a>))</td></tr>
<tr class="separator:ga7877d0686f800a9374499abbddbda159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56de80d50f5ab276ebdeee16a0e2a31b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___force___release___reset.html#ga56de80d50f5ab276ebdeee16a0e2a31b">__HAL_RCC_SYSCFG_RELEASE_RESET</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>))</td></tr>
<tr class="separator:ga56de80d50f5ab276ebdeee16a0e2a31b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b6703f096a151a86df9d76d4945cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enable___disable.html#gab9b6703f096a151a86df9d76d4945cda">__HAL_RCC_CRC_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gaaff99d66739b79a162ee5b96ed4e5a96">RCC_AHBSMENR_CRCSMEN</a>))</td></tr>
<tr class="separator:gab9b6703f096a151a86df9d76d4945cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5392971afea83d95ad37e642e1542bc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enable___disable.html#ga5392971afea83d95ad37e642e1542bc0">__HAL_RCC_MIF_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gab782f765ffc8701e656d42abbb89cb6a">RCC_AHBSMENR_MIFSMEN</a>))</td></tr>
<tr class="separator:ga5392971afea83d95ad37e642e1542bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88a94e617176e6de50fd6ebcddbe6964"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enable___disable.html#ga88a94e617176e6de50fd6ebcddbe6964">__HAL_RCC_SRAM_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gae7e12b4607165727c5d04296e397c534">RCC_AHBSMENR_SRAMSMEN</a>))</td></tr>
<tr class="separator:ga88a94e617176e6de50fd6ebcddbe6964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga568e4d004285fe009bc4e5d33e13af61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enable___disable.html#ga568e4d004285fe009bc4e5d33e13af61">__HAL_RCC_DMA1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5b83a5e4d6c2d324e3e83cfa50338fe">RCC_AHBSMENR_DMA1SMEN</a>))</td></tr>
<tr class="separator:ga568e4d004285fe009bc4e5d33e13af61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf63d9f5ce9a6922314054a94ee85eac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enable___disable.html#gaf63d9f5ce9a6922314054a94ee85eac0">__HAL_RCC_CRC_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gaaff99d66739b79a162ee5b96ed4e5a96">RCC_AHBSMENR_CRCSMEN</a>))</td></tr>
<tr class="separator:gaf63d9f5ce9a6922314054a94ee85eac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fee632c1539b275217a7c224bdb497c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enable___disable.html#ga7fee632c1539b275217a7c224bdb497c">__HAL_RCC_MIF_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gab782f765ffc8701e656d42abbb89cb6a">RCC_AHBSMENR_MIFSMEN</a>))</td></tr>
<tr class="separator:ga7fee632c1539b275217a7c224bdb497c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5769b5fb801a2ba6102c191460258f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enable___disable.html#gac5769b5fb801a2ba6102c191460258f9">__HAL_RCC_SRAM_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gae7e12b4607165727c5d04296e397c534">RCC_AHBSMENR_SRAMSMEN</a>))</td></tr>
<tr class="separator:gac5769b5fb801a2ba6102c191460258f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8786d21490439ef0564edff087203245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enable___disable.html#ga8786d21490439ef0564edff087203245">__HAL_RCC_DMA1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5b83a5e4d6c2d324e3e83cfa50338fe">RCC_AHBSMENR_DMA1SMEN</a>))</td></tr>
<tr class="separator:ga8786d21490439ef0564edff087203245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff8820b47bd3764e7cded76b9368460b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable.html#gaff8820b47bd3764e7cded76b9368460b">__HAL_RCC_GPIOA_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gad799b65b7798bd3dc696561e5031bfc0">RCC_IOPSMENR_GPIOASMEN</a>))</td></tr>
<tr class="separator:gaff8820b47bd3764e7cded76b9368460b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e718efc965ab07752cd865c3f33551a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable.html#ga0e718efc965ab07752cd865c3f33551a">__HAL_RCC_GPIOB_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga22c607984a85e8c8fbd461b872fb083a">RCC_IOPSMENR_GPIOBSMEN</a>))</td></tr>
<tr class="separator:ga0e718efc965ab07752cd865c3f33551a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac62505cc695d985fcf18ca1fd2f1a421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable.html#gac62505cc695d985fcf18ca1fd2f1a421">__HAL_RCC_GPIOC_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3221e83e38ff2188b801dacba7fb84f7">RCC_IOPSMENR_GPIOCSMEN</a>))</td></tr>
<tr class="separator:gac62505cc695d985fcf18ca1fd2f1a421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e9419b44e83ed1e6951801c390a69ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable.html#ga3e9419b44e83ed1e6951801c390a69ad">__HAL_RCC_GPIOH_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gade676e65ed7cc1f074857d83a93c3976">RCC_IOPSMENR_GPIOHSMEN</a>))</td></tr>
<tr class="separator:ga3e9419b44e83ed1e6951801c390a69ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6753edbd9047eeac39ae4f234642942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable.html#gad6753edbd9047eeac39ae4f234642942">__HAL_RCC_GPIOA_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gad799b65b7798bd3dc696561e5031bfc0">RCC_IOPSMENR_GPIOASMEN</a>))</td></tr>
<tr class="separator:gad6753edbd9047eeac39ae4f234642942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a20ad851a2ef9e1ccdbf280dcd1dc44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable.html#ga0a20ad851a2ef9e1ccdbf280dcd1dc44">__HAL_RCC_GPIOB_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga22c607984a85e8c8fbd461b872fb083a">RCC_IOPSMENR_GPIOBSMEN</a>))</td></tr>
<tr class="separator:ga0a20ad851a2ef9e1ccdbf280dcd1dc44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga293f9870ba631d23f8011bad12420f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable.html#ga293f9870ba631d23f8011bad12420f83">__HAL_RCC_GPIOC_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga3221e83e38ff2188b801dacba7fb84f7">RCC_IOPSMENR_GPIOCSMEN</a>))</td></tr>
<tr class="separator:ga293f9870ba631d23f8011bad12420f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3150a9552cca2ec7e0f00d799fc52adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable.html#ga3150a9552cca2ec7e0f00d799fc52adb">__HAL_RCC_GPIOH_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gade676e65ed7cc1f074857d83a93c3976">RCC_IOPSMENR_GPIOHSMEN</a>))</td></tr>
<tr class="separator:ga3150a9552cca2ec7e0f00d799fc52adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3978a2e193b921dc24976880dce7a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gaa3978a2e193b921dc24976880dce7a26">__HAL_RCC_WWDG_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gae9cb6a7024a85b37faefcd53e813215f">RCC_APB1SMENR_WWDGSMEN</a>))</td></tr>
<tr class="separator:gaa3978a2e193b921dc24976880dce7a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacad9c9770ee2525fccf6a15e4ee7a07a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gacad9c9770ee2525fccf6a15e4ee7a07a">__HAL_RCC_PWR_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f0d961d336ef5a1328d5411a6282710">RCC_APB1SMENR_PWRSMEN</a>))</td></tr>
<tr class="separator:gacad9c9770ee2525fccf6a15e4ee7a07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61c24ac6b36e7edbabc5b050b38d63e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#gae61c24ac6b36e7edbabc5b050b38d63e">__HAL_RCC_WWDG_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR,  (<a class="el" href="group___peripheral___registers___bits___definition.html#gae9cb6a7024a85b37faefcd53e813215f">RCC_APB1SMENR_WWDGSMEN</a>))</td></tr>
<tr class="separator:gae61c24ac6b36e7edbabc5b050b38d63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b9889044ebfe2c9328d0f6733fda87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable.html#ga7b9889044ebfe2c9328d0f6733fda87d">__HAL_RCC_PWR_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR,  (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f0d961d336ef5a1328d5411a6282710">RCC_APB1SMENR_PWRSMEN</a>))</td></tr>
<tr class="separator:ga7b9889044ebfe2c9328d0f6733fda87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e3a8ca9e554e3aa7aba57d034725655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga6e3a8ca9e554e3aa7aba57d034725655">__HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2SMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3d36cfdd7439475e0f080a62a38a2b2">RCC_APB2SMENR_SYSCFGSMEN</a>))</td></tr>
<tr class="separator:ga6e3a8ca9e554e3aa7aba57d034725655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba60148a9be289fbfb0e78a9544545a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#gaba60148a9be289fbfb0e78a9544545a9">__HAL_RCC_DBGMCU_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2SMENR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gabb710bd6e110093c5a5f95700ea0a015">RCC_APB2SMENR_DBGMCUSMEN</a>))</td></tr>
<tr class="separator:gaba60148a9be289fbfb0e78a9544545a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04863ff5c2174552387c549f0410df43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga04863ff5c2174552387c549f0410df43">__HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2SMENR,   (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3d36cfdd7439475e0f080a62a38a2b2">RCC_APB2SMENR_SYSCFGSMEN</a>))</td></tr>
<tr class="separator:ga04863ff5c2174552387c549f0410df43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7efc9d38477a36a22b05a3eedd7fd08d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable.html#ga7efc9d38477a36a22b05a3eedd7fd08d">__HAL_RCC_DBGMCU_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2SMENR,   (<a class="el" href="group___peripheral___registers___bits___definition.html#gabb710bd6e110093c5a5f95700ea0a015">RCC_APB2SMENR_DBGMCUSMEN</a>))</td></tr>
<tr class="separator:ga7efc9d38477a36a22b05a3eedd7fd08d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1983077cf8fed9d77dbb4950a46a3b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#ga1983077cf8fed9d77dbb4950a46a3b7e">__HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaaff99d66739b79a162ee5b96ed4e5a96">RCC_AHBSMENR_CRCSMEN</a>) != 0U)</td></tr>
<tr class="separator:ga1983077cf8fed9d77dbb4950a46a3b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d0c618ea9e08f122bdf8d2832c2b2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#ga25d0c618ea9e08f122bdf8d2832c2b2b">__HAL_RCC_MIF_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gab782f765ffc8701e656d42abbb89cb6a">RCC_AHBSMENR_MIFSMEN</a>) != 0U)</td></tr>
<tr class="separator:ga25d0c618ea9e08f122bdf8d2832c2b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d273f23d35683b4740076b16b678a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#ga28d273f23d35683b4740076b16b678a1">__HAL_RCC_SRAM_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae7e12b4607165727c5d04296e397c534">RCC_AHBSMENR_SRAMSMEN</a>) != 0U)</td></tr>
<tr class="separator:ga28d273f23d35683b4740076b16b678a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2840d82c5565e7690a69a6848fa50fea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#ga2840d82c5565e7690a69a6848fa50fea">__HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5b83a5e4d6c2d324e3e83cfa50338fe">RCC_AHBSMENR_DMA1SMEN</a>) != 0U)</td></tr>
<tr class="separator:ga2840d82c5565e7690a69a6848fa50fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb97eeee02557f4c5a3afd480227dd1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#gacb97eeee02557f4c5a3afd480227dd1c">__HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaaff99d66739b79a162ee5b96ed4e5a96">RCC_AHBSMENR_CRCSMEN</a>) == 0U)</td></tr>
<tr class="separator:gacb97eeee02557f4c5a3afd480227dd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a7a220d8d63e9d3d797b792ce7ff418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#ga2a7a220d8d63e9d3d797b792ce7ff418">__HAL_RCC_MIF_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gab782f765ffc8701e656d42abbb89cb6a">RCC_AHBSMENR_MIFSMEN</a>) == 0U)</td></tr>
<tr class="separator:ga2a7a220d8d63e9d3d797b792ce7ff418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc4e08e23c6802587778ba11450a08b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#gafdc4e08e23c6802587778ba11450a08b">__HAL_RCC_SRAM_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae7e12b4607165727c5d04296e397c534">RCC_AHBSMENR_SRAMSMEN</a>) == 0U)</td></tr>
<tr class="separator:gafdc4e08e23c6802587778ba11450a08b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5b14fe76c4661619636fcdf08e2a874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_h_b___clock___sleep___enable___disable___status.html#gac5b14fe76c4661619636fcdf08e2a874">__HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHBSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5b83a5e4d6c2d324e3e83cfa50338fe">RCC_AHBSMENR_DMA1SMEN</a>) == 0U)</td></tr>
<tr class="separator:gac5b14fe76c4661619636fcdf08e2a874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfca340e2266b35f9eb8bda9f24fb272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable___status.html#gabfca340e2266b35f9eb8bda9f24fb272">__HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad799b65b7798bd3dc696561e5031bfc0">RCC_IOPSMENR_GPIOASMEN</a>) != 0U)</td></tr>
<tr class="separator:gabfca340e2266b35f9eb8bda9f24fb272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5f9c8d570ca5ce52bd3d1766ad96265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable___status.html#gae5f9c8d570ca5ce52bd3d1766ad96265">__HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga22c607984a85e8c8fbd461b872fb083a">RCC_IOPSMENR_GPIOBSMEN</a>) != 0U)</td></tr>
<tr class="separator:gae5f9c8d570ca5ce52bd3d1766ad96265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d9bb261e4eb51ae5c83276ca94ba9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable___status.html#ga91d9bb261e4eb51ae5c83276ca94ba9e">__HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga3221e83e38ff2188b801dacba7fb84f7">RCC_IOPSMENR_GPIOCSMEN</a>) != 0U)</td></tr>
<tr class="separator:ga91d9bb261e4eb51ae5c83276ca94ba9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac60e430f28a40aecfc376ad9c00e94f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable___status.html#gac60e430f28a40aecfc376ad9c00e94f5">__HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gade676e65ed7cc1f074857d83a93c3976">RCC_IOPSMENR_GPIOHSMEN</a>) != 0U)</td></tr>
<tr class="separator:gac60e430f28a40aecfc376ad9c00e94f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb90a4c788e0b1e1dee61e462ada7f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable___status.html#gafb90a4c788e0b1e1dee61e462ada7f17">__HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad799b65b7798bd3dc696561e5031bfc0">RCC_IOPSMENR_GPIOASMEN</a>) == 0U)</td></tr>
<tr class="separator:gafb90a4c788e0b1e1dee61e462ada7f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eac033c5d40d9e6eda85985322ece6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable___status.html#ga2eac033c5d40d9e6eda85985322ece6f">__HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga22c607984a85e8c8fbd461b872fb083a">RCC_IOPSMENR_GPIOBSMEN</a>) == 0U)</td></tr>
<tr class="separator:ga2eac033c5d40d9e6eda85985322ece6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd6a13690da372d5ea52476d0f972c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable___status.html#ga4dd6a13690da372d5ea52476d0f972c8">__HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga3221e83e38ff2188b801dacba7fb84f7">RCC_IOPSMENR_GPIOCSMEN</a>) == 0U)</td></tr>
<tr class="separator:ga4dd6a13690da372d5ea52476d0f972c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae53e66bfd35d315af80f7d33a811de7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___i_o_p_o_r_t___clock___sleep___enable___disable___status.html#gae53e66bfd35d315af80f7d33a811de7c">__HAL_RCC_GPIOH_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;IOPSMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gade676e65ed7cc1f074857d83a93c3976">RCC_IOPSMENR_GPIOHSMEN</a>) == 0U)</td></tr>
<tr class="separator:gae53e66bfd35d315af80f7d33a811de7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60b229aff9ca29a44a5470f52a48bb2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga60b229aff9ca29a44a5470f52a48bb2f">__HAL_RCC_WWDG_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae9cb6a7024a85b37faefcd53e813215f">RCC_APB1SMENR_WWDGSMEN</a>) != 0U)</td></tr>
<tr class="separator:ga60b229aff9ca29a44a5470f52a48bb2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga898edde3fc183744da208db023828303"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga898edde3fc183744da208db023828303">__HAL_RCC_PWR_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f0d961d336ef5a1328d5411a6282710">RCC_APB1SMENR_PWRSMEN</a>) != 0U)</td></tr>
<tr class="separator:ga898edde3fc183744da208db023828303"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cbf3b3683a84bac98b6d15d921f5ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga3cbf3b3683a84bac98b6d15d921f5ec8">__HAL_RCC_WWDG_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gae9cb6a7024a85b37faefcd53e813215f">RCC_APB1SMENR_WWDGSMEN</a>) == 0U)</td></tr>
<tr class="separator:ga3cbf3b3683a84bac98b6d15d921f5ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13a44a1aacea32084e5bcdba69e4a636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b1___clock___sleep___enable___disable___status.html#ga13a44a1aacea32084e5bcdba69e4a636">__HAL_RCC_PWR_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1SMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f0d961d336ef5a1328d5411a6282710">RCC_APB1SMENR_PWRSMEN</a>) == 0U)</td></tr>
<tr class="separator:ga13a44a1aacea32084e5bcdba69e4a636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e518b9a088d789d700d121db458403a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga0e518b9a088d789d700d121db458403a">__HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2SMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3d36cfdd7439475e0f080a62a38a2b2">RCC_APB2SMENR_SYSCFGSMEN</a>) != 0U)</td></tr>
<tr class="separator:ga0e518b9a088d789d700d121db458403a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61683d49121bf5deec55fe476cae6853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga61683d49121bf5deec55fe476cae6853">__HAL_RCC_DBGMCU_IS_CLK_SLEEP_ENABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2SMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gabb710bd6e110093c5a5f95700ea0a015">RCC_APB2SMENR_DBGMCUSMEN</a>) != 0U)</td></tr>
<tr class="separator:ga61683d49121bf5deec55fe476cae6853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga564fe78887dba5a7da7da1b9f2ffb372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga564fe78887dba5a7da7da1b9f2ffb372">__HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2SMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf3d36cfdd7439475e0f080a62a38a2b2">RCC_APB2SMENR_SYSCFGSMEN</a>) == 0U)</td></tr>
<tr class="separator:ga564fe78887dba5a7da7da1b9f2ffb372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga114c9ff050e9b3a6521f4284ed6a6123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___a_p_b2___clock___sleep___enable___disable___status.html#ga114c9ff050e9b3a6521f4284ed6a6123">__HAL_RCC_DBGMCU_IS_CLK_SLEEP_DISABLED</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2SMENR, <a class="el" href="group___peripheral___registers___bits___definition.html#gabb710bd6e110093c5a5f95700ea0a015">RCC_APB2SMENR_DBGMCUSMEN</a>) == 0U)</td></tr>
<tr class="separator:ga114c9ff050e9b3a6521f4284ed6a6123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b407a9e7c3eda603326c29e57d065e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___configuration.html#ga0b407a9e7c3eda603326c29e57d065e4">__HAL_RCC_HSI_CONFIG</a>(__STATE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5049064ed422f970fef78fb38f26cfbc">RCC_CR_HSIDIVEN</a> , (uint32_t)(__STATE__))</td></tr>
<tr class="memdesc:ga0b407a9e7c3eda603326c29e57d065e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to enable or disable the Internal High Speed oscillator (HSI).  <a href="group___r_c_c___h_s_i___configuration.html#ga0b407a9e7c3eda603326c29e57d065e4">More...</a><br /></td></tr>
<tr class="separator:ga0b407a9e7c3eda603326c29e57d065e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab944f562b53fc74bcc0e4958388fd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___configuration.html#gaab944f562b53fc74bcc0e4958388fd42">__HAL_RCC_HSI_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>)</td></tr>
<tr class="memdesc:gaab944f562b53fc74bcc0e4958388fd42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal High Speed oscillator (HSI).  <a href="group___r_c_c___h_s_i___configuration.html#gaab944f562b53fc74bcc0e4958388fd42">More...</a><br /></td></tr>
<tr class="separator:gaab944f562b53fc74bcc0e4958388fd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0dc8bc0ef58703782f45b4e487c031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___configuration.html#ga0c0dc8bc0ef58703782f45b4e487c031">__HAL_RCC_HSI_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>)</td></tr>
<tr class="separator:ga0c0dc8bc0ef58703782f45b4e487c031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36991d340af7ad14b79f204c748b0e3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_i___configuration.html#ga36991d340af7ad14b79f204c748b0e3e">__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</a>(_HSICALIBRATIONVALUE_)&#160;&#160;&#160;          (<a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="el" href="group___peripheral___registers___bits___definition.html#gab79c333962d5bd80636eca9997759804">RCC_ICSCR_HSITRIM</a>, (uint32_t)(_HSICALIBRATIONVALUE_) &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1261416d104fe7cd9f5001ffbf8330">RCC_ICSCR_HSITRIM_Pos</a>))</td></tr>
<tr class="memdesc:ga36991d340af7ad14b79f204c748b0e3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to adjust the Internal High Speed oscillator (HSI) calibration value.  <a href="group___r_c_c___h_s_i___configuration.html#ga36991d340af7ad14b79f204c748b0e3e">More...</a><br /></td></tr>
<tr class="separator:ga36991d340af7ad14b79f204c748b0e3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560de8b8991db4a296de878a7a8aa58b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___configuration.html#ga560de8b8991db4a296de878a7a8aa58b">__HAL_RCC_LSI_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>)</td></tr>
<tr class="memdesc:ga560de8b8991db4a296de878a7a8aa58b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to enable the Internal Low Speed oscillator (LSI).  <a href="group___r_c_c___l_s_i___configuration.html#ga560de8b8991db4a296de878a7a8aa58b">More...</a><br /></td></tr>
<tr class="separator:ga560de8b8991db4a296de878a7a8aa58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f96095bb4acda60b7f66d5d927da181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_i___configuration.html#ga4f96095bb4acda60b7f66d5d927da181">__HAL_RCC_LSI_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>)</td></tr>
<tr class="memdesc:ga4f96095bb4acda60b7f66d5d927da181"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to disable the Internal Low Speed oscillator (LSI).  <a href="group___r_c_c___l_s_i___configuration.html#ga4f96095bb4acda60b7f66d5d927da181">More...</a><br /></td></tr>
<tr class="separator:ga4f96095bb4acda60b7f66d5d927da181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___h_s_e___configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b">__HAL_RCC_HSE_CONFIG</a>(__STATE__)</td></tr>
<tr class="memdesc:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External High Speed oscillator (HSE).  <a href="group___r_c_c___h_s_e___configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b">More...</a><br /></td></tr>
<tr class="separator:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2b48f429e347c1c9c469122c64798b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___l_s_e___configuration.html#ga6b2b48f429e347c1c9c469122c64798b">__HAL_RCC_LSE_CONFIG</a>(__STATE__)</td></tr>
<tr class="memdesc:ga6b2b48f429e347c1c9c469122c64798b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External Low Speed oscillator (LSE).  <a href="group___r_c_c___l_s_e___configuration.html#ga6b2b48f429e347c1c9c469122c64798b">More...</a><br /></td></tr>
<tr class="separator:ga6b2b48f429e347c1c9c469122c64798b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6797e8502d134483ba092f5d4345c70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___configuration.html#gaf6797e8502d134483ba092f5d4345c70">__HAL_RCC_MSI_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a>)</td></tr>
<tr class="memdesc:gaf6797e8502d134483ba092f5d4345c70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to enable Internal Multi Speed oscillator (MSI).  <a href="group___r_c_c___m_s_i___configuration.html#gaf6797e8502d134483ba092f5d4345c70">More...</a><br /></td></tr>
<tr class="separator:gaf6797e8502d134483ba092f5d4345c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49c15fd232bd099f020e508fe9c3cd12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___configuration.html#ga49c15fd232bd099f020e508fe9c3cd12">__HAL_RCC_MSI_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaee09fff7bffaaabc64d99627f2249795">RCC_CR_MSION</a>)</td></tr>
<tr class="memdesc:ga49c15fd232bd099f020e508fe9c3cd12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to disable the Internal Multi Speed oscillator (MSI).  <a href="group___r_c_c___m_s_i___configuration.html#ga49c15fd232bd099f020e508fe9c3cd12">More...</a><br /></td></tr>
<tr class="separator:ga49c15fd232bd099f020e508fe9c3cd12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c1e051a956f43b1895e8b6c0572c45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___configuration.html#ga6c1e051a956f43b1895e8b6c0572c45e">__HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST</a>(_MSICALIBRATIONVALUE_)&#160;&#160;&#160;          (<a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f61335b01758a4336598e7fa97445e6">RCC_ICSCR_MSITRIM</a>, (uint32_t)(_MSICALIBRATIONVALUE_) &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga05b6fa91ff6f0b1264ccb75c1943a4f6">RCC_ICSCR_MSITRIM_Pos</a>))</td></tr>
<tr class="memdesc:ga6c1e051a956f43b1895e8b6c0572c45e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro adjusts Internal Multi Speed oscillator (MSI) calibration value.  <a href="group___r_c_c___m_s_i___configuration.html#ga6c1e051a956f43b1895e8b6c0572c45e">More...</a><br /></td></tr>
<tr class="separator:ga6c1e051a956f43b1895e8b6c0572c45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68665004900d9e54d6083861c727af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___configuration.html#gaa68665004900d9e54d6083861c727af9">__HAL_RCC_MSI_RANGE_CONFIG</a>(_MSIRANGEVALUE_)</td></tr>
<tr class="separator:gaa68665004900d9e54d6083861c727af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad04b0c76f81734ba4881d97321667b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___m_s_i___configuration.html#gaad04b0c76f81734ba4881d97321667b9">__HAL_RCC_GET_MSI_RANGE</a>()&#160;&#160;&#160;(uint32_t)(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;ICSCR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga015acd05a0c052e05e5ad6c32c442232">RCC_ICSCR_MSIRANGE</a>))</td></tr>
<tr class="memdesc:gaad04b0c76f81734ba4881d97321667b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the Internal Multi Speed oscillator (MSI) clock range in run mode.  <a href="group___r_c_c___m_s_i___configuration.html#gaad04b0c76f81734ba4881d97321667b9">More...</a><br /></td></tr>
<tr class="separator:gaad04b0c76f81734ba4881d97321667b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf196a2df41b0bcbc32745c2b218e696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___configuration.html#gaaf196a2df41b0bcbc32745c2b218e696">__HAL_RCC_PLL_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>)</td></tr>
<tr class="memdesc:gaaf196a2df41b0bcbc32745c2b218e696"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to enable the main PLL.  <a href="group___r_c_c___p_l_l___configuration.html#gaaf196a2df41b0bcbc32745c2b218e696">More...</a><br /></td></tr>
<tr class="separator:gaaf196a2df41b0bcbc32745c2b218e696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga718a6afcb1492cc2796be78445a7d5ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___configuration.html#ga718a6afcb1492cc2796be78445a7d5ab">__HAL_RCC_PLL_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>)</td></tr>
<tr class="memdesc:ga718a6afcb1492cc2796be78445a7d5ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to disable the main PLL.  <a href="group___r_c_c___p_l_l___configuration.html#ga718a6afcb1492cc2796be78445a7d5ab">More...</a><br /></td></tr>
<tr class="separator:ga718a6afcb1492cc2796be78445a7d5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2145b44e05d90ad3ff43653ee98cbba7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___configuration.html#ga2145b44e05d90ad3ff43653ee98cbba7">__HAL_RCC_PLL_CONFIG</a>(__RCC_PLLSOURCE__,  __PLLMUL__,  __PLLDIV__)&#160;&#160;&#160;          <a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, (<a class="el" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gad6d1731e7b6bfda6962dcef892cfdede">RCC_CFGR_PLLDIV</a>),((__RCC_PLLSOURCE__) | (__PLLMUL__) | (__PLLDIV__)))</td></tr>
<tr class="memdesc:ga2145b44e05d90ad3ff43653ee98cbba7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the main PLL clock source, multiplication and division factors.  <a href="group___r_c_c___p_l_l___configuration.html#ga2145b44e05d90ad3ff43653ee98cbba7">More...</a><br /></td></tr>
<tr class="separator:ga2145b44e05d90ad3ff43653ee98cbba7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___p_l_l___configuration.html#ga3ea1390f8124e2b3b8d53e95541d6e53">__HAL_RCC_GET_PLL_OSCSOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>)))</td></tr>
<tr class="memdesc:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get oscillator clock selected as PLL input clock.  <a href="group___r_c_c___p_l_l___configuration.html#ga3ea1390f8124e2b3b8d53e95541d6e53">More...</a><br /></td></tr>
<tr class="separator:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29be28740b3d480e83efbc2e695c1b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___get___clock__source.html#gaa29be28740b3d480e83efbc2e695c1b8">__HAL_RCC_SYSCLK_CONFIG</a>(__SYSCLKSOURCE__)&#160;&#160;&#160;                  <a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>, (__SYSCLKSOURCE__))</td></tr>
<tr class="memdesc:gaa29be28740b3d480e83efbc2e695c1b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the system clock source.  <a href="group___r_c_c___get___clock__source.html#gaa29be28740b3d480e83efbc2e695c1b8">More...</a><br /></td></tr>
<tr class="separator:gaa29be28740b3d480e83efbc2e695c1b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac99c2453d9e77c8b457acc0210e754c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___get___clock__source.html#gac99c2453d9e77c8b457acc0210e754c2">__HAL_RCC_GET_SYSCLK_SOURCE</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR,<a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>)))</td></tr>
<tr class="memdesc:gac99c2453d9e77c8b457acc0210e754c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the clock source used as system clock.  <a href="group___r_c_c___get___clock__source.html#gac99c2453d9e77c8b457acc0210e754c2">More...</a><br /></td></tr>
<tr class="separator:gac99c2453d9e77c8b457acc0210e754c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e5f7f1efc92794b6f0e96068240b45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c_ex___m_c_ox___clock___config.html#ga7e5f7f1efc92794b6f0e96068240b45e">__HAL_RCC_MCO1_CONFIG</a>(__MCOCLKSOURCE__,  __MCODIV__)&#160;&#160;&#160;                 <a class="el" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, (<a class="el" href="group___peripheral___registers___bits___definition.html#ga76304e842d0244575776a28f82cafcfd">RCC_CFGR_MCOSEL</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga562701e5faf06760997f4c1879451db2">RCC_CFGR_MCO_PRE</a>), ((__MCOCLKSOURCE__) | (__MCODIV__)))</td></tr>
<tr class="memdesc:ga7e5f7f1efc92794b6f0e96068240b45e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the MCO clock.  <a href="group___r_c_c_ex___m_c_ox___clock___config.html#ga7e5f7f1efc92794b6f0e96068240b45e">More...</a><br /></td></tr>
<tr class="separator:ga7e5f7f1efc92794b6f0e96068240b45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad781a9f1f8aea8713287ca6d7d2ac683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#gad781a9f1f8aea8713287ca6d7d2ac683">__HAL_RCC_RTC_CLKPRESCALER</a>(__RTC_CLKSOURCE__)</td></tr>
<tr class="memdesc:gad781a9f1f8aea8713287ca6d7d2ac683"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the RTC clock (RTCCLK).  <a href="group___r_c_c___r_t_c___clock___configuration.html#gad781a9f1f8aea8713287ca6d7d2ac683">More...</a><br /></td></tr>
<tr class="separator:gad781a9f1f8aea8713287ca6d7d2ac683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6c4c7e951bfd007d26988fbfe6eaa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#ga2d6c4c7e951bfd007d26988fbfe6eaa4">__HAL_RCC_RTC_CONFIG</a>(__RTC_CLKSOURCE__)</td></tr>
<tr class="separator:ga2d6c4c7e951bfd007d26988fbfe6eaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#gad40d00ff1c984ebd011ea9f6e7f93c44">__HAL_RCC_GET_RTC_SOURCE</a>()&#160;&#160;&#160;(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c870e6b0cf4e8e3f9ed37acaaf86f42">RCC_CSR_RTCSEL</a>))</td></tr>
<tr class="memdesc:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the RTC clock source.  <a href="group___r_c_c___r_t_c___clock___configuration.html#gad40d00ff1c984ebd011ea9f6e7f93c44">More...</a><br /></td></tr>
<tr class="separator:gad40d00ff1c984ebd011ea9f6e7f93c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85dc62f0fcb14981c47d7f7da25e26d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#ga85dc62f0fcb14981c47d7f7da25e26d6">__HAL_RCC_GET_RTC_HSE_PRESCALER</a>()&#160;&#160;&#160;((uint32_t)(<a class="el" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33">READ_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf5cb8ce29ab0c579e788999c96f34db3">RCC_CR_RTCPRE</a>)))</td></tr>
<tr class="memdesc:ga85dc62f0fcb14981c47d7f7da25e26d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the RTC and LCD HSE clock divider (RTCCLK / LCDCLK).  <a href="group___r_c_c___r_t_c___clock___configuration.html#ga85dc62f0fcb14981c47d7f7da25e26d6">More...</a><br /></td></tr>
<tr class="separator:ga85dc62f0fcb14981c47d7f7da25e26d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7cc36427c31da645a0e38e181f8ce0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#gab7cc36427c31da645a0e38e181f8ce0f">__HAL_RCC_RTC_ENABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf06cc284da6687ccce83abb3696613f9">RCC_CSR_RTCEN</a>)</td></tr>
<tr class="memdesc:gab7cc36427c31da645a0e38e181f8ce0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to enable the the RTC clock.  <a href="group___r_c_c___r_t_c___clock___configuration.html#gab7cc36427c31da645a0e38e181f8ce0f">More...</a><br /></td></tr>
<tr class="separator:gab7cc36427c31da645a0e38e181f8ce0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5eeb81fc9f0c8d4450069f7a751855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#gaab5eeb81fc9f0c8d4450069f7a751855">__HAL_RCC_RTC_DISABLE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="el" href="group___peripheral___registers___bits___definition.html#gaf06cc284da6687ccce83abb3696613f9">RCC_CSR_RTCEN</a>)</td></tr>
<tr class="memdesc:gaab5eeb81fc9f0c8d4450069f7a751855"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to disable the the RTC clock.  <a href="group___r_c_c___r_t_c___clock___configuration.html#gaab5eeb81fc9f0c8d4450069f7a751855">More...</a><br /></td></tr>
<tr class="separator:gaab5eeb81fc9f0c8d4450069f7a751855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#ga3bf7da608ff985873ca8e248fb1dc4f0">__HAL_RCC_BACKUPRESET_FORCE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga98f3b508ec0e52edc9c9fd22e292a3a5">RCC_CSR_RTCRST</a>)</td></tr>
<tr class="memdesc:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to force the Backup domain reset.  <a href="group___r_c_c___r_t_c___clock___configuration.html#ga3bf7da608ff985873ca8e248fb1dc4f0">More...</a><br /></td></tr>
<tr class="separator:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f32622c65f4ae239ba8cb00d510321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___r_t_c___clock___configuration.html#ga14f32622c65f4ae239ba8cb00d510321">__HAL_RCC_BACKUPRESET_RELEASE</a>()&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR, <a class="el" href="group___peripheral___registers___bits___definition.html#ga98f3b508ec0e52edc9c9fd22e292a3a5">RCC_CSR_RTCRST</a>)</td></tr>
<tr class="memdesc:ga14f32622c65f4ae239ba8cb00d510321"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to release the Backup domain reset.  <a href="group___r_c_c___r_t_c___clock___configuration.html#ga14f32622c65f4ae239ba8cb00d510321">More...</a><br /></td></tr>
<tr class="separator:ga14f32622c65f4ae239ba8cb00d510321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#ga180fb20a37b31a6e4f7e59213a6c0405">__HAL_RCC_ENABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a">SET_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RCC interrupt.  <a href="group___r_c_c___flags___interrupts___management.html#ga180fb20a37b31a6e4f7e59213a6c0405">More...</a><br /></td></tr>
<tr class="separator:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50">__HAL_RCC_DISABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;<a class="el" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIER, (__INTERRUPT__))</td></tr>
<tr class="memdesc:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RCC interrupt.  <a href="group___r_c_c___flags___interrupts___management.html#gafc4df8cd4df0a529d11f18bf1f7e9f50">More...</a><br /></td></tr>
<tr class="separator:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d8ab157f58045b8daf8136bee54f139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139">__HAL_RCC_CLEAR_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CICR = (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga9d8ab157f58045b8daf8136bee54f139"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the RCC's interrupt pending bits.  <a href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139">More...</a><br /></td></tr>
<tr class="separator:ga9d8ab157f58045b8daf8136bee54f139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134af980b892f362c05ae21922cd828d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d">__HAL_RCC_GET_IT</a>(__INTERRUPT__)&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIFR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga134af980b892f362c05ae21922cd828d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the RCC's interrupt has occurred or not.  <a href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d">More...</a><br /></td></tr>
<tr class="separator:ga134af980b892f362c05ae21922cd828d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#gaf28c11b36035ef1e27883ff7ee2c46b0">__HAL_RCC_CLEAR_RESET_FLAGS</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR |= <a class="el" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>)</td></tr>
<tr class="memdesc:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RMVF bit to clear the reset flags.  <a href="group___r_c_c___flags___interrupts___management.html#gaf28c11b36035ef1e27883ff7ee2c46b0">More...</a><br /></td></tr>
<tr class="separator:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d7d461630562bf2a2ddb31b1f96449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(__FLAG__)&#160;&#160;&#160;(((((((((__FLAG__) &gt;&gt; 5) == <a class="el" href="group___r_c_c___private___constants.html#ga56feb1abcd35b22427fa55164c585afa">CR_REG_INDEX</a>)? <a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR : <a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR))) &amp; ((uint32_t)1 &lt;&lt; ((__FLAG__) &amp; <a class="el" href="group___r_c_c___private___constants.html#ga80017c6bf8a5c6f53a1a21bb8db93a82">RCC_FLAG_MASK</a>))) != 0U ) ? 1U : 0U )</td></tr>
<tr class="memdesc:gae2d7d461630562bf2a2ddb31b1f96449"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check RCC flag is set or not.  <a href="group___r_c_c___flags___interrupts___management.html#gae2d7d461630562bf2a2ddb31b1f96449">More...</a><br /></td></tr>
<tr class="separator:gae2d7d461630562bf2a2ddb31b1f96449"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga064f7d9878ecdc1d4852cba2b9e6a52e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32l0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group1.html#ga064f7d9878ecdc1d4852cba2b9e6a52e">HAL_RCC_DeInit</a> (void)</td></tr>
<tr class="separator:ga064f7d9878ecdc1d4852cba2b9e6a52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c504088722e03830df6caad932ad06b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32l0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group1.html#ga9c504088722e03830df6caad932ad06b">HAL_RCC_OscConfig</a> (<a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct)</td></tr>
<tr class="separator:ga9c504088722e03830df6caad932ad06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a4b5c7459219fafc15f3f867563ef3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32l0xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group1.html#gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig</a> (<a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t FLatency)</td></tr>
<tr class="separator:gad0a4b5c7459219fafc15f3f867563ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de46b9c4ecdb1a5e34136b051a6132c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#ga9de46b9c4ecdb1a5e34136b051a6132c">HAL_RCC_MCOConfig</a> (uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)</td></tr>
<tr class="separator:ga9de46b9c4ecdb1a5e34136b051a6132c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887cafe88b21a059061b077a1e3fa7d8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a> (void)</td></tr>
<tr class="separator:ga887cafe88b21a059061b077a1e3fa7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d6c5c7a5d8758849912c9aa0a2156d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a> (void)</td></tr>
<tr class="separator:ga38d6c5c7a5d8758849912c9aa0a2156d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3042d8ac5703ac696cabf0ee461c599"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gab3042d8ac5703ac696cabf0ee461c599">HAL_RCC_GetPCLK1Freq</a> (void)</td></tr>
<tr class="separator:gab3042d8ac5703ac696cabf0ee461c599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd5f8933a5ee05e4b3384e33026aca1"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gabbd5f8933a5ee05e4b3384e33026aca1">HAL_RCC_GetPCLK2Freq</a> (void)</td></tr>
<tr class="separator:gabbd5f8933a5ee05e4b3384e33026aca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f9413fc447c2d7d6af3a8669c77b36"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gae2f9413fc447c2d7d6af3a8669c77b36">HAL_RCC_GetOscConfig</a> (<a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct)</td></tr>
<tr class="separator:gae2f9413fc447c2d7d6af3a8669c77b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc95375dfca279d88b9ded9d063d2323"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___functions___group2.html#gabc95375dfca279d88b9ded9d063d2323">HAL_RCC_GetClockConfig</a> (<a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, uint32_t *pFLatency)</td></tr>
<tr class="separator:gabc95375dfca279d88b9ded9d063d2323"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Header file of RCC HAL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team</dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; Copyright(c) 2016 STMicroelectronics. All rights reserved.</center></h2>
<p >This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4c4cf36c2d9eea2521e35a4672d1c86e.html">workspace_1.7.0__</a></li><li class="navelem"><a class="el" href="dir_06a561f76b6164bcfdeee1e6f6a62760.html">curtain-manage-prototype</a></li><li class="navelem"><a class="el" href="dir_2006ca96eb118cba51e99ac6b565d4b2.html">Drivers</a></li><li class="navelem"><a class="el" href="dir_d770a2434d26dc606005af21f9b7a4d9.html">STM32L0xx_HAL_Driver</a></li><li class="navelem"><a class="el" href="dir_fceb3ca34d8d6e6429feb318d95699b3.html">Inc</a></li><li class="navelem"><a class="el" href="stm32l0xx__hal__rcc_8h.html">stm32l0xx_hal_rcc.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3 </li>
  </ul>
</div>
</body>
</html>
