#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Aug 29 20:02:53 2020
# Process ID: 5448
# Current directory: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/home/pc-fisso/Documents/VProjects/esame/DESD_20200709_template/DESD_20200709_template.ipdefs/axi4-stream-uart'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/DESD/Repository'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.cache/ip 
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 358.566 ; gain = 8.012
Command: synth_design -top design_1_wrapper -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12244 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 867.984 ; gain = 234.730
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:27]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/synth/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:41]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/synth/design_1.vhd:31]
INFO: [Synth 8-3491] module 'design_1_AXI4Stream_UART_0_0' declared at 'C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/.Xil/Vivado-5448-DESKTOP-0BA32RO/realtime/design_1_AXI4Stream_UART_0_0_stub.vhdl:5' bound to instance 'AXI4Stream_UART_0' of component 'design_1_AXI4Stream_UART_0_0' [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/synth/design_1.vhd:166]
INFO: [Synth 8-638] synthesizing module 'design_1_AXI4Stream_UART_0_0' [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/.Xil/Vivado-5448-DESKTOP-0BA32RO/realtime/design_1_AXI4Stream_UART_0_0_stub.vhdl:25]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/.Xil/Vivado-5448-DESKTOP-0BA32RO/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/synth/design_1.vhd:183]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/.Xil/Vivado-5448-DESKTOP-0BA32RO/realtime/design_1_clk_wiz_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_debouncer_0_0' declared at 'C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/.Xil/Vivado-5448-DESKTOP-0BA32RO/realtime/design_1_debouncer_0_0_stub.vhdl:5' bound to instance 'debouncer_0' of component 'design_1_debouncer_0_0' [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/synth/design_1.vhd:190]
INFO: [Synth 8-638] synthesizing module 'design_1_debouncer_0_0' [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/.Xil/Vivado-5448-DESKTOP-0BA32RO/realtime/design_1_debouncer_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_decoder_0_0' declared at 'C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/.Xil/Vivado-5448-DESKTOP-0BA32RO/realtime/design_1_decoder_0_0_stub.vhdl:5' bound to instance 'decoder_0' of component 'design_1_decoder_0_0' [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/synth/design_1.vhd:197]
INFO: [Synth 8-638] synthesizing module 'design_1_decoder_0_0' [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/.Xil/Vivado-5448-DESKTOP-0BA32RO/realtime/design_1_decoder_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_1_display_7segment_0_0' declared at 'C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/.Xil/Vivado-5448-DESKTOP-0BA32RO/realtime/design_1_display_7segment_0_0_stub.vhdl:5' bound to instance 'display_7segment_0' of component 'design_1_display_7segment_0_0' [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/synth/design_1.vhd:208]
INFO: [Synth 8-638] synthesizing module 'design_1_display_7segment_0_0' [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/.Xil/Vivado-5448-DESKTOP-0BA32RO/realtime/design_1_display_7segment_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_edge_detector_0_0' declared at 'C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/.Xil/Vivado-5448-DESKTOP-0BA32RO/realtime/design_1_edge_detector_0_0_stub.vhdl:5' bound to instance 'edge_detector_0' of component 'design_1_edge_detector_0_0' [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/synth/design_1.vhd:216]
INFO: [Synth 8-638] synthesizing module 'design_1_edge_detector_0_0' [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/.Xil/Vivado-5448-DESKTOP-0BA32RO/realtime/design_1_edge_detector_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_led_controller_0_0' declared at 'C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/.Xil/Vivado-5448-DESKTOP-0BA32RO/realtime/design_1_led_controller_0_0_stub.vhdl:5' bound to instance 'led_controller_0' of component 'design_1_led_controller_0_0' [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/synth/design_1.vhd:223]
INFO: [Synth 8-638] synthesizing module 'design_1_led_controller_0_0' [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/.Xil/Vivado-5448-DESKTOP-0BA32RO/realtime/design_1_led_controller_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_1_timer_controller_0_0' declared at 'C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/.Xil/Vivado-5448-DESKTOP-0BA32RO/realtime/design_1_timer_controller_0_0_stub.vhdl:5' bound to instance 'timer_controller_0' of component 'design_1_timer_controller_0_0' [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/synth/design_1.vhd:232]
INFO: [Synth 8-638] synthesizing module 'design_1_timer_controller_0_0' [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/.Xil/Vivado-5448-DESKTOP-0BA32RO/realtime/design_1_timer_controller_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_0_0' declared at 'C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/.Xil/Vivado-5448-DESKTOP-0BA32RO/realtime/design_1_util_vector_logic_0_0_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'design_1_util_vector_logic_0_0' [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/synth/design_1.vhd:245]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_0' [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/.Xil/Vivado-5448-DESKTOP-0BA32RO/realtime/design_1_util_vector_logic_0_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/synth/design_1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 946.547 ; gain = 313.293
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 946.547 ; gain = 313.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 946.547 ; gain = 313.293
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 946.547 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/ip/design_1_debouncer_0_0/design_1_debouncer_0_0/design_1_debouncer_0_0_in_context.xdc] for cell 'design_1_i/debouncer_0'
Finished Parsing XDC File [c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/ip/design_1_debouncer_0_0/design_1_debouncer_0_0/design_1_debouncer_0_0_in_context.xdc] for cell 'design_1_i/debouncer_0'
Parsing XDC File [c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/ip/design_1_display_7segment_0_0/design_1_display_7segment_0_0/design_1_display_7segment_0_0_in_context.xdc] for cell 'design_1_i/display_7segment_0'
Finished Parsing XDC File [c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/ip/design_1_display_7segment_0_0/design_1_display_7segment_0_0/design_1_display_7segment_0_0_in_context.xdc] for cell 'design_1_i/display_7segment_0'
Parsing XDC File [c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/ip/design_1_edge_detector_0_0/design_1_edge_detector_0_0/design_1_edge_detector_0_0_in_context.xdc] for cell 'design_1_i/edge_detector_0'
Finished Parsing XDC File [c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/ip/design_1_edge_detector_0_0/design_1_edge_detector_0_0/design_1_edge_detector_0_0_in_context.xdc] for cell 'design_1_i/edge_detector_0'
Parsing XDC File [c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/ip/design_1_timer_controller_0_0/design_1_timer_controller_0_0/design_1_timer_controller_0_0_in_context.xdc] for cell 'design_1_i/timer_controller_0'
Finished Parsing XDC File [c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/ip/design_1_timer_controller_0_0/design_1_timer_controller_0_0/design_1_timer_controller_0_0_in_context.xdc] for cell 'design_1_i/timer_controller_0'
Parsing XDC File [c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_0'
Finished Parsing XDC File [c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_0'
Parsing XDC File [c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/ip/design_1_AXI4Stream_UART_0_0/design_1_AXI4Stream_UART_0_0/design_1_AXI4Stream_UART_0_0_in_context.xdc] for cell 'design_1_i/AXI4Stream_UART_0'
Finished Parsing XDC File [c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/ip/design_1_AXI4Stream_UART_0_0/design_1_AXI4Stream_UART_0_0/design_1_AXI4Stream_UART_0_0_in_context.xdc] for cell 'design_1_i/AXI4Stream_UART_0'
Parsing XDC File [c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/ip/design_1_decoder_0_0/design_1_decoder_0_0/design_1_decoder_0_0_in_context.xdc] for cell 'design_1_i/decoder_0'
Finished Parsing XDC File [c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/ip/design_1_decoder_0_0/design_1_decoder_0_0/design_1_decoder_0_0_in_context.xdc] for cell 'design_1_i/decoder_0'
Parsing XDC File [c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/ip/design_1_led_controller_0_0/design_1_led_controller_0_0/design_1_led_controller_0_0_in_context.xdc] for cell 'design_1_i/led_controller_0'
Finished Parsing XDC File [c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/ip/design_1_led_controller_0_0/design_1_led_controller_0_0/design_1_led_controller_0_0_in_context.xdc] for cell 'design_1_i/led_controller_0'
Parsing XDC File [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'Clock' is not supported in the xdc constraint file. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:4]
CRITICAL WARNING: [Designutils 20-1307] Command 'Seven-segments' is not supported in the xdc constraint file. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:7]
CRITICAL WARNING: [Designutils 20-1307] Command 'BTNs' is not supported in the xdc constraint file. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:31]
CRITICAL WARNING: [Designutils 20-1307] Command 'RESET' is not supported in the xdc constraint file. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:35]
CRITICAL WARNING: [Designutils 20-1307] Command 'LEDs' is not supported in the xdc constraint file. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:39]
CRITICAL WARNING: [Designutils 20-1307] Command 'SWITCHES' is not supported in the xdc constraint file. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc:105]
Finished Parsing XDC File [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/constrs_1/imports/new/pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 988.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 988.961 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 988.961 ; gain = 355.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 988.961 ; gain = 355.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/debouncer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/display_7segment_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/edge_detector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/timer_controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/AXI4Stream_UART_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/decoder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/led_controller_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 988.961 ; gain = 355.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 988.961 ; gain = 355.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 988.961 ; gain = 355.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 995.328 ; gain = 362.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 995.328 ; gain = 362.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1004.859 ; gain = 371.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1019.664 ; gain = 386.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1019.664 ; gain = 386.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1019.664 ; gain = 386.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1019.664 ; gain = 386.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1019.664 ; gain = 386.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1019.664 ; gain = 386.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |design_1_AXI4Stream_UART_0_0   |         1|
|2     |design_1_clk_wiz_0_0           |         1|
|3     |design_1_debouncer_0_0         |         1|
|4     |design_1_decoder_0_0           |         1|
|5     |design_1_display_7segment_0_0  |         1|
|6     |design_1_edge_detector_0_0     |         1|
|7     |design_1_led_controller_0_0    |         1|
|8     |design_1_timer_controller_0_0  |         1|
|9     |design_1_util_vector_logic_0_0 |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |design_1_AXI4Stream_UART_0_0_bbox_0   |     1|
|2     |design_1_clk_wiz_0_0_bbox_1           |     1|
|3     |design_1_debouncer_0_0_bbox_2         |     1|
|4     |design_1_decoder_0_0_bbox_3           |     1|
|5     |design_1_display_7segment_0_0_bbox_4  |     1|
|6     |design_1_edge_detector_0_0_bbox_5     |     1|
|7     |design_1_led_controller_0_0_bbox_6    |     1|
|8     |design_1_timer_controller_0_0_bbox_7  |     1|
|9     |design_1_util_vector_logic_0_0_bbox_8 |     1|
|10    |IBUF                                  |     3|
|11    |OBUF                                  |    28|
+------+--------------------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   119|
|2     |  design_1_i |design_1 |    88|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1019.664 ; gain = 386.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1019.664 ; gain = 343.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1019.664 ; gain = 386.410
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1031.734 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1038.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 38 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1038.516 ; gain = 679.949
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1038.516 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/DESD/DESD_20200709_template.xpr/DESD_20200709_template/DESD_20200709_template.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug 29 20:03:39 2020...
