v 20110115 2
C 46800 47400 1 90 0 resistor-1.sym
{
T 46400 47700 5 10 0 0 90 0 1
device=RESISTOR
}
C 46800 45300 1 90 0 resistor-1.sym
{
T 46400 45600 5 10 0 0 90 0 1
device=RESISTOR
}
C 45800 47000 1 90 0 resistor-1.sym
{
T 45400 47300 5 10 0 0 90 0 1
device=RESISTOR
}
C 45800 45500 1 90 0 resistor-1.sym
{
T 45400 45800 5 10 0 0 90 0 1
device=RESISTOR
}
C 43600 46600 1 0 0 resistor-1.sym
{
T 43900 47000 5 10 0 0 0 0 1
device=RESISTOR
}
C 44500 46500 1 0 0 capacitor-1.sym
{
T 44700 47200 5 10 0 0 0 0 1
device=CAPACITOR
T 44700 47400 5 10 0 0 0 0 1
symversion=0.1
}
C 47600 45300 1 90 0 capacitor-1.sym
{
T 46900 45500 5 10 0 0 90 0 1
device=CAPACITOR
T 46700 45500 5 10 0 0 90 0 1
symversion=0.1
}
C 43400 45500 1 0 0 kvoltageVertical.sym
{
T 43400 46500 5 8 0 0 0 0 1
device=VOLTAGE_SOURCE
}
C 46600 45000 1 0 0 gnd-1.sym
C 46100 48300 1 0 0 vcc-3.sym
N 46700 47400 46700 47100 4
N 46700 48300 45700 48300 4
N 45700 48300 45700 47900 4
N 45700 47000 45700 46400 4
N 43600 45300 48300 45300 4
N 46700 46200 47400 46200 4
N 46200 46700 45700 46700 4
N 45700 46700 45400 46700 4
N 43600 46700 43600 46400 4
N 43600 45500 43600 45300 4
N 45700 45500 45700 45300 4
C 34900 47900 1 0 0 resistor-1.sym
{
T 35200 48300 5 10 0 0 0 0 1
device=RESISTOR
}
C 36100 47000 1 90 0 resistor-1.sym
{
T 35700 47300 5 10 0 0 90 0 1
device=RESISTOR
}
C 37100 47000 1 90 0 resistor-1.sym
{
T 36700 47300 5 10 0 0 90 0 1
device=RESISTOR
}
C 41700 47000 1 90 0 resistor-1.sym
{
T 41300 47300 5 10 0 0 90 0 1
device=RESISTOR
}
C 34500 47000 1 0 0 kvoltageVertical.sym
{
T 34500 48000 5 8 0 0 0 0 1
device=VOLTAGE_SOURCE
}
C 40100 47900 1 270 0 kControlledCurrentSourceA.sym
{
T 40600 47800 5 10 0 0 270 0 1
device=CURRENT_SOURCE
}
N 34700 47900 34700 48000 4
N 37000 48000 37000 47900 4
N 36000 47900 36000 48000 4
C 36900 45200 1 0 0 gnd-1.sym
C 35900 45200 1 0 0 gnd-1.sym
C 34600 45200 1 0 0 gnd-1.sym
C 40200 45200 1 0 0 gnd-1.sym
C 41500 45200 1 0 0 gnd-1.sym
N 34700 47000 34700 45500 4
N 36000 47000 36000 45500 4
N 37000 47000 37000 45500 4
N 40300 47100 40300 45500 4
N 40000 48000 42100 48000 4
N 41600 48000 41600 47900 4
N 40300 47900 40300 48000 4
N 41600 47000 41600 45500 4
B 33900 43900 16300 5400 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
C 48400 46200 1 90 0 resistor-1.sym
{
T 48000 46500 5 10 0 0 90 0 1
device=RESISTOR
}
C 47000 47100 1 0 0 capacitor-1.sym
{
T 47200 47800 5 10 0 0 0 0 1
device=CAPACITOR
T 47200 48000 5 10 0 0 0 0 1
symversion=0.1
}
N 47000 47300 46700 47300 4
N 47900 47300 48300 47300 4
N 48300 47300 48300 47100 4
N 48300 46200 48300 45300 4
C 42200 47000 1 90 0 resistor-1.sym
{
T 41800 47300 5 10 0 0 90 0 1
device=RESISTOR
}
C 42000 45200 1 0 0 gnd-1.sym
N 42100 48000 42100 47900 4
N 42100 47000 42100 45500 4
N 34900 48000 34700 48000 4
N 35800 48000 39100 48000 4
C 38900 46000 1 90 0 capacitor-1.sym
{
T 38200 46200 5 10 0 0 90 0 1
device=CAPACITOR
T 38000 46200 5 10 0 0 90 0 1
symversion=0.1
}
C 39100 47800 1 0 0 capacitor-1.sym
{
T 39300 48500 5 10 0 0 0 0 1
device=CAPACITOR
T 39300 48700 5 10 0 0 0 0 1
symversion=0.1
}
N 38700 46900 38700 48000 4
C 38600 45200 1 0 0 gnd-1.sym
N 38700 46000 38700 45500 4
C 46200 46300 1 0 0 nmosEnhancementA.sym
{
T 46800 46800 5 10 0 0 0 0 1
device=NMOS_TRANSISTOR
}
N 46700 46200 46700 46300 4
