C:/MAIN_v2/project_uni/verilog/sim/top.v {1 {vlog -work work C:/MAIN_v2/project_uni/verilog/sim/top.v
Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
-- Compiling module top

Top level modules:
	top

} {} {}}
