@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@W: MT462 :"e:\code\devices\logic\latticeecp3\seebetterlogic\contrib\fx3approachsensitivity\approachsensitivity\source\approachcellbudgeting.vhd":87:58:87:58|Net un1_State_DP_3[0] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"e:\code\devices\logic\latticeecp3\seebetterlogic\contrib\fx3approachsensitivity\approachsensitivity\source\approachcellbudgeting.vhd":87:58:87:58|Net un1_State_DP_7[0] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"e:\code\devices\logic\latticeecp3\seebetterlogic\contrib\fx3approachsensitivity\approachsensitivity\source\approachcellbudgeting.vhd":87:58:87:58|Net un1_State_DP_8[0] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"e:\code\devices\logic\latticeecp3\seebetterlogic\contrib\fx3approachsensitivity\approachsensitivity\source\approachcellbudgeting.vhd":87:58:87:58|Net un1_State_DP_4[0] appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"e:\code\devices\logic\latticeecp3\seebetterlogic\contrib\fx3approachsensitivity\approachsensitivity\source\approachcellbudgeting.vhd":98:3:98:6|Net un1_State_DP_6 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"e:\code\devices\logic\latticeecp3\seebetterlogic\contrib\fx3approachsensitivity\approachsensitivity\source\approachcellbudgeting.vhd":98:3:98:6|Net un1_State_DP_10 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"e:\code\devices\logic\latticeecp3\seebetterlogic\contrib\fx3approachsensitivity\approachsensitivity\source\approachcellbudgeting.vhd":98:3:98:6|Net un1_State_DP_9 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT462 :"e:\code\devices\logic\latticeecp3\seebetterlogic\contrib\fx3approachsensitivity\approachsensitivity\source\approachcellbudgeting.vhd":98:3:98:6|Net un1_State_DP_5 appears to be an unidentified clock source. Assuming default frequency. 
@W: MT531 :"e:\code\devices\logic\latticeecp3\seebetterlogic\contrib\fx3approachsensitivity\approachsensitivity\source\approachcellbudgeting.vhd":98:3:98:6|Found signal identified as System clock which controls 128 sequential elements including Voff_7_7[31].  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
@W: MT529 :"e:\code\devices\logic\latticeecp3\seebetterlogic\contrib\fx3approachsensitivity\approachsensitivity\source\approachcellbudgeting.vhd":265:2:265:3|Found inferred clock ApproachCell|Clock_CI which controls 324 sequential elements including Timestamp[0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
