FIRRTL version 1.2.0
circuit Execute :
  module ALU :
    input clock : Clock
    input reset : UInt<1>
    input io_func : UInt<4> @[common/src/main/scala/riscv/core/ALU.scala 27:14]
    input io_op1 : UInt<32> @[common/src/main/scala/riscv/core/ALU.scala 27:14]
    input io_op2 : UInt<32> @[common/src/main/scala/riscv/core/ALU.scala 27:14]
    output io_result : UInt<32> @[common/src/main/scala/riscv/core/ALU.scala 27:14]

    node _T = asUInt(UInt<1>("h1")) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_1 = asUInt(io_func) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_2 = eq(_T, _T_1) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _io_result_T = add(io_op1, io_op2) @[common/src/main/scala/riscv/core/ALU.scala 39:27]
    node _io_result_T_1 = tail(_io_result_T, 1) @[common/src/main/scala/riscv/core/ALU.scala 39:27]
    node _T_3 = asUInt(UInt<2>("h2")) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_4 = asUInt(io_func) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_5 = eq(_T_3, _T_4) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _io_result_T_2 = sub(io_op1, io_op2) @[common/src/main/scala/riscv/core/ALU.scala 42:27]
    node _io_result_T_3 = tail(_io_result_T_2, 1) @[common/src/main/scala/riscv/core/ALU.scala 42:27]
    node _T_6 = asUInt(UInt<2>("h3")) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_7 = asUInt(io_func) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_8 = eq(_T_6, _T_7) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _io_result_T_4 = bits(io_op2, 4, 0) @[common/src/main/scala/riscv/core/ALU.scala 45:36]
    node _io_result_T_5 = dshl(io_op1, _io_result_T_4) @[common/src/main/scala/riscv/core/ALU.scala 45:27]
    node _T_9 = asUInt(UInt<3>("h4")) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_10 = asUInt(io_func) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_11 = eq(_T_9, _T_10) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _io_result_T_6 = asSInt(io_op1) @[common/src/main/scala/riscv/core/ALU.scala 48:27]
    node _io_result_T_7 = asSInt(io_op2) @[common/src/main/scala/riscv/core/ALU.scala 48:43]
    node _io_result_T_8 = lt(_io_result_T_6, _io_result_T_7) @[common/src/main/scala/riscv/core/ALU.scala 48:34]
    node _T_12 = asUInt(UInt<3>("h5")) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_13 = asUInt(io_func) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_14 = eq(_T_12, _T_13) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _io_result_T_9 = xor(io_op1, io_op2) @[common/src/main/scala/riscv/core/ALU.scala 51:27]
    node _T_15 = asUInt(UInt<3>("h6")) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_16 = asUInt(io_func) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_17 = eq(_T_15, _T_16) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _io_result_T_10 = or(io_op1, io_op2) @[common/src/main/scala/riscv/core/ALU.scala 54:27]
    node _T_18 = asUInt(UInt<3>("h7")) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_19 = asUInt(io_func) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_20 = eq(_T_18, _T_19) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _io_result_T_11 = and(io_op1, io_op2) @[common/src/main/scala/riscv/core/ALU.scala 57:27]
    node _T_21 = asUInt(UInt<4>("h8")) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_22 = asUInt(io_func) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_23 = eq(_T_21, _T_22) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _io_result_T_12 = bits(io_op2, 4, 0) @[common/src/main/scala/riscv/core/ALU.scala 60:36]
    node _io_result_T_13 = dshr(io_op1, _io_result_T_12) @[common/src/main/scala/riscv/core/ALU.scala 60:27]
    node _T_24 = asUInt(UInt<4>("h9")) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_25 = asUInt(io_func) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_26 = eq(_T_24, _T_25) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _io_result_T_14 = asSInt(io_op1) @[common/src/main/scala/riscv/core/ALU.scala 63:28]
    node _io_result_T_15 = bits(io_op2, 4, 0) @[common/src/main/scala/riscv/core/ALU.scala 63:44]
    node _io_result_T_16 = dshr(_io_result_T_14, _io_result_T_15) @[common/src/main/scala/riscv/core/ALU.scala 63:35]
    node _io_result_T_17 = asUInt(_io_result_T_16) @[common/src/main/scala/riscv/core/ALU.scala 63:52]
    node _T_27 = asUInt(UInt<4>("ha")) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_28 = asUInt(io_func) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_29 = eq(_T_27, _T_28) @[common/src/main/scala/riscv/core/ALU.scala 37:19]
    node _io_result_T_18 = lt(io_op1, io_op2) @[common/src/main/scala/riscv/core/ALU.scala 66:27]
    node _GEN_0 = mux(_T_29, _io_result_T_18, UInt<1>("h0")) @[common/src/main/scala/riscv/core/ALU.scala 36:13 37:19 66:17]
    node _GEN_1 = mux(_T_26, _io_result_T_17, _GEN_0) @[common/src/main/scala/riscv/core/ALU.scala 37:19 63:17]
    node _GEN_2 = mux(_T_23, _io_result_T_13, _GEN_1) @[common/src/main/scala/riscv/core/ALU.scala 37:19 60:17]
    node _GEN_3 = mux(_T_20, _io_result_T_11, _GEN_2) @[common/src/main/scala/riscv/core/ALU.scala 37:19 57:17]
    node _GEN_4 = mux(_T_17, _io_result_T_10, _GEN_3) @[common/src/main/scala/riscv/core/ALU.scala 37:19 54:17]
    node _GEN_5 = mux(_T_14, _io_result_T_9, _GEN_4) @[common/src/main/scala/riscv/core/ALU.scala 37:19 51:17]
    node _GEN_6 = mux(_T_11, _io_result_T_8, _GEN_5) @[common/src/main/scala/riscv/core/ALU.scala 37:19 48:17]
    node _GEN_7 = mux(_T_8, _io_result_T_5, _GEN_6) @[common/src/main/scala/riscv/core/ALU.scala 37:19 45:17]
    node _GEN_8 = mux(_T_5, _io_result_T_3, _GEN_7) @[common/src/main/scala/riscv/core/ALU.scala 37:19 42:17]
    node _GEN_9 = mux(_T_2, _io_result_T_1, _GEN_8) @[common/src/main/scala/riscv/core/ALU.scala 37:19 39:17]
    io_result <= bits(_GEN_9, 31, 0)

  module ALUControl :
    input clock : Clock
    input reset : UInt<1>
    input io_opcode : UInt<7> @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 21:14]
    input io_funct3 : UInt<3> @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 21:14]
    input io_funct7 : UInt<7> @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 21:14]
    output io_alu_funct : UInt<4> @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 21:14]

    node _T = eq(UInt<7>("h13"), io_opcode) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 45:21]
    node _io_alu_funct_T = bits(io_funct7, 5, 5) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 67:24]
    node _io_alu_funct_T_1 = mux(_io_alu_funct_T, UInt<4>("h9"), UInt<4>("h8")) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 66:41]
    node _io_alu_funct_T_2 = eq(UInt<3>("h1"), io_funct3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:62]
    node _io_alu_funct_T_3 = mux(_io_alu_funct_T_2, UInt<2>("h3"), UInt<1>("h1")) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:62]
    node _io_alu_funct_T_4 = eq(UInt<3>("h2"), io_funct3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:62]
    node _io_alu_funct_T_5 = mux(_io_alu_funct_T_4, UInt<3>("h4"), _io_alu_funct_T_3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:62]
    node _io_alu_funct_T_6 = eq(UInt<3>("h3"), io_funct3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:62]
    node _io_alu_funct_T_7 = mux(_io_alu_funct_T_6, UInt<4>("ha"), _io_alu_funct_T_5) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:62]
    node _io_alu_funct_T_8 = eq(UInt<3>("h4"), io_funct3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:62]
    node _io_alu_funct_T_9 = mux(_io_alu_funct_T_8, UInt<3>("h5"), _io_alu_funct_T_7) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:62]
    node _io_alu_funct_T_10 = eq(UInt<3>("h6"), io_funct3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:62]
    node _io_alu_funct_T_11 = mux(_io_alu_funct_T_10, UInt<3>("h6"), _io_alu_funct_T_9) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:62]
    node _io_alu_funct_T_12 = eq(UInt<3>("h7"), io_funct3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:62]
    node _io_alu_funct_T_13 = mux(_io_alu_funct_T_12, UInt<3>("h7"), _io_alu_funct_T_11) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:62]
    node _io_alu_funct_T_14 = eq(UInt<3>("h5"), io_funct3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:62]
    node _io_alu_funct_T_15 = mux(_io_alu_funct_T_14, _io_alu_funct_T_1, _io_alu_funct_T_13) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 48:62]
    node _T_1 = eq(UInt<7>("h33"), io_opcode) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 45:21]
    node _io_alu_funct_T_16 = bits(io_funct7, 5, 5) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 84:24]
    node _io_alu_funct_T_17 = mux(_io_alu_funct_T_16, UInt<2>("h2"), UInt<1>("h1")) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 83:43]
    node _io_alu_funct_T_18 = bits(io_funct7, 5, 5) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 103:24]
    node _io_alu_funct_T_19 = mux(_io_alu_funct_T_18, UInt<4>("h9"), UInt<4>("h8")) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 102:43]
    node _io_alu_funct_T_20 = eq(UInt<3>("h1"), io_funct3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:62]
    node _io_alu_funct_T_21 = mux(_io_alu_funct_T_20, UInt<2>("h3"), _io_alu_funct_T_17) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:62]
    node _io_alu_funct_T_22 = eq(UInt<3>("h2"), io_funct3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:62]
    node _io_alu_funct_T_23 = mux(_io_alu_funct_T_22, UInt<3>("h4"), _io_alu_funct_T_21) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:62]
    node _io_alu_funct_T_24 = eq(UInt<3>("h3"), io_funct3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:62]
    node _io_alu_funct_T_25 = mux(_io_alu_funct_T_24, UInt<4>("ha"), _io_alu_funct_T_23) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:62]
    node _io_alu_funct_T_26 = eq(UInt<3>("h4"), io_funct3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:62]
    node _io_alu_funct_T_27 = mux(_io_alu_funct_T_26, UInt<3>("h5"), _io_alu_funct_T_25) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:62]
    node _io_alu_funct_T_28 = eq(UInt<3>("h6"), io_funct3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:62]
    node _io_alu_funct_T_29 = mux(_io_alu_funct_T_28, UInt<3>("h6"), _io_alu_funct_T_27) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:62]
    node _io_alu_funct_T_30 = eq(UInt<3>("h7"), io_funct3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:62]
    node _io_alu_funct_T_31 = mux(_io_alu_funct_T_30, UInt<3>("h7"), _io_alu_funct_T_29) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:62]
    node _io_alu_funct_T_32 = eq(UInt<3>("h5"), io_funct3) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:62]
    node _io_alu_funct_T_33 = mux(_io_alu_funct_T_32, _io_alu_funct_T_19, _io_alu_funct_T_31) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 77:62]
    node _GEN_0 = mux(_T_1, _io_alu_funct_T_33, UInt<1>("h1")) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 43:16 45:21 77:20]
    node _GEN_1 = mux(_T, _io_alu_funct_T_15, _GEN_0) @[1-single-cycle/src/main/scala/riscv/core/ALUControl.scala 45:21 48:20]
    io_alu_funct <= _GEN_1

  module Execute :
    input clock : Clock
    input reset : UInt<1>
    input io_instruction : UInt<32> @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 45:14]
    input io_instruction_address : UInt<32> @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 45:14]
    input io_reg1_data : UInt<32> @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 45:14]
    input io_reg2_data : UInt<32> @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 45:14]
    input io_immediate : UInt<32> @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 45:14]
    input io_aluop1_source : UInt<1> @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 45:14]
    input io_aluop2_source : UInt<1> @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 45:14]
    output io_mem_alu_result : UInt<32> @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 45:14]
    output io_if_jump_flag : UInt<1> @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 45:14]
    output io_if_jump_address : UInt<32> @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 45:14]

    inst alu of ALU @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 65:24]
    inst alu_ctrl of ALUControl @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 66:24]
    node opcode = bits(io_instruction, 6, 0) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 60:30]
    node funct3 = bits(io_instruction, 14, 12) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 61:30]
    node funct7 = bits(io_instruction, 31, 25) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 62:30]
    node _aluOp1_T = eq(io_aluop1_source, UInt<1>("h1")) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 74:37]
    node aluOp1 = mux(_aluOp1_T, io_instruction_address, io_reg1_data) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 74:19]
    node _aluOp2_T = eq(io_aluop2_source, UInt<1>("h1")) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 75:37]
    node aluOp2 = mux(_aluOp2_T, io_immediate, io_reg2_data) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 75:19]
    node _branchCondition_T = eq(io_reg1_data, io_reg2_data) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 96:47]
    node _branchCondition_T_1 = neq(io_reg1_data, io_reg2_data) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 99:47]
    node _branchCondition_T_2 = asSInt(io_reg1_data) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 103:47]
    node _branchCondition_T_3 = asSInt(io_reg2_data) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 103:69]
    node _branchCondition_T_4 = lt(_branchCondition_T_2, _branchCondition_T_3) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 103:54]
    node _branchCondition_T_5 = asSInt(io_reg1_data) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 106:47]
    node _branchCondition_T_6 = asSInt(io_reg2_data) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 106:70]
    node _branchCondition_T_7 = geq(_branchCondition_T_5, _branchCondition_T_6) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 106:54]
    node _branchCondition_T_8 = lt(io_reg1_data, io_reg2_data) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 110:47]
    node _branchCondition_T_9 = geq(io_reg1_data, io_reg2_data) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 113:47]
    node _branchCondition_T_10 = eq(UInt<3>("h0"), funct3) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 90:51]
    node _branchCondition_T_11 = mux(_branchCondition_T_10, _branchCondition_T, UInt<1>("h0")) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 90:51]
    node _branchCondition_T_12 = eq(UInt<3>("h1"), funct3) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 90:51]
    node _branchCondition_T_13 = mux(_branchCondition_T_12, _branchCondition_T_1, _branchCondition_T_11) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 90:51]
    node _branchCondition_T_14 = eq(UInt<3>("h4"), funct3) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 90:51]
    node _branchCondition_T_15 = mux(_branchCondition_T_14, _branchCondition_T_4, _branchCondition_T_13) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 90:51]
    node _branchCondition_T_16 = eq(UInt<3>("h5"), funct3) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 90:51]
    node _branchCondition_T_17 = mux(_branchCondition_T_16, _branchCondition_T_7, _branchCondition_T_15) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 90:51]
    node _branchCondition_T_18 = eq(UInt<3>("h6"), funct3) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 90:51]
    node _branchCondition_T_19 = mux(_branchCondition_T_18, _branchCondition_T_8, _branchCondition_T_17) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 90:51]
    node _branchCondition_T_20 = eq(UInt<3>("h7"), funct3) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 90:51]
    node branchCondition = mux(_branchCondition_T_20, _branchCondition_T_9, _branchCondition_T_19) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 90:51]
    node isBranch = eq(opcode, UInt<7>("h63")) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 116:25]
    node isJal = eq(opcode, UInt<7>("h6f")) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 117:25]
    node isJalr = eq(opcode, UInt<7>("h67")) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 118:25]
    node _branchTarget_T = add(io_instruction_address, io_immediate) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 131:45]
    node branchTarget = tail(_branchTarget_T, 1) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 131:45]
    node _jalrSum_T = add(io_reg1_data, io_immediate) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 139:35]
    node jalrSum = tail(_jalrSum_T, 1) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 139:35]
    node _jalrTarget_T = bits(jalrSum, 31, 1) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 143:31]
    node jalrTarget = cat(_jalrTarget_T, UInt<1>("h0")) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 143:23]
    node branchTaken = and(isBranch, branchCondition) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 145:30]
    node _io_if_jump_flag_T = or(branchTaken, isJal) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 146:34]
    node _io_if_jump_flag_T_1 = or(_io_if_jump_flag_T, isJalr) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 146:43]
    node _io_if_jump_address_T = mux(isJal, branchTarget, branchTarget) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 150:8]
    node _io_if_jump_address_T_1 = mux(isJalr, jalrTarget, _io_if_jump_address_T) @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 147:28]
    io_mem_alu_result <= alu.io_result @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 79:21]
    io_if_jump_flag <= _io_if_jump_flag_T_1 @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 146:19]
    io_if_jump_address <= _io_if_jump_address_T_1 @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 147:22]
    alu.clock <= clock
    alu.reset <= reset
    alu.io_func <= alu_ctrl.io_alu_funct @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 73:15]
    alu.io_op1 <= aluOp1 @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 76:14]
    alu.io_op2 <= aluOp2 @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 77:14]
    alu_ctrl.clock <= clock
    alu_ctrl.reset <= reset
    alu_ctrl.io_opcode <= opcode @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 68:22]
    alu_ctrl.io_funct3 <= funct3 @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 69:22]
    alu_ctrl.io_funct7 <= funct7 @[1-single-cycle/src/main/scala/riscv/core/Execute.scala 70:22]
