`timescale 1ns / 1ps


module state_machine(
input i_clk,
input [1:0] i_switches,
input [1:0] o_leds
);
endmodule

//define registers here



//define wires here


begin
always @ (posedge i_clk)
begin




end

