module shr (input reg [31:0] shift_num, shift_amt, output reg [31:0] result_z)

	reg [1:0] temp_prev, temp_curr;
	
	always @(*) begin
	
		integer i, j;
		
		for(i = 0; i < shift_amt; i = i + 1) begin
			temp_curr = 0;
			temp_prev = 0;
			for(j = 31; j >= 0; j = j - 1) begin
				temp_curr = shift_num[j];
				shift_num[j] = temp_prev;
				temp_prev = temp_curr;
			end
		end
	end
endmodule	
	
		
	