Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu May  1 13:37:55 2025
| Host         : mayoarch running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file nes_control_sets_placed.rpt
| Design       : nes
| Device       : xc7s50
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    31 |
|    Minimum number of control sets                        |    31 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    71 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    31 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    17 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             162 |           76 |
| No           | No                    | Yes                    |              67 |           38 |
| No           | Yes                   | No                     |              21 |           10 |
| Yes          | No                    | No                     |              26 |           18 |
| Yes          | No                    | Yes                    |             114 |           61 |
| Yes          | Yes                   | No                     |              67 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+--------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                 |             Enable Signal            |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------+--------------------------------------+----------------------------------------------------+------------------+----------------+--------------+
|  clk_inst/clk_wiz_inst/inst/master_clk        |                                      | reset_rtl_0_IBUF                                   |                1 |              2 |         2.00 |
| ~clk_inst/clk_wiz_inst/inst/master_clk        |                                      |                                                    |                2 |              2 |         1.00 |
|  clk_inst/clk_wiz_inst/inst/ppu_clk           | ppu_inst/nesX_reg[0]_0               |                                                    |                1 |              4 |         4.00 |
|  clk_inst/clk_wiz_inst/inst/master_clk        | clk_inst/clk_wiz_inst/inst/locked    | reset_rtl_0_IBUF                                   |                1 |              4 |         4.00 |
|  clk_inst/clk_wiz_inst/inst/master_clk        | cpu_inst/cpu_6502/X[7]_i_1_n_0       |                                                    |                7 |              8 |         1.14 |
|  clk_inst/clk_wiz_inst/inst/ppu_clk           | cpu_inst/cpu_6502/E[0]               | clk_inst/SR[0]                                     |                2 |              8 |         4.00 |
|  clk_inst/clk_wiz_inst/inst/ppu_clk           | cpu_inst/cpu_6502/WRn_i_reg_2        | clk_inst/SR[0]                                     |                2 |              8 |         4.00 |
|  clk_inst/clk_wiz_inst/inst/master_clk        | cpu_inst/cpu_6502/Y[7]_i_1_n_0       |                                                    |                5 |              8 |         1.60 |
|  clk_inst/clk_wiz_inst/inst/master_clk        |                                      |                                                    |                7 |              8 |         1.14 |
|  clk_inst/clk_wiz_inst/inst/master_clk        | cpu_inst/cpu_6502/S[7]_i_1_n_0       | cpu_inst/cpu_6502/clear                            |                5 |              8 |         1.60 |
|  clk_inst/clk_wiz_inst/inst/master_clk        | clk_inst/E[0]                        | cpu_inst/cpu_6502/clear                            |                5 |              8 |         1.60 |
|  clk_inst/clk_wiz_inst/inst/master_clk        | cpu_inst/cpu_6502/IR[7]_i_1_n_0      | cpu_inst/cpu_6502/clear                            |                3 |              8 |         2.67 |
|  clk_inst/clk_wiz_inst/inst/master_clk        | cpu_inst/cpu_6502/DL                 | cpu_inst/cpu_6502/clear                            |                5 |              8 |         1.60 |
|  clk_inst/clk_wiz_inst/inst/master_clk        | cpu_inst/cpu_6502/BAL[7]_i_1_n_0     | cpu_inst/cpu_6502/clear                            |                4 |              8 |         2.00 |
|  clk_inst/clk_wiz_inst/inst/master_clk        | cpu_inst/cpu_6502/AD                 | cpu_inst/cpu_6502/clear                            |                2 |              8 |         4.00 |
|  clk_inst/clk_wiz_inst/inst/master_clk        | cpu_inst/cpu_6502/p_2_out[4]         |                                                    |                5 |              8 |         1.60 |
|  clk_inst/clk_wiz_inst/inst/master_clk        | cpu_inst/cpu_6502/PC[7]_i_1_n_0      | cpu_inst/cpu_6502/clear                            |                4 |              8 |         2.00 |
|  clk_inst/clk_wiz_inst/inst/master_clk        | cpu_inst/cpu_6502/PC[15]_i_1_n_0     | cpu_inst/cpu_6502/clear                            |                2 |              8 |         4.00 |
|  clk_inst/clk_wiz_inst/inst/master_clk        | cpu_inst/cpu_6502/BAH[7]_i_1_n_0     | cpu_inst/cpu_6502/clear                            |                6 |              8 |         1.33 |
|  clk_inst/clk_wiz_inst/inst/ppu_clk           |                                      | ppu_inst/nesX[8]_i_1_n_0                           |                5 |              9 |         1.80 |
|  clk_inst/clk_wiz_inst/inst/ppu_clk           | ppu_inst/next_nesY                   | clk_inst/SR[0]                                     |                3 |              9 |         3.00 |
|  ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk | ppu_inst/ppu_hdmi_inst/controller/vc | reset_rtl_0_IBUF                                   |                4 |             10 |         2.50 |
|  clk_inst/clk_wiz_inst/inst/master_clk        |                                      | cpu_inst/cpu_6502/clear                            |                8 |             11 |         1.38 |
|  clk_inst/clk_wiz_inst/inst/ppu_clk           |                                      | clk_inst/SR[0]                                     |                5 |             12 |         2.40 |
|  ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk |                                      | reset_rtl_0_IBUF                                   |                6 |             12 |         2.00 |
|  clk_inst/clk_wiz_inst/inst/ppu_clk           | ppu_inst/v_render[13]_i_2_n_0        | clk_inst/reset_rtl_0_1                             |                6 |             14 |         2.33 |
|  clk_inst/clk_wiz_inst/inst/ppu_clk           | ppu_inst/nesX_reg[0]_0               | clk_inst/reset_rtl_0_1                             |                5 |             24 |         4.80 |
|  clk_inst/clk_wiz_inst/inst/master_clk        | clk_inst/cpu_clk_en                  | cpu_inst/cpu_6502/clear                            |               21 |             32 |         1.52 |
|  ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk |                                      | ppu_inst/ppu_hdmi_inst/vga_to_hdmi/inst/encr/AR[0] |               23 |             42 |         1.83 |
|  clk_inst/clk_wiz_inst/inst/ppu_clk           |                                      |                                                    |               28 |             60 |         2.14 |
|  ppu_inst/ppu_hdmi_inst/clk_inst/inst/vga_clk |                                      |                                                    |               42 |            120 |         2.86 |
+-----------------------------------------------+--------------------------------------+----------------------------------------------------+------------------+----------------+--------------+


