-- Project:   D:\projects\ArloBot\ArlobotHw\DualBoard-043\Board1-RPi.cydsn\Board1-RPi.cyprj
-- Generated: 04/15/2016 22:44:34
-- PSoC Creator  3.3 CP2

ENTITY \Board1-RPi\ IS
    PORT(
        \EZI2C_Slave:sda(0)_PAD\ : INOUT std_ulogic;
        \EZI2C_Slave:scl(0)_PAD\ : INOUT std_ulogic;
        HCSR04_Echo_0(0)_PAD : IN std_ulogic;
        HCSR04_Echo_3(0)_PAD : IN std_ulogic;
        HCSR04_Echo_2(0)_PAD : IN std_ulogic;
        HCSR04_Echo_1(0)_PAD : IN std_ulogic;
        HCSR04_Trigger_0(0)_PAD : OUT std_ulogic;
        HCSR04_Trigger_2(0)_PAD : OUT std_ulogic;
        HCSR04_Trigger_3(0)_PAD : OUT std_ulogic;
        HCSR04_Trigger_1(0)_PAD : OUT std_ulogic;
        \UARTCOMMS:tx(0)_PAD\ : INOUT std_ulogic;
        HB25_PWM_Pin(0)_PAD : INOUT std_ulogic;
        HB25_Enable_Pin(0)_PAD : OUT std_ulogic;
        \I2C_Master:sda(0)_PAD\ : INOUT std_ulogic;
        \I2C_Master:scl(0)_PAD\ : INOUT std_ulogic;
        Encoder_B(0)_PAD : IN std_ulogic;
        Encoder_A(0)_PAD : IN std_ulogic;
        MainLoop_Pin(0)_PAD : OUT std_ulogic;
        Encoder_Count_Pin(0)_PAD : OUT std_ulogic);
    ATTRIBUTE voltage_VDDIO_A_1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA_0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA_CTB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD_0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD_1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO_1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO_2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO_A OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
END \Board1-RPi\;

ARCHITECTURE __DEFAULT__ OF \Board1-RPi\ IS
    SIGNAL ClockBlock_EXTCLK : bit;
    SIGNAL ClockBlock_HFCLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_HFCLK : SIGNAL IS true;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_LFCLK : bit;
    SIGNAL ClockBlock_Routed1 : bit;
    SIGNAL ClockBlock_SYSCLK : bit;
    SIGNAL ClockBlock_WCO : bit;
    SIGNAL Encoder_A(0)__PA : bit;
    SIGNAL Encoder_B(0)__PA : bit;
    SIGNAL Encoder_Count_Pin(0)__PA : bit;
    SIGNAL HB25_Enable_Pin(0)__PA : bit;
    SIGNAL HB25_PWM_Pin(0)__PA : bit;
    SIGNAL HCSR04_Echo_0(0)__PA : bit;
    SIGNAL HCSR04_Echo_1(0)__PA : bit;
    SIGNAL HCSR04_Echo_2(0)__PA : bit;
    SIGNAL HCSR04_Echo_3(0)__PA : bit;
    SIGNAL HCSR04_Trigger_0(0)__PA : bit;
    SIGNAL HCSR04_Trigger_1(0)__PA : bit;
    SIGNAL HCSR04_Trigger_2(0)__PA : bit;
    SIGNAL HCSR04_Trigger_3(0)__PA : bit;
    SIGNAL MainLoop_Pin(0)__PA : bit;
    SIGNAL Net_112 : bit;
    ATTRIBUTE placement_force OF Net_112 : SIGNAL IS "U(1,1,A)2";
    SIGNAL Net_1428 : bit;
    SIGNAL Net_1429 : bit;
    SIGNAL Net_1430 : bit;
    SIGNAL Net_1431 : bit;
    SIGNAL Net_1432 : bit;
    SIGNAL Net_1472 : bit;
    SIGNAL Net_1474 : bit;
    SIGNAL Net_1475 : bit;
    SIGNAL Net_1537 : bit;
    SIGNAL Net_1582 : bit;
    ATTRIBUTE POWER OF Net_1582 : SIGNAL IS true;
    SIGNAL Net_1584 : bit;
    SIGNAL Net_1586_ff12 : bit;
    ATTRIBUTE global_signal OF Net_1586_ff12 : SIGNAL IS true;
    SIGNAL Net_1622 : bit;
    ATTRIBUTE placement_force OF Net_1622 : SIGNAL IS "U(1,1,B)0";
    SIGNAL Net_167 : bit;
    SIGNAL Net_169 : bit;
    SIGNAL Net_170 : bit;
    SIGNAL Net_2621 : bit;
    SIGNAL Net_3173 : bit;
    SIGNAL Net_3174 : bit;
    SIGNAL Net_542_ff11 : bit;
    ATTRIBUTE global_signal OF Net_542_ff11 : SIGNAL IS true;
    SIGNAL Net_673 : bit;
    SIGNAL Net_69 : bit;
    ATTRIBUTE placement_force OF Net_69 : SIGNAL IS "U(0,1,A)0";
    SIGNAL Net_70 : bit;
    ATTRIBUTE placement_force OF Net_70 : SIGNAL IS "U(0,1,A)1";
    SIGNAL Net_714 : bit;
    ATTRIBUTE placement_force OF Net_714 : SIGNAL IS "U(1,0,A)1";
    SIGNAL Net_717 : bit;
    SIGNAL Net_718 : bit;
    SIGNAL Net_719 : bit;
    SIGNAL Net_720 : bit;
    SIGNAL Net_721 : bit;
    SIGNAL Net_75_digital : bit;
    ATTRIBUTE udbclken_assigned OF Net_75_digital : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_75_digital : SIGNAL IS true;
    SIGNAL Net_784 : bit;
    SIGNAL Net_785 : bit;
    SIGNAL Net_801 : bit;
    SIGNAL Net_802 : bit;
    SIGNAL Net_884 : bit;
    SIGNAL Net_886 : bit;
    SIGNAL Net_887 : bit;
    SIGNAL Net_890 : bit;
    SIGNAL Net_891 : bit;
    SIGNAL Net_901_0 : bit;
    SIGNAL Net_901_1 : bit;
    SIGNAL Pin_InfraredDistance_0(0)__PA : bit;
    SIGNAL Pin_InfraredDistance_1(0)__PA : bit;
    SIGNAL Pin_InfraredDistance_2(0)__PA : bit;
    SIGNAL Pin_InfraredDistance_3(0)__PA : bit;
    SIGNAL \\\ADC_Infrared:ExtVref(0)\\__PA\ : bit;
    SIGNAL \ADC_Infrared:Net_1845_ff10\ : bit;
    ATTRIBUTE global_signal OF \ADC_Infrared:Net_1845_ff10\ : SIGNAL IS true;
    SIGNAL \ADC_Infrared:Net_3108\ : bit;
    SIGNAL \ADC_Infrared:Net_3109_0\ : bit;
    SIGNAL \ADC_Infrared:Net_3109_1\ : bit;
    SIGNAL \ADC_Infrared:Net_3109_2\ : bit;
    SIGNAL \ADC_Infrared:Net_3109_3\ : bit;
    SIGNAL \ADC_Infrared:Net_3110\ : bit;
    SIGNAL \ADC_Infrared:Net_3111_0\ : bit;
    SIGNAL \ADC_Infrared:Net_3111_10\ : bit;
    SIGNAL \ADC_Infrared:Net_3111_11\ : bit;
    SIGNAL \ADC_Infrared:Net_3111_1\ : bit;
    SIGNAL \ADC_Infrared:Net_3111_2\ : bit;
    SIGNAL \ADC_Infrared:Net_3111_3\ : bit;
    SIGNAL \ADC_Infrared:Net_3111_4\ : bit;
    SIGNAL \ADC_Infrared:Net_3111_5\ : bit;
    SIGNAL \ADC_Infrared:Net_3111_6\ : bit;
    SIGNAL \ADC_Infrared:Net_3111_7\ : bit;
    SIGNAL \ADC_Infrared:Net_3111_8\ : bit;
    SIGNAL \ADC_Infrared:Net_3111_9\ : bit;
    SIGNAL \ADC_Infrared:Net_3112\ : bit;
    SIGNAL \EZI2C_Slave:Net_1053\ : bit;
    SIGNAL \EZI2C_Slave:Net_1055\ : bit;
    SIGNAL \EZI2C_Slave:Net_1059\ : bit;
    SIGNAL \EZI2C_Slave:Net_1061\ : bit;
    SIGNAL \EZI2C_Slave:Net_1062\ : bit;
    SIGNAL \EZI2C_Slave:Net_580\ : bit;
    SIGNAL \EZI2C_Slave:Net_581\ : bit;
    SIGNAL \EZI2C_Slave:Net_847_ff3\ : bit;
    ATTRIBUTE global_signal OF \EZI2C_Slave:Net_847_ff3\ : SIGNAL IS true;
    SIGNAL \\\EZI2C_Slave:scl(0)\\__PA\ : bit;
    SIGNAL \\\EZI2C_Slave:sda(0)\\__PA\ : bit;
    SIGNAL \EZI2C_Slave:ss_0\ : bit;
    SIGNAL \EZI2C_Slave:ss_1\ : bit;
    SIGNAL \EZI2C_Slave:ss_2\ : bit;
    SIGNAL \EZI2C_Slave:ss_3\ : bit;
    SIGNAL \HCSR04_Control:control_2\ : bit;
    SIGNAL \HCSR04_Control:control_3\ : bit;
    SIGNAL \HCSR04_Control:control_4\ : bit;
    SIGNAL \HCSR04_Control:control_5\ : bit;
    SIGNAL \HCSR04_Control:control_6\ : bit;
    SIGNAL \HCSR04_Control:control_7\ : bit;
    SIGNAL \I2C_Master:Net_1053\ : bit;
    SIGNAL \I2C_Master:Net_1055\ : bit;
    SIGNAL \I2C_Master:Net_1059\ : bit;
    SIGNAL \I2C_Master:Net_1061\ : bit;
    SIGNAL \I2C_Master:Net_1062\ : bit;
    SIGNAL \I2C_Master:Net_580\ : bit;
    SIGNAL \I2C_Master:Net_581\ : bit;
    SIGNAL \I2C_Master:Net_847_ff2\ : bit;
    ATTRIBUTE global_signal OF \I2C_Master:Net_847_ff2\ : SIGNAL IS true;
    SIGNAL \\\I2C_Master:scl(0)\\__PA\ : bit;
    SIGNAL \\\I2C_Master:sda(0)\\__PA\ : bit;
    SIGNAL \I2C_Master:ss_0\ : bit;
    SIGNAL \I2C_Master:ss_1\ : bit;
    SIGNAL \I2C_Master:ss_2\ : bit;
    SIGNAL \I2C_Master:ss_3\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:count_enable\ : bit;
    ATTRIBUTE placement_force OF \Phase_Counter:CounterUDB:count_enable\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \Phase_Counter:CounterUDB:count_stored_i\ : bit;
    ATTRIBUTE placement_force OF \Phase_Counter:CounterUDB:count_stored_i\ : SIGNAL IS "U(1,1,A)1";
    SIGNAL \Phase_Counter:CounterUDB:overflow\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:overflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Phase_Counter:CounterUDB:overflow_reg_i\ : SIGNAL IS "U(0,1,B)0";
    SIGNAL \Phase_Counter:CounterUDB:prevCompare\ : bit;
    ATTRIBUTE placement_force OF \Phase_Counter:CounterUDB:prevCompare\ : SIGNAL IS "U(0,0,B)0";
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u1.ce0__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u2.ce0__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:status_0\ : bit;
    ATTRIBUTE placement_force OF \Phase_Counter:CounterUDB:status_0\ : SIGNAL IS "U(0,0,B)2";
    SIGNAL \Phase_Counter:CounterUDB:status_1\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:status_2\ : bit;
    ATTRIBUTE placement_force OF \Phase_Counter:CounterUDB:status_2\ : SIGNAL IS "U(0,1,A)3";
    SIGNAL \Phase_Counter:CounterUDB:status_3\ : bit;
    ATTRIBUTE placement_force OF \Phase_Counter:CounterUDB:status_3\ : SIGNAL IS "U(0,0,A)3";
    SIGNAL \Phase_Counter:CounterUDB:status_5\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:status_6\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:underflow_reg_i\ : bit;
    ATTRIBUTE placement_force OF \Phase_Counter:CounterUDB:underflow_reg_i\ : SIGNAL IS "U(0,0,B)3";
    SIGNAL \UARTCOMMS:Net_1053\ : bit;
    SIGNAL \UARTCOMMS:Net_1055\ : bit;
    SIGNAL \UARTCOMMS:Net_1059\ : bit;
    SIGNAL \UARTCOMMS:Net_1061\ : bit;
    SIGNAL \UARTCOMMS:Net_1062\ : bit;
    SIGNAL \UARTCOMMS:Net_847_ff4\ : bit;
    ATTRIBUTE global_signal OF \UARTCOMMS:Net_847_ff4\ : SIGNAL IS true;
    SIGNAL \UARTCOMMS:ss_0\ : bit;
    SIGNAL \UARTCOMMS:ss_1\ : bit;
    SIGNAL \UARTCOMMS:ss_2\ : bit;
    SIGNAL \UARTCOMMS:ss_3\ : bit;
    SIGNAL \\\UARTCOMMS:tx(0)\\__PA\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL cydff_1 : bit;
    ATTRIBUTE placement_force OF cydff_1 : SIGNAL IS "U(0,0,A)0";
    SIGNAL dclk_to_genclk : bit;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u1.cl0__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u1.z0__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u1.ff0__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u1.ce1__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u1.cl1__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u1.z1__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u1.ff1__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u1.co_msb__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u1.sol_msb__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u1.cfbo__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u2.sor__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u2.cmsbo__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u2.cl0__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u2.z0__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u2.ff0__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u2.ce1__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u2.cl1__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u2.z1__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u2.ff1__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u2.co_msb__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u2.sol_msb__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u2.cfbo__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u3.sor__sig\ : bit;
    SIGNAL \Phase_Counter:CounterUDB:sC32:counterdp:u3.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF ClockGenBlock : LABEL IS "F(CLK_GEN,0)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF Pin_InfraredDistance_1(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF Pin_InfraredDistance_1(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF Pin_InfraredDistance_2(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Pin_InfraredDistance_2(0) : LABEL IS "P2[2]";
    ATTRIBUTE lib_model OF \EZI2C_Slave:sda(0)\ : LABEL IS "iocell3";
    ATTRIBUTE Location OF \EZI2C_Slave:sda(0)\ : LABEL IS "P4[1]";
    ATTRIBUTE lib_model OF \EZI2C_Slave:scl(0)\ : LABEL IS "iocell4";
    ATTRIBUTE Location OF \EZI2C_Slave:scl(0)\ : LABEL IS "P4[0]";
    ATTRIBUTE lib_model OF HCSR04_Echo_0(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF HCSR04_Echo_0(0) : LABEL IS "P1[0]";
    ATTRIBUTE lib_model OF Pin_InfraredDistance_3(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Pin_InfraredDistance_3(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF HCSR04_Echo_3(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF HCSR04_Echo_3(0) : LABEL IS "P1[3]";
    ATTRIBUTE lib_model OF HCSR04_Echo_2(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF HCSR04_Echo_2(0) : LABEL IS "P1[2]";
    ATTRIBUTE lib_model OF HCSR04_Echo_1(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF HCSR04_Echo_1(0) : LABEL IS "P1[1]";
    ATTRIBUTE lib_model OF Pin_InfraredDistance_0(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF Pin_InfraredDistance_0(0) : LABEL IS "P2[0]";
    ATTRIBUTE lib_model OF \ADC_Infrared:ExtVref(0)\ : LABEL IS "iocell11";
    ATTRIBUTE Location OF \ADC_Infrared:ExtVref(0)\ : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF HCSR04_Trigger_0(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF HCSR04_Trigger_0(0) : LABEL IS "P5[3]";
    ATTRIBUTE lib_model OF HCSR04_Trigger_2(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF HCSR04_Trigger_2(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF HCSR04_Trigger_3(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF HCSR04_Trigger_3(0) : LABEL IS "P0[3]";
    ATTRIBUTE lib_model OF HCSR04_Trigger_1(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF HCSR04_Trigger_1(0) : LABEL IS "P5[5]";
    ATTRIBUTE lib_model OF \UARTCOMMS:tx(0)\ : LABEL IS "iocell16";
    ATTRIBUTE Location OF \UARTCOMMS:tx(0)\ : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF HB25_PWM_Pin(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF HB25_PWM_Pin(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF HB25_Enable_Pin(0) : LABEL IS "iocell18";
    ATTRIBUTE Location OF HB25_Enable_Pin(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF \I2C_Master:sda(0)\ : LABEL IS "iocell19";
    ATTRIBUTE Location OF \I2C_Master:sda(0)\ : LABEL IS "P5[1]";
    ATTRIBUTE lib_model OF \I2C_Master:scl(0)\ : LABEL IS "iocell20";
    ATTRIBUTE Location OF \I2C_Master:scl(0)\ : LABEL IS "P5[0]";
    ATTRIBUTE lib_model OF Encoder_B(0) : LABEL IS "iocell21";
    ATTRIBUTE Location OF Encoder_B(0) : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF Encoder_A(0) : LABEL IS "iocell22";
    ATTRIBUTE Location OF Encoder_A(0) : LABEL IS "P2[4]";
    ATTRIBUTE lib_model OF MainLoop_Pin(0) : LABEL IS "iocell23";
    ATTRIBUTE Location OF MainLoop_Pin(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF Encoder_Count_Pin(0) : LABEL IS "iocell24";
    ATTRIBUTE Location OF Encoder_Count_Pin(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF Net_714 : LABEL IS "macrocell1";
    ATTRIBUTE Location OF Net_714 : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Phase_Counter:CounterUDB:status_0\ : LABEL IS "macrocell2";
    ATTRIBUTE Location OF \Phase_Counter:CounterUDB:status_0\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Phase_Counter:CounterUDB:status_2\ : LABEL IS "macrocell3";
    ATTRIBUTE Location OF \Phase_Counter:CounterUDB:status_2\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Phase_Counter:CounterUDB:status_3\ : LABEL IS "macrocell4";
    ATTRIBUTE Location OF \Phase_Counter:CounterUDB:status_3\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Phase_Counter:CounterUDB:count_enable\ : LABEL IS "macrocell5";
    ATTRIBUTE Location OF \Phase_Counter:CounterUDB:count_enable\ : LABEL IS "U(1,1)";
    ATTRIBUTE Location OF \EZI2C_Slave:SCB_IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(8)]";
    ATTRIBUTE Location OF \EZI2C_Slave:SCB\ : LABEL IS "F(SCB,0)";
    ATTRIBUTE Location OF \ADC_Infrared:IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(16)]";
    ATTRIBUTE Location OF \ADC_Infrared:cy_psoc4_sar\ : LABEL IS "F(SARADC,0)";
    ATTRIBUTE Location OF \HCSR04_Timer:cy_m0s8_tcpwm_1\ : LABEL IS "F(TCPWM,0)";
    ATTRIBUTE Location OF HCSR04_Timeout_Intr : LABEL IS "[IntrContainer=(0)][IntrId=(19)]";
    ATTRIBUTE lib_model OF \HCSR04_Control:Sync:ctrl_reg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \HCSR04_Control:Sync:ctrl_reg\ : LABEL IS "U(1,0)";
    ATTRIBUTE Location OF \UARTCOMMS:SCB_IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(9)]";
    ATTRIBUTE Location OF \UARTCOMMS:SCB\ : LABEL IS "F(SCB,1)";
    ATTRIBUTE Location OF \HB25_PWM:cy_m0s8_tcpwm_1\ : LABEL IS "F(TCPWM,1)";
    ATTRIBUTE Location OF \I2C_Master:SCB_IRQ\ : LABEL IS "[IntrContainer=(0)][IntrId=(10)]";
    ATTRIBUTE Location OF \I2C_Master:SCB\ : LABEL IS "F(SCB,2)";
    ATTRIBUTE lib_model OF \Phase_Counter:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \Phase_Counter:CounterUDB:sSTSReg:stsreg\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Phase_Counter:CounterUDB:sC32:counterdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \Phase_Counter:CounterUDB:sC32:counterdp:u0\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Phase_Counter:CounterUDB:sC32:counterdp:u1\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \Phase_Counter:CounterUDB:sC32:counterdp:u1\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \Phase_Counter:CounterUDB:sC32:counterdp:u2\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \Phase_Counter:CounterUDB:sC32:counterdp:u2\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Phase_Counter:CounterUDB:sC32:counterdp:u3\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \Phase_Counter:CounterUDB:sC32:counterdp:u3\ : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF PhaseCounter_Intr : LABEL IS "[IntrContainer=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF cydff_1 : LABEL IS "macrocell6";
    ATTRIBUTE Location OF cydff_1 : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Phase_Counter:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \Phase_Counter:CounterUDB:overflow_reg_i\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Phase_Counter:CounterUDB:underflow_reg_i\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \Phase_Counter:CounterUDB:underflow_reg_i\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Phase_Counter:CounterUDB:prevCompare\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \Phase_Counter:CounterUDB:prevCompare\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \Phase_Counter:CounterUDB:count_stored_i\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \Phase_Counter:CounterUDB:count_stored_i\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_1622 : LABEL IS "macrocell11";
    ATTRIBUTE Location OF Net_1622 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_112 : LABEL IS "macrocell12";
    ATTRIBUTE Location OF Net_112 : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF Net_69 : LABEL IS "macrocell13";
    ATTRIBUTE Location OF Net_69 : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF Net_70 : LABEL IS "macrocell14";
    ATTRIBUTE Location OF Net_70 : LABEL IS "U(0,1)";
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockblockcell
        PORT (
            imo : OUT std_ulogic;
            ext : OUT std_ulogic;
            eco : OUT std_ulogic;
            ilo : OUT std_ulogic;
            wco : OUT std_ulogic;
            dbl : OUT std_ulogic;
            pll : OUT std_ulogic;
            dpll : OUT std_ulogic;
            dsi_out_0 : IN std_ulogic;
            dsi_out_1 : IN std_ulogic;
            dsi_out_2 : IN std_ulogic;
            dsi_out_3 : IN std_ulogic;
            lfclk : OUT std_ulogic;
            hfclk : OUT std_ulogic;
            sysclk : OUT std_ulogic;
            halfsysclk : OUT std_ulogic;
            udb_div_0 : OUT std_ulogic;
            udb_div_1 : OUT std_ulogic;
            udb_div_2 : OUT std_ulogic;
            udb_div_3 : OUT std_ulogic;
            udb_div_4 : OUT std_ulogic;
            udb_div_5 : OUT std_ulogic;
            udb_div_6 : OUT std_ulogic;
            udb_div_7 : OUT std_ulogic;
            udb_div_8 : OUT std_ulogic;
            udb_div_9 : OUT std_ulogic;
            udb_div_10 : OUT std_ulogic;
            udb_div_11 : OUT std_ulogic;
            udb_div_12 : OUT std_ulogic;
            udb_div_13 : OUT std_ulogic;
            udb_div_14 : OUT std_ulogic;
            udb_div_15 : OUT std_ulogic;
            uab_div_0 : OUT std_ulogic;
            uab_div_1 : OUT std_ulogic;
            uab_div_2 : OUT std_ulogic;
            uab_div_3 : OUT std_ulogic;
            ff_div_0 : OUT std_ulogic;
            ff_div_1 : OUT std_ulogic;
            ff_div_2 : OUT std_ulogic;
            ff_div_3 : OUT std_ulogic;
            ff_div_4 : OUT std_ulogic;
            ff_div_5 : OUT std_ulogic;
            ff_div_6 : OUT std_ulogic;
            ff_div_7 : OUT std_ulogic;
            ff_div_8 : OUT std_ulogic;
            ff_div_9 : OUT std_ulogic;
            ff_div_10 : OUT std_ulogic;
            ff_div_11 : OUT std_ulogic;
            ff_div_12 : OUT std_ulogic;
            ff_div_13 : OUT std_ulogic;
            ff_div_14 : OUT std_ulogic;
            ff_div_15 : OUT std_ulogic;
            ff_div_16 : OUT std_ulogic;
            ff_div_17 : OUT std_ulogic;
            ff_div_18 : OUT std_ulogic;
            ff_div_19 : OUT std_ulogic;
            ff_div_20 : OUT std_ulogic;
            ff_div_21 : OUT std_ulogic;
            ff_div_22 : OUT std_ulogic;
            ff_div_23 : OUT std_ulogic;
            ff_div_24 : OUT std_ulogic;
            ff_div_25 : OUT std_ulogic;
            ff_div_26 : OUT std_ulogic;
            ff_div_27 : OUT std_ulogic;
            ff_div_28 : OUT std_ulogic;
            ff_div_29 : OUT std_ulogic;
            ff_div_30 : OUT std_ulogic;
            ff_div_31 : OUT std_ulogic;
            ff_div_32 : OUT std_ulogic;
            ff_div_33 : OUT std_ulogic;
            ff_div_34 : OUT std_ulogic;
            ff_div_35 : OUT std_ulogic;
            ff_div_36 : OUT std_ulogic;
            ff_div_37 : OUT std_ulogic;
            ff_div_38 : OUT std_ulogic;
            ff_div_39 : OUT std_ulogic;
            ff_div_40 : OUT std_ulogic;
            ff_div_41 : OUT std_ulogic;
            ff_div_42 : OUT std_ulogic;
            ff_div_43 : OUT std_ulogic;
            ff_div_44 : OUT std_ulogic;
            ff_div_45 : OUT std_ulogic;
            ff_div_46 : OUT std_ulogic;
            ff_div_47 : OUT std_ulogic;
            ff_div_48 : OUT std_ulogic;
            ff_div_49 : OUT std_ulogic;
            ff_div_50 : OUT std_ulogic;
            ff_div_51 : OUT std_ulogic;
            ff_div_52 : OUT std_ulogic;
            ff_div_53 : OUT std_ulogic;
            ff_div_54 : OUT std_ulogic;
            ff_div_55 : OUT std_ulogic;
            ff_div_56 : OUT std_ulogic;
            ff_div_57 : OUT std_ulogic;
            ff_div_58 : OUT std_ulogic;
            ff_div_59 : OUT std_ulogic;
            ff_div_60 : OUT std_ulogic;
            ff_div_61 : OUT std_ulogic;
            ff_div_62 : OUT std_ulogic;
            ff_div_63 : OUT std_ulogic;
            dsi_in_0 : OUT std_ulogic;
            dsi_in_1 : OUT std_ulogic;
            dsi_in_2 : OUT std_ulogic;
            dsi_in_3 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockgenblockcell
        PORT (
            gen_clk_in_0 : IN std_ulogic;
            gen_clk_in_1 : IN std_ulogic;
            gen_clk_in_2 : IN std_ulogic;
            gen_clk_in_3 : IN std_ulogic;
            gen_clk_in_4 : IN std_ulogic;
            gen_clk_in_5 : IN std_ulogic;
            gen_clk_in_6 : IN std_ulogic;
            gen_clk_in_7 : IN std_ulogic;
            gen_clk_out_0 : OUT std_ulogic;
            gen_clk_out_1 : OUT std_ulogic;
            gen_clk_out_2 : OUT std_ulogic;
            gen_clk_out_3 : OUT std_ulogic;
            gen_clk_out_4 : OUT std_ulogic;
            gen_clk_out_5 : OUT std_ulogic;
            gen_clk_out_6 : OUT std_ulogic;
            gen_clk_out_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8scbcell
        PORT (
            clock : IN std_ulogic;
            interrupt : OUT std_ulogic;
            cts : IN std_ulogic;
            rts : OUT std_ulogic;
            rx : IN std_ulogic;
            tx : OUT std_ulogic;
            mosi_m : OUT std_ulogic;
            miso_m : IN std_ulogic;
            select_m_0 : OUT std_ulogic;
            select_m_1 : OUT std_ulogic;
            select_m_2 : OUT std_ulogic;
            select_m_3 : OUT std_ulogic;
            sclk_m : OUT std_ulogic;
            mosi_s : IN std_ulogic;
            miso_s : OUT std_ulogic;
            select_s : IN std_ulogic;
            sclk_s : IN std_ulogic;
            scl : INOUT std_ulogic;
            sda : INOUT std_ulogic;
            rx_req : OUT std_ulogic;
            tx_req : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8tcpwmcell
        PORT (
            clock : IN std_ulogic;
            capture : IN std_ulogic;
            count : IN std_ulogic;
            reload : IN std_ulogic;
            stop : IN std_ulogic;
            start : IN std_ulogic;
            tr_underflow : OUT std_ulogic;
            tr_overflow : OUT std_ulogic;
            tr_compare_match : OUT std_ulogic;
            line_out : OUT std_ulogic;
            line_out_compl : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4sarcell
        PORT (
            clock : IN std_ulogic;
            sample_done : OUT std_ulogic;
            chan_id_valid : OUT std_ulogic;
            chan_id_0 : OUT std_ulogic;
            chan_id_1 : OUT std_ulogic;
            chan_id_2 : OUT std_ulogic;
            chan_id_3 : OUT std_ulogic;
            data_valid : OUT std_ulogic;
            data_0 : OUT std_ulogic;
            data_1 : OUT std_ulogic;
            data_2 : OUT std_ulogic;
            data_3 : OUT std_ulogic;
            data_4 : OUT std_ulogic;
            data_5 : OUT std_ulogic;
            data_6 : OUT std_ulogic;
            data_7 : OUT std_ulogic;
            data_8 : OUT std_ulogic;
            data_9 : OUT std_ulogic;
            data_10 : OUT std_ulogic;
            data_11 : OUT std_ulogic;
            eos_intr : OUT std_ulogic;
            tr_sar_out : OUT std_ulogic;
            irq : OUT std_ulogic;
            sw_negvref : IN std_ulogic;
            cfg_st_sel_0 : IN std_ulogic;
            cfg_st_sel_1 : IN std_ulogic;
            cfg_average : IN std_ulogic;
            cfg_resolution : IN std_ulogic;
            cfg_differential : IN std_ulogic;
            trigger : IN std_ulogic;
            data_hilo_sel : IN std_ulogic;
            swctrl0 : IN std_ulogic;
            swctrl1 : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4sarmuxcell
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
BEGIN

    ClockGenBlock:m0s8clockgenblockcell
        PORT MAP(
            gen_clk_out_0 => Net_75_digital,
            gen_clk_in_0 => dclk_to_genclk,
            gen_clk_in_1 => open,
            gen_clk_out_1 => open,
            gen_clk_in_2 => open,
            gen_clk_out_2 => open,
            gen_clk_in_3 => open,
            gen_clk_out_3 => open,
            gen_clk_in_4 => open,
            gen_clk_out_4 => open,
            gen_clk_in_5 => open,
            gen_clk_out_5 => open,
            gen_clk_in_6 => open,
            gen_clk_out_6 => open,
            gen_clk_in_7 => open,
            gen_clk_out_7 => open);

    ClockBlock:m0s8clockblockcell
        PORT MAP(
            hfclk => ClockBlock_HFCLK,
            imo => ClockBlock_IMO,
            ext => ClockBlock_EXTCLK,
            sysclk => ClockBlock_SYSCLK,
            ilo => ClockBlock_ILO,
            lfclk => ClockBlock_LFCLK,
            wco => ClockBlock_WCO,
            dsi_in_0 => ClockBlock_Routed1,
            udb_div_0 => dclk_to_genclk,
            ff_div_2 => \EZI2C_Slave:Net_847_ff3\,
            ff_div_3 => \UARTCOMMS:Net_847_ff4\,
            ff_div_4 => \I2C_Master:Net_847_ff2\,
            ff_div_10 => \ADC_Infrared:Net_1845_ff10\,
            ff_div_11 => Net_542_ff11,
            ff_div_12 => Net_1586_ff12);

    Pin_InfraredDistance_1:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "d1e2a658-982d-4bef-a3b1-77ef755c92d6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_InfraredDistance_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_InfraredDistance_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_InfraredDistance_1(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_InfraredDistance_2:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "ab968efd-b29a-44f1-98f0-83b58fbe9e15",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_InfraredDistance_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_InfraredDistance_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_InfraredDistance_2(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \EZI2C_Slave:sda\:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "7c22e3c5-da93-4267-9ea2-622856a53add/5382e105-1382-4a2e-b9f4-3bb2feba71e0",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \EZI2C_Slave:sda(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\EZI2C_Slave:sda\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\EZI2C_Slave:sda(0)\\__PA\,
            oe => open,
            fb => \EZI2C_Slave:Net_581\,
            pin_input => open,
            pad_in => \EZI2C_Slave:sda(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \EZI2C_Slave:scl\:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "7c22e3c5-da93-4267-9ea2-622856a53add/22863ebe-a37b-476f-b252-6e49a8c00b12",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \EZI2C_Slave:scl(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\EZI2C_Slave:scl\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\EZI2C_Slave:scl(0)\\__PA\,
            oe => open,
            fb => \EZI2C_Slave:Net_580\,
            pin_input => open,
            pad_in => \EZI2C_Slave:scl(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Echo_0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "264be2d3-9481-494b-8d9c-c1905a45e9cc",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    HCSR04_Echo_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Echo_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HCSR04_Echo_0(0)__PA,
            oe => open,
            fb => Net_801,
            pad_in => HCSR04_Echo_0(0)_PAD,
            in_clock => ClockBlock_HFCLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_InfraredDistance_3:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "197d6804-383b-419d-8a7f-d7d9c3a430b9",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_InfraredDistance_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_InfraredDistance_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_InfraredDistance_3(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Echo_3:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "40012665-b99b-45d5-89a1-da3f37837b07",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    HCSR04_Echo_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Echo_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HCSR04_Echo_3(0)__PA,
            oe => open,
            fb => Net_891,
            pad_in => HCSR04_Echo_3(0)_PAD,
            in_clock => ClockBlock_HFCLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Echo_2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "c342dff9-e3aa-4003-b096-1a30ba89f4f7",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    HCSR04_Echo_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Echo_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HCSR04_Echo_2(0)__PA,
            oe => open,
            fb => Net_890,
            pad_in => HCSR04_Echo_2(0)_PAD,
            in_clock => ClockBlock_HFCLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Echo_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1bc6c673-ca59-48d2-a9cc-b9644682f958",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    HCSR04_Echo_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 2,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Echo_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HCSR04_Echo_1(0)__PA,
            oe => open,
            fb => Net_802,
            pad_in => HCSR04_Echo_1(0)_PAD,
            in_clock => ClockBlock_HFCLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Pin_InfraredDistance_0:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "77715107-f8d5-47e5-a629-0fb83101ac6b",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Pin_InfraredDistance_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Pin_InfraredDistance_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Pin_InfraredDistance_0(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \ADC_Infrared:ExtVref\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "076c9b07-2637-4876-b56f-6ca5ae4a5b69/05a9c8de-3ba2-4909-8250-95fdc61c0bf4",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \ADC_Infrared:ExtVref(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\ADC_Infrared:ExtVref\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\ADC_Infrared:ExtVref(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Trigger_0:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Trigger_0(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Trigger_0",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => HCSR04_Trigger_0(0)__PA,
            oe => open,
            pad_in => HCSR04_Trigger_0(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Trigger_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "26ce9055-2aaa-43a8-ae93-2403e15997c1",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Trigger_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Trigger_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => HCSR04_Trigger_2(0)__PA,
            oe => open,
            pad_in => HCSR04_Trigger_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Trigger_3:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "92c8d18b-0652-4cbf-977a-900550c71df8",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Trigger_3(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Trigger_3",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => HCSR04_Trigger_3(0)__PA,
            oe => open,
            pad_in => HCSR04_Trigger_3(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HCSR04_Trigger_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "276c4f03-ed83-46de-906d-69dc45dab31e",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HCSR04_Trigger_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HCSR04_Trigger_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => HCSR04_Trigger_1(0)__PA,
            oe => open,
            pad_in => HCSR04_Trigger_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \UARTCOMMS:tx\:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "0",
            id => "43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/23b8206d-1c77-4e61-be4a-b4037d5de5fc",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \UARTCOMMS:tx(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\UARTCOMMS:tx\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\UARTCOMMS:tx(0)\\__PA\,
            oe => open,
            pin_input => \UARTCOMMS:Net_1062\,
            pad_out => \UARTCOMMS:tx(0)_PAD\,
            pad_in => \UARTCOMMS:tx(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HB25_PWM_Pin:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "5eb4675e-8b87-47b4-99fa-b644dfb4cbba",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HB25_PWM_Pin(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HB25_PWM_Pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => HB25_PWM_Pin(0)__PA,
            oe => cydff_1,
            fb => Net_1584,
            pin_input => Net_1537,
            pad_out => HB25_PWM_Pin(0)_PAD,
            pad_in => HB25_PWM_Pin(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    HB25_Enable_Pin:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ff754019-470f-4b14-83ea-6a3b9aa8205f",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "1",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    HB25_Enable_Pin(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "HB25_Enable_Pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => HB25_Enable_Pin(0)__PA,
            oe => open,
            pad_in => HB25_Enable_Pin(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \I2C_Master:sda\:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "3dbba19d-7851-4a83-b204-a0a386fe8d68/5382e105-1382-4a2e-b9f4-3bb2feba71e0",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \I2C_Master:sda(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\I2C_Master:sda\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\I2C_Master:sda(0)\\__PA\,
            oe => open,
            fb => \I2C_Master:Net_581\,
            pin_input => open,
            pad_in => \I2C_Master:sda(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \I2C_Master:scl\:logicalport
        GENERIC MAP(
            drive_mode => "100",
            ibuf_enabled => "1",
            id => "3dbba19d-7851-4a83-b204-a0a386fe8d68/22863ebe-a37b-476f-b252-6e49a8c00b12",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "B",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \I2C_Master:scl(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\I2C_Master:scl\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => \\\I2C_Master:scl(0)\\__PA\,
            oe => open,
            fb => \I2C_Master:Net_580\,
            pin_input => open,
            pad_in => \I2C_Master:scl(0)_PAD\,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Encoder_B:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "e1faed9a-c732-4623-bbe1-09cb493919ba",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Encoder_B(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Encoder_B",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Encoder_B(0)__PA,
            oe => open,
            fb => Net_3174,
            pad_in => Encoder_B(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Encoder_A:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "afd8974a-1c95-4489-8b1e-cedbb3db1258",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Encoder_A(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Encoder_A",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Encoder_A(0)__PA,
            oe => open,
            fb => Net_3173,
            pad_in => Encoder_A(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    MainLoop_Pin:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "faa56cbd-1f8a-4693-9f75-456993113b78",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    MainLoop_Pin(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "MainLoop_Pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            pa_out => MainLoop_Pin(0)__PA,
            oe => open,
            pad_in => MainLoop_Pin(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Encoder_Count_Pin:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "433adc6a-83e0-4f91-a0ad-ba87bdb40b1f",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Encoder_Count_Pin(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Encoder_Count_Pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Encoder_Count_Pin(0)__PA,
            oe => open,
            pin_input => Net_1622,
            pad_out => Encoder_Count_Pin(0)_PAD,
            pad_in => Encoder_Count_Pin(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_714:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_4 * !main_5) + (main_1 * main_4 * main_5) + (main_2 * main_4 * !main_5) + (main_3 * !main_4 * main_5)",
            clken_mode => 1)
        PORT MAP(
            q => Net_714,
            main_0 => Net_801,
            main_1 => Net_891,
            main_2 => Net_890,
            main_3 => Net_802,
            main_4 => Net_901_1,
            main_5 => Net_901_0);

    \Phase_Counter:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Phase_Counter:CounterUDB:status_0\,
            main_0 => \Phase_Counter:CounterUDB:cmp_out_i\,
            main_1 => \Phase_Counter:CounterUDB:prevCompare\);

    \Phase_Counter:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Phase_Counter:CounterUDB:status_2\,
            main_0 => \Phase_Counter:CounterUDB:overflow\,
            main_1 => \Phase_Counter:CounterUDB:overflow_reg_i\);

    \Phase_Counter:CounterUDB:status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Phase_Counter:CounterUDB:status_3\,
            main_0 => \Phase_Counter:CounterUDB:status_1\,
            main_1 => \Phase_Counter:CounterUDB:underflow_reg_i\);

    \Phase_Counter:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Phase_Counter:CounterUDB:count_enable\,
            main_0 => \Phase_Counter:CounterUDB:count_stored_i\,
            main_1 => Net_1622);

    \EZI2C_Slave:SCB_IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_167,
            clock => ClockBlock_HFCLK);

    \EZI2C_Slave:SCB\:m0s8scbcell
        GENERIC MAP(
            cy_registers => "",
            scb_mode => 0)
        PORT MAP(
            clock => \EZI2C_Slave:Net_847_ff3\,
            interrupt => Net_167,
            rx => open,
            tx => \EZI2C_Slave:Net_1062\,
            cts => open,
            rts => \EZI2C_Slave:Net_1053\,
            mosi_m => \EZI2C_Slave:Net_1061\,
            miso_m => open,
            select_m_3 => \EZI2C_Slave:ss_3\,
            select_m_2 => \EZI2C_Slave:ss_2\,
            select_m_1 => \EZI2C_Slave:ss_1\,
            select_m_0 => \EZI2C_Slave:ss_0\,
            sclk_m => \EZI2C_Slave:Net_1059\,
            mosi_s => open,
            miso_s => \EZI2C_Slave:Net_1055\,
            select_s => open,
            sclk_s => open,
            scl => \EZI2C_Slave:Net_580\,
            sda => \EZI2C_Slave:Net_581\,
            tx_req => Net_170,
            rx_req => Net_169);

    \ADC_Infrared:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => \ADC_Infrared:Net_3112\,
            clock => ClockBlock_HFCLK);

    \ADC_Infrared:cy_psoc4_sar\:p4sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ADC_Infrared:Net_1845_ff10\,
            sample_done => Net_784,
            chan_id_valid => \ADC_Infrared:Net_3108\,
            chan_id_3 => \ADC_Infrared:Net_3109_3\,
            chan_id_2 => \ADC_Infrared:Net_3109_2\,
            chan_id_1 => \ADC_Infrared:Net_3109_1\,
            chan_id_0 => \ADC_Infrared:Net_3109_0\,
            data_valid => \ADC_Infrared:Net_3110\,
            data_11 => \ADC_Infrared:Net_3111_11\,
            data_10 => \ADC_Infrared:Net_3111_10\,
            data_9 => \ADC_Infrared:Net_3111_9\,
            data_8 => \ADC_Infrared:Net_3111_8\,
            data_7 => \ADC_Infrared:Net_3111_7\,
            data_6 => \ADC_Infrared:Net_3111_6\,
            data_5 => \ADC_Infrared:Net_3111_5\,
            data_4 => \ADC_Infrared:Net_3111_4\,
            data_3 => \ADC_Infrared:Net_3111_3\,
            data_2 => \ADC_Infrared:Net_3111_2\,
            data_1 => \ADC_Infrared:Net_3111_1\,
            data_0 => \ADC_Infrared:Net_3111_0\,
            tr_sar_out => Net_785,
            irq => \ADC_Infrared:Net_3112\,
            sw_negvref => open,
            cfg_st_sel_1 => open,
            cfg_st_sel_0 => open,
            cfg_average => open,
            cfg_resolution => open,
            cfg_differential => open,
            trigger => open,
            data_hilo_sel => open);

    \ADC_Infrared:cy_psoc4_sarmux_8\:p4sarmuxcell
        GENERIC MAP(
            cy_registers => "",
            input_mode => "0000",
            muxin_width => 4);

    \HCSR04_Timer:cy_m0s8_tcpwm_1\:m0s8tcpwmcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => Net_542_ff11,
            capture => Net_714,
            count => '1',
            reload => Net_714,
            stop => Net_714,
            start => Net_714,
            tr_underflow => Net_718,
            tr_overflow => Net_717,
            tr_compare_match => Net_719,
            line_out => Net_720,
            line_out_compl => Net_721,
            interrupt => Net_673);

    HCSR04_Timeout_Intr:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_673,
            clock => ClockBlock_HFCLK);

    \HCSR04_Control:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clken_mode => 1)
        PORT MAP(
            control_7 => \HCSR04_Control:control_7\,
            control_6 => \HCSR04_Control:control_6\,
            control_5 => \HCSR04_Control:control_5\,
            control_4 => \HCSR04_Control:control_4\,
            control_3 => \HCSR04_Control:control_3\,
            control_2 => \HCSR04_Control:control_2\,
            control_1 => Net_901_1,
            control_0 => Net_901_0,
            busclk => ClockBlock_HFCLK);

    \UARTCOMMS:SCB_IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_884,
            clock => ClockBlock_HFCLK);

    \UARTCOMMS:SCB\:m0s8scbcell
        GENERIC MAP(
            cy_registers => "",
            scb_mode => 2)
        PORT MAP(
            clock => \UARTCOMMS:Net_847_ff4\,
            interrupt => Net_884,
            rx => open,
            tx => \UARTCOMMS:Net_1062\,
            cts => open,
            rts => \UARTCOMMS:Net_1053\,
            mosi_m => \UARTCOMMS:Net_1061\,
            miso_m => open,
            select_m_3 => \UARTCOMMS:ss_3\,
            select_m_2 => \UARTCOMMS:ss_2\,
            select_m_1 => \UARTCOMMS:ss_1\,
            select_m_0 => \UARTCOMMS:ss_0\,
            sclk_m => \UARTCOMMS:Net_1059\,
            mosi_s => open,
            miso_s => \UARTCOMMS:Net_1055\,
            select_s => open,
            sclk_s => open,
            tx_req => Net_887,
            rx_req => Net_886);

    \HB25_PWM:cy_m0s8_tcpwm_1\:m0s8tcpwmcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => Net_1586_ff12,
            capture => '0',
            count => '1',
            reload => '0',
            stop => '0',
            start => '0',
            tr_underflow => Net_1430,
            tr_overflow => Net_1429,
            tr_compare_match => Net_1431,
            line_out => Net_1537,
            line_out_compl => Net_1432,
            interrupt => Net_1428);

    \I2C_Master:SCB_IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_1472,
            clock => ClockBlock_HFCLK);

    \I2C_Master:SCB\:m0s8scbcell
        GENERIC MAP(
            cy_registers => "",
            scb_mode => 0)
        PORT MAP(
            clock => \I2C_Master:Net_847_ff2\,
            interrupt => Net_1472,
            rx => open,
            tx => \I2C_Master:Net_1062\,
            cts => open,
            rts => \I2C_Master:Net_1053\,
            mosi_m => \I2C_Master:Net_1061\,
            miso_m => open,
            select_m_3 => \I2C_Master:ss_3\,
            select_m_2 => \I2C_Master:ss_2\,
            select_m_1 => \I2C_Master:ss_1\,
            select_m_0 => \I2C_Master:ss_0\,
            sclk_m => \I2C_Master:Net_1059\,
            mosi_s => open,
            miso_s => \I2C_Master:Net_1055\,
            select_s => open,
            sclk_s => open,
            scl => \I2C_Master:Net_580\,
            sda => \I2C_Master:Net_581\,
            tx_req => Net_1475,
            rx_req => Net_1474);

    \Phase_Counter:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_75_digital,
            status_6 => \Phase_Counter:CounterUDB:status_6\,
            status_5 => \Phase_Counter:CounterUDB:status_5\,
            status_4 => open,
            status_3 => \Phase_Counter:CounterUDB:status_3\,
            status_2 => \Phase_Counter:CounterUDB:status_2\,
            status_1 => \Phase_Counter:CounterUDB:status_1\,
            status_0 => \Phase_Counter:CounterUDB:status_0\,
            interrupt => Net_2621);

    \Phase_Counter:CounterUDB:sC32:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_75_digital,
            cs_addr_2 => Net_112,
            cs_addr_1 => \Phase_Counter:CounterUDB:count_enable\,
            busclk => ClockBlock_HFCLK,
            ce0 => \Phase_Counter:CounterUDB:sC32:counterdp:u0.ce0__sig\,
            cl0 => \Phase_Counter:CounterUDB:sC32:counterdp:u0.cl0__sig\,
            z0 => \Phase_Counter:CounterUDB:sC32:counterdp:u0.z0__sig\,
            ff0 => \Phase_Counter:CounterUDB:sC32:counterdp:u0.ff0__sig\,
            ce1 => \Phase_Counter:CounterUDB:sC32:counterdp:u0.ce1__sig\,
            cl1 => \Phase_Counter:CounterUDB:sC32:counterdp:u0.cl1__sig\,
            z1 => \Phase_Counter:CounterUDB:sC32:counterdp:u0.z1__sig\,
            ff1 => \Phase_Counter:CounterUDB:sC32:counterdp:u0.ff1__sig\,
            co_msb => \Phase_Counter:CounterUDB:sC32:counterdp:u0.co_msb__sig\,
            sol_msb => \Phase_Counter:CounterUDB:sC32:counterdp:u0.sol_msb__sig\,
            cfbo => \Phase_Counter:CounterUDB:sC32:counterdp:u0.cfbo__sig\,
            sil => \Phase_Counter:CounterUDB:sC32:counterdp:u1.sor__sig\,
            cmsbi => \Phase_Counter:CounterUDB:sC32:counterdp:u1.cmsbo__sig\);

    \Phase_Counter:CounterUDB:sC32:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_75_digital,
            cs_addr_2 => Net_112,
            cs_addr_1 => \Phase_Counter:CounterUDB:count_enable\,
            busclk => ClockBlock_HFCLK,
            ce0i => \Phase_Counter:CounterUDB:sC32:counterdp:u0.ce0__sig\,
            cl0i => \Phase_Counter:CounterUDB:sC32:counterdp:u0.cl0__sig\,
            z0i => \Phase_Counter:CounterUDB:sC32:counterdp:u0.z0__sig\,
            ff0i => \Phase_Counter:CounterUDB:sC32:counterdp:u0.ff0__sig\,
            ce1i => \Phase_Counter:CounterUDB:sC32:counterdp:u0.ce1__sig\,
            cl1i => \Phase_Counter:CounterUDB:sC32:counterdp:u0.cl1__sig\,
            z1i => \Phase_Counter:CounterUDB:sC32:counterdp:u0.z1__sig\,
            ff1i => \Phase_Counter:CounterUDB:sC32:counterdp:u0.ff1__sig\,
            ci => \Phase_Counter:CounterUDB:sC32:counterdp:u0.co_msb__sig\,
            sir => \Phase_Counter:CounterUDB:sC32:counterdp:u0.sol_msb__sig\,
            cfbi => \Phase_Counter:CounterUDB:sC32:counterdp:u0.cfbo__sig\,
            sor => \Phase_Counter:CounterUDB:sC32:counterdp:u1.sor__sig\,
            cmsbo => \Phase_Counter:CounterUDB:sC32:counterdp:u1.cmsbo__sig\,
            ce0 => \Phase_Counter:CounterUDB:sC32:counterdp:u1.ce0__sig\,
            cl0 => \Phase_Counter:CounterUDB:sC32:counterdp:u1.cl0__sig\,
            z0 => \Phase_Counter:CounterUDB:sC32:counterdp:u1.z0__sig\,
            ff0 => \Phase_Counter:CounterUDB:sC32:counterdp:u1.ff0__sig\,
            ce1 => \Phase_Counter:CounterUDB:sC32:counterdp:u1.ce1__sig\,
            cl1 => \Phase_Counter:CounterUDB:sC32:counterdp:u1.cl1__sig\,
            z1 => \Phase_Counter:CounterUDB:sC32:counterdp:u1.z1__sig\,
            ff1 => \Phase_Counter:CounterUDB:sC32:counterdp:u1.ff1__sig\,
            co_msb => \Phase_Counter:CounterUDB:sC32:counterdp:u1.co_msb__sig\,
            sol_msb => \Phase_Counter:CounterUDB:sC32:counterdp:u1.sol_msb__sig\,
            cfbo => \Phase_Counter:CounterUDB:sC32:counterdp:u1.cfbo__sig\,
            sil => \Phase_Counter:CounterUDB:sC32:counterdp:u2.sor__sig\,
            cmsbi => \Phase_Counter:CounterUDB:sC32:counterdp:u2.cmsbo__sig\);

    \Phase_Counter:CounterUDB:sC32:counterdp:u2\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_75_digital,
            cs_addr_2 => Net_112,
            cs_addr_1 => \Phase_Counter:CounterUDB:count_enable\,
            busclk => ClockBlock_HFCLK,
            ce0i => \Phase_Counter:CounterUDB:sC32:counterdp:u1.ce0__sig\,
            cl0i => \Phase_Counter:CounterUDB:sC32:counterdp:u1.cl0__sig\,
            z0i => \Phase_Counter:CounterUDB:sC32:counterdp:u1.z0__sig\,
            ff0i => \Phase_Counter:CounterUDB:sC32:counterdp:u1.ff0__sig\,
            ce1i => \Phase_Counter:CounterUDB:sC32:counterdp:u1.ce1__sig\,
            cl1i => \Phase_Counter:CounterUDB:sC32:counterdp:u1.cl1__sig\,
            z1i => \Phase_Counter:CounterUDB:sC32:counterdp:u1.z1__sig\,
            ff1i => \Phase_Counter:CounterUDB:sC32:counterdp:u1.ff1__sig\,
            ci => \Phase_Counter:CounterUDB:sC32:counterdp:u1.co_msb__sig\,
            sir => \Phase_Counter:CounterUDB:sC32:counterdp:u1.sol_msb__sig\,
            cfbi => \Phase_Counter:CounterUDB:sC32:counterdp:u1.cfbo__sig\,
            sor => \Phase_Counter:CounterUDB:sC32:counterdp:u2.sor__sig\,
            cmsbo => \Phase_Counter:CounterUDB:sC32:counterdp:u2.cmsbo__sig\,
            ce0 => \Phase_Counter:CounterUDB:sC32:counterdp:u2.ce0__sig\,
            cl0 => \Phase_Counter:CounterUDB:sC32:counterdp:u2.cl0__sig\,
            z0 => \Phase_Counter:CounterUDB:sC32:counterdp:u2.z0__sig\,
            ff0 => \Phase_Counter:CounterUDB:sC32:counterdp:u2.ff0__sig\,
            ce1 => \Phase_Counter:CounterUDB:sC32:counterdp:u2.ce1__sig\,
            cl1 => \Phase_Counter:CounterUDB:sC32:counterdp:u2.cl1__sig\,
            z1 => \Phase_Counter:CounterUDB:sC32:counterdp:u2.z1__sig\,
            ff1 => \Phase_Counter:CounterUDB:sC32:counterdp:u2.ff1__sig\,
            co_msb => \Phase_Counter:CounterUDB:sC32:counterdp:u2.co_msb__sig\,
            sol_msb => \Phase_Counter:CounterUDB:sC32:counterdp:u2.sol_msb__sig\,
            cfbo => \Phase_Counter:CounterUDB:sC32:counterdp:u2.cfbo__sig\,
            sil => \Phase_Counter:CounterUDB:sC32:counterdp:u3.sor__sig\,
            cmsbi => \Phase_Counter:CounterUDB:sC32:counterdp:u3.cmsbo__sig\);

    \Phase_Counter:CounterUDB:sC32:counterdp:u3\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_75_digital,
            cs_addr_2 => Net_112,
            cs_addr_1 => \Phase_Counter:CounterUDB:count_enable\,
            z0_comb => \Phase_Counter:CounterUDB:status_1\,
            f0_comb => \Phase_Counter:CounterUDB:overflow\,
            cl1_comb => \Phase_Counter:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Phase_Counter:CounterUDB:status_6\,
            f0_blk_stat_comb => \Phase_Counter:CounterUDB:status_5\,
            busclk => ClockBlock_HFCLK,
            ce0i => \Phase_Counter:CounterUDB:sC32:counterdp:u2.ce0__sig\,
            cl0i => \Phase_Counter:CounterUDB:sC32:counterdp:u2.cl0__sig\,
            z0i => \Phase_Counter:CounterUDB:sC32:counterdp:u2.z0__sig\,
            ff0i => \Phase_Counter:CounterUDB:sC32:counterdp:u2.ff0__sig\,
            ce1i => \Phase_Counter:CounterUDB:sC32:counterdp:u2.ce1__sig\,
            cl1i => \Phase_Counter:CounterUDB:sC32:counterdp:u2.cl1__sig\,
            z1i => \Phase_Counter:CounterUDB:sC32:counterdp:u2.z1__sig\,
            ff1i => \Phase_Counter:CounterUDB:sC32:counterdp:u2.ff1__sig\,
            ci => \Phase_Counter:CounterUDB:sC32:counterdp:u2.co_msb__sig\,
            sir => \Phase_Counter:CounterUDB:sC32:counterdp:u2.sol_msb__sig\,
            cfbi => \Phase_Counter:CounterUDB:sC32:counterdp:u2.cfbo__sig\,
            sor => \Phase_Counter:CounterUDB:sC32:counterdp:u3.sor__sig\,
            cmsbo => \Phase_Counter:CounterUDB:sC32:counterdp:u3.cmsbo__sig\);

    PhaseCounter_Intr:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_2621,
            clock => ClockBlock_HFCLK);

    cydff_1:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => cydff_1,
            clk_en => open,
            clock_0 => Net_1584);

    \Phase_Counter:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Phase_Counter:CounterUDB:overflow_reg_i\,
            clock_0 => Net_75_digital,
            main_0 => \Phase_Counter:CounterUDB:overflow\);

    \Phase_Counter:CounterUDB:underflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Phase_Counter:CounterUDB:underflow_reg_i\,
            clock_0 => Net_75_digital,
            main_0 => \Phase_Counter:CounterUDB:status_1\);

    \Phase_Counter:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Phase_Counter:CounterUDB:prevCompare\,
            clock_0 => Net_75_digital,
            main_0 => \Phase_Counter:CounterUDB:cmp_out_i\);

    \Phase_Counter:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Phase_Counter:CounterUDB:count_stored_i\,
            clock_0 => Net_75_digital,
            main_0 => Net_1622);

    Net_1622:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * main_1 * !main_2 * !main_3) + (!main_0 * main_1 * main_2 * main_3) + (main_0 * !main_1 * !main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * main_3) + (main_0 * main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_1622,
            clock_0 => Net_75_digital,
            main_0 => Net_69,
            main_1 => Net_70,
            main_2 => Net_3174,
            main_3 => Net_3173);

    Net_112:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * main_1 * !main_2 * !main_3) + (main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * !main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_112,
            clock_0 => Net_75_digital,
            main_0 => Net_69,
            main_1 => Net_70,
            main_2 => Net_3174,
            main_3 => Net_3173);

    Net_69:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_69,
            clock_0 => Net_75_digital,
            main_0 => Net_3174);

    Net_70:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => Net_70,
            clock_0 => Net_75_digital,
            main_0 => Net_3173);

END __DEFAULT__;
