INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/CEP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CEP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/Comparator_2bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_2bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/Comparator_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/Controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/D_FlipFlop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_FlipFlop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/Datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/DownClocking_BaudRate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DownClocking_BaudRate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/DownClocking_clk.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DownClocking_clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/Edge_to_Pulse.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_to_Pulse
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/DriveA/Workspaces/Vivado/DSD_Lab/E7/E7.srcs/sources_1/new/MUX2x1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2x1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/Reloadable_DownCounter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reloadable_DownCounter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/ShiftReg_10bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftReg_10bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/StateMachine.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateMachine
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sim_1/new/Testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
