{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 11:24:08 2025 " "Info: Processing started: Thu Dec 18 11:24:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off IIR_FFT_PROJECT -c IIR_FFT_PROJECT --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off IIR_FFT_PROJECT -c IIR_FFT_PROJECT --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 7 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "slow_clk " "Info: Detected ripple clock \"slow_clk\" as buffer" {  } { { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "slow_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register fft4_core:u_fft\|o_im\[4\] register fft_mag\[15\] 192.64 MHz 5.191 ns Internal " "Info: Clock \"clk\" has Internal fmax of 192.64 MHz between source register \"fft4_core:u_fft\|o_im\[4\]\" and destination register \"fft_mag\[15\]\" (period= 5.191 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.971 ns + Longest register register " "Info: + Longest register to register delay is 4.971 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fft4_core:u_fft\|o_im\[4\] 1 REG LCFF_X43_Y23_N23 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y23_N23; Fanout = 3; REG Node = 'fft4_core:u_fft\|o_im\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft4_core:u_fft|o_im[4] } "NODE_NAME" } } { "fft_core.vhd" "" { Text "E:/IIR_FFT_PROJECT/fft_core.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.393 ns) 1.116 ns Add3~6 2 COMB LCCOMB_X42_Y23_N4 2 " "Info: 2: + IC(0.723 ns) + CELL(0.393 ns) = 1.116 ns; Loc. = LCCOMB_X42_Y23_N4; Fanout = 2; COMB Node = 'Add3~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { fft4_core:u_fft|o_im[4] Add3~6 } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.187 ns Add3~9 3 COMB LCCOMB_X42_Y23_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.187 ns; Loc. = LCCOMB_X42_Y23_N6; Fanout = 2; COMB Node = 'Add3~9'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~6 Add3~9 } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.258 ns Add3~12 4 COMB LCCOMB_X42_Y23_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.258 ns; Loc. = LCCOMB_X42_Y23_N8; Fanout = 2; COMB Node = 'Add3~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~9 Add3~12 } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.329 ns Add3~15 5 COMB LCCOMB_X42_Y23_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.329 ns; Loc. = LCCOMB_X42_Y23_N10; Fanout = 2; COMB Node = 'Add3~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~12 Add3~15 } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.400 ns Add3~18 6 COMB LCCOMB_X42_Y23_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.400 ns; Loc. = LCCOMB_X42_Y23_N12; Fanout = 2; COMB Node = 'Add3~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~15 Add3~18 } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.559 ns Add3~21 7 COMB LCCOMB_X42_Y23_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 1.559 ns; Loc. = LCCOMB_X42_Y23_N14; Fanout = 2; COMB Node = 'Add3~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Add3~18 Add3~21 } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.630 ns Add3~24 8 COMB LCCOMB_X42_Y23_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.630 ns; Loc. = LCCOMB_X42_Y23_N16; Fanout = 2; COMB Node = 'Add3~24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~21 Add3~24 } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.701 ns Add3~27 9 COMB LCCOMB_X42_Y23_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.701 ns; Loc. = LCCOMB_X42_Y23_N18; Fanout = 2; COMB Node = 'Add3~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~24 Add3~27 } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.772 ns Add3~30 10 COMB LCCOMB_X42_Y23_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.772 ns; Loc. = LCCOMB_X42_Y23_N20; Fanout = 2; COMB Node = 'Add3~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~27 Add3~30 } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.843 ns Add3~33 11 COMB LCCOMB_X42_Y23_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.843 ns; Loc. = LCCOMB_X42_Y23_N22; Fanout = 2; COMB Node = 'Add3~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~30 Add3~33 } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.914 ns Add3~36 12 COMB LCCOMB_X42_Y23_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.914 ns; Loc. = LCCOMB_X42_Y23_N24; Fanout = 2; COMB Node = 'Add3~36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add3~33 Add3~36 } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.324 ns Add3~38 13 COMB LCCOMB_X42_Y23_N26 1 " "Info: 13: + IC(0.000 ns) + CELL(0.410 ns) = 2.324 ns; Loc. = LCCOMB_X42_Y23_N26; Fanout = 1; COMB Node = 'Add3~38'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add3~36 Add3~38 } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.271 ns) 3.350 ns Add3~40 14 COMB LCCOMB_X43_Y22_N30 2 " "Info: 14: + IC(0.755 ns) + CELL(0.271 ns) = 3.350 ns; Loc. = LCCOMB_X43_Y22_N30; Fanout = 2; COMB Node = 'Add3~40'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { Add3~38 Add3~40 } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.393 ns) 4.406 ns fft_mag\[13\]~44 15 COMB LCCOMB_X42_Y22_N26 2 " "Info: 15: + IC(0.663 ns) + CELL(0.393 ns) = 4.406 ns; Loc. = LCCOMB_X42_Y22_N26; Fanout = 2; COMB Node = 'fft_mag\[13\]~44'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.056 ns" { Add3~40 fft_mag[13]~44 } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.477 ns fft_mag\[14\]~46 16 COMB LCCOMB_X42_Y22_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.477 ns; Loc. = LCCOMB_X42_Y22_N28; Fanout = 1; COMB Node = 'fft_mag\[14\]~46'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { fft_mag[13]~44 fft_mag[14]~46 } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.887 ns fft_mag\[15\]~47 17 COMB LCCOMB_X42_Y22_N30 1 " "Info: 17: + IC(0.000 ns) + CELL(0.410 ns) = 4.887 ns; Loc. = LCCOMB_X42_Y22_N30; Fanout = 1; COMB Node = 'fft_mag\[15\]~47'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { fft_mag[14]~46 fft_mag[15]~47 } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.971 ns fft_mag\[15\] 18 REG LCFF_X42_Y22_N31 1 " "Info: 18: + IC(0.000 ns) + CELL(0.084 ns) = 4.971 ns; Loc. = LCFF_X42_Y22_N31; Fanout = 1; REG Node = 'fft_mag\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { fft_mag[15]~47 fft_mag[15] } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.830 ns ( 56.93 % ) " "Info: Total cell delay = 2.830 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.141 ns ( 43.07 % ) " "Info: Total interconnect delay = 2.141 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.971 ns" { fft4_core:u_fft|o_im[4] Add3~6 Add3~9 Add3~12 Add3~15 Add3~18 Add3~21 Add3~24 Add3~27 Add3~30 Add3~33 Add3~36 Add3~38 Add3~40 fft_mag[13]~44 fft_mag[14]~46 fft_mag[15]~47 fft_mag[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.971 ns" { fft4_core:u_fft|o_im[4] {} Add3~6 {} Add3~9 {} Add3~12 {} Add3~15 {} Add3~18 {} Add3~21 {} Add3~24 {} Add3~27 {} Add3~30 {} Add3~33 {} Add3~36 {} Add3~38 {} Add3~40 {} fft_mag[13]~44 {} fft_mag[14]~46 {} fft_mag[15]~47 {} fft_mag[15] {} } { 0.000ns 0.723ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.755ns 0.663ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.393ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.006 ns - Smallest " "Info: - Smallest clock skew is -0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.856 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 4.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.613 ns) + CELL(0.787 ns) 2.359 ns slow_clk 2 REG LCFF_X50_Y1_N29 1 " "Info: 2: + IC(0.613 ns) + CELL(0.787 ns) = 2.359 ns; Loc. = LCFF_X50_Y1_N29; Fanout = 1; REG Node = 'slow_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { clk slow_clk } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.000 ns) 3.094 ns slow_clk~clkctrl 3 COMB CLKCTRL_G15 254 " "Info: 3: + IC(0.735 ns) + CELL(0.000 ns) = 3.094 ns; Loc. = CLKCTRL_G15; Fanout = 254; COMB Node = 'slow_clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { slow_clk slow_clk~clkctrl } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.225 ns) + CELL(0.537 ns) 4.856 ns fft_mag\[15\] 4 REG LCFF_X42_Y22_N31 1 " "Info: 4: + IC(1.225 ns) + CELL(0.537 ns) = 4.856 ns; Loc. = LCFF_X42_Y22_N31; Fanout = 1; REG Node = 'fft_mag\[15\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.762 ns" { slow_clk~clkctrl fft_mag[15] } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 47.01 % ) " "Info: Total cell delay = 2.283 ns ( 47.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.573 ns ( 52.99 % ) " "Info: Total interconnect delay = 2.573 ns ( 52.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.856 ns" { clk slow_clk slow_clk~clkctrl fft_mag[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.856 ns" { clk {} clk~combout {} slow_clk {} slow_clk~clkctrl {} fft_mag[15] {} } { 0.000ns 0.000ns 0.613ns 0.735ns 1.225ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.862 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 4.862 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.613 ns) + CELL(0.787 ns) 2.359 ns slow_clk 2 REG LCFF_X50_Y1_N29 1 " "Info: 2: + IC(0.613 ns) + CELL(0.787 ns) = 2.359 ns; Loc. = LCFF_X50_Y1_N29; Fanout = 1; REG Node = 'slow_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { clk slow_clk } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.000 ns) 3.094 ns slow_clk~clkctrl 3 COMB CLKCTRL_G15 254 " "Info: 3: + IC(0.735 ns) + CELL(0.000 ns) = 3.094 ns; Loc. = CLKCTRL_G15; Fanout = 254; COMB Node = 'slow_clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { slow_clk slow_clk~clkctrl } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.537 ns) 4.862 ns fft4_core:u_fft\|o_im\[4\] 4 REG LCFF_X43_Y23_N23 3 " "Info: 4: + IC(1.231 ns) + CELL(0.537 ns) = 4.862 ns; Loc. = LCFF_X43_Y23_N23; Fanout = 3; REG Node = 'fft4_core:u_fft\|o_im\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.768 ns" { slow_clk~clkctrl fft4_core:u_fft|o_im[4] } "NODE_NAME" } } { "fft_core.vhd" "" { Text "E:/IIR_FFT_PROJECT/fft_core.vhd" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 46.96 % ) " "Info: Total cell delay = 2.283 ns ( 46.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.579 ns ( 53.04 % ) " "Info: Total interconnect delay = 2.579 ns ( 53.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.862 ns" { clk slow_clk slow_clk~clkctrl fft4_core:u_fft|o_im[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.862 ns" { clk {} clk~combout {} slow_clk {} slow_clk~clkctrl {} fft4_core:u_fft|o_im[4] {} } { 0.000ns 0.000ns 0.613ns 0.735ns 1.231ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.856 ns" { clk slow_clk slow_clk~clkctrl fft_mag[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.856 ns" { clk {} clk~combout {} slow_clk {} slow_clk~clkctrl {} fft_mag[15] {} } { 0.000ns 0.000ns 0.613ns 0.735ns 1.225ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.862 ns" { clk slow_clk slow_clk~clkctrl fft4_core:u_fft|o_im[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.862 ns" { clk {} clk~combout {} slow_clk {} slow_clk~clkctrl {} fft4_core:u_fft|o_im[4] {} } { 0.000ns 0.000ns 0.613ns 0.735ns 1.231ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "fft_core.vhd" "" { Text "E:/IIR_FFT_PROJECT/fft_core.vhd" 66 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 165 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.971 ns" { fft4_core:u_fft|o_im[4] Add3~6 Add3~9 Add3~12 Add3~15 Add3~18 Add3~21 Add3~24 Add3~27 Add3~30 Add3~33 Add3~36 Add3~38 Add3~40 fft_mag[13]~44 fft_mag[14]~46 fft_mag[15]~47 fft_mag[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.971 ns" { fft4_core:u_fft|o_im[4] {} Add3~6 {} Add3~9 {} Add3~12 {} Add3~15 {} Add3~18 {} Add3~21 {} Add3~24 {} Add3~27 {} Add3~30 {} Add3~33 {} Add3~36 {} Add3~38 {} Add3~40 {} fft_mag[13]~44 {} fft_mag[14]~46 {} fft_mag[15]~47 {} fft_mag[15] {} } { 0.000ns 0.723ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.755ns 0.663ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.393ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.856 ns" { clk slow_clk slow_clk~clkctrl fft_mag[15] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.856 ns" { clk {} clk~combout {} slow_clk {} slow_clk~clkctrl {} fft_mag[15] {} } { 0.000ns 0.000ns 0.613ns 0.735ns 1.225ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.862 ns" { clk slow_clk slow_clk~clkctrl fft4_core:u_fft|o_im[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.862 ns" { clk {} clk~combout {} slow_clk {} slow_clk~clkctrl {} fft4_core:u_fft|o_im[4] {} } { 0.000ns 0.000ns 0.613ns 0.735ns 1.231ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "fft_mag\[0\] rst clk 4.592 ns register " "Info: tsu for register \"fft_mag\[0\]\" (data pin = \"rst\", clock pin = \"clk\") is 4.592 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.484 ns + Longest pin register " "Info: + Longest pin to register delay is 9.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns rst 1 PIN PIN_T29 107 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 107; PIN Node = 'rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.383 ns) + CELL(0.438 ns) 7.663 ns fft_mag\[0\]~18 2 COMB LCCOMB_X43_Y23_N2 16 " "Info: 2: + IC(6.383 ns) + CELL(0.438 ns) = 7.663 ns; Loc. = LCCOMB_X43_Y23_N2; Fanout = 16; COMB Node = 'fft_mag\[0\]~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.821 ns" { rst fft_mag[0]~18 } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.161 ns) + CELL(0.660 ns) 9.484 ns fft_mag\[0\] 3 REG LCFF_X42_Y22_N1 1 " "Info: 3: + IC(1.161 ns) + CELL(0.660 ns) = 9.484 ns; Loc. = LCFF_X42_Y22_N1; Fanout = 1; REG Node = 'fft_mag\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { fft_mag[0]~18 fft_mag[0] } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.940 ns ( 20.46 % ) " "Info: Total cell delay = 1.940 ns ( 20.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.544 ns ( 79.54 % ) " "Info: Total interconnect delay = 7.544 ns ( 79.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.484 ns" { rst fft_mag[0]~18 fft_mag[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.484 ns" { rst {} rst~combout {} fft_mag[0]~18 {} fft_mag[0] {} } { 0.000ns 0.000ns 6.383ns 1.161ns } { 0.000ns 0.842ns 0.438ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 165 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.856 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 4.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.613 ns) + CELL(0.787 ns) 2.359 ns slow_clk 2 REG LCFF_X50_Y1_N29 1 " "Info: 2: + IC(0.613 ns) + CELL(0.787 ns) = 2.359 ns; Loc. = LCFF_X50_Y1_N29; Fanout = 1; REG Node = 'slow_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { clk slow_clk } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.000 ns) 3.094 ns slow_clk~clkctrl 3 COMB CLKCTRL_G15 254 " "Info: 3: + IC(0.735 ns) + CELL(0.000 ns) = 3.094 ns; Loc. = CLKCTRL_G15; Fanout = 254; COMB Node = 'slow_clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { slow_clk slow_clk~clkctrl } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.225 ns) + CELL(0.537 ns) 4.856 ns fft_mag\[0\] 4 REG LCFF_X42_Y22_N1 1 " "Info: 4: + IC(1.225 ns) + CELL(0.537 ns) = 4.856 ns; Loc. = LCFF_X42_Y22_N1; Fanout = 1; REG Node = 'fft_mag\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.762 ns" { slow_clk~clkctrl fft_mag[0] } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 47.01 % ) " "Info: Total cell delay = 2.283 ns ( 47.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.573 ns ( 52.99 % ) " "Info: Total interconnect delay = 2.573 ns ( 52.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.856 ns" { clk slow_clk slow_clk~clkctrl fft_mag[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.856 ns" { clk {} clk~combout {} slow_clk {} slow_clk~clkctrl {} fft_mag[0] {} } { 0.000ns 0.000ns 0.613ns 0.735ns 1.225ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.484 ns" { rst fft_mag[0]~18 fft_mag[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.484 ns" { rst {} rst~combout {} fft_mag[0]~18 {} fft_mag[0] {} } { 0.000ns 0.000ns 6.383ns 1.161ns } { 0.000ns 0.842ns 0.438ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.856 ns" { clk slow_clk slow_clk~clkctrl fft_mag[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.856 ns" { clk {} clk~combout {} slow_clk {} slow_clk~clkctrl {} fft_mag[0] {} } { 0.000ns 0.000ns 0.613ns 0.735ns 1.225ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk y_out\[4\] fft_mag\[4\] 13.479 ns register " "Info: tco from clock \"clk\" to destination pin \"y_out\[4\]\" through register \"fft_mag\[4\]\" is 13.479 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 4.856 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 4.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.613 ns) + CELL(0.787 ns) 2.359 ns slow_clk 2 REG LCFF_X50_Y1_N29 1 " "Info: 2: + IC(0.613 ns) + CELL(0.787 ns) = 2.359 ns; Loc. = LCFF_X50_Y1_N29; Fanout = 1; REG Node = 'slow_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { clk slow_clk } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.000 ns) 3.094 ns slow_clk~clkctrl 3 COMB CLKCTRL_G15 254 " "Info: 3: + IC(0.735 ns) + CELL(0.000 ns) = 3.094 ns; Loc. = CLKCTRL_G15; Fanout = 254; COMB Node = 'slow_clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { slow_clk slow_clk~clkctrl } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.225 ns) + CELL(0.537 ns) 4.856 ns fft_mag\[4\] 4 REG LCFF_X42_Y22_N9 1 " "Info: 4: + IC(1.225 ns) + CELL(0.537 ns) = 4.856 ns; Loc. = LCFF_X42_Y22_N9; Fanout = 1; REG Node = 'fft_mag\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.762 ns" { slow_clk~clkctrl fft_mag[4] } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 47.01 % ) " "Info: Total cell delay = 2.283 ns ( 47.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.573 ns ( 52.99 % ) " "Info: Total interconnect delay = 2.573 ns ( 52.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.856 ns" { clk slow_clk slow_clk~clkctrl fft_mag[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.856 ns" { clk {} clk~combout {} slow_clk {} slow_clk~clkctrl {} fft_mag[4] {} } { 0.000ns 0.000ns 0.613ns 0.735ns 1.225ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 165 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.373 ns + Longest register pin " "Info: + Longest register to pin delay is 8.373 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fft_mag\[4\] 1 REG LCFF_X42_Y22_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y22_N9; Fanout = 1; REG Node = 'fft_mag\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { fft_mag[4] } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.275 ns) 1.283 ns y_out~4 2 COMB LCCOMB_X40_Y21_N6 1 " "Info: 2: + IC(1.008 ns) + CELL(0.275 ns) = 1.283 ns; Loc. = LCCOMB_X40_Y21_N6; Fanout = 1; COMB Node = 'y_out~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { fft_mag[4] y_out~4 } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.262 ns) + CELL(2.828 ns) 8.373 ns y_out\[4\] 3 PIN PIN_AK3 0 " "Info: 3: + IC(4.262 ns) + CELL(2.828 ns) = 8.373 ns; Loc. = PIN_AK3; Fanout = 0; PIN Node = 'y_out\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.090 ns" { y_out~4 y_out[4] } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.103 ns ( 37.06 % ) " "Info: Total cell delay = 3.103 ns ( 37.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.270 ns ( 62.94 % ) " "Info: Total interconnect delay = 5.270 ns ( 62.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.373 ns" { fft_mag[4] y_out~4 y_out[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.373 ns" { fft_mag[4] {} y_out~4 {} y_out[4] {} } { 0.000ns 1.008ns 4.262ns } { 0.000ns 0.275ns 2.828ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.856 ns" { clk slow_clk slow_clk~clkctrl fft_mag[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.856 ns" { clk {} clk~combout {} slow_clk {} slow_clk~clkctrl {} fft_mag[4] {} } { 0.000ns 0.000ns 0.613ns 0.735ns 1.225ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.373 ns" { fft_mag[4] y_out~4 y_out[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.373 ns" { fft_mag[4] {} y_out~4 {} y_out[4] {} } { 0.000ns 1.008ns 4.262ns } { 0.000ns 0.275ns 2.828ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "mode y_out\[4\] 14.201 ns Longest " "Info: Longest tpd from source pin \"mode\" to destination pin \"y_out\[4\]\" is 14.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns mode 1 PIN PIN_T28 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 16; PIN Node = 'mode'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mode } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.119 ns) + CELL(0.150 ns) 7.111 ns y_out~4 2 COMB LCCOMB_X40_Y21_N6 1 " "Info: 2: + IC(6.119 ns) + CELL(0.150 ns) = 7.111 ns; Loc. = LCCOMB_X40_Y21_N6; Fanout = 1; COMB Node = 'y_out~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.269 ns" { mode y_out~4 } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.262 ns) + CELL(2.828 ns) 14.201 ns y_out\[4\] 3 PIN PIN_AK3 0 " "Info: 3: + IC(4.262 ns) + CELL(2.828 ns) = 14.201 ns; Loc. = PIN_AK3; Fanout = 0; PIN Node = 'y_out\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.090 ns" { y_out~4 y_out[4] } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.820 ns ( 26.90 % ) " "Info: Total cell delay = 3.820 ns ( 26.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.381 ns ( 73.10 % ) " "Info: Total interconnect delay = 10.381 ns ( 73.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.201 ns" { mode y_out~4 y_out[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "14.201 ns" { mode {} mode~combout {} y_out~4 {} y_out[4] {} } { 0.000ns 0.000ns 6.119ns 4.262ns } { 0.000ns 0.842ns 0.150ns 2.828ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "iir_core:u_iir\|y2\[2\] rst clk -2.125 ns register " "Info: th for register \"iir_core:u_iir\|y2\[2\]\" (data pin = \"rst\", clock pin = \"clk\") is -2.125 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.851 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 4.851 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns clk 1 CLK PIN_AD15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.613 ns) + CELL(0.787 ns) 2.359 ns slow_clk 2 REG LCFF_X50_Y1_N29 1 " "Info: 2: + IC(0.613 ns) + CELL(0.787 ns) = 2.359 ns; Loc. = LCFF_X50_Y1_N29; Fanout = 1; REG Node = 'slow_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { clk slow_clk } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.735 ns) + CELL(0.000 ns) 3.094 ns slow_clk~clkctrl 3 COMB CLKCTRL_G15 254 " "Info: 3: + IC(0.735 ns) + CELL(0.000 ns) = 3.094 ns; Loc. = CLKCTRL_G15; Fanout = 254; COMB Node = 'slow_clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { slow_clk slow_clk~clkctrl } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.220 ns) + CELL(0.537 ns) 4.851 ns iir_core:u_iir\|y2\[2\] 4 REG LCFF_X41_Y21_N31 2 " "Info: 4: + IC(1.220 ns) + CELL(0.537 ns) = 4.851 ns; Loc. = LCFF_X41_Y21_N31; Fanout = 2; REG Node = 'iir_core:u_iir\|y2\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { slow_clk~clkctrl iir_core:u_iir|y2[2] } "NODE_NAME" } } { "iir_core.vhd" "" { Text "E:/IIR_FFT_PROJECT/iir_core.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.283 ns ( 47.06 % ) " "Info: Total cell delay = 2.283 ns ( 47.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.568 ns ( 52.94 % ) " "Info: Total interconnect delay = 2.568 ns ( 52.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.851 ns" { clk slow_clk slow_clk~clkctrl iir_core:u_iir|y2[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.851 ns" { clk {} clk~combout {} slow_clk {} slow_clk~clkctrl {} iir_core:u_iir|y2[2] {} } { 0.000ns 0.000ns 0.613ns 0.735ns 1.220ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "iir_core.vhd" "" { Text "E:/IIR_FFT_PROJECT/iir_core.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.242 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns rst 1 PIN PIN_T29 107 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T29; Fanout = 107; PIN Node = 'rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "top_fft_iir.vhd" "" { Text "E:/IIR_FFT_PROJECT/top_fft_iir.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.166 ns) + CELL(0.150 ns) 7.158 ns iir_core:u_iir\|y2~2 2 COMB LCCOMB_X41_Y21_N30 1 " "Info: 2: + IC(6.166 ns) + CELL(0.150 ns) = 7.158 ns; Loc. = LCCOMB_X41_Y21_N30; Fanout = 1; COMB Node = 'iir_core:u_iir\|y2~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.316 ns" { rst iir_core:u_iir|y2~2 } "NODE_NAME" } } { "iir_core.vhd" "" { Text "E:/IIR_FFT_PROJECT/iir_core.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.242 ns iir_core:u_iir\|y2\[2\] 3 REG LCFF_X41_Y21_N31 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.242 ns; Loc. = LCFF_X41_Y21_N31; Fanout = 2; REG Node = 'iir_core:u_iir\|y2\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { iir_core:u_iir|y2~2 iir_core:u_iir|y2[2] } "NODE_NAME" } } { "iir_core.vhd" "" { Text "E:/IIR_FFT_PROJECT/iir_core.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.076 ns ( 14.86 % ) " "Info: Total cell delay = 1.076 ns ( 14.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.166 ns ( 85.14 % ) " "Info: Total interconnect delay = 6.166 ns ( 85.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.242 ns" { rst iir_core:u_iir|y2~2 iir_core:u_iir|y2[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.242 ns" { rst {} rst~combout {} iir_core:u_iir|y2~2 {} iir_core:u_iir|y2[2] {} } { 0.000ns 0.000ns 6.166ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.851 ns" { clk slow_clk slow_clk~clkctrl iir_core:u_iir|y2[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.851 ns" { clk {} clk~combout {} slow_clk {} slow_clk~clkctrl {} iir_core:u_iir|y2[2] {} } { 0.000ns 0.000ns 0.613ns 0.735ns 1.220ns } { 0.000ns 0.959ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.242 ns" { rst iir_core:u_iir|y2~2 iir_core:u_iir|y2[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.242 ns" { rst {} rst~combout {} iir_core:u_iir|y2~2 {} iir_core:u_iir|y2[2] {} } { 0.000ns 0.000ns 6.166ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 11:24:08 2025 " "Info: Processing ended: Thu Dec 18 11:24:08 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
