// Seed: 1162681629
module module_0 (
    input wor id_0,
    input wor id_1,
    input tri0 id_2,
    output supply0 id_3,
    output wand id_4,
    input wand id_5,
    input tri0 id_6,
    output tri0 id_7
);
  logic id_9;
  assign module_1.id_7 = 0;
  wire id_10;
  wire id_11;
endmodule
module module_1 #(
    parameter id_1 = 32'd5
) (
    output tri0 id_0,
    input tri1 _id_1,
    output wor id_2,
    output uwire id_3,
    input wand id_4,
    input tri1 id_5,
    input wire id_6,
    input supply0 id_7,
    input wand id_8,
    output tri0 id_9,
    output tri0 id_10
);
  wire [id_1 : -1] id_12;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_7,
      id_9,
      id_9,
      id_6,
      id_8,
      id_0
  );
endmodule
