Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Thu Apr 30 07:46:27 2020
| Host         : ukallakuri-Lenovo-YOGA-910-13IKB running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file ds_top_wrapper_control_sets_placed.rpt
| Design       : ds_top_wrapper
| Device       : xc7a100t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               8 |            3 |
| No           | Yes                   | No                     |             151 |           44 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+---------------+-----------------------------------------+------------------+----------------+
|      Clock Signal      | Enable Signal |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+------------------------+---------------+-----------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG         |               | tp_dac/pwm_out_int_reg0                 |                1 |              1 |
|  dig_wave_gen/sqw/flag |               | rst_IBUF                                |                3 |              8 |
|  clk_IBUF_BUFG         |               | dig_wave_gen/sqw/counter[19]_i_1__1_n_0 |                6 |             20 |
|  clk_IBUF_BUFG         |               | dig_wave_gen/sw/counter[19]_i_1__0_n_0  |                6 |             20 |
|  clk_IBUF_BUFG         |               | dig_wave_gen/tw/counter[19]_i_1_n_0     |                6 |             20 |
|  clk_IBUF_BUFG         |               | rst_IBUF                                |               25 |             90 |
+------------------------+---------------+-----------------------------------------+------------------+----------------+


