/******************************************************************************
* Copyright (c) 2018 - 2020 Xilinx, Inc.  All rights reserved.
* Copyright (c) 2022 - 2023 Advanced Micro Devices, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT
******************************************************************************/

#ifndef XPM_PINFUNC_PLAT_H_
#define XPM_PINFUNC_PLAT_H_

#ifdef __cplusplus
extern "C" {
#endif
enum PmPinGrpIds {
	PIN_GRP_OSPI0_0,
	PIN_GRP_OSPI0_0_SS,
	PIN_GRP_OSPI0_0_RST_N,
	PIN_GRP_OSPI0_0_ECC_FAIL_0,
	PIN_GRP_OSPI0_0_ECC_FAIL_1,
};
#ifdef __cplusplus
}
#endif

/** @} */
#endif /* XPM_PINFUNC_PLAT_H_ */
