Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jun 14 18:06:45 2024
| Host         : PC_Alessandro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7z014s-clg484
| Speed File   : -2  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[16] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[17] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[18] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: OUT_TIME_P[9] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[0].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[0].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[0].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[0].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[0].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[0].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[0].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[10].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[10].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[10].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[10].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[10].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[10].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[10].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[11].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[11].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[11].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[11].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[11].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[11].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[11].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[12].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[12].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[12].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[12].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[12].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[12].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[12].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[13].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[13].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[13].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[13].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[13].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[13].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[13].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[14].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[14].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[14].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[14].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[14].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[14].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[14].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[15].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[15].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[15].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[15].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[15].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[15].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[15].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[16].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[16].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[16].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[16].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[16].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[16].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[16].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[17].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[17].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[17].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[17].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[17].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[17].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[17].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[18].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[18].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[18].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[18].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[18].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[18].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[18].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[1].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[1].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[1].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[1].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[1].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[1].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[1].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[2].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[2].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[2].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[2].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[2].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[2].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[2].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[3].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[3].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[3].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[3].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[3].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[3].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[3].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[4].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[4].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[4].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[4].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[4].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[4].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[4].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[5].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[5].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[5].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[5].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[5].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[5].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[5].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[6].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[6].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[6].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[6].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[6].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[6].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[6].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[7].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[7].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[7].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[7].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[7].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[7].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[7].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[8].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[8].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[8].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[8].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[8].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[8].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[8].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[9].single_channel_inst/ADC/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[9].single_channel_inst/ADC_ok_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[9].single_channel_inst/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[9].single_channel_inst/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[9].single_channel_inst/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: MULTYCHANNEL/channel[9].single_channel_inst/Time_block/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MULTYCHANNEL/channel[9].single_channel_inst/Time_block/state_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: Pulser_module/PULSER_OUT_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 950 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 58 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 58 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 95 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.741    -1547.761                   1613                32655        0.020        0.000                      0                32655        1.370        0.000                       0                 13939  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
Quartz25                       {0.000 20.000}       40.000          25.000          
REF_CLK2_P                     {0.000 20.000}       40.000          25.000          
REF_CLK_P                      {0.000 20.000}       40.000          25.000          
RING_OSC                       {0.000 2.000}        4.000           250.000         
clk_fpga_0                     {0.000 20.000}       40.000          25.000          
multiphase_clock/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0           {0.357 2.857}        5.000           200.000         
  clk_out2_clk_wiz_0           {0.714 3.214}        5.000           200.000         
  clk_out3_clk_wiz_0           {1.071 3.571}        5.000           200.000         
  clk_out4_clk_wiz_0           {1.429 3.929}        5.000           200.000         
  clk_out5_clk_wiz_0           {1.786 4.286}        5.000           200.000         
  clk_out6_clk_wiz_0           {2.143 4.643}        5.000           200.000         
  clk_out7_clk_wiz_0           {2.500 5.000}        5.000           200.000         
  clkfbout_clk_wiz_0           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Quartz25                            35.748        0.000                      0                  125        0.235        0.000                      0                  125       19.500        0.000                       0                    84  
REF_CLK2_P                          35.796        0.000                      0                   63        0.264        0.000                      0                   63       19.500        0.000                       0                    48  
REF_CLK_P                           35.796        0.000                      0                   63        0.264        0.000                      0                   63       19.500        0.000                       0                    48  
RING_OSC                             0.436        0.000                      0                  285        0.259        0.000                      0                  285        1.500        0.000                       0                   285  
multiphase_clock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                -1.223     -326.074                   1214                29987        0.020        0.000                      0                29987        1.370        0.000                       0                 12852  
  clk_out2_clk_wiz_0                 3.752        0.000                      0                   19        0.204        0.000                      0                   19        2.000        0.000                       0                    78  
  clk_out3_clk_wiz_0                 0.796        0.000                      0                   38        0.203        0.000                      0                   38        2.000        0.000                       0                   116  
  clk_out4_clk_wiz_0                 0.932        0.000                      0                   76        0.115        0.000                      0                   76        2.000        0.000                       0                   173  
  clk_out5_clk_wiz_0                 0.646        0.000                      0                   38        0.236        0.000                      0                   38        2.000        0.000                       0                    78  
  clk_out6_clk_wiz_0                 0.691        0.000                      0                   76        0.180        0.000                      0                   76        2.000        0.000                       0                   154  
  clk_out7_clk_wiz_0                 0.798        0.000                      0                   38        0.149        0.000                      0                   38        2.000        0.000                       0                    98  
  clkfbout_clk_wiz_0                                                                                                                                                             8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  RING_OSC                 -0.039       -0.039                      1                   38        1.587        0.000                      0                   38  
RING_OSC            clk_out1_clk_wiz_0       -0.925      -11.253                     19                   19        0.222        0.000                      0                   19  
Quartz25            clk_out2_clk_wiz_0       -6.741     -288.377                     57                   57        3.694        0.000                      0                   57  
Quartz25            clk_out3_clk_wiz_0       -6.482     -273.328                     57                   57        3.376        0.000                      0                   57  
Quartz25            clk_out4_clk_wiz_0       -6.224     -258.348                     57                   57        3.058        0.000                      0                   57  
Quartz25            clk_out5_clk_wiz_0       -4.602     -133.540                     38                   38        2.739        0.000                      0                   38  
Quartz25            clk_out6_clk_wiz_0       -4.341     -123.142                     38                   38        2.421        0.000                      0                   38  
Quartz25            clk_out7_clk_wiz_0       -4.082     -115.026                     39                   39        2.102        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  RING_OSC                  0.106        0.000                      0                  285        1.999        0.000                      0                  285  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       -0.600      -18.633                     93                 1363        0.420        0.000                      0                 1363  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Quartz25
  To Clock:  Quartz25

Setup :            0  Failing Endpoints,  Worst Slack       35.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.748ns  (required time - arrival time)
  Source:                 CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContTimeOK_2_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.466ns (36.209%)  route 2.583ns (63.791%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.569ns = ( 44.569 - 40.000 ) 
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.476     4.992    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X27Y40         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.379     5.371 f  CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/Q
                         net (fo=4, routed)           0.685     6.056    CLK_SAFE_MODULE/ContTimeOK_2_reg[6]
    SLICE_X25Y41         LUT2 (Prop_lut2_I1_O)        0.105     6.161 r  CLK_SAFE_MODULE/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.161    CLK_SAFE_MODULE/i__carry_i_6__1_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.618 r  CLK_SAFE_MODULE/ltOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.618    CLK_SAFE_MODULE/ltOp_inferred__3/i__carry_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     6.834 r  CLK_SAFE_MODULE/ltOp_inferred__3/i__carry__0/CO[0]
                         net (fo=1, routed)           0.811     7.645    CLK_SAFE_MODULE/ltOp_inferred__3/i__carry__0_n_3
    SLICE_X27Y47         LUT6 (Prop_lut6_I4_O)        0.309     7.954 r  CLK_SAFE_MODULE/ContTimeOK_2[0]_i_1/O
                         net (fo=14, routed)          1.087     9.041    CLK_SAFE_MODULE/ContTimeOK_2
    SLICE_X27Y40         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    43.249 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.320    44.569    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X27Y40         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[4]/C
                         clock pessimism              0.423    44.992    
                         clock uncertainty           -0.035    44.957    
    SLICE_X27Y40         FDCE (Setup_fdce_C_CE)      -0.168    44.789    CLK_SAFE_MODULE/ContTimeOK_2_reg[4]
  -------------------------------------------------------------------
                         required time                         44.789    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                 35.748    

Slack (MET) :             35.748ns  (required time - arrival time)
  Source:                 CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContTimeOK_2_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.466ns (36.209%)  route 2.583ns (63.791%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.569ns = ( 44.569 - 40.000 ) 
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.476     4.992    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X27Y40         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.379     5.371 f  CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/Q
                         net (fo=4, routed)           0.685     6.056    CLK_SAFE_MODULE/ContTimeOK_2_reg[6]
    SLICE_X25Y41         LUT2 (Prop_lut2_I1_O)        0.105     6.161 r  CLK_SAFE_MODULE/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.161    CLK_SAFE_MODULE/i__carry_i_6__1_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.618 r  CLK_SAFE_MODULE/ltOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.618    CLK_SAFE_MODULE/ltOp_inferred__3/i__carry_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     6.834 r  CLK_SAFE_MODULE/ltOp_inferred__3/i__carry__0/CO[0]
                         net (fo=1, routed)           0.811     7.645    CLK_SAFE_MODULE/ltOp_inferred__3/i__carry__0_n_3
    SLICE_X27Y47         LUT6 (Prop_lut6_I4_O)        0.309     7.954 r  CLK_SAFE_MODULE/ContTimeOK_2[0]_i_1/O
                         net (fo=14, routed)          1.087     9.041    CLK_SAFE_MODULE/ContTimeOK_2
    SLICE_X27Y40         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    43.249 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.320    44.569    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X27Y40         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[5]/C
                         clock pessimism              0.423    44.992    
                         clock uncertainty           -0.035    44.957    
    SLICE_X27Y40         FDCE (Setup_fdce_C_CE)      -0.168    44.789    CLK_SAFE_MODULE/ContTimeOK_2_reg[5]
  -------------------------------------------------------------------
                         required time                         44.789    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                 35.748    

Slack (MET) :             35.748ns  (required time - arrival time)
  Source:                 CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.466ns (36.209%)  route 2.583ns (63.791%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.569ns = ( 44.569 - 40.000 ) 
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.476     4.992    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X27Y40         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.379     5.371 f  CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/Q
                         net (fo=4, routed)           0.685     6.056    CLK_SAFE_MODULE/ContTimeOK_2_reg[6]
    SLICE_X25Y41         LUT2 (Prop_lut2_I1_O)        0.105     6.161 r  CLK_SAFE_MODULE/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.161    CLK_SAFE_MODULE/i__carry_i_6__1_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.618 r  CLK_SAFE_MODULE/ltOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.618    CLK_SAFE_MODULE/ltOp_inferred__3/i__carry_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     6.834 r  CLK_SAFE_MODULE/ltOp_inferred__3/i__carry__0/CO[0]
                         net (fo=1, routed)           0.811     7.645    CLK_SAFE_MODULE/ltOp_inferred__3/i__carry__0_n_3
    SLICE_X27Y47         LUT6 (Prop_lut6_I4_O)        0.309     7.954 r  CLK_SAFE_MODULE/ContTimeOK_2[0]_i_1/O
                         net (fo=14, routed)          1.087     9.041    CLK_SAFE_MODULE/ContTimeOK_2
    SLICE_X27Y40         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    43.249 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.320    44.569    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X27Y40         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/C
                         clock pessimism              0.423    44.992    
                         clock uncertainty           -0.035    44.957    
    SLICE_X27Y40         FDCE (Setup_fdce_C_CE)      -0.168    44.789    CLK_SAFE_MODULE/ContTimeOK_2_reg[6]
  -------------------------------------------------------------------
                         required time                         44.789    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                 35.748    

Slack (MET) :             35.748ns  (required time - arrival time)
  Source:                 CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContTimeOK_2_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        4.049ns  (logic 1.466ns (36.209%)  route 2.583ns (63.791%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.569ns = ( 44.569 - 40.000 ) 
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.476     4.992    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X27Y40         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.379     5.371 f  CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/Q
                         net (fo=4, routed)           0.685     6.056    CLK_SAFE_MODULE/ContTimeOK_2_reg[6]
    SLICE_X25Y41         LUT2 (Prop_lut2_I1_O)        0.105     6.161 r  CLK_SAFE_MODULE/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.161    CLK_SAFE_MODULE/i__carry_i_6__1_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.618 r  CLK_SAFE_MODULE/ltOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.618    CLK_SAFE_MODULE/ltOp_inferred__3/i__carry_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     6.834 r  CLK_SAFE_MODULE/ltOp_inferred__3/i__carry__0/CO[0]
                         net (fo=1, routed)           0.811     7.645    CLK_SAFE_MODULE/ltOp_inferred__3/i__carry__0_n_3
    SLICE_X27Y47         LUT6 (Prop_lut6_I4_O)        0.309     7.954 r  CLK_SAFE_MODULE/ContTimeOK_2[0]_i_1/O
                         net (fo=14, routed)          1.087     9.041    CLK_SAFE_MODULE/ContTimeOK_2
    SLICE_X27Y40         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    43.249 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.320    44.569    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X27Y40         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[7]/C
                         clock pessimism              0.423    44.992    
                         clock uncertainty           -0.035    44.957    
    SLICE_X27Y40         FDCE (Setup_fdce_C_CE)      -0.168    44.789    CLK_SAFE_MODULE/ContTimeOK_2_reg[7]
  -------------------------------------------------------------------
                         required time                         44.789    
                         arrival time                          -9.041    
  -------------------------------------------------------------------
                         slack                                 35.748    

Slack (MET) :             35.796ns  (required time - arrival time)
  Source:                 Pulser_module/ContaPulser_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/PULSER_OUT_reg/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.449ns (35.322%)  route 2.653ns (64.678%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.548ns = ( 44.548 - 40.000 ) 
    Source Clock Delay      (SCD):    4.923ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.407     4.923    Pulser_module/CLK_IN_USB
    SLICE_X41Y43         FDCE                                         r  Pulser_module/ContaPulser_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDCE (Prop_fdce_C_Q)         0.379     5.302 r  Pulser_module/ContaPulser_reg[0]/Q
                         net (fo=3, routed)           0.837     6.140    Pulser_module/ContaPulser[0]
    SLICE_X39Y46         LUT6 (Prop_lut6_I2_O)        0.105     6.245 r  Pulser_module/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     6.245    Pulser_module/i__carry_i_4__3_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.685 r  Pulser_module/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.685    Pulser_module/eqOp_inferred__1/i__carry_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     6.901 r  Pulser_module/eqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=15, routed)          1.816     8.717    Pulser_module/eqOp_inferred__1/i__carry__0_n_3
    SLICE_X64Y31         LUT3 (Prop_lut3_I2_O)        0.309     9.026 r  Pulser_module/PULSER_OUT_i_1/O
                         net (fo=1, routed)           0.000     9.026    Pulser_module/PULSER_OUT_i_1_n_0
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.299    44.548    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
                         clock pessimism              0.279    44.827    
                         clock uncertainty           -0.035    44.792    
    SLICE_X64Y31         FDCE (Setup_fdce_C_D)        0.030    44.822    Pulser_module/PULSER_OUT_reg
  -------------------------------------------------------------------
                         required time                         44.822    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                 35.796    

Slack (MET) :             35.831ns  (required time - arrival time)
  Source:                 CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContTimeOK_2_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 1.466ns (37.228%)  route 2.472ns (62.772%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.568ns = ( 44.568 - 40.000 ) 
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.476     4.992    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X27Y40         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.379     5.371 f  CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/Q
                         net (fo=4, routed)           0.685     6.056    CLK_SAFE_MODULE/ContTimeOK_2_reg[6]
    SLICE_X25Y41         LUT2 (Prop_lut2_I1_O)        0.105     6.161 r  CLK_SAFE_MODULE/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.161    CLK_SAFE_MODULE/i__carry_i_6__1_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.618 r  CLK_SAFE_MODULE/ltOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.618    CLK_SAFE_MODULE/ltOp_inferred__3/i__carry_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     6.834 r  CLK_SAFE_MODULE/ltOp_inferred__3/i__carry__0/CO[0]
                         net (fo=1, routed)           0.811     7.645    CLK_SAFE_MODULE/ltOp_inferred__3/i__carry__0_n_3
    SLICE_X27Y47         LUT6 (Prop_lut6_I4_O)        0.309     7.954 r  CLK_SAFE_MODULE/ContTimeOK_2[0]_i_1/O
                         net (fo=14, routed)          0.976     8.930    CLK_SAFE_MODULE/ContTimeOK_2
    SLICE_X27Y39         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    43.249 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.319    44.568    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X27Y39         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[0]/C
                         clock pessimism              0.396    44.964    
                         clock uncertainty           -0.035    44.929    
    SLICE_X27Y39         FDCE (Setup_fdce_C_CE)      -0.168    44.761    CLK_SAFE_MODULE/ContTimeOK_2_reg[0]
  -------------------------------------------------------------------
                         required time                         44.761    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                 35.831    

Slack (MET) :             35.831ns  (required time - arrival time)
  Source:                 CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContTimeOK_2_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 1.466ns (37.228%)  route 2.472ns (62.772%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.568ns = ( 44.568 - 40.000 ) 
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.476     4.992    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X27Y40         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.379     5.371 f  CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/Q
                         net (fo=4, routed)           0.685     6.056    CLK_SAFE_MODULE/ContTimeOK_2_reg[6]
    SLICE_X25Y41         LUT2 (Prop_lut2_I1_O)        0.105     6.161 r  CLK_SAFE_MODULE/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.161    CLK_SAFE_MODULE/i__carry_i_6__1_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.618 r  CLK_SAFE_MODULE/ltOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.618    CLK_SAFE_MODULE/ltOp_inferred__3/i__carry_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     6.834 r  CLK_SAFE_MODULE/ltOp_inferred__3/i__carry__0/CO[0]
                         net (fo=1, routed)           0.811     7.645    CLK_SAFE_MODULE/ltOp_inferred__3/i__carry__0_n_3
    SLICE_X27Y47         LUT6 (Prop_lut6_I4_O)        0.309     7.954 r  CLK_SAFE_MODULE/ContTimeOK_2[0]_i_1/O
                         net (fo=14, routed)          0.976     8.930    CLK_SAFE_MODULE/ContTimeOK_2
    SLICE_X27Y39         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    43.249 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.319    44.568    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X27Y39         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[1]/C
                         clock pessimism              0.396    44.964    
                         clock uncertainty           -0.035    44.929    
    SLICE_X27Y39         FDCE (Setup_fdce_C_CE)      -0.168    44.761    CLK_SAFE_MODULE/ContTimeOK_2_reg[1]
  -------------------------------------------------------------------
                         required time                         44.761    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                 35.831    

Slack (MET) :             35.831ns  (required time - arrival time)
  Source:                 CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContTimeOK_2_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 1.466ns (37.228%)  route 2.472ns (62.772%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.568ns = ( 44.568 - 40.000 ) 
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.476     4.992    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X27Y40         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.379     5.371 f  CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/Q
                         net (fo=4, routed)           0.685     6.056    CLK_SAFE_MODULE/ContTimeOK_2_reg[6]
    SLICE_X25Y41         LUT2 (Prop_lut2_I1_O)        0.105     6.161 r  CLK_SAFE_MODULE/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.161    CLK_SAFE_MODULE/i__carry_i_6__1_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.618 r  CLK_SAFE_MODULE/ltOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.618    CLK_SAFE_MODULE/ltOp_inferred__3/i__carry_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     6.834 r  CLK_SAFE_MODULE/ltOp_inferred__3/i__carry__0/CO[0]
                         net (fo=1, routed)           0.811     7.645    CLK_SAFE_MODULE/ltOp_inferred__3/i__carry__0_n_3
    SLICE_X27Y47         LUT6 (Prop_lut6_I4_O)        0.309     7.954 r  CLK_SAFE_MODULE/ContTimeOK_2[0]_i_1/O
                         net (fo=14, routed)          0.976     8.930    CLK_SAFE_MODULE/ContTimeOK_2
    SLICE_X27Y39         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    43.249 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.319    44.568    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X27Y39         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[2]/C
                         clock pessimism              0.396    44.964    
                         clock uncertainty           -0.035    44.929    
    SLICE_X27Y39         FDCE (Setup_fdce_C_CE)      -0.168    44.761    CLK_SAFE_MODULE/ContTimeOK_2_reg[2]
  -------------------------------------------------------------------
                         required time                         44.761    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                 35.831    

Slack (MET) :             35.831ns  (required time - arrival time)
  Source:                 CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContTimeOK_2_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.938ns  (logic 1.466ns (37.228%)  route 2.472ns (62.772%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.568ns = ( 44.568 - 40.000 ) 
    Source Clock Delay      (SCD):    4.992ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.085     3.516 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.476     4.992    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X27Y40         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y40         FDCE (Prop_fdce_C_Q)         0.379     5.371 f  CLK_SAFE_MODULE/ContTimeOK_2_reg[6]/Q
                         net (fo=4, routed)           0.685     6.056    CLK_SAFE_MODULE/ContTimeOK_2_reg[6]
    SLICE_X25Y41         LUT2 (Prop_lut2_I1_O)        0.105     6.161 r  CLK_SAFE_MODULE/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000     6.161    CLK_SAFE_MODULE/i__carry_i_6__1_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     6.618 r  CLK_SAFE_MODULE/ltOp_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.618    CLK_SAFE_MODULE/ltOp_inferred__3/i__carry_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     6.834 r  CLK_SAFE_MODULE/ltOp_inferred__3/i__carry__0/CO[0]
                         net (fo=1, routed)           0.811     7.645    CLK_SAFE_MODULE/ltOp_inferred__3/i__carry__0_n_3
    SLICE_X27Y47         LUT6 (Prop_lut6_I4_O)        0.309     7.954 r  CLK_SAFE_MODULE/ContTimeOK_2[0]_i_1/O
                         net (fo=14, routed)          0.976     8.930    CLK_SAFE_MODULE/ContTimeOK_2
    SLICE_X27Y39         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.077    43.249 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.319    44.568    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X27Y39         FDCE                                         r  CLK_SAFE_MODULE/ContTimeOK_2_reg[3]/C
                         clock pessimism              0.396    44.964    
                         clock uncertainty           -0.035    44.929    
    SLICE_X27Y39         FDCE (Setup_fdce_C_CE)      -0.168    44.761    CLK_SAFE_MODULE/ContTimeOK_2_reg[3]
  -------------------------------------------------------------------
                         required time                         44.761    
                         arrival time                          -8.930    
  -------------------------------------------------------------------
                         slack                                 35.831    

Slack (MET) :             35.865ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (Quartz25 rise@40.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.833ns (43.930%)  route 2.340ns (56.070%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 44.502 - 40.000 ) 
    Source Clock Delay      (SCD):    4.924ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.408     4.924    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.433     5.357 r  Pulser_module/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           1.127     6.484    Pulser_module/Conta_1ms_reg[19]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.105     6.589 r  Pulser_module/ContaPulser[13]_i_6/O
                         net (fo=1, routed)           0.510     7.099    Pulser_module/ContaPulser[13]_i_6_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.105     7.204 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          0.703     7.907    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.105     8.012 r  Pulser_module/Conta_1ms[0]_i_5/O
                         net (fo=1, routed)           0.000     8.012    Pulser_module/Conta_1ms[0]_i_5_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.435 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.435    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.535 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.535    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.635 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.635    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.735 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.735    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.835 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.835    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     9.097 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.097    Pulser_module/Conta_1ms_reg[20]_i_1_n_4
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.211    41.211 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           1.961    43.172    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    43.249 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.253    44.502    Pulser_module/CLK_IN_USB
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[23]/C
                         clock pessimism              0.394    44.896    
                         clock uncertainty           -0.035    44.861    
    SLICE_X42Y47         FDCE (Setup_fdce_C_D)        0.101    44.962    Pulser_module/Conta_1ms_reg[23]
  -------------------------------------------------------------------
                         required time                         44.962    
                         arrival time                          -9.097    
  -------------------------------------------------------------------
                         slack                                 35.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/Conta25M_PS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/Conta25M_PS_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.465%)  route 0.156ns (45.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.591     1.874    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X28Y48         FDCE                                         r  CLK_SAFE_MODULE/Conta25M_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDCE (Prop_fdce_C_Q)         0.141     2.015 r  CLK_SAFE_MODULE/Conta25M_PS_reg[0]/Q
                         net (fo=7, routed)           0.156     2.171    CLK_SAFE_MODULE/Conta25M_PS[0]
    SLICE_X28Y47         LUT4 (Prop_lut4_I2_O)        0.045     2.216 r  CLK_SAFE_MODULE/Conta25M_PS[3]_i_1/O
                         net (fo=1, routed)           0.000     2.216    CLK_SAFE_MODULE/plusOp[3]
    SLICE_X28Y47         FDCE                                         r  CLK_SAFE_MODULE/Conta25M_PS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     2.539    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X28Y47         FDCE                                         r  CLK_SAFE_MODULE/Conta25M_PS_reg[3]/C
                         clock pessimism             -0.649     1.890    
    SLICE_X28Y47         FDCE (Hold_fdce_C_D)         0.091     1.981    CLK_SAFE_MODULE/Conta25M_PS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.216    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/Conta25M_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/EN_Conta_reg/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.522%)  route 0.162ns (46.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.591     1.874    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X28Y48         FDCE                                         r  CLK_SAFE_MODULE/Conta25M_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDCE (Prop_fdce_C_Q)         0.141     2.015 f  CLK_SAFE_MODULE/Conta25M_PS_reg[1]/Q
                         net (fo=7, routed)           0.162     2.177    CLK_SAFE_MODULE/Conta25M_PS[1]
    SLICE_X28Y47         LUT5 (Prop_lut5_I3_O)        0.045     2.222 r  CLK_SAFE_MODULE/EN_Conta_i_1/O
                         net (fo=1, routed)           0.000     2.222    CLK_SAFE_MODULE/ltOp
    SLICE_X28Y47         FDCE                                         r  CLK_SAFE_MODULE/EN_Conta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     2.539    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X28Y47         FDCE                                         r  CLK_SAFE_MODULE/EN_Conta_reg/C
                         clock pessimism             -0.649     1.890    
    SLICE_X28Y47         FDCE (Hold_fdce_C_D)         0.092     1.982    CLK_SAFE_MODULE/EN_Conta_reg
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/Conta25M_PS_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/Conta25M_PS_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.675%)  route 0.161ns (46.325%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.591     1.874    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X29Y47         FDCE                                         r  CLK_SAFE_MODULE/Conta25M_PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDCE (Prop_fdce_C_Q)         0.141     2.015 r  CLK_SAFE_MODULE/Conta25M_PS_reg[2]/Q
                         net (fo=7, routed)           0.161     2.176    CLK_SAFE_MODULE/Conta25M_PS[2]
    SLICE_X28Y47         LUT5 (Prop_lut5_I3_O)        0.045     2.221 r  CLK_SAFE_MODULE/Conta25M_PS[4]_i_1/O
                         net (fo=1, routed)           0.000     2.221    CLK_SAFE_MODULE/plusOp[4]
    SLICE_X28Y47         FDCE                                         r  CLK_SAFE_MODULE/Conta25M_PS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     2.539    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X28Y47         FDCE                                         r  CLK_SAFE_MODULE/Conta25M_PS_reg[4]/C
                         clock pessimism             -0.652     1.887    
    SLICE_X28Y47         FDCE (Hold_fdce_C_D)         0.092     1.979    CLK_SAFE_MODULE/Conta25M_PS_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/Conta25M_PS_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/Res_Conta_reg/D
                            (rising edge-triggered cell FDPE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.962%)  route 0.165ns (47.038%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.591     1.874    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X28Y48         FDCE                                         r  CLK_SAFE_MODULE/Conta25M_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDCE (Prop_fdce_C_Q)         0.141     2.015 f  CLK_SAFE_MODULE/Conta25M_PS_reg[1]/Q
                         net (fo=7, routed)           0.165     2.181    CLK_SAFE_MODULE/Conta25M_PS[1]
    SLICE_X28Y47         LUT4 (Prop_lut4_I3_O)        0.045     2.226 r  CLK_SAFE_MODULE/Res_Conta_i_1/O
                         net (fo=1, routed)           0.000     2.226    CLK_SAFE_MODULE/Res_Conta0
    SLICE_X28Y47         FDPE                                         r  CLK_SAFE_MODULE/Res_Conta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     2.539    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X28Y47         FDPE                                         r  CLK_SAFE_MODULE/Res_Conta_reg/C
                         clock pessimism             -0.649     1.890    
    SLICE_X28Y47         FDPE (Hold_fdpe_C_D)         0.092     1.982    CLK_SAFE_MODULE/Res_Conta_reg
  -------------------------------------------------------------------
                         required time                         -1.982    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/CLK_1_perso_int_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/CLK_1_perso_int_reg/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.565%)  route 0.174ns (45.435%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.563     1.846    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X42Y48         FDCE                                         r  CLK_SAFE_MODULE/CLK_1_perso_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDCE (Prop_fdce_C_Q)         0.164     2.010 r  CLK_SAFE_MODULE/CLK_1_perso_int_reg/Q
                         net (fo=2, routed)           0.174     2.184    CLK_SAFE_MODULE/CLK_Lost_1
    SLICE_X42Y48         LUT3 (Prop_lut3_I2_O)        0.045     2.229 r  CLK_SAFE_MODULE/CLK_1_perso_int_i_1/O
                         net (fo=1, routed)           0.000     2.229    CLK_SAFE_MODULE/CLK_1_perso_int_i_1_n_0
    SLICE_X42Y48         FDCE                                         r  CLK_SAFE_MODULE/CLK_1_perso_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.830     2.510    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X42Y48         FDCE                                         r  CLK_SAFE_MODULE/CLK_1_perso_int_reg/C
                         clock pessimism             -0.664     1.846    
    SLICE_X42Y48         FDCE (Hold_fdce_C_D)         0.120     1.966    CLK_SAFE_MODULE/CLK_1_perso_int_reg
  -------------------------------------------------------------------
                         required time                         -1.966    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.562     1.845    Pulser_module/CLK_IN_USB
    SLICE_X42Y44         FDCE                                         r  Pulser_module/Conta_1ms_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDCE (Prop_fdce_C_Q)         0.164     2.009 r  Pulser_module/Conta_1ms_reg[10]/Q
                         net (fo=2, routed)           0.124     2.133    Pulser_module/Conta_1ms_reg[10]
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.243 r  Pulser_module/Conta_1ms_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.243    Pulser_module/Conta_1ms_reg[8]_i_1_n_5
    SLICE_X42Y44         FDCE                                         r  Pulser_module/Conta_1ms_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.680 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.829     2.509    Pulser_module/CLK_IN_USB
    SLICE_X42Y44         FDCE                                         r  Pulser_module/Conta_1ms_reg[10]/C
                         clock pessimism             -0.664     1.845    
    SLICE_X42Y44         FDCE (Hold_fdce_C_D)         0.134     1.979    Pulser_module/Conta_1ms_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.562     1.845    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.164     2.009 r  Pulser_module/Conta_1ms_reg[18]/Q
                         net (fo=2, routed)           0.124     2.133    Pulser_module/Conta_1ms_reg[18]
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.243 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.243    Pulser_module/Conta_1ms_reg[16]_i_1_n_5
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.680 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.829     2.509    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[18]/C
                         clock pessimism             -0.664     1.845    
    SLICE_X42Y46         FDCE (Hold_fdce_C_D)         0.134     1.979    Pulser_module/Conta_1ms_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    1.846ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.563     1.846    Pulser_module/CLK_IN_USB
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.164     2.010 r  Pulser_module/Conta_1ms_reg[22]/Q
                         net (fo=2, routed)           0.124     2.134    Pulser_module/Conta_1ms_reg[22]
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.244 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.244    Pulser_module/Conta_1ms_reg[20]_i_1_n_5
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.680 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.830     2.510    Pulser_module/CLK_IN_USB
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/C
                         clock pessimism             -0.664     1.846    
    SLICE_X42Y47         FDCE (Hold_fdce_C_D)         0.134     1.980    Pulser_module/Conta_1ms_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/Conta25M_PS_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/Conta25M_PS_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.939%)  route 0.186ns (50.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    0.649ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     1.284 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.591     1.874    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X28Y48         FDCE                                         r  CLK_SAFE_MODULE/Conta25M_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDCE (Prop_fdce_C_Q)         0.141     2.015 r  CLK_SAFE_MODULE/Conta25M_PS_reg[0]/Q
                         net (fo=7, routed)           0.186     2.202    CLK_SAFE_MODULE/Conta25M_PS[0]
    SLICE_X29Y47         LUT3 (Prop_lut3_I2_O)        0.045     2.247 r  CLK_SAFE_MODULE/Conta25M_PS[2]_i_1/O
                         net (fo=1, routed)           0.000     2.247    CLK_SAFE_MODULE/plusOp[2]
    SLICE_X29Y47         FDCE                                         r  CLK_SAFE_MODULE/Conta25M_PS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    Quartz25_IBUF
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.680 r  Quartz25_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     2.539    CLK_SAFE_MODULE/Quartz25_IBUF_BUFG
    SLICE_X29Y47         FDCE                                         r  CLK_SAFE_MODULE/Conta25M_PS_reg[2]/C
                         clock pessimism             -0.649     1.890    
    SLICE_X29Y47         FDCE (Hold_fdce_C_D)         0.091     1.981    CLK_SAFE_MODULE/Conta25M_PS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 Pulser_module/ContaPulser_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/ContaPulser_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             Quartz25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Quartz25 rise@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.715%)  route 0.181ns (49.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    1.845ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.562     1.845    Pulser_module/CLK_IN_USB
    SLICE_X41Y43         FDCE                                         r  Pulser_module/ContaPulser_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDCE (Prop_fdce_C_Q)         0.141     1.986 f  Pulser_module/ContaPulser_reg[0]/Q
                         net (fo=3, routed)           0.181     2.167    Pulser_module/ContaPulser[0]
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.045     2.212 r  Pulser_module/ContaPulser[0]_i_1/O
                         net (fo=1, routed)           0.000     2.212    Pulser_module/p_0_in[0]
    SLICE_X41Y43         FDCE                                         r  Pulser_module/ContaPulser_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.744     0.744 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.907     1.651    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     1.680 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.829     2.509    Pulser_module/CLK_IN_USB
    SLICE_X41Y43         FDCE                                         r  Pulser_module/ContaPulser_reg[0]/C
                         clock pessimism             -0.664     1.845    
    SLICE_X41Y43         FDCE (Hold_fdce_C_D)         0.091     1.936    Pulser_module/ContaPulser_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Quartz25
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Quartz25 }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCTRL/I1  n/a            1.592         40.000      38.408     BUFGCTRL_X0Y18  CLK_SAFE_MODULE/BUFGMUX_inst/I1
Min Period        n/a     BUFG/I       n/a            1.592         40.000      38.408     BUFGCTRL_X0Y20  Quartz25_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X31Y45    CLK_SAFE_MODULE/CLK_1_ok_int_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X42Y48    CLK_SAFE_MODULE/CLK_1_perso_int_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X42Y48    CLK_SAFE_MODULE/CLK_1_ritrovato_int_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X26Y41    CLK_SAFE_MODULE/CLK_2_ok_int_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X39Y49    CLK_SAFE_MODULE/CLK_2_perso_int_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X39Y49    CLK_SAFE_MODULE/CLK_2_ritrovato_int_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X30Y43    CLK_SAFE_MODULE/ContTimeOK_1_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X30Y45    CLK_SAFE_MODULE/ContTimeOK_1_reg[10]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X27Y39    CLK_SAFE_MODULE/ContTimeOK_2_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X27Y39    CLK_SAFE_MODULE/ContTimeOK_2_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X27Y39    CLK_SAFE_MODULE/ContTimeOK_2_reg[2]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X27Y39    CLK_SAFE_MODULE/ContTimeOK_2_reg[3]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X31Y45    CLK_SAFE_MODULE/CLK_1_ok_int_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X42Y48    CLK_SAFE_MODULE/CLK_1_perso_int_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X42Y48    CLK_SAFE_MODULE/CLK_1_ritrovato_int_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X26Y41    CLK_SAFE_MODULE/CLK_2_ok_int_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X39Y49    CLK_SAFE_MODULE/CLK_2_perso_int_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X39Y49    CLK_SAFE_MODULE/CLK_2_ritrovato_int_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X31Y45    CLK_SAFE_MODULE/CLK_1_ok_int_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X42Y48    CLK_SAFE_MODULE/CLK_1_perso_int_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X42Y48    CLK_SAFE_MODULE/CLK_1_ritrovato_int_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X30Y45    CLK_SAFE_MODULE/ContTimeOK_1_reg[10]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X30Y45    CLK_SAFE_MODULE/ContTimeOK_1_reg[11]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X30Y46    CLK_SAFE_MODULE/ContTimeOK_1_reg[12]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X30Y46    CLK_SAFE_MODULE/ContTimeOK_1_reg[13]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X30Y44    CLK_SAFE_MODULE/ContTimeOK_1_reg[4]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X30Y44    CLK_SAFE_MODULE/ContTimeOK_1_reg[5]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X30Y44    CLK_SAFE_MODULE/ContTimeOK_1_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  REF_CLK2_P
  To Clock:  REF_CLK2_P

Setup :            0  Failing Endpoints,  Worst Slack       35.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.796ns  (required time - arrival time)
  Source:                 Pulser_module/ContaPulser_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/PULSER_OUT_reg/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.449ns (35.322%)  route 2.653ns (64.678%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.398ns = ( 44.398 - 40.000 ) 
    Source Clock Delay      (SCD):    4.773ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.407     4.773    Pulser_module/CLK_IN_USB
    SLICE_X41Y43         FDCE                                         r  Pulser_module/ContaPulser_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDCE (Prop_fdce_C_Q)         0.379     5.152 r  Pulser_module/ContaPulser_reg[0]/Q
                         net (fo=3, routed)           0.837     5.989    Pulser_module/ContaPulser[0]
    SLICE_X39Y46         LUT6 (Prop_lut6_I2_O)        0.105     6.094 r  Pulser_module/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     6.094    Pulser_module/i__carry_i_4__3_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.534 r  Pulser_module/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.534    Pulser_module/eqOp_inferred__1/i__carry_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     6.750 r  Pulser_module/eqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=15, routed)          1.816     8.566    Pulser_module/eqOp_inferred__1/i__carry__0_n_3
    SLICE_X64Y31         LUT3 (Prop_lut3_I2_O)        0.309     8.875 r  Pulser_module/PULSER_OUT_i_1/O
                         net (fo=1, routed)           0.000     8.875    Pulser_module/PULSER_OUT_i_1_n_0
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.299    44.398    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
                         clock pessimism              0.278    44.676    
                         clock uncertainty           -0.035    44.641    
    SLICE_X64Y31         FDCE (Setup_fdce_C_D)        0.030    44.671    Pulser_module/PULSER_OUT_reg
  -------------------------------------------------------------------
                         required time                         44.671    
                         arrival time                          -8.875    
  -------------------------------------------------------------------
                         slack                                 35.796    

Slack (MET) :             35.865ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.833ns (43.930%)  route 2.340ns (56.070%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 44.352 - 40.000 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.408     4.774    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.433     5.207 r  Pulser_module/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           1.127     6.333    Pulser_module/Conta_1ms_reg[19]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.105     6.438 r  Pulser_module/ContaPulser[13]_i_6/O
                         net (fo=1, routed)           0.510     6.948    Pulser_module/ContaPulser[13]_i_6_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.105     7.053 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          0.703     7.756    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.105     7.861 r  Pulser_module/Conta_1ms[0]_i_5/O
                         net (fo=1, routed)           0.000     7.861    Pulser_module/Conta_1ms[0]_i_5_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.284 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.284    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.384 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.384    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.484 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.484    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.584 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.584    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.684 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.684    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.946 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.946    Pulser_module/Conta_1ms_reg[20]_i_1_n_4
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.253    44.352    Pulser_module/CLK_IN_USB
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[23]/C
                         clock pessimism              0.394    44.746    
                         clock uncertainty           -0.035    44.710    
    SLICE_X42Y47         FDCE (Setup_fdce_C_D)        0.101    44.811    Pulser_module/Conta_1ms_reg[23]
  -------------------------------------------------------------------
                         required time                         44.811    
                         arrival time                          -8.946    
  -------------------------------------------------------------------
                         slack                                 35.865    

Slack (MET) :             35.870ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.828ns (43.863%)  route 2.340ns (56.137%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 44.352 - 40.000 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.408     4.774    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.433     5.207 r  Pulser_module/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           1.127     6.333    Pulser_module/Conta_1ms_reg[19]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.105     6.438 r  Pulser_module/ContaPulser[13]_i_6/O
                         net (fo=1, routed)           0.510     6.948    Pulser_module/ContaPulser[13]_i_6_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.105     7.053 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          0.703     7.756    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.105     7.861 r  Pulser_module/Conta_1ms[0]_i_5/O
                         net (fo=1, routed)           0.000     7.861    Pulser_module/Conta_1ms[0]_i_5_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.284 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.284    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.384 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.384    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.484 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.484    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.584 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.584    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.684 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.684    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.941 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.941    Pulser_module/Conta_1ms_reg[20]_i_1_n_6
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.253    44.352    Pulser_module/CLK_IN_USB
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[21]/C
                         clock pessimism              0.394    44.746    
                         clock uncertainty           -0.035    44.710    
    SLICE_X42Y47         FDCE (Setup_fdce_C_D)        0.101    44.811    Pulser_module/Conta_1ms_reg[21]
  -------------------------------------------------------------------
                         required time                         44.811    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                 35.870    

Slack (MET) :             35.928ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 1.770ns (43.070%)  route 2.340ns (56.930%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 44.352 - 40.000 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.408     4.774    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.433     5.207 r  Pulser_module/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           1.127     6.333    Pulser_module/Conta_1ms_reg[19]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.105     6.438 r  Pulser_module/ContaPulser[13]_i_6/O
                         net (fo=1, routed)           0.510     6.948    Pulser_module/ContaPulser[13]_i_6_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.105     7.053 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          0.703     7.756    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.105     7.861 r  Pulser_module/Conta_1ms[0]_i_5/O
                         net (fo=1, routed)           0.000     7.861    Pulser_module/Conta_1ms[0]_i_5_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.284 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.284    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.384 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.384    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.484 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.484    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.584 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.584    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.684 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.684    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     8.883 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.883    Pulser_module/Conta_1ms_reg[20]_i_1_n_5
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.253    44.352    Pulser_module/CLK_IN_USB
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/C
                         clock pessimism              0.394    44.746    
                         clock uncertainty           -0.035    44.710    
    SLICE_X42Y47         FDCE (Setup_fdce_C_D)        0.101    44.811    Pulser_module/Conta_1ms_reg[22]
  -------------------------------------------------------------------
                         required time                         44.811    
                         arrival time                          -8.883    
  -------------------------------------------------------------------
                         slack                                 35.928    

Slack (MET) :             35.949ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.749ns (42.778%)  route 2.340ns (57.222%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 44.352 - 40.000 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.408     4.774    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.433     5.207 r  Pulser_module/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           1.127     6.333    Pulser_module/Conta_1ms_reg[19]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.105     6.438 r  Pulser_module/ContaPulser[13]_i_6/O
                         net (fo=1, routed)           0.510     6.948    Pulser_module/ContaPulser[13]_i_6_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.105     7.053 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          0.703     7.756    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.105     7.861 r  Pulser_module/Conta_1ms[0]_i_5/O
                         net (fo=1, routed)           0.000     7.861    Pulser_module/Conta_1ms[0]_i_5_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.284 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.284    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.384 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.384    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.484 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.484    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.584 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.584    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.684 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.684    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.862 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.862    Pulser_module/Conta_1ms_reg[20]_i_1_n_7
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.253    44.352    Pulser_module/CLK_IN_USB
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[20]/C
                         clock pessimism              0.394    44.746    
                         clock uncertainty           -0.035    44.710    
    SLICE_X42Y47         FDCE (Setup_fdce_C_D)        0.101    44.811    Pulser_module/Conta_1ms_reg[20]
  -------------------------------------------------------------------
                         required time                         44.811    
                         arrival time                          -8.862    
  -------------------------------------------------------------------
                         slack                                 35.949    

Slack (MET) :             35.993ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.733ns (42.553%)  route 2.340ns (57.447%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 44.352 - 40.000 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.408     4.774    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.433     5.207 r  Pulser_module/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           1.127     6.333    Pulser_module/Conta_1ms_reg[19]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.105     6.438 r  Pulser_module/ContaPulser[13]_i_6/O
                         net (fo=1, routed)           0.510     6.948    Pulser_module/ContaPulser[13]_i_6_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.105     7.053 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          0.703     7.756    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.105     7.861 r  Pulser_module/Conta_1ms[0]_i_5/O
                         net (fo=1, routed)           0.000     7.861    Pulser_module/Conta_1ms[0]_i_5_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.284 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.284    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.384 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.384    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.484 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.484    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.584 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.584    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.846 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.846    Pulser_module/Conta_1ms_reg[16]_i_1_n_4
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.253    44.352    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
                         clock pessimism              0.422    44.774    
                         clock uncertainty           -0.035    44.738    
    SLICE_X42Y46         FDCE (Setup_fdce_C_D)        0.101    44.839    Pulser_module/Conta_1ms_reg[19]
  -------------------------------------------------------------------
                         required time                         44.839    
                         arrival time                          -8.846    
  -------------------------------------------------------------------
                         slack                                 35.993    

Slack (MET) :             35.998ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 1.728ns (42.483%)  route 2.340ns (57.517%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 44.352 - 40.000 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.408     4.774    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.433     5.207 r  Pulser_module/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           1.127     6.333    Pulser_module/Conta_1ms_reg[19]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.105     6.438 r  Pulser_module/ContaPulser[13]_i_6/O
                         net (fo=1, routed)           0.510     6.948    Pulser_module/ContaPulser[13]_i_6_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.105     7.053 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          0.703     7.756    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.105     7.861 r  Pulser_module/Conta_1ms[0]_i_5/O
                         net (fo=1, routed)           0.000     7.861    Pulser_module/Conta_1ms[0]_i_5_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.284 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.284    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.384 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.384    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.484 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.484    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.584 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.584    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.841 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.841    Pulser_module/Conta_1ms_reg[16]_i_1_n_6
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.253    44.352    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[17]/C
                         clock pessimism              0.422    44.774    
                         clock uncertainty           -0.035    44.738    
    SLICE_X42Y46         FDCE (Setup_fdce_C_D)        0.101    44.839    Pulser_module/Conta_1ms_reg[17]
  -------------------------------------------------------------------
                         required time                         44.839    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                 35.998    

Slack (MET) :             36.056ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.670ns (41.651%)  route 2.340ns (58.349%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 44.352 - 40.000 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.408     4.774    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.433     5.207 r  Pulser_module/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           1.127     6.333    Pulser_module/Conta_1ms_reg[19]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.105     6.438 r  Pulser_module/ContaPulser[13]_i_6/O
                         net (fo=1, routed)           0.510     6.948    Pulser_module/ContaPulser[13]_i_6_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.105     7.053 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          0.703     7.756    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.105     7.861 r  Pulser_module/Conta_1ms[0]_i_5/O
                         net (fo=1, routed)           0.000     7.861    Pulser_module/Conta_1ms[0]_i_5_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.284 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.284    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.384 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.384    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.484 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.484    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.584 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.584    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     8.783 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.783    Pulser_module/Conta_1ms_reg[16]_i_1_n_5
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.253    44.352    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[18]/C
                         clock pessimism              0.422    44.774    
                         clock uncertainty           -0.035    44.738    
    SLICE_X42Y46         FDCE (Setup_fdce_C_D)        0.101    44.839    Pulser_module/Conta_1ms_reg[18]
  -------------------------------------------------------------------
                         required time                         44.839    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                 36.056    

Slack (MET) :             36.065ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 1.633ns (41.107%)  route 2.340ns (58.893%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 44.352 - 40.000 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.408     4.774    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.433     5.207 r  Pulser_module/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           1.127     6.333    Pulser_module/Conta_1ms_reg[19]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.105     6.438 r  Pulser_module/ContaPulser[13]_i_6/O
                         net (fo=1, routed)           0.510     6.948    Pulser_module/ContaPulser[13]_i_6_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.105     7.053 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          0.703     7.756    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.105     7.861 r  Pulser_module/Conta_1ms[0]_i_5/O
                         net (fo=1, routed)           0.000     7.861    Pulser_module/Conta_1ms[0]_i_5_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.284 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.284    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.384 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.384    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.484 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.484    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.746 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.746    Pulser_module/Conta_1ms_reg[12]_i_1_n_4
    SLICE_X42Y45         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.253    44.352    Pulser_module/CLK_IN_USB
    SLICE_X42Y45         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
                         clock pessimism              0.394    44.746    
                         clock uncertainty           -0.035    44.710    
    SLICE_X42Y45         FDCE (Setup_fdce_C_D)        0.101    44.811    Pulser_module/Conta_1ms_reg[15]
  -------------------------------------------------------------------
                         required time                         44.811    
                         arrival time                          -8.746    
  -------------------------------------------------------------------
                         slack                                 36.065    

Slack (MET) :             36.070ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK2_P rise@40.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 1.628ns (41.033%)  route 2.340ns (58.967%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 44.352 - 40.000 ) 
    Source Clock Delay      (SCD):    4.774ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.912     0.912 r  IBUFGDS_2/O
                         net (fo=2, routed)           2.160     3.072    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.086     3.158 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.281    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.366 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.408     4.774    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.433     5.207 r  Pulser_module/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           1.127     6.333    Pulser_module/Conta_1ms_reg[19]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.105     6.438 r  Pulser_module/ContaPulser[13]_i_6/O
                         net (fo=1, routed)           0.510     6.948    Pulser_module/ContaPulser[13]_i_6_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.105     7.053 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          0.703     7.756    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.105     7.861 r  Pulser_module/Conta_1ms[0]_i_5/O
                         net (fo=1, routed)           0.000     7.861    Pulser_module/Conta_1ms[0]_i_5_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.284 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.284    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.384 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.384    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.484 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.484    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.741 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.741    Pulser_module/Conta_1ms_reg[12]_i_1_n_6
    SLICE_X42Y45         FDCE                                         r  Pulser_module/Conta_1ms_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                     40.000    40.000 r  
    D18                                               0.000    40.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.871    40.871 r  IBUFGDS_2/O
                         net (fo=2, routed)           1.961    42.832    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.078    42.910 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    43.022    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.099 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.253    44.352    Pulser_module/CLK_IN_USB
    SLICE_X42Y45         FDCE                                         r  Pulser_module/Conta_1ms_reg[13]/C
                         clock pessimism              0.394    44.746    
                         clock uncertainty           -0.035    44.710    
    SLICE_X42Y45         FDCE (Setup_fdce_C_D)        0.101    44.811    Pulser_module/Conta_1ms_reg[13]
  -------------------------------------------------------------------
                         required time                         44.811    
                         arrival time                          -8.741    
  -------------------------------------------------------------------
                         slack                                 36.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.276 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.306    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.332 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.562     1.893    Pulser_module/CLK_IN_USB
    SLICE_X42Y44         FDCE                                         r  Pulser_module/Conta_1ms_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDCE (Prop_fdce_C_Q)         0.164     2.057 r  Pulser_module/Conta_1ms_reg[10]/Q
                         net (fo=2, routed)           0.124     2.181    Pulser_module/Conta_1ms_reg[10]
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.291 r  Pulser_module/Conta_1ms_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.291    Pulser_module/Conta_1ms_reg[8]_i_1_n_5
    SLICE_X42Y44         FDCE                                         r  Pulser_module/Conta_1ms_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.379 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.412    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.441 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.829     2.270    Pulser_module/CLK_IN_USB
    SLICE_X42Y44         FDCE                                         r  Pulser_module/Conta_1ms_reg[10]/C
                         clock pessimism             -0.377     1.893    
    SLICE_X42Y44         FDCE (Hold_fdce_C_D)         0.134     2.027    Pulser_module/Conta_1ms_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.276 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.306    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.332 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.562     1.893    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.164     2.057 r  Pulser_module/Conta_1ms_reg[18]/Q
                         net (fo=2, routed)           0.124     2.181    Pulser_module/Conta_1ms_reg[18]
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.291 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.291    Pulser_module/Conta_1ms_reg[16]_i_1_n_5
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.379 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.412    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.441 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.829     2.270    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[18]/C
                         clock pessimism             -0.377     1.893    
    SLICE_X42Y46         FDCE (Hold_fdce_C_D)         0.134     2.027    Pulser_module/Conta_1ms_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.276 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.306    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.332 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.563     1.894    Pulser_module/CLK_IN_USB
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.164     2.058 r  Pulser_module/Conta_1ms_reg[22]/Q
                         net (fo=2, routed)           0.124     2.182    Pulser_module/Conta_1ms_reg[22]
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.292 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.292    Pulser_module/Conta_1ms_reg[20]_i_1_n_5
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.379 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.412    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.441 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.830     2.271    Pulser_module/CLK_IN_USB
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/C
                         clock pessimism             -0.377     1.894    
    SLICE_X42Y47         FDCE (Hold_fdce_C_D)         0.134     2.028    Pulser_module/Conta_1ms_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 Pulser_module/ContaPulser_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/ContaPulser_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.715%)  route 0.181ns (49.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.276 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.306    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.332 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.562     1.893    Pulser_module/CLK_IN_USB
    SLICE_X41Y43         FDCE                                         r  Pulser_module/ContaPulser_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDCE (Prop_fdce_C_Q)         0.141     2.034 f  Pulser_module/ContaPulser_reg[0]/Q
                         net (fo=3, routed)           0.181     2.215    Pulser_module/ContaPulser[0]
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.045     2.260 r  Pulser_module/ContaPulser[0]_i_1/O
                         net (fo=1, routed)           0.000     2.260    Pulser_module/p_0_in[0]
    SLICE_X41Y43         FDCE                                         r  Pulser_module/ContaPulser_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.379 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.412    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.441 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.829     2.270    Pulser_module/CLK_IN_USB
    SLICE_X41Y43         FDCE                                         r  Pulser_module/ContaPulser_reg[0]/C
                         clock pessimism             -0.377     1.893    
    SLICE_X41Y43         FDCE (Hold_fdce_C_D)         0.091     1.984    Pulser_module/ContaPulser_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.984    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.273ns (65.017%)  route 0.147ns (34.984%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.276 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.306    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.332 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.562     1.893    Pulser_module/CLK_IN_USB
    SLICE_X42Y43         FDCE                                         r  Pulser_module/Conta_1ms_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDCE (Prop_fdce_C_Q)         0.164     2.057 r  Pulser_module/Conta_1ms_reg[7]/Q
                         net (fo=2, routed)           0.147     2.204    Pulser_module/Conta_1ms_reg[7]
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.045     2.249 r  Pulser_module/Conta_1ms[4]_i_2/O
                         net (fo=1, routed)           0.000     2.249    Pulser_module/Conta_1ms[4]_i_2_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.313 r  Pulser_module/Conta_1ms_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.313    Pulser_module/Conta_1ms_reg[4]_i_1_n_4
    SLICE_X42Y43         FDCE                                         r  Pulser_module/Conta_1ms_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.379 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.412    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.441 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.829     2.270    Pulser_module/CLK_IN_USB
    SLICE_X42Y43         FDCE                                         r  Pulser_module/Conta_1ms_reg[7]/C
                         clock pessimism             -0.377     1.893    
    SLICE_X42Y43         FDCE (Hold_fdce_C_D)         0.134     2.027    Pulser_module/Conta_1ms_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.186ns (41.183%)  route 0.266ns (58.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.589     1.864    CLK_SAFE_MODULE/CLK
    SLICE_X28Y42         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.141     2.005 r  CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/Q
                         net (fo=21, routed)          0.266     2.271    CLK_SAFE_MODULE/ContaRef25M_2[0]
    SLICE_X26Y42         LUT2 (Prop_lut2_I1_O)        0.045     2.316 r  CLK_SAFE_MODULE/ContaRef25M_2[1]_i_1/O
                         net (fo=1, routed)           0.000     2.316    CLK_SAFE_MODULE/ContaRef25M_2[1]_i_1_n_0
    SLICE_X26Y42         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.858     2.237    CLK_SAFE_MODULE/CLK
    SLICE_X26Y42         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[1]/C
                         clock pessimism             -0.337     1.900    
    SLICE_X26Y42         FDCE (Hold_fdce_C_D)         0.120     2.020    CLK_SAFE_MODULE/ContaRef25M_2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.071%)  route 0.201ns (51.929%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.276 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.589     1.864    CLK_SAFE_MODULE/CLK
    SLICE_X28Y42         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y42         FDCE (Prop_fdce_C_Q)         0.141     2.005 f  CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/Q
                         net (fo=21, routed)          0.201     2.206    CLK_SAFE_MODULE/ContaRef25M_2[0]
    SLICE_X28Y42         LUT1 (Prop_lut1_I0_O)        0.045     2.251 r  CLK_SAFE_MODULE/ContaRef25M_2[0]_i_1/O
                         net (fo=1, routed)           0.000     2.251    CLK_SAFE_MODULE/ContaRef25M_2[0]_i_1_n_0
    SLICE_X28Y42         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_Cable_2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.379 r  CLK_Cable_2_BUFG_inst/O
                         net (fo=7, routed)           0.857     2.236    CLK_SAFE_MODULE/CLK
    SLICE_X28Y42         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/C
                         clock pessimism             -0.372     1.864    
    SLICE_X28Y42         FDCE (Hold_fdce_C_D)         0.091     1.955    CLK_SAFE_MODULE/ContaRef25M_2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.310ns (71.468%)  route 0.124ns (28.532%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.276 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.306    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.332 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.562     1.893    Pulser_module/CLK_IN_USB
    SLICE_X42Y44         FDCE                                         r  Pulser_module/Conta_1ms_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDCE (Prop_fdce_C_Q)         0.164     2.057 r  Pulser_module/Conta_1ms_reg[10]/Q
                         net (fo=2, routed)           0.124     2.181    Pulser_module/Conta_1ms_reg[10]
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.327 r  Pulser_module/Conta_1ms_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.327    Pulser_module/Conta_1ms_reg[8]_i_1_n_4
    SLICE_X42Y44         FDCE                                         r  Pulser_module/Conta_1ms_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.379 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.412    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.441 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.829     2.270    Pulser_module/CLK_IN_USB
    SLICE_X42Y44         FDCE                                         r  Pulser_module/Conta_1ms_reg[11]/C
                         clock pessimism             -0.377     1.893    
    SLICE_X42Y44         FDCE (Hold_fdce_C_D)         0.134     2.027    Pulser_module/Conta_1ms_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.310ns (71.468%)  route 0.124ns (28.532%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.893ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.276 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.306    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.332 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.562     1.893    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.164     2.057 r  Pulser_module/Conta_1ms_reg[18]/Q
                         net (fo=2, routed)           0.124     2.181    Pulser_module/Conta_1ms_reg[18]
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.327 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.327    Pulser_module/Conta_1ms_reg[16]_i_1_n_4
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.379 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.412    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.441 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.829     2.270    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
                         clock pessimism             -0.377     1.893    
    SLICE_X42Y46         FDCE (Hold_fdce_C_D)         0.134     2.027    Pulser_module/Conta_1ms_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK2_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK2_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK2_P rise@0.000ns - REF_CLK2_P rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.310ns (71.468%)  route 0.124ns (28.532%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.842     1.249    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.027     1.276 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.306    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.332 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.563     1.894    Pulser_module/CLK_IN_USB
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.164     2.058 r  Pulser_module/Conta_1ms_reg[22]/Q
                         net (fo=2, routed)           0.124     2.182    Pulser_module/Conta_1ms_reg[22]
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     2.328 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.328    Pulser_module/Conta_1ms_reg[20]_i_1_n_4
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK2_P rise edge)
                                                      0.000     0.000 r  
    D18                                               0.000     0.000 r  REF_CLK2_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK2_P
    D18                  IBUFDS (Prop_ibufds_I_O)     0.442     0.442 r  IBUFGDS_2/O
                         net (fo=2, routed)           0.907     1.349    CLK_SAFE_MODULE/CLK_Cable_2
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.030     1.379 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.412    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.441 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.830     2.271    Pulser_module/CLK_IN_USB
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[23]/C
                         clock pessimism             -0.377     1.894    
    SLICE_X42Y47         FDCE (Hold_fdce_C_D)         0.134     2.028    Pulser_module/Conta_1ms_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         REF_CLK2_P
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { REF_CLK2_P }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         40.000      38.408     BUFGCTRL_X0Y17  CLK_Cable_2_BUFG_inst/I
Min Period        n/a     BUFGCTRL/I0  n/a            1.592         40.000      38.408     BUFGCTRL_X0Y18  CLK_SAFE_MODULE/BUFGMUX_inst/I0
Min Period        n/a     BUFGCTRL/I1  n/a            1.592         40.000      38.408     BUFGCTRL_X0Y19  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/I1
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X28Y42    CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X26Y42    CLK_SAFE_MODULE/ContaRef25M_2_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X26Y42    CLK_SAFE_MODULE/ContaRef25M_2_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X26Y42    CLK_SAFE_MODULE/ContaRef25M_2_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X26Y42    CLK_SAFE_MODULE/ContaRef25M_2_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X26Y44    CLK_SAFE_MODULE/EN_Sync2_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X41Y43    Pulser_module/ContaPulser_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X39Y44    Pulser_module/ContaPulser_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X26Y42    CLK_SAFE_MODULE/ContaRef25M_2_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X26Y42    CLK_SAFE_MODULE/ContaRef25M_2_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X26Y42    CLK_SAFE_MODULE/ContaRef25M_2_reg[3]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X26Y42    CLK_SAFE_MODULE/ContaRef25M_2_reg[4]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X26Y44    CLK_SAFE_MODULE/EN_Sync2_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X41Y43    Pulser_module/ContaPulser_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X42Y42    Pulser_module/Conta_1ms_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X42Y42    Pulser_module/Conta_1ms_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X42Y42    Pulser_module/Conta_1ms_reg[2]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X28Y42    CLK_SAFE_MODULE/ContaRef25M_2_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X26Y42    CLK_SAFE_MODULE/ContaRef25M_2_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X26Y42    CLK_SAFE_MODULE/ContaRef25M_2_reg[2]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X26Y42    CLK_SAFE_MODULE/ContaRef25M_2_reg[3]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X26Y42    CLK_SAFE_MODULE/ContaRef25M_2_reg[4]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X26Y44    CLK_SAFE_MODULE/EN_Sync2_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X41Y43    Pulser_module/ContaPulser_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X43Y46    Pulser_module/ContaPulser_reg[10]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X43Y46    Pulser_module/ContaPulser_reg[11]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X43Y46    Pulser_module/ContaPulser_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  REF_CLK_P
  To Clock:  REF_CLK_P

Setup :            0  Failing Endpoints,  Worst Slack       35.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.796ns  (required time - arrival time)
  Source:                 Pulser_module/ContaPulser_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/PULSER_OUT_reg/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        4.102ns  (logic 1.449ns (35.322%)  route 2.653ns (64.678%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.364ns = ( 44.364 - 40.000 ) 
    Source Clock Delay      (SCD):    4.738ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.407     4.738    Pulser_module/CLK_IN_USB
    SLICE_X41Y43         FDCE                                         r  Pulser_module/ContaPulser_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDCE (Prop_fdce_C_Q)         0.379     5.117 r  Pulser_module/ContaPulser_reg[0]/Q
                         net (fo=3, routed)           0.837     5.955    Pulser_module/ContaPulser[0]
    SLICE_X39Y46         LUT6 (Prop_lut6_I2_O)        0.105     6.060 r  Pulser_module/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     6.060    Pulser_module/i__carry_i_4__3_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.500 r  Pulser_module/eqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.500    Pulser_module/eqOp_inferred__1/i__carry_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     6.716 r  Pulser_module/eqOp_inferred__1/i__carry__0/CO[0]
                         net (fo=15, routed)          1.816     8.532    Pulser_module/eqOp_inferred__1/i__carry__0_n_3
    SLICE_X64Y31         LUT3 (Prop_lut3_I2_O)        0.309     8.841 r  Pulser_module/PULSER_OUT_i_1/O
                         net (fo=1, routed)           0.000     8.841    Pulser_module/PULSER_OUT_i_1_n_0
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.299    44.364    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
                         clock pessimism              0.278    44.642    
                         clock uncertainty           -0.035    44.607    
    SLICE_X64Y31         FDCE (Setup_fdce_C_D)        0.030    44.637    Pulser_module/PULSER_OUT_reg
  -------------------------------------------------------------------
                         required time                         44.637    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                 35.796    

Slack (MET) :             35.865ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        4.173ns  (logic 1.833ns (43.930%)  route 2.340ns (56.070%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 44.318 - 40.000 ) 
    Source Clock Delay      (SCD):    4.739ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.408     4.739    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.433     5.172 r  Pulser_module/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           1.127     6.299    Pulser_module/Conta_1ms_reg[19]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.105     6.404 r  Pulser_module/ContaPulser[13]_i_6/O
                         net (fo=1, routed)           0.510     6.914    Pulser_module/ContaPulser[13]_i_6_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.105     7.019 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          0.703     7.722    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.105     7.827 r  Pulser_module/Conta_1ms[0]_i_5/O
                         net (fo=1, routed)           0.000     7.827    Pulser_module/Conta_1ms[0]_i_5_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.250 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.250    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.350 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.350    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.450 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.450    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.550 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.550    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.650 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.650    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.912 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.912    Pulser_module/Conta_1ms_reg[20]_i_1_n_4
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.253    44.318    Pulser_module/CLK_IN_USB
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[23]/C
                         clock pessimism              0.393    44.711    
                         clock uncertainty           -0.035    44.676    
    SLICE_X42Y47         FDCE (Setup_fdce_C_D)        0.101    44.777    Pulser_module/Conta_1ms_reg[23]
  -------------------------------------------------------------------
                         required time                         44.777    
                         arrival time                          -8.912    
  -------------------------------------------------------------------
                         slack                                 35.865    

Slack (MET) :             35.870ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 1.828ns (43.863%)  route 2.340ns (56.137%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 44.318 - 40.000 ) 
    Source Clock Delay      (SCD):    4.739ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.408     4.739    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.433     5.172 r  Pulser_module/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           1.127     6.299    Pulser_module/Conta_1ms_reg[19]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.105     6.404 r  Pulser_module/ContaPulser[13]_i_6/O
                         net (fo=1, routed)           0.510     6.914    Pulser_module/ContaPulser[13]_i_6_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.105     7.019 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          0.703     7.722    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.105     7.827 r  Pulser_module/Conta_1ms[0]_i_5/O
                         net (fo=1, routed)           0.000     7.827    Pulser_module/Conta_1ms[0]_i_5_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.250 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.250    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.350 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.350    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.450 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.450    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.550 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.550    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.650 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.650    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.907 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.907    Pulser_module/Conta_1ms_reg[20]_i_1_n_6
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.253    44.318    Pulser_module/CLK_IN_USB
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[21]/C
                         clock pessimism              0.393    44.711    
                         clock uncertainty           -0.035    44.676    
    SLICE_X42Y47         FDCE (Setup_fdce_C_D)        0.101    44.777    Pulser_module/Conta_1ms_reg[21]
  -------------------------------------------------------------------
                         required time                         44.777    
                         arrival time                          -8.907    
  -------------------------------------------------------------------
                         slack                                 35.870    

Slack (MET) :             35.928ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        4.110ns  (logic 1.770ns (43.070%)  route 2.340ns (56.930%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 44.318 - 40.000 ) 
    Source Clock Delay      (SCD):    4.739ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.408     4.739    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.433     5.172 r  Pulser_module/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           1.127     6.299    Pulser_module/Conta_1ms_reg[19]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.105     6.404 r  Pulser_module/ContaPulser[13]_i_6/O
                         net (fo=1, routed)           0.510     6.914    Pulser_module/ContaPulser[13]_i_6_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.105     7.019 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          0.703     7.722    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.105     7.827 r  Pulser_module/Conta_1ms[0]_i_5/O
                         net (fo=1, routed)           0.000     7.827    Pulser_module/Conta_1ms[0]_i_5_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.250 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.250    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.350 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.350    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.450 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.450    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.550 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.550    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.650 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.650    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     8.849 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.849    Pulser_module/Conta_1ms_reg[20]_i_1_n_5
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.253    44.318    Pulser_module/CLK_IN_USB
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/C
                         clock pessimism              0.393    44.711    
                         clock uncertainty           -0.035    44.676    
    SLICE_X42Y47         FDCE (Setup_fdce_C_D)        0.101    44.777    Pulser_module/Conta_1ms_reg[22]
  -------------------------------------------------------------------
                         required time                         44.777    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                 35.928    

Slack (MET) :             35.949ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        4.089ns  (logic 1.749ns (42.778%)  route 2.340ns (57.222%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 44.318 - 40.000 ) 
    Source Clock Delay      (SCD):    4.739ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.408     4.739    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.433     5.172 r  Pulser_module/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           1.127     6.299    Pulser_module/Conta_1ms_reg[19]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.105     6.404 r  Pulser_module/ContaPulser[13]_i_6/O
                         net (fo=1, routed)           0.510     6.914    Pulser_module/ContaPulser[13]_i_6_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.105     7.019 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          0.703     7.722    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.105     7.827 r  Pulser_module/Conta_1ms[0]_i_5/O
                         net (fo=1, routed)           0.000     7.827    Pulser_module/Conta_1ms[0]_i_5_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.250 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.250    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.350 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.350    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.450 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.450    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.550 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.550    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.650 r  Pulser_module/Conta_1ms_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.650    Pulser_module/Conta_1ms_reg[16]_i_1_n_0
    SLICE_X42Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     8.828 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.828    Pulser_module/Conta_1ms_reg[20]_i_1_n_7
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.253    44.318    Pulser_module/CLK_IN_USB
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[20]/C
                         clock pessimism              0.393    44.711    
                         clock uncertainty           -0.035    44.676    
    SLICE_X42Y47         FDCE (Setup_fdce_C_D)        0.101    44.777    Pulser_module/Conta_1ms_reg[20]
  -------------------------------------------------------------------
                         required time                         44.777    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                 35.949    

Slack (MET) :             35.993ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        4.073ns  (logic 1.733ns (42.553%)  route 2.340ns (57.447%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 44.318 - 40.000 ) 
    Source Clock Delay      (SCD):    4.739ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.408     4.739    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.433     5.172 r  Pulser_module/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           1.127     6.299    Pulser_module/Conta_1ms_reg[19]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.105     6.404 r  Pulser_module/ContaPulser[13]_i_6/O
                         net (fo=1, routed)           0.510     6.914    Pulser_module/ContaPulser[13]_i_6_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.105     7.019 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          0.703     7.722    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.105     7.827 r  Pulser_module/Conta_1ms[0]_i_5/O
                         net (fo=1, routed)           0.000     7.827    Pulser_module/Conta_1ms[0]_i_5_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.250 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.250    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.350 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.350    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.450 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.450    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.550 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.550    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.812 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.812    Pulser_module/Conta_1ms_reg[16]_i_1_n_4
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.253    44.318    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
                         clock pessimism              0.421    44.739    
                         clock uncertainty           -0.035    44.704    
    SLICE_X42Y46         FDCE (Setup_fdce_C_D)        0.101    44.805    Pulser_module/Conta_1ms_reg[19]
  -------------------------------------------------------------------
                         required time                         44.805    
                         arrival time                          -8.812    
  -------------------------------------------------------------------
                         slack                                 35.993    

Slack (MET) :             35.998ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 1.728ns (42.483%)  route 2.340ns (57.517%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 44.318 - 40.000 ) 
    Source Clock Delay      (SCD):    4.739ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.408     4.739    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.433     5.172 r  Pulser_module/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           1.127     6.299    Pulser_module/Conta_1ms_reg[19]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.105     6.404 r  Pulser_module/ContaPulser[13]_i_6/O
                         net (fo=1, routed)           0.510     6.914    Pulser_module/ContaPulser[13]_i_6_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.105     7.019 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          0.703     7.722    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.105     7.827 r  Pulser_module/Conta_1ms[0]_i_5/O
                         net (fo=1, routed)           0.000     7.827    Pulser_module/Conta_1ms[0]_i_5_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.250 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.250    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.350 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.350    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.450 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.450    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.550 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.550    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.807 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.807    Pulser_module/Conta_1ms_reg[16]_i_1_n_6
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.253    44.318    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[17]/C
                         clock pessimism              0.421    44.739    
                         clock uncertainty           -0.035    44.704    
    SLICE_X42Y46         FDCE (Setup_fdce_C_D)        0.101    44.805    Pulser_module/Conta_1ms_reg[17]
  -------------------------------------------------------------------
                         required time                         44.805    
                         arrival time                          -8.807    
  -------------------------------------------------------------------
                         slack                                 35.998    

Slack (MET) :             36.056ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.670ns (41.651%)  route 2.340ns (58.349%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 44.318 - 40.000 ) 
    Source Clock Delay      (SCD):    4.739ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.408     4.739    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.433     5.172 r  Pulser_module/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           1.127     6.299    Pulser_module/Conta_1ms_reg[19]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.105     6.404 r  Pulser_module/ContaPulser[13]_i_6/O
                         net (fo=1, routed)           0.510     6.914    Pulser_module/ContaPulser[13]_i_6_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.105     7.019 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          0.703     7.722    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.105     7.827 r  Pulser_module/Conta_1ms[0]_i_5/O
                         net (fo=1, routed)           0.000     7.827    Pulser_module/Conta_1ms[0]_i_5_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.250 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.250    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.350 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.350    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.450 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.450    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.550 r  Pulser_module/Conta_1ms_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.550    Pulser_module/Conta_1ms_reg[12]_i_1_n_0
    SLICE_X42Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199     8.749 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.749    Pulser_module/Conta_1ms_reg[16]_i_1_n_5
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.253    44.318    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[18]/C
                         clock pessimism              0.421    44.739    
                         clock uncertainty           -0.035    44.704    
    SLICE_X42Y46         FDCE (Setup_fdce_C_D)        0.101    44.805    Pulser_module/Conta_1ms_reg[18]
  -------------------------------------------------------------------
                         required time                         44.805    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                 36.056    

Slack (MET) :             36.065ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        3.973ns  (logic 1.633ns (41.107%)  route 2.340ns (58.893%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 44.318 - 40.000 ) 
    Source Clock Delay      (SCD):    4.739ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.408     4.739    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.433     5.172 r  Pulser_module/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           1.127     6.299    Pulser_module/Conta_1ms_reg[19]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.105     6.404 r  Pulser_module/ContaPulser[13]_i_6/O
                         net (fo=1, routed)           0.510     6.914    Pulser_module/ContaPulser[13]_i_6_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.105     7.019 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          0.703     7.722    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.105     7.827 r  Pulser_module/Conta_1ms[0]_i_5/O
                         net (fo=1, routed)           0.000     7.827    Pulser_module/Conta_1ms[0]_i_5_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.250 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.250    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.350 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.350    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.450 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.450    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     8.712 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.712    Pulser_module/Conta_1ms_reg[12]_i_1_n_4
    SLICE_X42Y45         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.253    44.318    Pulser_module/CLK_IN_USB
    SLICE_X42Y45         FDCE                                         r  Pulser_module/Conta_1ms_reg[15]/C
                         clock pessimism              0.393    44.711    
                         clock uncertainty           -0.035    44.676    
    SLICE_X42Y45         FDCE (Setup_fdce_C_D)        0.101    44.777    Pulser_module/Conta_1ms_reg[15]
  -------------------------------------------------------------------
                         required time                         44.777    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                 36.065    

Slack (MET) :             36.070ns  (required time - arrival time)
  Source:                 Pulser_module/Conta_1ms_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (REF_CLK_P rise@40.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 1.628ns (41.033%)  route 2.340ns (58.967%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 44.318 - 40.000 ) 
    Source Clock Delay      (SCD):    4.739ns
    Clock Pessimism Removal (CPR):    0.393ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.877     0.877 r  IBUFGDS_1/O
                         net (fo=2, routed)           2.160     3.037    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.086     3.123 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.123     3.246    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     3.331 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.408     4.739    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.433     5.172 r  Pulser_module/Conta_1ms_reg[19]/Q
                         net (fo=2, routed)           1.127     6.299    Pulser_module/Conta_1ms_reg[19]
    SLICE_X43Y42         LUT4 (Prop_lut4_I0_O)        0.105     6.404 r  Pulser_module/ContaPulser[13]_i_6/O
                         net (fo=1, routed)           0.510     6.914    Pulser_module/ContaPulser[13]_i_6_n_0
    SLICE_X43Y43         LUT6 (Prop_lut6_I3_O)        0.105     7.019 f  Pulser_module/ContaPulser[13]_i_1/O
                         net (fo=24, routed)          0.703     7.722    Pulser_module/ContaPulser[13]_i_1_n_0
    SLICE_X42Y42         LUT2 (Prop_lut2_I1_O)        0.105     7.827 r  Pulser_module/Conta_1ms[0]_i_5/O
                         net (fo=1, routed)           0.000     7.827    Pulser_module/Conta_1ms[0]_i_5_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     8.250 r  Pulser_module/Conta_1ms_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.250    Pulser_module/Conta_1ms_reg[0]_i_1_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.350 r  Pulser_module/Conta_1ms_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.350    Pulser_module/Conta_1ms_reg[4]_i_1_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.450 r  Pulser_module/Conta_1ms_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.450    Pulser_module/Conta_1ms_reg[8]_i_1_n_0
    SLICE_X42Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     8.707 r  Pulser_module/Conta_1ms_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.707    Pulser_module/Conta_1ms_reg[12]_i_1_n_6
    SLICE_X42Y45         FDCE                                         r  Pulser_module/Conta_1ms_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                     40.000    40.000 r  
    B19                                               0.000    40.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000    40.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.838    40.838 r  IBUFGDS_1/O
                         net (fo=2, routed)           1.961    42.798    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.078    42.876 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.112    42.988    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    43.065 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.253    44.318    Pulser_module/CLK_IN_USB
    SLICE_X42Y45         FDCE                                         r  Pulser_module/Conta_1ms_reg[13]/C
                         clock pessimism              0.393    44.711    
                         clock uncertainty           -0.035    44.676    
    SLICE_X42Y45         FDCE (Setup_fdce_C_D)        0.101    44.777    Pulser_module/Conta_1ms_reg[13]
  -------------------------------------------------------------------
                         required time                         44.777    
                         arrival time                          -8.707    
  -------------------------------------------------------------------
                         slack                                 36.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.242 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.272    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.298 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.562     1.860    Pulser_module/CLK_IN_USB
    SLICE_X42Y44         FDCE                                         r  Pulser_module/Conta_1ms_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDCE (Prop_fdce_C_Q)         0.164     2.024 r  Pulser_module/Conta_1ms_reg[10]/Q
                         net (fo=2, routed)           0.124     2.147    Pulser_module/Conta_1ms_reg[10]
    SLICE_X42Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.257 r  Pulser_module/Conta_1ms_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.257    Pulser_module/Conta_1ms_reg[8]_i_1_n_5
    SLICE_X42Y44         FDCE                                         r  Pulser_module/Conta_1ms_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.345 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.378    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.407 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.829     2.236    Pulser_module/CLK_IN_USB
    SLICE_X42Y44         FDCE                                         r  Pulser_module/Conta_1ms_reg[10]/C
                         clock pessimism             -0.377     1.860    
    SLICE_X42Y44         FDCE (Hold_fdce_C_D)         0.134     1.994    Pulser_module/Conta_1ms_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.242 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.272    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.298 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.562     1.860    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDCE (Prop_fdce_C_Q)         0.164     2.024 r  Pulser_module/Conta_1ms_reg[18]/Q
                         net (fo=2, routed)           0.124     2.147    Pulser_module/Conta_1ms_reg[18]
    SLICE_X42Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.257 r  Pulser_module/Conta_1ms_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.257    Pulser_module/Conta_1ms_reg[16]_i_1_n_5
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.345 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.378    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.407 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.829     2.236    Pulser_module/CLK_IN_USB
    SLICE_X42Y46         FDCE                                         r  Pulser_module/Conta_1ms_reg[18]/C
                         clock pessimism             -0.377     1.860    
    SLICE_X42Y46         FDCE (Hold_fdce_C_D)         0.134     1.994    Pulser_module/Conta_1ms_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.886%)  route 0.124ns (31.114%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.237ns
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.242 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.272    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.298 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.563     1.861    Pulser_module/CLK_IN_USB
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDCE (Prop_fdce_C_Q)         0.164     2.025 r  Pulser_module/Conta_1ms_reg[22]/Q
                         net (fo=2, routed)           0.124     2.148    Pulser_module/Conta_1ms_reg[22]
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.258 r  Pulser_module/Conta_1ms_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.258    Pulser_module/Conta_1ms_reg[20]_i_1_n_5
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.345 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.378    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.407 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.830     2.237    Pulser_module/CLK_IN_USB
    SLICE_X42Y47         FDCE                                         r  Pulser_module/Conta_1ms_reg[22]/C
                         clock pessimism             -0.377     1.861    
    SLICE_X42Y47         FDCE (Hold_fdce_C_D)         0.134     1.995    Pulser_module/Conta_1ms_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.462%)  route 0.214ns (53.538%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.591     1.833    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X27Y44         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDCE (Prop_fdce_C_Q)         0.141     1.974 r  CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/Q
                         net (fo=21, routed)          0.214     2.188    CLK_SAFE_MODULE/ContaRef25M_1[0]
    SLICE_X28Y45         LUT2 (Prop_lut2_I1_O)        0.045     2.233 r  CLK_SAFE_MODULE/ContaRef25M_1[1]_i_1/O
                         net (fo=1, routed)           0.000     2.233    CLK_SAFE_MODULE/ContaRef25M_1[1]_i_1_n_0
    SLICE_X28Y45         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.858     2.203    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X28Y45         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/C
                         clock pessimism             -0.337     1.867    
    SLICE_X28Y45         FDCE (Hold_fdce_C_D)         0.091     1.958    CLK_SAFE_MODULE/ContaRef25M_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.958    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.606%)  route 0.182ns (49.394%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.590     1.832    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X28Y45         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDCE (Prop_fdce_C_Q)         0.141     1.973 r  CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/Q
                         net (fo=20, routed)          0.182     2.154    CLK_SAFE_MODULE/ContaRef25M_1[1]
    SLICE_X28Y45         LUT4 (Prop_lut4_I2_O)        0.045     2.199 r  CLK_SAFE_MODULE/ContaRef25M_1[3]_i_1/O
                         net (fo=1, routed)           0.000     2.199    CLK_SAFE_MODULE/ContaRef25M_1[3]_i_1_n_0
    SLICE_X28Y45         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.858     2.203    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X28Y45         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[3]/C
                         clock pessimism             -0.372     1.832    
    SLICE_X28Y45         FDCE (Hold_fdce_C_D)         0.092     1.924    CLK_SAFE_MODULE/ContaRef25M_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 Pulser_module/ContaPulser_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/ContaPulser_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.715%)  route 0.181ns (49.285%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.242 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.272    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.298 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.562     1.860    Pulser_module/CLK_IN_USB
    SLICE_X41Y43         FDCE                                         r  Pulser_module/ContaPulser_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDCE (Prop_fdce_C_Q)         0.141     2.001 f  Pulser_module/ContaPulser_reg[0]/Q
                         net (fo=3, routed)           0.181     2.181    Pulser_module/ContaPulser[0]
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.045     2.226 r  Pulser_module/ContaPulser[0]_i_1/O
                         net (fo=1, routed)           0.000     2.226    Pulser_module/p_0_in[0]
    SLICE_X41Y43         FDCE                                         r  Pulser_module/ContaPulser_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.345 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.378    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.407 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.829     2.236    Pulser_module/CLK_IN_USB
    SLICE_X41Y43         FDCE                                         r  Pulser_module/ContaPulser_reg[0]/C
                         clock pessimism             -0.377     1.860    
    SLICE_X41Y43         FDCE (Hold_fdce_C_D)         0.091     1.951    Pulser_module/ContaPulser_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.951    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.953%)  route 0.219ns (54.047%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.591     1.833    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X27Y44         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDCE (Prop_fdce_C_Q)         0.141     1.974 r  CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/Q
                         net (fo=21, routed)          0.219     2.192    CLK_SAFE_MODULE/ContaRef25M_1[0]
    SLICE_X28Y45         LUT3 (Prop_lut3_I1_O)        0.045     2.237 r  CLK_SAFE_MODULE/ContaRef25M_1[2]_i_1/O
                         net (fo=1, routed)           0.000     2.237    CLK_SAFE_MODULE/ContaRef25M_1[2]_i_1_n_0
    SLICE_X28Y45         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.858     2.203    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X28Y45         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[2]/C
                         clock pessimism             -0.337     1.867    
    SLICE_X28Y45         FDCE (Hold_fdce_C_D)         0.092     1.959    CLK_SAFE_MODULE/ContaRef25M_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.104%)  route 0.185ns (49.896%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.203ns
    Source Clock Delay      (SCD):    1.832ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.590     1.832    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X28Y45         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y45         FDCE (Prop_fdce_C_Q)         0.141     1.973 r  CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/Q
                         net (fo=20, routed)          0.185     2.158    CLK_SAFE_MODULE/ContaRef25M_1[1]
    SLICE_X28Y45         LUT5 (Prop_lut5_I2_O)        0.045     2.203 r  CLK_SAFE_MODULE/ContaRef25M_1[4]_i_2/O
                         net (fo=1, routed)           0.000     2.203    CLK_SAFE_MODULE/ContaRef25M_1[4]_i_2_n_0
    SLICE_X28Y45         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.858     2.203    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X28Y45         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[4]/C
                         clock pessimism             -0.372     1.832    
    SLICE_X28Y45         FDCE (Hold_fdce_C_D)         0.092     1.924    CLK_SAFE_MODULE/ContaRef25M_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.420%)  route 0.190ns (50.580%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.204ns
    Source Clock Delay      (SCD):    1.833ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.027     1.242 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.591     1.833    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X27Y44         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y44         FDCE (Prop_fdce_C_Q)         0.141     1.974 f  CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/Q
                         net (fo=21, routed)          0.190     2.164    CLK_SAFE_MODULE/ContaRef25M_1[0]
    SLICE_X27Y44         LUT1 (Prop_lut1_I0_O)        0.045     2.209 r  CLK_SAFE_MODULE/ContaRef25M_1[0]_i_1/O
                         net (fo=1, routed)           0.000     2.209    CLK_SAFE_MODULE/ContaRef25M_1[0]_i_1_n_0
    SLICE_X27Y44         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_Cable_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.345 r  CLK_Cable_1_BUFG_inst/O
                         net (fo=7, routed)           0.859     2.204    CLK_SAFE_MODULE/EN_Sync_reg_0
    SLICE_X27Y44         FDCE                                         r  CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
                         clock pessimism             -0.372     1.833    
    SLICE_X27Y44         FDCE (Hold_fdce_C_D)         0.091     1.924    CLK_SAFE_MODULE/ContaRef25M_1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 Pulser_module/Conta_1ms_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Pulser_module/Conta_1ms_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by REF_CLK_P  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             REF_CLK_P
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (REF_CLK_P rise@0.000ns - REF_CLK_P rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.273ns (65.017%)  route 0.147ns (34.984%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.236ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.373     0.373 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.842     1.215    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.027     1.242 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.030     1.272    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.298 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.562     1.860    Pulser_module/CLK_IN_USB
    SLICE_X42Y43         FDCE                                         r  Pulser_module/Conta_1ms_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y43         FDCE (Prop_fdce_C_Q)         0.164     2.024 r  Pulser_module/Conta_1ms_reg[7]/Q
                         net (fo=2, routed)           0.147     2.171    Pulser_module/Conta_1ms_reg[7]
    SLICE_X42Y43         LUT2 (Prop_lut2_I0_O)        0.045     2.216 r  Pulser_module/Conta_1ms[4]_i_2/O
                         net (fo=1, routed)           0.000     2.216    Pulser_module/Conta_1ms[4]_i_2_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.280 r  Pulser_module/Conta_1ms_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.280    Pulser_module/Conta_1ms_reg[4]_i_1_n_4
    SLICE_X42Y43         FDCE                                         r  Pulser_module/Conta_1ms_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock REF_CLK_P rise edge)
                                                      0.000     0.000 r  
    B19                                               0.000     0.000 r  REF_CLK_P (IN)
                         net (fo=0)                   0.000     0.000    REF_CLK_P
    B19                  IBUFDS (Prop_ibufds_I_O)     0.408     0.408 r  IBUFGDS_1/O
                         net (fo=2, routed)           0.907     1.315    CLK_SAFE_MODULE/CLK_Cable_1
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.345 r  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/O
                         net (fo=1, routed)           0.033     1.378    CLK_SAFE_MODULE/RefCLK_Mux
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.407 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.829     2.236    Pulser_module/CLK_IN_USB
    SLICE_X42Y43         FDCE                                         r  Pulser_module/Conta_1ms_reg[7]/C
                         clock pessimism             -0.377     1.860    
    SLICE_X42Y43         FDCE (Hold_fdce_C_D)         0.134     1.994    Pulser_module/Conta_1ms_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.994    
                         arrival time                           2.280    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         REF_CLK_P
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { REF_CLK_P }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         40.000      38.408     BUFGCTRL_X0Y16  CLK_Cable_1_BUFG_inst/I
Min Period        n/a     BUFGCTRL/I0  n/a            1.592         40.000      38.408     BUFGCTRL_X0Y18  CLK_SAFE_MODULE/BUFGMUX_inst/I0
Min Period        n/a     BUFGCTRL/I0  n/a            1.592         40.000      38.408     BUFGCTRL_X0Y19  CLK_SAFE_MODULE/BUFGMUX_inst_refCLK/I0
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X27Y44    CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X28Y45    CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X28Y45    CLK_SAFE_MODULE/ContaRef25M_1_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X28Y45    CLK_SAFE_MODULE/ContaRef25M_1_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X28Y45    CLK_SAFE_MODULE/ContaRef25M_1_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X27Y45    CLK_SAFE_MODULE/EN_Sync_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X41Y43    Pulser_module/ContaPulser_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X27Y44    CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X27Y44    CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X27Y45    CLK_SAFE_MODULE/EN_Sync_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X27Y45    CLK_SAFE_MODULE/EN_Sync_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X41Y43    Pulser_module/ContaPulser_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X43Y46    Pulser_module/ContaPulser_reg[10]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X43Y46    Pulser_module/ContaPulser_reg[11]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X43Y46    Pulser_module/ContaPulser_reg[12]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X40Y44    Pulser_module/ContaPulser_reg[13]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X39Y44    Pulser_module/ContaPulser_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X27Y44    CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X27Y44    CLK_SAFE_MODULE/ContaRef25M_1_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X28Y45    CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X28Y45    CLK_SAFE_MODULE/ContaRef25M_1_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X28Y45    CLK_SAFE_MODULE/ContaRef25M_1_reg[2]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X28Y45    CLK_SAFE_MODULE/ContaRef25M_1_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X28Y45    CLK_SAFE_MODULE/ContaRef25M_1_reg[3]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X28Y45    CLK_SAFE_MODULE/ContaRef25M_1_reg[3]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X28Y45    CLK_SAFE_MODULE/ContaRef25M_1_reg[4]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         20.000      19.500     SLICE_X28Y45    CLK_SAFE_MODULE/ContaRef25M_1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  RING_OSC
  To Clock:  RING_OSC

Setup :            0  Failing Endpoints,  Worst Slack        0.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.259ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/ADC/enable_SPI_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 1.392ns (40.516%)  route 2.044ns (59.484%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.307ns = ( 5.307 - 4.000 ) 
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y14       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.430     1.430    MULTYCHANNEL/channel[9].single_channel_inst/ADC/osc_out
    SLICE_X56Y70         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDCE (Prop_fdce_C_Q)         0.379     1.809 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[3]/Q
                         net (fo=4, routed)           0.808     2.617    MULTYCHANNEL/channel[9].single_channel_inst/ADC/ttp_counter_reg[3]
    SLICE_X55Y72         LUT4 (Prop_lut4_I0_O)        0.105     2.722 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/ltOp_carry_i_7__8/O
                         net (fo=1, routed)           0.000     2.722    MULTYCHANNEL/channel[9].single_channel_inst/ADC/ltOp_carry_i_7__8_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.179 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.179    MULTYCHANNEL/channel[9].single_channel_inst/ADC/ltOp_carry_n_0
    SLICE_X55Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.369 f  MULTYCHANNEL/channel[9].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           1.236     4.605    MULTYCHANNEL/channel[9].single_channel_inst/ADC/ltOp
    SLICE_X74Y49         LUT1 (Prop_lut1_I0_O)        0.261     4.866 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/enable_SPI_i_1__8/O
                         net (fo=1, routed)           0.000     4.866    MULTYCHANNEL/channel[9].single_channel_inst/ADC/p_0_in
    SLICE_X74Y49         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/enable_SPI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y14       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.307     5.307    MULTYCHANNEL/channel[9].single_channel_inst/ADC/osc_out
    SLICE_X74Y49         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/enable_SPI_reg/C
                         clock pessimism              0.000     5.307    
                         clock uncertainty           -0.035     5.271    
    SLICE_X74Y49         FDCE (Setup_fdce_C_D)        0.030     5.301    MULTYCHANNEL/channel[9].single_channel_inst/ADC/enable_SPI_reg
  -------------------------------------------------------------------
                         required time                          5.301    
                         arrival time                          -4.866    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[13].single_channel_inst/ADC/ttp_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/ADC/enable_SPI_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 1.267ns (39.290%)  route 1.958ns (60.710%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.732ns = ( 4.732 - 4.000 ) 
    Source Clock Delay      (SCD):    0.841ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y4            BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.841     0.841    MULTYCHANNEL/channel[13].single_channel_inst/ADC/osc_out
    SLICE_X52Y74         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/ttp_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDCE (Prop_fdce_C_Q)         0.379     1.220 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/ttp_counter_reg[7]/Q
                         net (fo=4, routed)           0.809     2.029    MULTYCHANNEL/channel[13].single_channel_inst/ADC/ttp_counter_reg[7]
    SLICE_X51Y73         LUT4 (Prop_lut4_I0_O)        0.105     2.134 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/ltOp_carry_i_5__12/O
                         net (fo=1, routed)           0.000     2.134    MULTYCHANNEL/channel[13].single_channel_inst/ADC/ltOp_carry_i_5__12_n_0
    SLICE_X51Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.466 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.466    MULTYCHANNEL/channel[13].single_channel_inst/ADC/ltOp_carry_n_0
    SLICE_X51Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     2.656 f  MULTYCHANNEL/channel[13].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           1.149     3.805    MULTYCHANNEL/channel[13].single_channel_inst/ADC/ltOp
    SLICE_X86Y71         LUT1 (Prop_lut1_I0_O)        0.261     4.066 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/enable_SPI_i_1__12/O
                         net (fo=1, routed)           0.000     4.066    MULTYCHANNEL/channel[13].single_channel_inst/ADC/p_0_in
    SLICE_X86Y71         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/enable_SPI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFR_X1Y4            BUFR                         0.000     4.000 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.732     4.732    MULTYCHANNEL/channel[13].single_channel_inst/ADC/osc_out
    SLICE_X86Y71         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/enable_SPI_reg/C
                         clock pessimism              0.000     4.732    
                         clock uncertainty           -0.035     4.697    
    SLICE_X86Y71         FDCE (Setup_fdce_C_D)        0.074     4.771    MULTYCHANNEL/channel[13].single_channel_inst/ADC/enable_SPI_reg
  -------------------------------------------------------------------
                         required time                          4.771    
                         arrival time                          -4.066    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.733ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        3.272ns  (logic 1.469ns (44.893%)  route 1.803ns (55.107%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 4.792 - 4.000 ) 
    Source Clock Delay      (SCD):    0.860ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y11           BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.860     0.860    MULTYCHANNEL/channel[16].single_channel_inst/ADC/osc_out
    SLICE_X51Y105        FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y105        FDCE (Prop_fdce_C_Q)         0.379     1.239 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[4]/Q
                         net (fo=4, routed)           1.364     2.603    MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[4]
    SLICE_X49Y99         LUT6 (Prop_lut6_I0_O)        0.105     2.708 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/eqOp_carry_i_3__15/O
                         net (fo=1, routed)           0.000     2.708    MULTYCHANNEL/channel[16].single_channel_inst/ADC/eqOp_carry_i_3__15_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.165 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.001     3.165    MULTYCHANNEL/channel[16].single_channel_inst/ADC/eqOp_carry_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.381 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/eqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.439     3.820    MULTYCHANNEL/channel[16].single_channel_inst/ADC/eqOp
    SLICE_X53Y100        LUT2 (Prop_lut2_I0_O)        0.312     4.132 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Reset_Ring_i_1__15/O
                         net (fo=1, routed)           0.000     4.132    MULTYCHANNEL/channel[16].single_channel_inst/ADC/Reset_Ring
    SLICE_X53Y100        FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFR_X1Y11           BUFR                         0.000     4.000 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792     4.792    MULTYCHANNEL/channel[16].single_channel_inst/ADC/osc_out
    SLICE_X53Y100        FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.040     4.832    
                         clock uncertainty           -0.035     4.797    
    SLICE_X53Y100        FDCE (Setup_fdce_C_D)        0.069     4.866    MULTYCHANNEL/channel[16].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                          4.866    
                         arrival time                          -4.132    
  -------------------------------------------------------------------
                         slack                                  0.733    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[7].single_channel_inst/ADC/ttp_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/ADC/enable_SPI_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        2.992ns  (logic 1.392ns (46.527%)  route 1.600ns (53.473%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.249ns = ( 5.249 - 4.000 ) 
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y12       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.392     1.392    MULTYCHANNEL/channel[7].single_channel_inst/ADC/osc_out
    SLICE_X44Y54         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/ttp_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDCE (Prop_fdce_C_Q)         0.379     1.771 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/ttp_counter_reg[3]/Q
                         net (fo=4, routed)           0.663     2.434    MULTYCHANNEL/channel[7].single_channel_inst/ADC/ttp_counter_reg[3]
    SLICE_X43Y56         LUT4 (Prop_lut4_I0_O)        0.105     2.539 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/ltOp_carry_i_7__6/O
                         net (fo=1, routed)           0.000     2.539    MULTYCHANNEL/channel[7].single_channel_inst/ADC/ltOp_carry_i_7__6_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.996 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.996    MULTYCHANNEL/channel[7].single_channel_inst/ADC/ltOp_carry_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     3.186 f  MULTYCHANNEL/channel[7].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.937     4.123    MULTYCHANNEL/channel[7].single_channel_inst/ADC/ltOp
    SLICE_X45Y40         LUT1 (Prop_lut1_I0_O)        0.261     4.384 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/enable_SPI_i_1__6/O
                         net (fo=1, routed)           0.000     4.384    MULTYCHANNEL/channel[7].single_channel_inst/ADC/p_0_in
    SLICE_X45Y40         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/enable_SPI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y12       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.249     5.249    MULTYCHANNEL/channel[7].single_channel_inst/ADC/osc_out
    SLICE_X45Y40         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/enable_SPI_reg/C
                         clock pessimism              0.000     5.249    
                         clock uncertainty           -0.035     5.213    
    SLICE_X45Y40         FDCE (Setup_fdce_C_D)        0.030     5.243    MULTYCHANNEL/channel[7].single_channel_inst/ADC/enable_SPI_reg
  -------------------------------------------------------------------
                         required time                          5.243    
                         arrival time                          -4.384    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 1.520ns (49.724%)  route 1.537ns (50.276%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 4.792 - 4.000 ) 
    Source Clock Delay      (SCD):    0.860ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.860     0.860    MULTYCHANNEL/channel[17].single_channel_inst/ADC/osc_out
    SLICE_X50Y101        FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDCE (Prop_fdce_C_Q)         0.433     1.293 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[5]/Q
                         net (fo=4, routed)           1.177     2.470    MULTYCHANNEL/channel[17].single_channel_inst/ADC/ttp_counter_reg[5]
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.105     2.575 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/eqOp_carry_i_3__16/O
                         net (fo=1, routed)           0.000     2.575    MULTYCHANNEL/channel[17].single_channel_inst/ADC/eqOp_carry_i_3__16_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.032 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.001     3.033    MULTYCHANNEL/channel[17].single_channel_inst/ADC/eqOp_carry_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.249 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/eqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.359     3.608    MULTYCHANNEL/channel[17].single_channel_inst/ADC/eqOp
    SLICE_X53Y101        LUT2 (Prop_lut2_I0_O)        0.309     3.917 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Reset_Ring_i_1__16/O
                         net (fo=1, routed)           0.000     3.917    MULTYCHANNEL/channel[17].single_channel_inst/ADC/Reset_Ring
    SLICE_X53Y101        FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFR_X1Y8            BUFR                         0.000     4.000 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792     4.792    MULTYCHANNEL/channel[17].single_channel_inst/ADC/osc_out
    SLICE_X53Y101        FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.040     4.832    
                         clock uncertainty           -0.035     4.797    
    SLICE_X53Y101        FDCE (Setup_fdce_C_D)        0.030     4.827    MULTYCHANNEL/channel[17].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                          4.827    
                         arrival time                          -3.917    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[15].single_channel_inst/ADC/ttp_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 1.362ns (44.024%)  route 1.732ns (55.976%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 4.792 - 4.000 ) 
    Source Clock Delay      (SCD):    0.860ns
    Clock Pessimism Removal (CPR):    0.040ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y10           BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.860     0.860    MULTYCHANNEL/channel[15].single_channel_inst/ADC/osc_out
    SLICE_X52Y102        FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/ttp_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y102        FDCE (Prop_fdce_C_Q)         0.379     1.239 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/ttp_counter_reg[9]/Q
                         net (fo=4, routed)           1.240     2.479    MULTYCHANNEL/channel[15].single_channel_inst/ADC/ttp_counter_reg[9]
    SLICE_X53Y99         LUT6 (Prop_lut6_I0_O)        0.105     2.584 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/eqOp_carry_i_1__14/O
                         net (fo=1, routed)           0.000     2.584    MULTYCHANNEL/channel[15].single_channel_inst/ADC/eqOp_carry_i_1__14_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.916 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.001     2.917    MULTYCHANNEL/channel[15].single_channel_inst/ADC/eqOp_carry_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.133 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/eqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.491     3.624    MULTYCHANNEL/channel[15].single_channel_inst/ADC/eqOp
    SLICE_X52Y100        LUT2 (Prop_lut2_I0_O)        0.330     3.954 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Reset_Ring_i_1__14/O
                         net (fo=1, routed)           0.000     3.954    MULTYCHANNEL/channel[15].single_channel_inst/ADC/Reset_Ring
    SLICE_X52Y100        FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFR_X1Y10           BUFR                         0.000     4.000 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792     4.792    MULTYCHANNEL/channel[15].single_channel_inst/ADC/osc_out
    SLICE_X52Y100        FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.040     4.832    
                         clock uncertainty           -0.035     4.797    
    SLICE_X52Y100        FDCE (Setup_fdce_C_D)        0.069     4.866    MULTYCHANNEL/channel[15].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                          4.866    
                         arrival time                          -3.954    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.923ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/ADC/enable_SPI_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        2.966ns  (logic 1.392ns (46.936%)  route 1.574ns (53.064%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.752ns = ( 4.752 - 4.000 ) 
    Source Clock Delay      (SCD):    0.860ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.860     0.860    MULTYCHANNEL/channel[18].single_channel_inst/ADC/osc_out
    SLICE_X51Y100        FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.379     1.239 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[3]/Q
                         net (fo=4, routed)           0.984     2.223    MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[3]
    SLICE_X51Y96         LUT4 (Prop_lut4_I0_O)        0.105     2.328 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/ltOp_carry_i_7__17/O
                         net (fo=1, routed)           0.000     2.328    MULTYCHANNEL/channel[18].single_channel_inst/ADC/ltOp_carry_i_7__17_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.785 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.785    MULTYCHANNEL/channel[18].single_channel_inst/ADC/ltOp_carry_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     2.975 f  MULTYCHANNEL/channel[18].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.590     3.565    MULTYCHANNEL/channel[18].single_channel_inst/ADC/ltOp
    SLICE_X55Y100        LUT1 (Prop_lut1_I0_O)        0.261     3.826 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/enable_SPI_i_1__17/O
                         net (fo=1, routed)           0.000     3.826    MULTYCHANNEL/channel[18].single_channel_inst/ADC/p_0_in
    SLICE_X55Y100        FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/enable_SPI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFR_X1Y9            BUFR                         0.000     4.000 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.752     4.752    MULTYCHANNEL/channel[18].single_channel_inst/ADC/osc_out
    SLICE_X55Y100        FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/enable_SPI_reg/C
                         clock pessimism              0.000     4.752    
                         clock uncertainty           -0.035     4.717    
    SLICE_X55Y100        FDCE (Setup_fdce_C_D)        0.032     4.749    MULTYCHANNEL/channel[18].single_channel_inst/ADC/enable_SPI_reg
  -------------------------------------------------------------------
                         required time                          4.749    
                         arrival time                          -3.826    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.925ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        2.962ns  (logic 1.392ns (46.999%)  route 1.570ns (53.001%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.752ns = ( 4.752 - 4.000 ) 
    Source Clock Delay      (SCD):    0.860ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.860     0.860    MULTYCHANNEL/channel[18].single_channel_inst/ADC/osc_out
    SLICE_X51Y100        FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.379     1.239 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[3]/Q
                         net (fo=4, routed)           0.984     2.223    MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[3]
    SLICE_X51Y96         LUT4 (Prop_lut4_I0_O)        0.105     2.328 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/ltOp_carry_i_7__17/O
                         net (fo=1, routed)           0.000     2.328    MULTYCHANNEL/channel[18].single_channel_inst/ADC/ltOp_carry_i_7__17_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     2.785 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     2.785    MULTYCHANNEL/channel[18].single_channel_inst/ADC/ltOp_carry_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     2.975 f  MULTYCHANNEL/channel[18].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.586     3.561    MULTYCHANNEL/channel[18].single_channel_inst/ADC/ltOp
    SLICE_X55Y100        LUT2 (Prop_lut2_I1_O)        0.261     3.822 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Reset_Ring_i_1__17/O
                         net (fo=1, routed)           0.000     3.822    MULTYCHANNEL/channel[18].single_channel_inst/ADC/Reset_Ring
    SLICE_X55Y100        FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFR_X1Y9            BUFR                         0.000     4.000 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.752     4.752    MULTYCHANNEL/channel[18].single_channel_inst/ADC/osc_out
    SLICE_X55Y100        FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000     4.752    
                         clock uncertainty           -0.035     4.717    
    SLICE_X55Y100        FDCE (Setup_fdce_C_D)        0.030     4.747    MULTYCHANNEL/channel[18].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                          4.747    
                         arrival time                          -3.822    
  -------------------------------------------------------------------
                         slack                                  0.925    

Slack (MET) :             0.930ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[5].single_channel_inst/ADC/ttp_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[5].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        3.006ns  (logic 1.503ns (49.993%)  route 1.503ns (50.007%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns = ( 5.236 - 4.000 ) 
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.392     1.392    MULTYCHANNEL/channel[5].single_channel_inst/ADC/osc_out
    SLICE_X46Y55         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/ttp_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDCE (Prop_fdce_C_Q)         0.433     1.825 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/ttp_counter_reg[0]/Q
                         net (fo=4, routed)           1.028     2.853    MULTYCHANNEL/channel[5].single_channel_inst/ADC/ttp_counter_reg[0]
    SLICE_X49Y55         LUT6 (Prop_lut6_I2_O)        0.105     2.958 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/eqOp_carry_i_4__4/O
                         net (fo=1, routed)           0.000     2.958    MULTYCHANNEL/channel[5].single_channel_inst/ADC/eqOp_carry_i_4__4_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     3.398 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.398    MULTYCHANNEL/channel[5].single_channel_inst/ADC/eqOp_carry_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.614 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/eqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.476     4.089    MULTYCHANNEL/channel[5].single_channel_inst/ADC/eqOp
    SLICE_X48Y53         LUT2 (Prop_lut2_I0_O)        0.309     4.398 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/Reset_Ring_i_1__4/O
                         net (fo=1, routed)           0.000     4.398    MULTYCHANNEL/channel[5].single_channel_inst/ADC/Reset_Ring
    SLICE_X48Y53         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.236     5.236    MULTYCHANNEL/channel[5].single_channel_inst/ADC/osc_out
    SLICE_X48Y53         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.096     5.332    
                         clock uncertainty           -0.035     5.297    
    SLICE_X48Y53         FDCE (Setup_fdce_C_D)        0.032     5.329    MULTYCHANNEL/channel[5].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                          5.329    
                         arrival time                          -4.398    
  -------------------------------------------------------------------
                         slack                                  0.930    

Slack (MET) :             1.042ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[2].single_channel_inst/ADC/ttp_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (RING_OSC rise@4.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 1.466ns (50.020%)  route 1.465ns (49.980%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns = ( 5.236 - 4.000 ) 
    Source Clock Delay      (SCD):    1.385ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.385     1.385    MULTYCHANNEL/channel[2].single_channel_inst/ADC/osc_out
    SLICE_X39Y65         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/ttp_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.379     1.764 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/ttp_counter_reg[4]/Q
                         net (fo=4, routed)           1.062     2.826    MULTYCHANNEL/channel[2].single_channel_inst/ADC/ttp_counter_reg[4]
    SLICE_X37Y64         LUT6 (Prop_lut6_I0_O)        0.105     2.931 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/eqOp_carry_i_3__1/O
                         net (fo=1, routed)           0.000     2.931    MULTYCHANNEL/channel[2].single_channel_inst/ADC/eqOp_carry_i_3__1_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.388 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.388    MULTYCHANNEL/channel[2].single_channel_inst/ADC/eqOp_carry_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.604 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/eqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.403     4.007    MULTYCHANNEL/channel[2].single_channel_inst/ADC/eqOp
    SLICE_X37Y60         LUT2 (Prop_lut2_I0_O)        0.309     4.316 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Reset_Ring_i_1__1/O
                         net (fo=1, routed)           0.000     4.316    MULTYCHANNEL/channel[2].single_channel_inst/ADC/Reset_Ring
    SLICE_X37Y60         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.236     5.236    MULTYCHANNEL/channel[2].single_channel_inst/ADC/osc_out
    SLICE_X37Y60         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.127     5.363    
                         clock uncertainty           -0.035     5.328    
    SLICE_X37Y60         FDCE (Setup_fdce_C_D)        0.030     5.358    MULTYCHANNEL/channel[2].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                          5.358    
                         arrival time                          -4.316    
  -------------------------------------------------------------------
                         slack                                  1.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.328%)  route 0.115ns (31.672%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.567     0.567    MULTYCHANNEL/channel[11].single_channel_inst/ADC/osc_out
    SLICE_X57Y71         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y71         FDCE (Prop_fdce_C_Q)         0.141     0.708 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[3]/Q
                         net (fo=4, routed)           0.115     0.823    MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[3]
    SLICE_X57Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.931 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[0]_i_1__10/O[3]
                         net (fo=1, routed)           0.000     0.931    MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[0]_i_1__10_n_4
    SLICE_X57Y71         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.835     0.835    MULTYCHANNEL/channel[11].single_channel_inst/ADC/osc_out
    SLICE_X57Y71         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[3]/C
                         clock pessimism             -0.268     0.567    
    SLICE_X57Y71         FDCE (Hold_fdce_C_D)         0.105     0.672    MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.557     0.557    MULTYCHANNEL/channel[0].single_channel_inst/ADC/osc_out
    SLICE_X33Y59         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y59         FDCE (Prop_fdce_C_Q)         0.141     0.698 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[3]/Q
                         net (fo=4, routed)           0.118     0.816    MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[3]
    SLICE_X33Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.924 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.924    MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[0]_i_1_n_4
    SLICE_X33Y59         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.824     0.824    MULTYCHANNEL/channel[0].single_channel_inst/ADC/osc_out
    SLICE_X33Y59         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[3]/C
                         clock pessimism             -0.267     0.557    
    SLICE_X33Y59         FDCE (Hold_fdce_C_D)         0.105     0.662    MULTYCHANNEL/channel[0].single_channel_inst/ADC/ttp_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[10].single_channel_inst/ADC/ttp_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/ADC/ttp_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.546     0.546    MULTYCHANNEL/channel[10].single_channel_inst/ADC/osc_out
    SLICE_X41Y72         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/ttp_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y72         FDCE (Prop_fdce_C_Q)         0.141     0.687 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/ttp_counter_reg[7]/Q
                         net (fo=4, routed)           0.118     0.805    MULTYCHANNEL/channel[10].single_channel_inst/ADC/ttp_counter_reg[7]
    SLICE_X41Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.913 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/ttp_counter_reg[4]_i_1__9/O[3]
                         net (fo=1, routed)           0.000     0.913    MULTYCHANNEL/channel[10].single_channel_inst/ADC/ttp_counter_reg[4]_i_1__9_n_4
    SLICE_X41Y72         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/ttp_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.811     0.811    MULTYCHANNEL/channel[10].single_channel_inst/ADC/osc_out
    SLICE_X41Y72         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/ttp_counter_reg[7]/C
                         clock pessimism             -0.265     0.546    
    SLICE_X41Y72         FDCE (Hold_fdce_C_D)         0.105     0.651    MULTYCHANNEL/channel[10].single_channel_inst/ADC/ttp_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.913    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.567     0.567    MULTYCHANNEL/channel[11].single_channel_inst/ADC/osc_out
    SLICE_X57Y72         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDCE (Prop_fdce_C_Q)         0.141     0.708 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[7]/Q
                         net (fo=4, routed)           0.118     0.826    MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[7]
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.934 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[4]_i_1__10/O[3]
                         net (fo=1, routed)           0.000     0.934    MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[4]_i_1__10_n_4
    SLICE_X57Y72         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.834     0.834    MULTYCHANNEL/channel[11].single_channel_inst/ADC/osc_out
    SLICE_X57Y72         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[7]/C
                         clock pessimism             -0.267     0.567    
    SLICE_X57Y72         FDCE (Hold_fdce_C_D)         0.105     0.672    MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[2].single_channel_inst/ADC/ttp_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/ADC/ttp_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.554     0.554    MULTYCHANNEL/channel[2].single_channel_inst/ADC/osc_out
    SLICE_X39Y65         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/ttp_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.141     0.695 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/ttp_counter_reg[7]/Q
                         net (fo=4, routed)           0.118     0.813    MULTYCHANNEL/channel[2].single_channel_inst/ADC/ttp_counter_reg[7]
    SLICE_X39Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.921 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/ttp_counter_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     0.921    MULTYCHANNEL/channel[2].single_channel_inst/ADC/ttp_counter_reg[4]_i_1__1_n_4
    SLICE_X39Y65         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/ttp_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.820     0.820    MULTYCHANNEL/channel[2].single_channel_inst/ADC/osc_out
    SLICE_X39Y65         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/ttp_counter_reg[7]/C
                         clock pessimism             -0.266     0.554    
    SLICE_X39Y65         FDCE (Hold_fdce_C_D)         0.105     0.659    MULTYCHANNEL/channel[2].single_channel_inst/ADC/ttp_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.921    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[10].single_channel_inst/ADC/ttp_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/ADC/ttp_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.544ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.544     0.544    MULTYCHANNEL/channel[10].single_channel_inst/ADC/osc_out
    SLICE_X41Y73         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/ttp_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y73         FDCE (Prop_fdce_C_Q)         0.141     0.685 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/ttp_counter_reg[11]/Q
                         net (fo=4, routed)           0.118     0.803    MULTYCHANNEL/channel[10].single_channel_inst/ADC/ttp_counter_reg[11]
    SLICE_X41Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.911 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/ttp_counter_reg[8]_i_1__9/O[3]
                         net (fo=1, routed)           0.000     0.911    MULTYCHANNEL/channel[10].single_channel_inst/ADC/ttp_counter_reg[8]_i_1__9_n_4
    SLICE_X41Y73         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/ttp_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.809     0.809    MULTYCHANNEL/channel[10].single_channel_inst/ADC/osc_out
    SLICE_X41Y73         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/ttp_counter_reg[11]/C
                         clock pessimism             -0.265     0.544    
    SLICE_X41Y73         FDCE (Hold_fdce_C_D)         0.105     0.649    MULTYCHANNEL/channel[10].single_channel_inst/ADC/ttp_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.804%)  route 0.118ns (32.196%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.380ns
    Source Clock Delay      (SCD):    0.340ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.340     0.340    MULTYCHANNEL/channel[18].single_channel_inst/ADC/osc_out
    SLICE_X51Y100        FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDCE (Prop_fdce_C_Q)         0.141     0.481 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[3]/Q
                         net (fo=4, routed)           0.118     0.599    MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[3]
    SLICE_X51Y100        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.707 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[0]_i_1__17/O[3]
                         net (fo=1, routed)           0.000     0.707    MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[0]_i_1__17_n_4
    SLICE_X51Y100        FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y9            BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.380     0.380    MULTYCHANNEL/channel[18].single_channel_inst/ADC/osc_out
    SLICE_X51Y100        FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[3]/C
                         clock pessimism             -0.040     0.340    
    SLICE_X51Y100        FDCE (Hold_fdce_C_D)         0.105     0.445    MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.445    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.256ns (69.486%)  route 0.112ns (30.514%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.565     0.565    MULTYCHANNEL/channel[11].single_channel_inst/ADC/osc_out
    SLICE_X57Y73         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDCE (Prop_fdce_C_Q)         0.141     0.706 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[8]/Q
                         net (fo=4, routed)           0.112     0.818    MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[8]
    SLICE_X57Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.933 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[8]_i_1__10/O[0]
                         net (fo=1, routed)           0.000     0.933    MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[8]_i_1__10_n_7
    SLICE_X57Y73         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.832     0.832    MULTYCHANNEL/channel[11].single_channel_inst/ADC/osc_out
    SLICE_X57Y73         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[8]/C
                         clock pessimism             -0.267     0.565    
    SLICE_X57Y73         FDCE (Hold_fdce_C_D)         0.105     0.670    MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.670    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.256ns (69.474%)  route 0.112ns (30.526%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.567     0.567    MULTYCHANNEL/channel[11].single_channel_inst/ADC/osc_out
    SLICE_X57Y72         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDCE (Prop_fdce_C_Q)         0.141     0.708 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[4]/Q
                         net (fo=4, routed)           0.112     0.820    MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[4]
    SLICE_X57Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.935 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[4]_i_1__10/O[0]
                         net (fo=1, routed)           0.000     0.935    MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[4]_i_1__10_n_7
    SLICE_X57Y72         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.834     0.834    MULTYCHANNEL/channel[11].single_channel_inst/ADC/osc_out
    SLICE_X57Y72         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[4]/C
                         clock pessimism             -0.267     0.567    
    SLICE_X57Y72         FDCE (Hold_fdce_C_D)         0.105     0.672    MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[3].single_channel_inst/ADC/ttp_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/ADC/ttp_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RING_OSC rise@0.000ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.557     0.557    MULTYCHANNEL/channel[3].single_channel_inst/ADC/osc_out
    SLICE_X42Y57         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/ttp_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y57         FDCE (Prop_fdce_C_Q)         0.164     0.721 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/ttp_counter_reg[6]/Q
                         net (fo=4, routed)           0.124     0.844    MULTYCHANNEL/channel[3].single_channel_inst/ADC/ttp_counter_reg[6]
    SLICE_X42Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.954 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/ttp_counter_reg[4]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     0.954    MULTYCHANNEL/channel[3].single_channel_inst/ADC/ttp_counter_reg[4]_i_1__2_n_5
    SLICE_X42Y57         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/ttp_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.825     0.825    MULTYCHANNEL/channel[3].single_channel_inst/ADC/osc_out
    SLICE_X42Y57         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/ttp_counter_reg[6]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X42Y57         FDCE (Hold_fdce_C_D)         0.134     0.691    MULTYCHANNEL/channel[3].single_channel_inst/ADC/ttp_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.954    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RING_OSC
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { MULTYCHANNEL/channel[0].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O MULTYCHANNEL/channel[1].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O MULTYCHANNEL/channel[2].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O MULTYCHANNEL/channel[3].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O MULTYCHANNEL/channel[4].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O MULTYCHANNEL/channel[5].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O MULTYCHANNEL/channel[6].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O MULTYCHANNEL/channel[7].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O MULTYCHANNEL/channel[8].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O MULTYCHANNEL/channel[9].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O MULTYCHANNEL/channel[10].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O MULTYCHANNEL/channel[11].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O MULTYCHANNEL/channel[12].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O MULTYCHANNEL/channel[13].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O MULTYCHANNEL/channel[14].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O MULTYCHANNEL/channel[15].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O MULTYCHANNEL/channel[16].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O MULTYCHANNEL/channel[17].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O MULTYCHANNEL/channel[18].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X51Y104  MULTYCHANNEL/channel[16].single_channel_inst/ADC/enable_SPI_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X58Y71   MULTYCHANNEL/channel[9].single_channel_inst/ADC/Reset_Ring_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X51Y104  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X51Y106  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X51Y106  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X51Y107  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X51Y104  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X51Y104  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X51Y104  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.000       3.000      SLICE_X51Y105  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X51Y104  MULTYCHANNEL/channel[16].single_channel_inst/ADC/enable_SPI_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X51Y104  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X51Y106  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X51Y106  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X51Y107  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X51Y107  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X51Y104  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X51Y104  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X51Y104  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X51Y105  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X36Y56   MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X57Y74   MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X57Y72   MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X57Y72   MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X57Y72   MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X57Y72   MULTYCHANNEL/channel[11].single_channel_inst/ADC/ttp_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X37Y66   MULTYCHANNEL/channel[4].single_channel_inst/ADC/ttp_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X37Y69   MULTYCHANNEL/channel[4].single_channel_inst/ADC/ttp_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X37Y66   MULTYCHANNEL/channel[4].single_channel_inst/ADC/ttp_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.000       1.500      SLICE_X37Y66   MULTYCHANNEL/channel[4].single_channel_inst/ADC/ttp_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  multiphase_clock/inst/clk_in1
  To Clock:  multiphase_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         multiphase_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { multiphase_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :         1214  Failing Endpoints,  Worst Slack       -1.223ns,  Total Violation     -326.074ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.223ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        5.677ns  (logic 1.711ns (30.141%)  route 3.966ns (69.859%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 6.597 - 5.357 ) 
    Source Clock Delay      (SCD):    1.605ns = ( 1.962 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.603     1.962    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/aclk
    SLICE_X30Y105        FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.433     2.395 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]/Q
                         net (fo=8, routed)           0.959     3.354    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[4]_0[1]
    SLICE_X30Y106        LUT6 (Prop_lut6_I1_O)        0.105     3.459 f  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[10].mux_s2_inst_i_2/O
                         net (fo=14, routed)          0.403     3.862    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[10].mux_s2_inst_i_2_n_0
    SLICE_X30Y106        LUT4 (Prop_lut4_I0_O)        0.105     3.967 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[5].mux_s2_inst_i_2/O
                         net (fo=1, routed)           0.407     4.374    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[5].mux_s2_inst_i_2_n_0
    SLICE_X30Y106        LUT5 (Prop_lut5_I4_O)        0.105     4.479 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[5].mux_s2_inst_i_1/O
                         net (fo=1, routed)           0.000     4.479    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/f_mux4_return[5]
    SLICE_X30Y106        MUXF7 (Prop_muxf7_I0_O)      0.173     4.652 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_fpga.gen_mux_5_8[5].mux_s2_inst/O
                         net (fo=9, routed)           1.143     5.795    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/m_payload_i_reg[7]
    SLICE_X30Y97         LUT6 (Prop_lut6_I1_O)        0.241     6.036 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/p_8_out_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.036    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_41
    SLICE_X30Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.480 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/p_8_out_carry/CO[3]
                         net (fo=1, routed)           0.490     6.970    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[26]_0[0]
    SLICE_X29Y98         LUT4 (Prop_lut4_I2_O)        0.105     7.075 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[27]_i_1/O
                         net (fo=4, routed)           0.563     7.639    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_20
    SLICE_X32Y97         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.238     6.597    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X32Y97         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[25]/C
                         clock pessimism              0.012     6.609    
                         clock uncertainty           -0.057     6.552    
    SLICE_X32Y97         FDRE (Setup_fdre_C_CE)      -0.136     6.416    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                          6.416    
                         arrival time                          -7.639    
  -------------------------------------------------------------------
                         slack                                 -1.223    

Slack (VIOLATED) :        -1.185ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        5.860ns  (logic 1.753ns (29.913%)  route 4.107ns (70.087%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 6.597 - 5.357 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 1.825 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.465     1.825    TOP_block_i/TOP_block_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TOP_block_i/TOP_block_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[30])
                                                      1.123     2.948 r  TOP_block_i/TOP_block_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[30]
                         net (fo=1, routed)           0.984     3.932    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/D[42]
    SLICE_X26Y95         LUT6 (Prop_lut6_I3_O)        0.105     4.037 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[1]_i_2__0/O
                         net (fo=7, routed)           0.527     4.564    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[26]
    SLICE_X28Y95         LUT5 (Prop_lut5_I4_O)        0.105     4.669 f  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[3]_i_3__0/O
                         net (fo=4, routed)           0.270     4.938    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[24]
    SLICE_X27Y95         LUT6 (Prop_lut6_I5_O)        0.105     5.043 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[3]_i_1__0/O
                         net (fo=21, routed)          0.770     5.814    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/st_aa_artarget_hot[3]
    SLICE_X33Y93         LUT5 (Prop_lut5_I1_O)        0.105     5.919 f  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_26/O
                         net (fo=1, routed)           0.485     6.403    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_26_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I2_O)        0.105     6.508 f  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_6/O
                         net (fo=1, routed)           0.672     7.181    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I4_O)        0.105     7.286 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=6, routed)           0.399     7.685    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]
    SLICE_X34Y93         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.238     6.597    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X34Y93         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.096     6.693    
                         clock uncertainty           -0.057     6.636    
    SLICE_X34Y93         FDRE (Setup_fdre_C_CE)      -0.136     6.500    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                          6.500    
                         arrival time                          -7.685    
  -------------------------------------------------------------------
                         slack                                 -1.185    

Slack (VIOLATED) :        -1.185ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        5.860ns  (logic 1.753ns (29.913%)  route 4.107ns (70.087%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 6.597 - 5.357 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 1.825 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.465     1.825    TOP_block_i/TOP_block_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TOP_block_i/TOP_block_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARADDR[30])
                                                      1.123     2.948 r  TOP_block_i/TOP_block_i/processing_system7_0/inst/PS7_i/MAXIGP0ARADDR[30]
                         net (fo=1, routed)           0.984     3.932    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/D[42]
    SLICE_X26Y95         LUT6 (Prop_lut6_I3_O)        0.105     4.037 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[1]_i_2__0/O
                         net (fo=7, routed)           0.527     4.564    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[26]
    SLICE_X28Y95         LUT5 (Prop_lut5_I4_O)        0.105     4.669 f  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[3]_i_3__0/O
                         net (fo=4, routed)           0.270     4.938    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/s_axi_araddr[24]
    SLICE_X27Y95         LUT6 (Prop_lut6_I5_O)        0.105     5.043 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i[3]_i_1__0/O
                         net (fo=21, routed)          0.770     5.814    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/st_aa_artarget_hot[3]
    SLICE_X33Y93         LUT5 (Prop_lut5_I1_O)        0.105     5.919 f  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_26/O
                         net (fo=1, routed)           0.485     6.403    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_26_n_0
    SLICE_X33Y94         LUT6 (Prop_lut6_I2_O)        0.105     6.508 f  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_6/O
                         net (fo=1, routed)           0.672     7.181    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_0
    SLICE_X33Y92         LUT6 (Prop_lut6_I4_O)        0.105     7.286 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=6, routed)           0.399     7.685    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]
    SLICE_X34Y93         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.238     6.597    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X34Y93         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.096     6.693    
                         clock uncertainty           -0.057     6.636    
    SLICE_X34Y93         FDRE (Setup_fdre_C_CE)      -0.136     6.500    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                          6.500    
                         arrival time                          -7.685    
  -------------------------------------------------------------------
                         slack                                 -1.185    

Slack (VIOLATED) :        -1.134ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        5.815ns  (logic 2.110ns (36.283%)  route 3.705ns (63.717%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 6.635 - 5.357 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 1.825 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.465     1.825    TOP_block_i/TOP_block_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TOP_block_i/TOP_block_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[4])
                                                      1.128     2.953 r  TOP_block_i/TOP_block_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[4]
                         net (fo=17, routed)          1.265     4.217    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.m_valid_i_i_6_0[4]
    SLICE_X35Y90         LUT6 (Prop_lut6_I1_O)        0.105     4.322 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3/O
                         net (fo=1, routed)           0.000     4.322    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.779 f  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry/CO[3]
                         net (fo=2, routed)           0.641     5.421    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00
    SLICE_X32Y91         LUT5 (Prop_lut5_I0_O)        0.105     5.526 f  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_18/O
                         net (fo=2, routed)           0.435     5.961    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_18_n_0
    SLICE_X31Y91         LUT6 (Prop_lut6_I4_O)        0.105     6.066 f  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[58]_i_5__0/O
                         net (fo=8, routed)           0.245     6.311    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[58]_i_5__0_n_0
    SLICE_X31Y91         LUT6 (Prop_lut6_I3_O)        0.105     6.416 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[50]_i_1__0/O
                         net (fo=19, routed)          0.597     7.013    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.cmd_push_6
    SLICE_X30Y89         LUT4 (Prop_lut4_I0_O)        0.105     7.118 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[51]_i_1__0/O
                         net (fo=4, routed)           0.522     7.640    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread_n_53
    SLICE_X31Y89         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.276     6.635    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X31Y89         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[48]/C
                         clock pessimism              0.096     6.731    
                         clock uncertainty           -0.057     6.674    
    SLICE_X31Y89         FDRE (Setup_fdre_C_CE)      -0.168     6.506    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[48]
  -------------------------------------------------------------------
                         required time                          6.506    
                         arrival time                          -7.640    
  -------------------------------------------------------------------
                         slack                                 -1.134    

Slack (VIOLATED) :        -1.134ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        5.815ns  (logic 2.110ns (36.283%)  route 3.705ns (63.717%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 6.635 - 5.357 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 1.825 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.465     1.825    TOP_block_i/TOP_block_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TOP_block_i/TOP_block_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[4])
                                                      1.128     2.953 r  TOP_block_i/TOP_block_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[4]
                         net (fo=17, routed)          1.265     4.217    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.m_valid_i_i_6_0[4]
    SLICE_X35Y90         LUT6 (Prop_lut6_I1_O)        0.105     4.322 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3/O
                         net (fo=1, routed)           0.000     4.322    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.779 f  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry/CO[3]
                         net (fo=2, routed)           0.641     5.421    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00
    SLICE_X32Y91         LUT5 (Prop_lut5_I0_O)        0.105     5.526 f  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_18/O
                         net (fo=2, routed)           0.435     5.961    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_18_n_0
    SLICE_X31Y91         LUT6 (Prop_lut6_I4_O)        0.105     6.066 f  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[58]_i_5__0/O
                         net (fo=8, routed)           0.245     6.311    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[58]_i_5__0_n_0
    SLICE_X31Y91         LUT6 (Prop_lut6_I3_O)        0.105     6.416 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[50]_i_1__0/O
                         net (fo=19, routed)          0.597     7.013    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.cmd_push_6
    SLICE_X30Y89         LUT4 (Prop_lut4_I0_O)        0.105     7.118 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[51]_i_1__0/O
                         net (fo=4, routed)           0.522     7.640    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread_n_53
    SLICE_X31Y89         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.276     6.635    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X31Y89         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[49]/C
                         clock pessimism              0.096     6.731    
                         clock uncertainty           -0.057     6.674    
    SLICE_X31Y89         FDRE (Setup_fdre_C_CE)      -0.168     6.506    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[49]
  -------------------------------------------------------------------
                         required time                          6.506    
                         arrival time                          -7.640    
  -------------------------------------------------------------------
                         slack                                 -1.134    

Slack (VIOLATED) :        -1.134ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        5.815ns  (logic 2.110ns (36.283%)  route 3.705ns (63.717%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 6.635 - 5.357 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 1.825 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.465     1.825    TOP_block_i/TOP_block_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TOP_block_i/TOP_block_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[4])
                                                      1.128     2.953 r  TOP_block_i/TOP_block_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[4]
                         net (fo=17, routed)          1.265     4.217    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.m_valid_i_i_6_0[4]
    SLICE_X35Y90         LUT6 (Prop_lut6_I1_O)        0.105     4.322 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3/O
                         net (fo=1, routed)           0.000     4.322    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.779 f  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry/CO[3]
                         net (fo=2, routed)           0.641     5.421    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00
    SLICE_X32Y91         LUT5 (Prop_lut5_I0_O)        0.105     5.526 f  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_18/O
                         net (fo=2, routed)           0.435     5.961    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_18_n_0
    SLICE_X31Y91         LUT6 (Prop_lut6_I4_O)        0.105     6.066 f  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[58]_i_5__0/O
                         net (fo=8, routed)           0.245     6.311    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[58]_i_5__0_n_0
    SLICE_X31Y91         LUT6 (Prop_lut6_I3_O)        0.105     6.416 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[50]_i_1__0/O
                         net (fo=19, routed)          0.597     7.013    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.cmd_push_6
    SLICE_X30Y89         LUT4 (Prop_lut4_I0_O)        0.105     7.118 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[51]_i_1__0/O
                         net (fo=4, routed)           0.522     7.640    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread_n_53
    SLICE_X31Y89         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.276     6.635    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X31Y89         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[50]/C
                         clock pessimism              0.096     6.731    
                         clock uncertainty           -0.057     6.674    
    SLICE_X31Y89         FDRE (Setup_fdre_C_CE)      -0.168     6.506    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[50]
  -------------------------------------------------------------------
                         required time                          6.506    
                         arrival time                          -7.640    
  -------------------------------------------------------------------
                         slack                                 -1.134    

Slack (VIOLATED) :        -1.134ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        5.815ns  (logic 2.110ns (36.283%)  route 3.705ns (63.717%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 6.635 - 5.357 ) 
    Source Clock Delay      (SCD):    1.467ns = ( 1.825 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.465     1.825    TOP_block_i/TOP_block_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  TOP_block_i/TOP_block_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0ARID[4])
                                                      1.128     2.953 r  TOP_block_i/TOP_block_i/processing_system7_0/inst/PS7_i/MAXIGP0ARID[4]
                         net (fo=17, routed)          1.265     4.217    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.m_valid_i_i_6_0[4]
    SLICE_X35Y90         LUT6 (Prop_lut6_I1_O)        0.105     4.322 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3/O
                         net (fo=1, routed)           0.000     4.322    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry_i_3_n_0
    SLICE_X35Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.779 f  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00_carry/CO[3]
                         net (fo=2, routed)           0.641     5.421    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.aid_match_00
    SLICE_X32Y91         LUT5 (Prop_lut5_I0_O)        0.105     5.526 f  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_18/O
                         net (fo=2, routed)           0.435     5.961    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_no_arbiter.s_ready_i[0]_i_18_n_0
    SLICE_X31Y91         LUT6 (Prop_lut6_I4_O)        0.105     6.066 f  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[58]_i_5__0/O
                         net (fo=8, routed)           0.245     6.311    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[58]_i_5__0_n_0
    SLICE_X31Y91         LUT6 (Prop_lut6_I3_O)        0.105     6.416 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[50]_i_1__0/O
                         net (fo=19, routed)          0.597     7.013    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.cmd_push_6
    SLICE_X30Y89         LUT4 (Prop_lut4_I0_O)        0.105     7.118 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[51]_i_1__0/O
                         net (fo=4, routed)           0.522     7.640    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread_n_53
    SLICE_X31Y89         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.276     6.635    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X31Y89         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[51]/C
                         clock pessimism              0.096     6.731    
                         clock uncertainty           -0.057     6.674    
    SLICE_X31Y89         FDRE (Setup_fdre_C_CE)      -0.168     6.506    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_reg[51]
  -------------------------------------------------------------------
                         required time                          6.506    
                         arrival time                          -7.640    
  -------------------------------------------------------------------
                         slack                                 -1.134    

Slack (VIOLATED) :        -1.115ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        5.569ns  (logic 1.711ns (30.725%)  route 3.858ns (69.275%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 6.597 - 5.357 ) 
    Source Clock Delay      (SCD):    1.605ns = ( 1.962 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.603     1.962    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/aclk
    SLICE_X30Y105        FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.433     2.395 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]/Q
                         net (fo=8, routed)           0.959     3.354    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[4]_0[1]
    SLICE_X30Y106        LUT6 (Prop_lut6_I1_O)        0.105     3.459 f  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[10].mux_s2_inst_i_2/O
                         net (fo=14, routed)          0.403     3.862    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[10].mux_s2_inst_i_2_n_0
    SLICE_X30Y106        LUT4 (Prop_lut4_I0_O)        0.105     3.967 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[5].mux_s2_inst_i_2/O
                         net (fo=1, routed)           0.407     4.374    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[5].mux_s2_inst_i_2_n_0
    SLICE_X30Y106        LUT5 (Prop_lut5_I4_O)        0.105     4.479 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[5].mux_s2_inst_i_1/O
                         net (fo=1, routed)           0.000     4.479    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/f_mux4_return[5]
    SLICE_X30Y106        MUXF7 (Prop_muxf7_I0_O)      0.173     4.652 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_fpga.gen_mux_5_8[5].mux_s2_inst/O
                         net (fo=9, routed)           1.143     5.795    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/m_payload_i_reg[7]
    SLICE_X30Y97         LUT6 (Prop_lut6_I1_O)        0.241     6.036 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/p_8_out_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.036    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_41
    SLICE_X30Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.480 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/p_8_out_carry/CO[3]
                         net (fo=1, routed)           0.490     6.970    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[26]_0[0]
    SLICE_X29Y98         LUT4 (Prop_lut4_I2_O)        0.105     7.075 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[27]_i_1/O
                         net (fo=4, routed)           0.456     7.531    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_20
    SLICE_X32Y98         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.238     6.597    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X32Y98         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[24]/C
                         clock pessimism              0.012     6.609    
                         clock uncertainty           -0.057     6.552    
    SLICE_X32Y98         FDRE (Setup_fdre_C_CE)      -0.136     6.416    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          6.416    
                         arrival time                          -7.531    
  -------------------------------------------------------------------
                         slack                                 -1.115    

Slack (VIOLATED) :        -1.115ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        5.569ns  (logic 1.711ns (30.725%)  route 3.858ns (69.275%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 6.597 - 5.357 ) 
    Source Clock Delay      (SCD):    1.605ns = ( 1.962 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.603     1.962    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/aclk
    SLICE_X30Y105        FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.433     2.395 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]/Q
                         net (fo=8, routed)           0.959     3.354    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[4]_0[1]
    SLICE_X30Y106        LUT6 (Prop_lut6_I1_O)        0.105     3.459 f  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[10].mux_s2_inst_i_2/O
                         net (fo=14, routed)          0.403     3.862    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[10].mux_s2_inst_i_2_n_0
    SLICE_X30Y106        LUT4 (Prop_lut4_I0_O)        0.105     3.967 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[5].mux_s2_inst_i_2/O
                         net (fo=1, routed)           0.407     4.374    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[5].mux_s2_inst_i_2_n_0
    SLICE_X30Y106        LUT5 (Prop_lut5_I4_O)        0.105     4.479 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[5].mux_s2_inst_i_1/O
                         net (fo=1, routed)           0.000     4.479    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/f_mux4_return[5]
    SLICE_X30Y106        MUXF7 (Prop_muxf7_I0_O)      0.173     4.652 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_fpga.gen_mux_5_8[5].mux_s2_inst/O
                         net (fo=9, routed)           1.143     5.795    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/m_payload_i_reg[7]
    SLICE_X30Y97         LUT6 (Prop_lut6_I1_O)        0.241     6.036 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/p_8_out_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.036    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_41
    SLICE_X30Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.480 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/p_8_out_carry/CO[3]
                         net (fo=1, routed)           0.490     6.970    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[26]_0[0]
    SLICE_X29Y98         LUT4 (Prop_lut4_I2_O)        0.105     7.075 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[27]_i_1/O
                         net (fo=4, routed)           0.456     7.531    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_20
    SLICE_X32Y98         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.238     6.597    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X32Y98         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[26]/C
                         clock pessimism              0.012     6.609    
                         clock uncertainty           -0.057     6.552    
    SLICE_X32Y98         FDRE (Setup_fdre_C_CE)      -0.136     6.416    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                          6.416    
                         arrival time                          -7.531    
  -------------------------------------------------------------------
                         slack                                 -1.115    

Slack (VIOLATED) :        -1.115ns  (required time - arrival time)
  Source:                 TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        5.569ns  (logic 1.711ns (30.725%)  route 3.858ns (69.275%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 6.597 - 5.357 ) 
    Source Clock Delay      (SCD):    1.605ns = ( 1.962 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.603     1.962    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/aclk
    SLICE_X30Y105        FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y105        FDRE (Prop_fdre_C_Q)         0.433     2.395 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[1]/Q
                         net (fo=8, routed)           0.959     3.354    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen_reg[4]_0[1]
    SLICE_X30Y106        LUT6 (Prop_lut6_I1_O)        0.105     3.459 f  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[10].mux_s2_inst_i_2/O
                         net (fo=14, routed)          0.403     3.862    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[10].mux_s2_inst_i_2_n_0
    SLICE_X30Y106        LUT4 (Prop_lut4_I0_O)        0.105     3.967 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[5].mux_s2_inst_i_2/O
                         net (fo=1, routed)           0.407     4.374    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[5].mux_s2_inst_i_2_n_0
    SLICE_X30Y106        LUT5 (Prop_lut5_I4_O)        0.105     4.479 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.gen_fpga.gen_mux_5_8[5].mux_s2_inst_i_1/O
                         net (fo=1, routed)           0.000     4.479    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/f_mux4_return[5]
    SLICE_X30Y106        MUXF7 (Prop_muxf7_I0_O)      0.173     4.652 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_fpga.gen_mux_5_8[5].mux_s2_inst/O
                         net (fo=9, routed)           1.143     5.795    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/m_payload_i_reg[7]
    SLICE_X30Y97         LUT6 (Prop_lut6_I1_O)        0.241     6.036 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/p_8_out_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.036    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_41
    SLICE_X30Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.480 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/p_8_out_carry/CO[3]
                         net (fo=1, routed)           0.490     6.970    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[26]_0[0]
    SLICE_X29Y98         LUT4 (Prop_lut4_I2_O)        0.105     7.075 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt[27]_i_1/O
                         net (fo=4, routed)           0.456     7.531    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread_n_20
    SLICE_X32Y98         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.238     6.597    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/aclk
    SLICE_X32Y98         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[27]/C
                         clock pessimism              0.012     6.609    
                         clock uncertainty           -0.057     6.552    
    SLICE_X32Y98         FDRE (Setup_fdre_C_CE)      -0.136     6.416    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                          6.416    
                         arrival time                          -7.531    
  -------------------------------------------------------------------
                         slack                                 -1.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[18].channel_data_shifter/dout_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[17].channel_data_shifter/dout_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.691%)  route 0.173ns (45.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 1.208 - 0.357 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 0.938 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.579     0.938    MULTYCHANNEL/channel[18].channel_data_shifter/Multiclk[0]
    SLICE_X54Y50         FDRE                                         r  MULTYCHANNEL/channel[18].channel_data_shifter/dout_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.164     1.102 r  MULTYCHANNEL/channel[18].channel_data_shifter/dout_reg[25]/Q
                         net (fo=1, routed)           0.173     1.275    MULTYCHANNEL/channel[17].channel_data_shifter/dout_reg[31]_1[25]
    SLICE_X55Y49         LUT5 (Prop_lut5_I4_O)        0.045     1.320 r  MULTYCHANNEL/channel[17].channel_data_shifter/dout[25]_i_1__16/O
                         net (fo=1, routed)           0.000     1.320    MULTYCHANNEL/channel[17].channel_data_shifter/p_1_in[25]
    SLICE_X55Y49         FDRE                                         r  MULTYCHANNEL/channel[17].channel_data_shifter/dout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.849     1.208    MULTYCHANNEL/channel[17].channel_data_shifter/Multiclk[0]
    SLICE_X55Y49         FDRE                                         r  MULTYCHANNEL/channel[17].channel_data_shifter/dout_reg[25]/C
                         clock pessimism              0.000     1.208    
    SLICE_X55Y49         FDRE (Hold_fdre_C_D)         0.092     1.300    MULTYCHANNEL/channel[17].channel_data_shifter/dout_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.408%)  route 0.175ns (51.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns = ( 1.272 - 0.357 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 0.918 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.559     0.918    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X36Y99         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.164     1.082 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.175     1.257    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0
    SLICE_X37Y100        FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.913     1.272    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X37Y100        FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]/C
                         clock pessimism             -0.005     1.267    
    SLICE_X37Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.228    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.408%)  route 0.175ns (51.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns = ( 1.272 - 0.357 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 0.918 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.559     0.918    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X36Y99         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.164     1.082 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.175     1.257    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0
    SLICE_X37Y100        FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.913     1.272    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X37Y100        FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[41]/C
                         clock pessimism             -0.005     1.267    
    SLICE_X37Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.228    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.408%)  route 0.175ns (51.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns = ( 1.272 - 0.357 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 0.918 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.559     0.918    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X36Y99         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.164     1.082 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.175     1.257    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0
    SLICE_X37Y100        FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.913     1.272    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X37Y100        FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[42]/C
                         clock pessimism             -0.005     1.267    
    SLICE_X37Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.228    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[45]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.408%)  route 0.175ns (51.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns = ( 1.272 - 0.357 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 0.918 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.559     0.918    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X36Y99         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.164     1.082 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.175     1.257    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0
    SLICE_X37Y100        FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.913     1.272    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X37Y100        FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[45]/C
                         clock pessimism             -0.005     1.267    
    SLICE_X37Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.228    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[46]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.408%)  route 0.175ns (51.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns = ( 1.272 - 0.357 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 0.918 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.559     0.918    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X36Y99         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.164     1.082 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.175     1.257    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0
    SLICE_X37Y100        FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.913     1.272    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/aclk
    SLICE_X37Y100        FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[46]/C
                         clock pessimism             -0.005     1.267    
    SLICE_X37Y100        FDRE (Hold_fdre_C_CE)       -0.039     1.228    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/skid_buffer_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns = ( 1.271 - 0.357 ) 
    Source Clock Delay      (SCD):    0.642ns = ( 0.999 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.640     0.999    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X47Y104        FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y104        FDRE (Prop_fdre_C_Q)         0.141     1.140 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.108     1.249    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X46Y104        SRLC32E                                      r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.912     1.271    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X46Y104        SRLC32E                                      r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.259     1.012    
    SLICE_X46Y104        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.195    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.710%)  route 0.142ns (43.290%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 1.210 - 0.357 ) 
    Source Clock Delay      (SCD):    0.666ns = ( 1.023 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.664     1.023    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X61Y101        FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDRE (Prop_fdre_C_Q)         0.141     1.164 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[38]/Q
                         net (fo=1, routed)           0.142     1.306    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[38]
    SLICE_X61Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.351 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[38]_i_1__0/O
                         net (fo=1, routed)           0.000     1.351    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[38]_i_1__0_n_0
    SLICE_X61Y99         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.851     1.210    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X61Y99         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]/C
                         clock pessimism             -0.005     1.205    
    SLICE_X61Y99         FDRE (Hold_fdre_C_D)         0.091     1.296    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.621%)  route 0.130ns (50.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 1.186 - 0.357 ) 
    Source Clock Delay      (SCD):    0.643ns = ( 1.000 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.641     1.000    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X44Y100        FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.128     1.128 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[46]/Q
                         net (fo=2, routed)           0.130     1.258    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_axi_rid[11]
    SLICE_X43Y99         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.827     1.186    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X43Y99         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[46]/C
                         clock pessimism             -0.005     1.181    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.018     1.199    TOP_block_i/TOP_block_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.199    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.893%)  route 0.160ns (53.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 1.186 - 0.357 ) 
    Source Clock Delay      (SCD):    0.643ns = ( 1.000 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.641     1.000    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X45Y101        FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y101        FDRE (Prop_fdre_C_Q)         0.141     1.141 r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.160     1.301    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[25]
    SLICE_X46Y99         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.827     1.186    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X46Y99         FDRE                                         r  TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]/C
                         clock pessimism             -0.005     1.181    
    SLICE_X46Y99         FDRE (Hold_fdre_C_D)         0.059     1.240    TOP_block_i/TOP_block_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.357 2.857 }
Period(ns):         5.000
Sources:            { multiphase_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X0Y7      TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X2Y5      TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X1Y8      TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X0Y6      TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X1Y6      TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X0Y8      TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X1Y4      TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X3Y7      TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X2Y7      TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         5.000       2.528      RAMB36_X1Y9      TOP_block_i/TOP_block_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_7/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X42Y89     TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X42Y89     TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X42Y89     TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X42Y89     TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X42Y89     TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X42Y89     TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         2.500       1.370      SLICE_X42Y89     TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         2.500       1.370      SLICE_X42Y89     TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y78     TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X34Y78     TOP_block_i/TOP_block_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_12/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y83     TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y83     TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y83     TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y83     TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y83     TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y83     TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y83     TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         2.500       1.370      SLICE_X30Y83     TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X42Y89     TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X42Y89     TOP_block_i/TOP_block_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.204ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        1.055ns  (logic 0.379ns (35.910%)  route 0.676ns (64.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 7.007 - 5.714 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 2.164 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     2.266    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.448     2.164    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X57Y31         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDCE (Prop_fdce_C_Q)         0.379     2.543 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.676     3.220    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X55Y31         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.291     7.007    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X55Y31         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.096     7.103    
                         clock uncertainty           -0.057     7.046    
    SLICE_X55Y31         FDCE (Setup_fdce_C_D)       -0.074     6.972    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          6.972    
                         arrival time                          -3.220    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.773ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        1.057ns  (logic 0.379ns (35.842%)  route 0.678ns (64.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 7.008 - 5.714 ) 
    Source Clock Delay      (SCD):    1.455ns = ( 2.169 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     2.266    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.453     2.169    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X70Y33         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y33         FDCE (Prop_fdce_C_Q)         0.379     2.548 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.678     3.227    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X73Y25         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.292     7.008    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X73Y25         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.096     7.104    
                         clock uncertainty           -0.057     7.047    
    SLICE_X73Y25         FDCE (Setup_fdce_C_D)       -0.047     7.000    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.000    
                         arrival time                          -3.227    
  -------------------------------------------------------------------
                         slack                                  3.773    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        1.083ns  (logic 0.379ns (35.002%)  route 0.704ns (64.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 7.006 - 5.714 ) 
    Source Clock Delay      (SCD):    1.453ns = ( 2.167 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     2.266    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.451     2.167    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X59Y34         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDCE (Prop_fdce_C_Q)         0.379     2.546 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.704     3.250    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X58Y28         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.290     7.006    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X58Y28         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.129     7.135    
                         clock uncertainty           -0.057     7.078    
    SLICE_X58Y28         FDCE (Setup_fdce_C_D)       -0.027     7.051    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.051    
                         arrival time                          -3.250    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.824ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        1.092ns  (logic 0.433ns (39.668%)  route 0.659ns (60.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 7.009 - 5.714 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 2.163 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     2.266    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.447     2.163    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X62Y29         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y29         FDCE (Prop_fdce_C_Q)         0.433     2.596 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.659     3.255    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X62Y29         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.293     7.009    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X62Y29         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.154     7.163    
                         clock uncertainty           -0.057     7.106    
    SLICE_X62Y29         FDCE (Setup_fdce_C_D)       -0.027     7.079    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.079    
                         arrival time                          -3.255    
  -------------------------------------------------------------------
                         slack                                  3.824    

Slack (MET) :             3.843ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        1.000ns  (logic 0.433ns (43.314%)  route 0.567ns (56.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 7.009 - 5.714 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 2.158 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     2.266    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.442     2.158    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X66Y24         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y24         FDCE (Prop_fdce_C_Q)         0.433     2.591 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.567     3.158    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X67Y28         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.293     7.009    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X67Y28         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.096     7.105    
                         clock uncertainty           -0.057     7.048    
    SLICE_X67Y28         FDCE (Setup_fdce_C_D)       -0.047     7.001    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.001    
                         arrival time                          -3.158    
  -------------------------------------------------------------------
                         slack                                  3.843    

Slack (MET) :             3.874ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.990ns  (logic 0.379ns (38.266%)  route 0.611ns (61.734%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 7.010 - 5.714 ) 
    Source Clock Delay      (SCD):    1.455ns = ( 2.169 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     2.266    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.453     2.169    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X68Y33         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y33         FDCE (Prop_fdce_C_Q)         0.379     2.548 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.611     3.160    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X68Y28         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.294     7.010    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X68Y28         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.128     7.138    
                         clock uncertainty           -0.057     7.081    
    SLICE_X68Y28         FDCE (Setup_fdce_C_D)       -0.047     7.034    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.034    
                         arrival time                          -3.160    
  -------------------------------------------------------------------
                         slack                                  3.874    

Slack (MET) :             3.875ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.990ns  (logic 0.379ns (38.275%)  route 0.611ns (61.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 7.006 - 5.714 ) 
    Source Clock Delay      (SCD):    1.450ns = ( 2.164 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     2.266    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.448     2.164    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X61Y30         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDCE (Prop_fdce_C_Q)         0.379     2.543 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.611     3.155    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X58Y28         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.290     7.006    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X58Y28         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.096     7.102    
                         clock uncertainty           -0.057     7.045    
    SLICE_X58Y28         FDCE (Setup_fdce_C_D)       -0.015     7.030    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.030    
                         arrival time                          -3.155    
  -------------------------------------------------------------------
                         slack                                  3.875    

Slack (MET) :             3.930ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.942ns  (logic 0.379ns (40.243%)  route 0.563ns (59.757%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 7.017 - 5.714 ) 
    Source Clock Delay      (SCD):    1.455ns = ( 2.169 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     2.266    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.453     2.169    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X64Y34         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y34         FDCE (Prop_fdce_C_Q)         0.379     2.548 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.563     3.111    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X58Y41         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.301     7.017    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X58Y41         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.096     7.113    
                         clock uncertainty           -0.057     7.056    
    SLICE_X58Y41         FDCE (Setup_fdce_C_D)       -0.015     7.041    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.041    
                         arrival time                          -3.111    
  -------------------------------------------------------------------
                         slack                                  3.930    

Slack (MET) :             3.939ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.934ns  (logic 0.379ns (40.574%)  route 0.555ns (59.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 7.016 - 5.714 ) 
    Source Clock Delay      (SCD):    1.452ns = ( 2.166 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     2.266    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.450     2.166    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X71Y30         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y30         FDCE (Prop_fdce_C_Q)         0.379     2.545 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.555     3.100    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X69Y34         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.300     7.016    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X69Y34         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.128     7.144    
                         clock uncertainty           -0.057     7.087    
    SLICE_X69Y34         FDCE (Setup_fdce_C_D)       -0.047     7.040    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.040    
                         arrival time                          -3.100    
  -------------------------------------------------------------------
                         slack                                  3.939    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_wiz_0 rise@5.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.903ns  (logic 0.379ns (41.971%)  route 0.524ns (58.029%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 7.009 - 5.714 ) 
    Source Clock Delay      (SCD):    1.454ns = ( 2.168 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     2.266    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.232    -0.966 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.597     0.631    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.085     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.452     2.168    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X60Y34         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDCE (Prop_fdce_C_Q)         0.379     2.547 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.524     3.071    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X54Y33         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      5.714     5.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915     4.185 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     5.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     5.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.293     7.009    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X54Y33         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism              0.096     7.105    
                         clock uncertainty           -0.057     7.048    
    SLICE_X54Y33         FDCE (Setup_fdce_C_D)       -0.027     7.021    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.021    
                         arrival time                          -3.071    
  -------------------------------------------------------------------
                         slack                                  3.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.001%)  route 0.172ns (54.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 1.564 - 0.714 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 1.295 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.311    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.579     1.295    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X74Y31         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y31         FDCE (Prop_fdce_C_Q)         0.141     1.436 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.172     1.608    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X77Y33         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.578    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.848     1.564    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X77Y33         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.230     1.334    
    SLICE_X77Y33         FDCE (Hold_fdce_C_D)         0.070     1.404    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.912%)  route 0.153ns (52.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns = ( 1.552 - 0.714 ) 
    Source Clock Delay      (SCD):    0.573ns = ( 1.287 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.311    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.571     1.287    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X65Y23         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDCE (Prop_fdce_C_Q)         0.141     1.428 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.153     1.581    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X67Y23         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.578    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.836     1.552    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X67Y23         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.249     1.303    
    SLICE_X67Y23         FDCE (Hold_fdce_C_D)         0.070     1.373    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (43.016%)  route 0.187ns (56.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 1.564 - 0.714 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 1.295 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.311    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.579     1.295    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X67Y34         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y34         FDCE (Prop_fdce_C_Q)         0.141     1.436 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.187     1.623    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X77Y33         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.578    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.848     1.564    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X77Y33         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.230     1.334    
    SLICE_X77Y33         FDCE (Hold_fdce_C_D)         0.072     1.406    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.623    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.296%)  route 0.170ns (54.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 1.564 - 0.714 ) 
    Source Clock Delay      (SCD):    0.580ns = ( 1.294 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.311    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.578     1.294    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X76Y30         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y30         FDCE (Prop_fdce_C_Q)         0.141     1.435 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.170     1.605    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X77Y33         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.578    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.848     1.564    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X77Y33         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.250     1.314    
    SLICE_X77Y33         FDCE (Hold_fdce_C_D)         0.066     1.380    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.614%)  route 0.182ns (56.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 1.560 - 0.714 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 1.292 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.311    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.576     1.292    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X56Y33         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y33         FDCE (Prop_fdce_C_Q)         0.141     1.433 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.182     1.615    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X59Y34         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.578    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.844     1.560    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X59Y34         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.250     1.310    
    SLICE_X59Y34         FDCE (Hold_fdce_C_D)         0.059     1.369    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.301%)  route 0.218ns (60.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 1.564 - 0.714 ) 
    Source Clock Delay      (SCD):    0.580ns = ( 1.294 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.311    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.578     1.294    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X75Y30         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y30         FDCE (Prop_fdce_C_Q)         0.141     1.435 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.218     1.653    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X77Y33         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.578    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.848     1.564    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X77Y33         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.230     1.334    
    SLICE_X77Y33         FDCE (Hold_fdce_C_D)         0.070     1.404    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.654%)  route 0.190ns (57.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 1.555 - 0.714 ) 
    Source Clock Delay      (SCD):    0.575ns = ( 1.289 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.311    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.573     1.289    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X55Y31         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y31         FDCE (Prop_fdce_C_Q)         0.141     1.430 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.190     1.619    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X55Y31         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.578    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.839     1.555    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X55Y31         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.263     1.292    
    SLICE_X55Y31         FDCE (Hold_fdce_C_D)         0.059     1.351    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.351    
                         arrival time                           1.619    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.654%)  route 0.190ns (57.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 1.557 - 0.714 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 1.292 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.311    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.576     1.292    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X73Y28         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y28         FDCE (Prop_fdce_C_Q)         0.141     1.433 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.190     1.622    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X73Y28         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.578    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.841     1.557    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X73Y28         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.262     1.295    
    SLICE_X73Y28         FDCE (Hold_fdce_C_D)         0.059     1.354    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.622    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.842%)  route 0.222ns (61.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 1.557 - 0.714 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 1.295 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.311    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.579     1.295    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X60Y34         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDCE (Prop_fdce_C_Q)         0.141     1.436 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.222     1.658    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X54Y33         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.578    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.841     1.557    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X54Y33         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.230     1.327    
    SLICE_X54Y33         FDCE (Hold_fdce_C_D)         0.052     1.379    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.714ns - clk_out2_clk_wiz_0 rise@0.714ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.175%)  route 0.238ns (62.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.843ns = ( 1.557 - 0.714 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 1.295 - 0.714 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.311    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150     0.161 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     0.690    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.579     1.295    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/Multiclk[0]
    SLICE_X63Y34         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDCE (Prop_fdce_C_Q)         0.141     1.436 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.238     1.674    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[1]
    SLICE_X54Y33         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.578    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467     0.111 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     0.687    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.841     1.557    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[2]
    SLICE_X54Y33         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
                         clock pessimism             -0.230     1.327    
    SLICE_X54Y33         FDCE (Hold_fdce_C_D)         0.059     1.386    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.674    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.714 3.214 }
Period(ns):         5.000
Sources:            { multiphase_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y5    multiphase_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X69Y34     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X62Y29     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X67Y48     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X67Y41     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X67Y34     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X70Y47     MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X70Y40     MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X70Y33     MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y34     MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X56Y33     MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y34     MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y48     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X70Y47     MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X55Y31     MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X73Y42     MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X55Y31     MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X61Y44     MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X61Y30     MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y41     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X70Y40     MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X64Y41     MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X68Y40     MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X76Y37     MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X65Y30     MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X57Y38     MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X66Y31     MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X63Y41     MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X75Y37     MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_0
  To Clock:  clk_out3_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        1.506ns  (logic 0.384ns (25.506%)  route 1.122ns (74.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 7.370 - 6.071 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 5.033 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.123    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.460     5.033    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X70Y41         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y41         FDCE (Prop_fdce_C_Q)         0.384     5.417 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           1.122     6.539    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X73Y29         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.297     7.370    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X73Y29         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.096     7.466    
                         clock uncertainty           -0.057     7.409    
    SLICE_X73Y29         FDCE (Setup_fdce_C_D)       -0.074     7.335    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.335    
                         arrival time                          -6.539    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             1.046ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        1.300ns  (logic 0.384ns (29.546%)  route 0.916ns (70.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 7.367 - 6.071 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 5.033 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.123    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.460     5.033    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X68Y41         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y41         FDCE (Prop_fdce_C_Q)         0.384     5.417 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.916     6.333    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X69Y27         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.294     7.367    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X69Y27         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.128     7.495    
                         clock uncertainty           -0.057     7.438    
    SLICE_X69Y27         FDCE (Setup_fdce_C_D)       -0.059     7.379    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.379    
                         arrival time                          -6.333    
  -------------------------------------------------------------------
                         slack                                  1.046    

Slack (MET) :             1.091ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        1.165ns  (logic 0.384ns (32.969%)  route 0.781ns (67.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.237ns = ( 7.308 - 6.071 ) 
    Source Clock Delay      (SCD):    1.461ns = ( 5.032 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.123    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.459     5.032    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X63Y42         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDCE (Prop_fdce_C_Q)         0.384     5.416 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.781     6.197    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X52Y34         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.235     7.308    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X52Y34         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.096     7.404    
                         clock uncertainty           -0.057     7.347    
    SLICE_X52Y34         FDCE (Setup_fdce_C_D)       -0.059     7.288    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.288    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  1.091    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        1.159ns  (logic 0.384ns (33.130%)  route 0.775ns (66.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.237ns = ( 7.308 - 6.071 ) 
    Source Clock Delay      (SCD):    1.458ns = ( 5.029 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.123    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.456     5.029    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X61Y38         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y38         FDCE (Prop_fdce_C_Q)         0.384     5.413 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.775     6.189    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X52Y34         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.235     7.308    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X52Y34         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.096     7.404    
                         clock uncertainty           -0.057     7.347    
    SLICE_X52Y34         FDCE (Setup_fdce_C_D)       -0.032     7.315    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.315    
                         arrival time                          -6.189    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        1.166ns  (logic 0.384ns (32.946%)  route 0.782ns (67.054%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 7.375 - 6.071 ) 
    Source Clock Delay      (SCD):    1.460ns = ( 5.031 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.123    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.458     5.031    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X71Y38         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y38         FDCE (Prop_fdce_C_Q)         0.384     5.415 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.782     6.197    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X65Y38         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.302     7.375    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X65Y38         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.096     7.471    
                         clock uncertainty           -0.057     7.414    
    SLICE_X65Y38         FDCE (Setup_fdce_C_D)       -0.074     7.340    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.340    
                         arrival time                          -6.197    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.200ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        1.136ns  (logic 0.384ns (33.793%)  route 0.752ns (66.207%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 7.380 - 6.071 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 5.033 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.123    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.460     5.033    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X74Y39         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y39         FDCE (Prop_fdce_C_Q)         0.384     5.417 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.752     6.170    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X73Y43         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.307     7.380    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X73Y43         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.128     7.508    
                         clock uncertainty           -0.057     7.451    
    SLICE_X73Y43         FDCE (Setup_fdce_C_D)       -0.081     7.370    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.370    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  1.200    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        1.042ns  (logic 0.384ns (36.855%)  route 0.658ns (63.145%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 7.380 - 6.071 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 5.033 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.123    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.460     5.033    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X67Y42         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y42         FDCE (Prop_fdce_C_Q)         0.384     5.417 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.658     6.075    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X73Y43         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.307     7.380    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X73Y43         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.096     7.476    
                         clock uncertainty           -0.057     7.419    
    SLICE_X73Y43         FDCE (Setup_fdce_C_D)       -0.084     7.335    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.335    
                         arrival time                          -6.075    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.278ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        1.041ns  (logic 0.437ns (41.981%)  route 0.604ns (58.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 7.367 - 6.071 ) 
    Source Clock Delay      (SCD):    1.453ns = ( 5.024 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.123    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.451     5.024    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X66Y32         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y32         FDCE (Prop_fdce_C_Q)         0.437     5.461 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.604     6.065    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X71Y28         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.294     7.367    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X71Y28         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.096     7.463    
                         clock uncertainty           -0.057     7.406    
    SLICE_X71Y28         FDCE (Setup_fdce_C_D)       -0.063     7.343    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.343    
                         arrival time                          -6.065    
  -------------------------------------------------------------------
                         slack                                  1.278    

Slack (MET) :             1.314ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        1.032ns  (logic 0.384ns (37.192%)  route 0.648ns (62.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 7.370 - 6.071 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 5.033 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.123    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.460     5.033    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X64Y42         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDCE (Prop_fdce_C_Q)         0.384     5.417 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.648     6.066    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X54Y39         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.297     7.370    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X54Y39         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.096     7.466    
                         clock uncertainty           -0.057     7.409    
    SLICE_X54Y39         FDCE (Setup_fdce_C_D)       -0.029     7.380    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.380    
                         arrival time                          -6.066    
  -------------------------------------------------------------------
                         slack                                  1.314    

Slack (MET) :             1.345ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out3_clk_wiz_0 rise@6.071ns - clk_out3_clk_wiz_0 fall@3.571ns)
  Data Path Delay:        1.007ns  (logic 0.437ns (43.406%)  route 0.570ns (56.594%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 7.368 - 6.071 ) 
    Source Clock Delay      (SCD):    1.458ns = ( 5.029 - 3.571 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 fall edge)
                                                      3.571     3.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.123    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.232     1.891 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.597     3.488    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.085     3.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.456     5.029    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X62Y37         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y37         FDCE (Prop_fdce_C_Q)         0.437     5.466 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.570     6.036    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[9]
    SLICE_X60Y31         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      6.071     6.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915     4.542 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     5.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     6.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.295     7.368    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X60Y31         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
                         clock pessimism              0.129     7.497    
                         clock uncertainty           -0.057     7.440    
    SLICE_X60Y31         FDCE (Setup_fdce_C_D)       -0.059     7.381    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]
  -------------------------------------------------------------------
                         required time                          7.381    
                         arrival time                          -6.036    
  -------------------------------------------------------------------
                         slack                                  1.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.001%)  route 0.172ns (54.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 1.922 - 1.071 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 1.653 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.668    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.580     1.653    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/Multiclk[0]
    SLICE_X74Y32         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y32         FDCE (Prop_fdce_C_Q)         0.141     1.794 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.172     1.966    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X77Y34         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.935    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.849     1.922    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X77Y34         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.230     1.692    
    SLICE_X77Y34         FDCE (Hold_fdce_C_D)         0.071     1.763    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.797%)  route 0.179ns (52.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 1.912 - 1.071 ) 
    Source Clock Delay      (SCD):    0.572ns = ( 1.643 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.668    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.570     1.643    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/Multiclk[0]
    SLICE_X66Y25         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y25         FDCE (Prop_fdce_C_Q)         0.164     1.807 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.179     1.986    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X68Y27         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.935    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.839     1.912    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X68Y27         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.230     1.682    
    SLICE_X68Y27         FDCE (Hold_fdce_C_D)         0.070     1.752    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.326%)  route 0.200ns (58.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 1.922 - 1.071 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 1.652 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.668    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.579     1.652    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/Multiclk[0]
    SLICE_X76Y31         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y31         FDCE (Prop_fdce_C_Q)         0.141     1.793 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.200     1.993    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X77Y34         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.935    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.849     1.922    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X77Y34         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.250     1.672    
    SLICE_X77Y34         FDCE (Hold_fdce_C_D)         0.075     1.747    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.223%)  route 0.238ns (62.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 1.922 - 1.071 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 1.652 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.668    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.579     1.652    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/Multiclk[0]
    SLICE_X67Y35         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y35         FDCE (Prop_fdce_C_Q)         0.141     1.793 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.238     2.031    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X77Y34         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.935    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.849     1.922    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X77Y34         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.230     1.692    
    SLICE_X77Y34         FDCE (Hold_fdce_C_D)         0.076     1.768    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.290%)  route 0.218ns (60.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 1.917 - 1.071 ) 
    Source Clock Delay      (SCD):    0.580ns = ( 1.651 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.668    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.578     1.651    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/Multiclk[0]
    SLICE_X71Y31         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y31         FDCE (Prop_fdce_C_Q)         0.141     1.792 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.218     2.010    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X75Y31         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.935    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.844     1.917    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X75Y31         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.230     1.687    
    SLICE_X75Y31         FDCE (Hold_fdce_C_D)         0.060     1.747    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.654%)  route 0.190ns (57.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 1.917 - 1.071 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 1.652 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.668    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.579     1.652    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/Multiclk[0]
    SLICE_X75Y31         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y31         FDCE (Prop_fdce_C_Q)         0.141     1.793 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.190     1.983    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X75Y31         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.935    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.844     1.917    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X75Y31         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.262     1.655    
    SLICE_X75Y31         FDCE (Hold_fdce_C_D)         0.059     1.714    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.438%)  route 0.222ns (57.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 1.911 - 1.071 ) 
    Source Clock Delay      (SCD):    0.577ns = ( 1.648 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.668    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.575     1.648    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/Multiclk[0]
    SLICE_X62Y30         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDCE (Prop_fdce_C_Q)         0.164     1.812 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.222     2.034    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X63Y27         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.935    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.838     1.911    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X63Y27         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.249     1.662    
    SLICE_X63Y27         FDCE (Hold_fdce_C_D)         0.070     1.732    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.568%)  route 0.255ns (64.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 1.917 - 1.071 ) 
    Source Clock Delay      (SCD):    0.579ns = ( 1.650 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.668    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.577     1.650    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/Multiclk[0]
    SLICE_X73Y29         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y29         FDCE (Prop_fdce_C_Q)         0.141     1.791 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.255     2.046    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X75Y31         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.935    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.844     1.917    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X75Y31         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.248     1.669    
    SLICE_X75Y31         FDCE (Hold_fdce_C_D)         0.063     1.732    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.810%)  route 0.276ns (66.190%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 1.923 - 1.071 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 1.652 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.668    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.579     1.652    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/Multiclk[0]
    SLICE_X64Y35         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y35         FDCE (Prop_fdce_C_Q)         0.141     1.793 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.276     2.069    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X65Y40         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.935    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.850     1.923    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X65Y40         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.249     1.674    
    SLICE_X65Y40         FDCE (Hold_fdce_C_D)         0.070     1.744    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_clk_wiz_0 rise@1.071ns - clk_out3_clk_wiz_0 rise@1.071ns)
  Data Path Delay:        0.422ns  (logic 0.141ns (33.421%)  route 0.281ns (66.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 1.890 - 1.071 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 1.647 - 1.071 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     1.668    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150     0.519 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.047    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.574     1.647    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/Multiclk[0]
    SLICE_X55Y32         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y32         FDCE (Prop_fdce_C_Q)         0.141     1.788 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.281     2.069    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[2]
    SLICE_X52Y34         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.935    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467     0.468 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.044    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.817     1.890    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[3]
    SLICE_X52Y34         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
                         clock pessimism             -0.230     1.660    
    SLICE_X52Y34         FDCE (Hold_fdce_C_D)         0.070     1.730    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.339    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_0
Waveform(ns):       { 1.071 3.571 }
Period(ns):         5.000
Sources:            { multiphase_clock/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y3    multiphase_clock/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X75Y31     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X60Y35     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X65Y38     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X63Y27     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X63Y28     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[8]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X60Y31     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X67Y49     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X67Y42     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y42     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X70Y41     MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X55Y39     MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X73Y36     MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X76Y38     MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X65Y31     MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X64Y42     MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X63Y42     MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X63Y42     MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X57Y39     MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X55Y32     MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y38     MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X55Y32     MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X44Y38     MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X56Y34     MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X56Y34     MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X56Y34     MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X74Y32     MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X56Y34     MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X56Y34     MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out4_clk_wiz_0
  To Clock:  clk_out4_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.932ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        1.409ns  (logic 0.437ns (31.009%)  route 0.972ns (68.991%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 7.726 - 6.429 ) 
    Source Clock Delay      (SCD):    1.458ns = ( 5.387 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.481    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.456     5.387    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X62Y38         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDCE (Prop_fdce_C_Q)         0.437     5.824 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.972     6.796    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X60Y32         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.296     7.726    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X60Y32         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.129     7.856    
                         clock uncertainty           -0.057     7.798    
    SLICE_X60Y32         FDCE (Setup_fdce_C_D)       -0.070     7.728    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.728    
                         arrival time                          -6.796    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.939ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        1.347ns  (logic 0.384ns (28.514%)  route 0.963ns (71.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 7.723 - 6.429 ) 
    Source Clock Delay      (SCD):    1.463ns = ( 5.392 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.481    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.461     5.392    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X70Y42         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y42         FDCE (Prop_fdce_C_Q)         0.384     5.776 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.963     6.738    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X73Y26         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.293     7.723    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X73Y26         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.096     7.820    
                         clock uncertainty           -0.057     7.762    
    SLICE_X73Y26         FDCE (Setup_fdce_C_D)       -0.085     7.677    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                          -6.738    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        1.355ns  (logic 0.384ns (28.335%)  route 0.971ns (71.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 7.723 - 6.429 ) 
    Source Clock Delay      (SCD):    1.459ns = ( 5.388 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.481    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.457     5.388    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X61Y39         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y39         FDCE (Prop_fdce_C_Q)         0.384     5.772 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.971     6.743    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X55Y33         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.293     7.723    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X55Y33         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.096     7.820    
                         clock uncertainty           -0.057     7.762    
    SLICE_X55Y33         FDCE (Setup_fdce_C_D)       -0.074     7.688    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.688    
                         arrival time                          -6.743    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.992ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        1.320ns  (logic 0.384ns (29.092%)  route 0.936ns (70.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 7.737 - 6.429 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 5.391 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.481    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.460     5.391    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X67Y43         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y43         FDCE (Prop_fdce_C_Q)         0.384     5.775 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.936     6.711    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X75Y46         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.307     7.737    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X75Y46         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.096     7.834    
                         clock uncertainty           -0.057     7.776    
    SLICE_X75Y46         FDCE (Setup_fdce_C_D)       -0.074     7.702    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.702    
                         arrival time                          -6.711    
  -------------------------------------------------------------------
                         slack                                  0.992    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        1.343ns  (logic 0.384ns (28.601%)  route 0.959ns (71.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 7.725 - 6.429 ) 
    Source Clock Delay      (SCD):    1.460ns = ( 5.389 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.481    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.458     5.389    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X56Y42         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y42         FDCE (Prop_fdce_C_Q)         0.384     5.773 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.959     6.731    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X54Y36         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.295     7.725    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X54Y36         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.096     7.822    
                         clock uncertainty           -0.057     7.764    
    SLICE_X54Y36         FDCE (Setup_fdce_C_D)       -0.030     7.734    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -6.731    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        1.173ns  (logic 0.384ns (32.749%)  route 0.789ns (67.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.249ns = ( 7.677 - 6.429 ) 
    Source Clock Delay      (SCD):    1.457ns = ( 5.386 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.481    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.455     5.386    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X55Y40         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y40         FDCE (Prop_fdce_C_Q)         0.384     5.770 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.789     6.558    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X43Y36         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.247     7.677    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X43Y36         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.012     7.689    
                         clock uncertainty           -0.057     7.632    
    SLICE_X43Y36         FDCE (Setup_fdce_C_D)       -0.042     7.590    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.590    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        1.232ns  (logic 0.384ns (31.173%)  route 0.848ns (68.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.241ns = ( 7.669 - 6.429 ) 
    Source Clock Delay      (SCD):    1.461ns = ( 5.390 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.481    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.459     5.390    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X63Y43         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDCE (Prop_fdce_C_Q)         0.384     5.774 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.848     6.621    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X50Y39         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.239     7.669    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X50Y39         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.096     7.766    
                         clock uncertainty           -0.057     7.708    
    SLICE_X50Y39         FDCE (Setup_fdce_C_D)       -0.015     7.693    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.693    
                         arrival time                          -6.621    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        1.199ns  (logic 0.384ns (32.037%)  route 0.815ns (67.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 7.666 - 6.429 ) 
    Source Clock Delay      (SCD):    1.461ns = ( 5.390 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.481    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.459     5.390    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X60Y43         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y43         FDCE (Prop_fdce_C_Q)         0.384     5.774 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.815     6.588    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X52Y35         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.236     7.666    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X52Y35         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.096     7.763    
                         clock uncertainty           -0.057     7.705    
    SLICE_X52Y35         FDCE (Setup_fdce_C_D)       -0.044     7.661    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                          -6.588    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        1.224ns  (logic 0.384ns (31.378%)  route 0.840ns (68.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 7.731 - 6.429 ) 
    Source Clock Delay      (SCD):    1.463ns = ( 5.392 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.481    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.461     5.392    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X68Y42         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y42         FDCE (Prop_fdce_C_Q)         0.384     5.776 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.840     6.615    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X68Y35         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.301     7.731    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X68Y35         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.128     7.860    
                         clock uncertainty           -0.057     7.802    
    SLICE_X68Y35         FDCE (Setup_fdce_C_D)       -0.074     7.728    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.728    
                         arrival time                          -6.615    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out4_clk_wiz_0 rise@6.429ns - clk_out4_clk_wiz_0 fall@3.929ns)
  Data Path Delay:        1.185ns  (logic 0.384ns (32.402%)  route 0.801ns (67.598%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 7.736 - 6.429 ) 
    Source Clock Delay      (SCD):    1.461ns = ( 5.390 - 3.929 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 fall edge)
                                                      3.929     3.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     3.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.481    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.232     2.249 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.597     3.846    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     3.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.459     5.390    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X71Y39         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y39         FDCE (Prop_fdce_C_Q)         0.384     5.774 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.801     6.575    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[10]
    SLICE_X77Y38         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      6.429     6.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     7.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915     4.899 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     6.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.306     7.736    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X77Y38         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                         clock pessimism              0.096     7.833    
                         clock uncertainty           -0.057     7.775    
    SLICE_X77Y38         FDCE (Setup_fdce_C_D)       -0.074     7.701    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]
  -------------------------------------------------------------------
                         required time                          7.701    
                         arrival time                          -6.575    
  -------------------------------------------------------------------
                         slack                                  1.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 2.274 - 1.429 ) 
    Source Clock Delay      (SCD):    0.580ns = ( 2.008 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.025    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.578     2.008    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/Multiclk[0]
    SLICE_X73Y30         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y30         FDCE (Prop_fdce_C_Q)         0.141     2.149 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.055     2.204    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[3]
    SLICE_X73Y30         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.293    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.843     2.274    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X73Y30         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
                         clock pessimism             -0.262     2.011    
    SLICE_X73Y30         FDCE (Hold_fdce_C_D)         0.078     2.089    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.089    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.749%)  route 0.103ns (42.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns = ( 2.276 - 1.429 ) 
    Source Clock Delay      (SCD):    0.579ns = ( 2.007 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.025    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.577     2.007    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/Multiclk[0]
    SLICE_X56Y35         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y35         FDCE (Prop_fdce_C_Q)         0.141     2.148 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.103     2.251    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[3]
    SLICE_X58Y36         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.293    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.845     2.276    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X58Y36         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
                         clock pessimism             -0.250     2.025    
    SLICE_X58Y36         FDCE (Hold_fdce_C_D)         0.059     2.084    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.890%)  route 0.103ns (42.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns = ( 2.271 - 1.429 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 2.004 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.025    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.574     2.004    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X67Y29         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y29         FDCE (Prop_fdce_C_Q)         0.141     2.145 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/Q
                         net (fo=1, routed)           0.103     2.248    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[3]
    SLICE_X67Y29         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.293    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.840     2.271    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X67Y29         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]/C
                         clock pessimism             -0.263     2.007    
    SLICE_X67Y29         FDCE (Hold_fdce_C_D)         0.047     2.054    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.532ns  (logic 0.141ns (26.503%)  route 0.391ns (73.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns = ( 2.253 - 1.429 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 1.982 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.002ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.025    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.552     1.982    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X52Y35         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDCE (Prop_fdce_C_Q)         0.141     2.123 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/Q
                         net (fo=1, routed)           0.391     2.514    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[3]
    SLICE_X45Y36         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.293    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.822     2.253    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X45Y36         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]/C
                         clock pessimism             -0.002     2.251    
    SLICE_X45Y36         FDCE (Hold_fdce_C_D)         0.070     2.321    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.750%)  route 0.154ns (52.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 2.280 - 1.429 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 2.010 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.025    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.580     2.010    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/Multiclk[0]
    SLICE_X76Y32         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y32         FDCE (Prop_fdce_C_Q)         0.141     2.151 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.154     2.305    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[3]
    SLICE_X79Y34         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.293    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.849     2.280    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X79Y34         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
                         clock pessimism             -0.250     2.029    
    SLICE_X79Y34         FDCE (Hold_fdce_C_D)         0.066     2.095    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.095    
                         arrival time                           2.305    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.472%)  route 0.116ns (47.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns = ( 2.284 - 1.429 ) 
    Source Clock Delay      (SCD):    0.586ns = ( 2.014 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.025    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.584     2.014    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X77Y38         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDCE (Prop_fdce_C_Q)         0.128     2.142 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/Q
                         net (fo=1, routed)           0.116     2.258    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[3]
    SLICE_X77Y38         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.293    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.853     2.284    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X77Y38         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]/C
                         clock pessimism             -0.266     2.017    
    SLICE_X77Y38         FDCE (Hold_fdce_C_D)         0.023     2.040    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.642%)  route 0.120ns (48.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns = ( 2.249 - 1.429 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 1.982 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.025    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.552     1.982    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X52Y35         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y35         FDCE (Prop_fdce_C_Q)         0.128     2.110 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/Q
                         net (fo=1, routed)           0.120     2.230    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[10]
    SLICE_X52Y35         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.293    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.818     2.249    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X52Y35         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]/C
                         clock pessimism             -0.263     1.985    
    SLICE_X52Y35         FDCE (Hold_fdce_C_D)         0.023     2.008    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns = ( 2.271 - 1.429 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 2.004 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.025    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.574     2.004    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X67Y29         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y29         FDCE (Prop_fdce_C_Q)         0.128     2.132 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/Q
                         net (fo=1, routed)           0.116     2.248    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[3]
    SLICE_X67Y29         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.293    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.840     2.271    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X67Y29         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]/C
                         clock pessimism             -0.263     2.007    
    SLICE_X67Y29         FDCE (Hold_fdce_C_D)         0.017     2.024    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.024    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.401%)  route 0.170ns (54.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 2.269 - 1.429 ) 
    Source Clock Delay      (SCD):    0.577ns = ( 2.005 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.025    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.575     2.005    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X55Y33         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDCE (Prop_fdce_C_Q)         0.141     2.146 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/Q
                         net (fo=1, routed)           0.170     2.316    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[10]
    SLICE_X54Y30         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.293    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.838     2.269    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X54Y30         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]/C
                         clock pessimism             -0.249     2.019    
    SLICE_X54Y30         FDCE (Hold_fdce_C_D)         0.063     2.082    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.082    
                         arrival time                           2.316    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out4_clk_wiz_0 rise@1.429ns - clk_out4_clk_wiz_0 rise@1.429ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.245%)  route 0.157ns (52.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns = ( 2.276 - 1.429 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 2.010 - 1.429 ) 
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.025    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.150     0.876 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529     1.405    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.580     2.010    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X75Y32         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y32         FDCE (Prop_fdce_C_Q)         0.141     2.151 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/Q
                         net (fo=1, routed)           0.157     2.309    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[10]
    SLICE_X75Y32         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.293    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467     0.826 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576     1.402    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.845     2.276    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[4]
    SLICE_X75Y32         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]/C
                         clock pessimism             -0.262     2.013    
    SLICE_X75Y32         FDCE (Hold_fdce_C_D)         0.061     2.074    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out4_clk_wiz_0
Waveform(ns):       { 1.429 3.929 }
Period(ns):         5.000
Sources:            { multiphase_clock/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y1    multiphase_clock/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X77Y38     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X74Y33     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X77Y38     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X77Y38     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X62Y31     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X74Y33     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X74Y33     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X60Y32     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X65Y32     MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X74Y40     MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y43     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X61Y39     MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X76Y39     MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X64Y43     MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X63Y43     MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X57Y40     MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y43     MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X74Y40     MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X77Y38     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X77Y38     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X77Y38     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X54Y36     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X70Y49     MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X77Y38     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X77Y38     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X43Y36     MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X73Y30     MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X43Y36     MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out5_clk_wiz_0
  To Clock:  clk_out5_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        1.683ns  (logic 0.384ns (22.811%)  route 1.299ns (77.189%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 8.081 - 6.786 ) 
    Source Clock Delay      (SCD):    1.463ns = ( 5.749 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.838    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.461     5.749    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X70Y43         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y43         FDCE (Prop_fdce_C_Q)         0.384     6.133 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           1.299     7.432    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X66Y27         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.293     8.081    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X66Y27         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.088     8.169    
                         clock uncertainty           -0.057     8.111    
    SLICE_X66Y27         FDCE (Setup_fdce_C_D)       -0.033     8.078    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.078    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        1.330ns  (logic 0.384ns (28.869%)  route 0.946ns (71.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.251ns = ( 8.037 - 6.786 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 5.748 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.838    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.460     5.748    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X63Y44         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDCE (Prop_fdce_C_Q)         0.384     6.132 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.946     7.078    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X44Y40         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.249     8.037    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X44Y40         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.004     8.041    
                         clock uncertainty           -0.057     7.983    
    SLICE_X44Y40         FDCE (Setup_fdce_C_D)       -0.047     7.936    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -7.078    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        1.268ns  (logic 0.437ns (34.476%)  route 0.831ns (65.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 8.086 - 6.786 ) 
    Source Clock Delay      (SCD):    1.459ns = ( 5.745 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.838    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.457     5.745    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X62Y39         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDCE (Prop_fdce_C_Q)         0.437     6.182 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.831     7.012    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X56Y36         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.298     8.086    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X56Y36         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.088     8.174    
                         clock uncertainty           -0.057     8.116    
    SLICE_X56Y36         FDCE (Setup_fdce_C_D)       -0.074     8.042    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.042    
                         arrival time                          -7.012    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.078ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        1.104ns  (logic 0.384ns (34.792%)  route 0.720ns (65.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.251ns = ( 8.037 - 6.786 ) 
    Source Clock Delay      (SCD):    1.457ns = ( 5.743 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.838    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.455     5.743    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X55Y41         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDCE (Prop_fdce_C_Q)         0.384     6.127 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.720     6.846    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X44Y40         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.249     8.037    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X44Y40         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.004     8.041    
                         clock uncertainty           -0.057     7.983    
    SLICE_X44Y40         FDCE (Setup_fdce_C_D)       -0.059     7.924    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          7.924    
                         arrival time                          -6.846    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        1.178ns  (logic 0.384ns (32.608%)  route 0.794ns (67.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 8.081 - 6.786 ) 
    Source Clock Delay      (SCD):    1.461ns = ( 5.747 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.838    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.459     5.747    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X59Y44         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDCE (Prop_fdce_C_Q)         0.384     6.131 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.794     6.924    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X55Y34         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.293     8.081    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X55Y34         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.088     8.169    
                         clock uncertainty           -0.057     8.111    
    SLICE_X55Y34         FDCE (Setup_fdce_C_D)       -0.081     8.030    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.030    
                         arrival time                          -6.924    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.115ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        1.213ns  (logic 0.384ns (31.651%)  route 0.829ns (68.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 8.087 - 6.786 ) 
    Source Clock Delay      (SCD):    1.461ns = ( 5.747 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.838    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.459     5.747    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X73Y38         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y38         FDCE (Prop_fdce_C_Q)         0.384     6.131 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.829     6.960    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X73Y31         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.299     8.087    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X73Y31         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.120     8.207    
                         clock uncertainty           -0.057     8.149    
    SLICE_X73Y31         FDCE (Setup_fdce_C_D)       -0.074     8.075    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.075    
                         arrival time                          -6.960    
  -------------------------------------------------------------------
                         slack                                  1.115    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        1.073ns  (logic 0.437ns (40.717%)  route 0.636ns (59.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 8.087 - 6.786 ) 
    Source Clock Delay      (SCD):    1.455ns = ( 5.741 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.838    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.453     5.741    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X66Y34         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y34         FDCE (Prop_fdce_C_Q)         0.437     6.178 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.636     6.814    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X73Y31         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.299     8.087    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X73Y31         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.088     8.175    
                         clock uncertainty           -0.057     8.117    
    SLICE_X73Y31         FDCE (Setup_fdce_C_D)       -0.081     8.036    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.036    
                         arrival time                          -6.814    
  -------------------------------------------------------------------
                         slack                                  1.222    

Slack (MET) :             1.236ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        1.108ns  (logic 0.384ns (34.652%)  route 0.724ns (65.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 8.087 - 6.786 ) 
    Source Clock Delay      (SCD):    1.463ns = ( 5.749 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.838    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.461     5.749    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X68Y43         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y43         FDCE (Prop_fdce_C_Q)         0.384     6.133 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.724     6.857    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X73Y31         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.299     8.087    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X73Y31         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.088     8.175    
                         clock uncertainty           -0.057     8.117    
    SLICE_X73Y31         FDCE (Setup_fdce_C_D)       -0.024     8.093    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.093    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                  1.236    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        1.017ns  (logic 0.384ns (37.775%)  route 0.633ns (62.225%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 8.086 - 6.786 ) 
    Source Clock Delay      (SCD):    1.454ns = ( 5.740 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.838    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.452     5.740    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X65Y33         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y33         FDCE (Prop_fdce_C_Q)         0.384     6.124 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.633     6.756    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X72Y30         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.298     8.086    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X72Y30         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.088     8.174    
                         clock uncertainty           -0.057     8.116    
    SLICE_X72Y30         FDCE (Setup_fdce_C_D)       -0.047     8.069    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.069    
                         arrival time                          -6.756    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out5_clk_wiz_0 rise@6.786ns - clk_out5_clk_wiz_0 fall@4.286ns)
  Data Path Delay:        1.010ns  (logic 0.384ns (38.032%)  route 0.626ns (61.968%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 8.084 - 6.786 ) 
    Source Clock Delay      (SCD):    1.459ns = ( 5.745 - 4.286 ) 
    Clock Pessimism Removal (CPR):    0.088ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 fall edge)
                                                      4.286     4.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     5.838    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -3.232     2.606 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.597     4.203    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.085     4.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.457     5.745    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X57Y41         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y41         FDCE (Prop_fdce_C_Q)         0.384     6.129 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.626     6.754    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[11]
    SLICE_X54Y37         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      6.786     6.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     6.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     5.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     6.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     6.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.296     8.084    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X54Y37         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
                         clock pessimism              0.088     8.172    
                         clock uncertainty           -0.057     8.114    
    SLICE_X54Y37         FDCE (Setup_fdce_C_D)       -0.027     8.087    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]
  -------------------------------------------------------------------
                         required time                          8.087    
                         arrival time                          -6.754    
  -------------------------------------------------------------------
                         slack                                  1.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.087%)  route 0.158ns (52.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 2.632 - 1.786 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 2.366 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.382    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.579     2.366    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X73Y31         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y31         FDCE (Prop_fdce_C_Q)         0.141     2.507 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.158     2.666    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X73Y31         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.650    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.844     2.632    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X73Y31         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.262     2.369    
    SLICE_X73Y31         FDCE (Hold_fdce_C_D)         0.060     2.429    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.429    
                         arrival time                           2.666    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.638%)  route 0.198ns (58.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 2.630 - 1.786 ) 
    Source Clock Delay      (SCD):    0.580ns = ( 2.365 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.382    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.578     2.365    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X61Y33         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y33         FDCE (Prop_fdce_C_Q)         0.141     2.506 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.198     2.704    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X59Y32         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.650    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.842     2.630    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X59Y32         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.230     2.399    
    SLICE_X59Y32         FDCE (Hold_fdce_C_D)         0.055     2.454    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.454    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.819%)  route 0.213ns (60.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 2.627 - 1.786 ) 
    Source Clock Delay      (SCD):    0.573ns = ( 2.358 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.382    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.571     2.358    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X65Y26         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141     2.499 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.213     2.712    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X66Y21         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.650    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.839     2.627    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X66Y21         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.230     2.396    
    SLICE_X66Y21         FDCE (Hold_fdce_C_D)         0.059     2.455    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.712    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.610%)  route 0.224ns (61.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 2.639 - 1.786 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 2.367 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.382    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.580     2.367    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X67Y37         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y37         FDCE (Prop_fdce_C_Q)         0.141     2.508 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.224     2.732    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X72Y39         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.650    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.851     2.639    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X72Y39         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.230     2.408    
    SLICE_X72Y39         FDCE (Hold_fdce_C_D)         0.066     2.474    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.654%)  route 0.190ns (57.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 2.634 - 1.786 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 2.368 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.382    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.581     2.368    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X75Y33         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y33         FDCE (Prop_fdce_C_Q)         0.141     2.509 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.190     2.699    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X75Y33         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.650    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.846     2.634    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X75Y33         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.262     2.371    
    SLICE_X75Y33         FDCE (Hold_fdce_C_D)         0.059     2.430    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.430    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.944%)  route 0.241ns (63.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 2.640 - 1.786 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 2.367 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.382    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.580     2.367    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X64Y37         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         FDCE (Prop_fdce_C_Q)         0.141     2.508 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.241     2.749    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X72Y41         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.650    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.852     2.640    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X72Y41         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.230     2.409    
    SLICE_X72Y41         FDCE (Hold_fdce_C_D)         0.066     2.475    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.475    
                         arrival time                           2.749    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.855%)  route 0.264ns (65.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 2.639 - 1.786 ) 
    Source Clock Delay      (SCD):    0.584ns = ( 2.369 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.382    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.582     2.369    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X74Y34         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y34         FDCE (Prop_fdce_C_Q)         0.141     2.510 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.264     2.774    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X79Y37         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.650    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.851     2.639    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X79Y37         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.230     2.408    
    SLICE_X79Y37         FDCE (Hold_fdce_C_D)         0.070     2.478    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.777%)  route 0.238ns (59.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.842ns = ( 2.628 - 1.786 ) 
    Source Clock Delay      (SCD):    0.579ns = ( 2.364 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.382    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.577     2.364    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X62Y32         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDCE (Prop_fdce_C_Q)         0.164     2.528 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.238     2.766    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X63Y29         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.650    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.840     2.628    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X63Y29         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.249     2.378    
    SLICE_X63Y29         FDCE (Hold_fdce_C_D)         0.070     2.448    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.766    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.582%)  route 0.279ns (66.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 2.634 - 1.786 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 2.367 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.382    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.580     2.367    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X71Y33         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y33         FDCE (Prop_fdce_C_Q)         0.141     2.508 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.279     2.787    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X75Y33         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.650    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.846     2.634    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X75Y33         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.230     2.403    
    SLICE_X75Y33         FDCE (Hold_fdce_C_D)         0.059     2.462    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.462    
                         arrival time                           2.787    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out5_clk_wiz_0 rise@1.786ns - clk_out5_clk_wiz_0 rise@1.786ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.584%)  route 0.255ns (64.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns = ( 2.627 - 1.786 ) 
    Source Clock Delay      (SCD):    0.580ns = ( 2.365 - 1.786 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.382    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.150     1.233 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.529     1.762    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.578     2.365    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X59Y37         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y37         FDCE (Prop_fdce_C_Q)         0.141     2.506 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.255     2.762    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[4]
    SLICE_X58Y29         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     2.650    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467     1.183 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576     1.759    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.839     2.627    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[5]
    SLICE_X58Y29         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
                         clock pessimism             -0.250     2.376    
    SLICE_X58Y29         FDCE (Hold_fdce_C_D)         0.059     2.435    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           2.762    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out5_clk_wiz_0
Waveform(ns):       { 1.786 4.286 }
Period(ns):         5.000
Sources:            { multiphase_clock/inst/mmcm_adv_inst/CLKOUT4 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y6    multiphase_clock/inst/clkout5_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X72Y39     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X75Y33     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X62Y39     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X62Y32     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X56Y36     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X63Y29     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X67Y44     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X67Y37     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X70Y36     MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X55Y41     MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X76Y33     MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X76Y33     MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X63Y37     MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X74Y34     MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X68Y36     MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X60Y37     MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X72Y39     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X75Y33     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X70Y36     MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X50Y34     MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X65Y26     MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X74Y34     MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X68Y36     MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X50Y34     MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X62Y32     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y37     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X72Y44     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X66Y27     MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_clk_wiz_0
  To Clock:  clk_out6_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.691ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        1.556ns  (logic 0.384ns (24.685%)  route 1.172ns (75.315%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 8.383 - 7.143 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 6.105 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     6.195    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.460     6.105    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X63Y45         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y45         FDCE (Prop_fdce_C_Q)         0.384     6.489 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           1.172     7.660    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X53Y38         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.238     8.383    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X53Y38         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.096     8.479    
                         clock uncertainty           -0.057     8.421    
    SLICE_X53Y38         FDCE (Setup_fdce_C_D)       -0.070     8.351    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.988ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        1.353ns  (logic 0.384ns (28.379%)  route 0.969ns (71.621%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 8.452 - 7.143 ) 
    Source Clock Delay      (SCD):    1.464ns = ( 6.107 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     6.195    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.462     6.107    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X74Y42         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y42         FDCE (Prop_fdce_C_Q)         0.384     6.491 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.969     7.460    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X72Y46         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.307     8.452    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X72Y46         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.128     8.580    
                         clock uncertainty           -0.057     8.522    
    SLICE_X72Y46         FDCE (Setup_fdce_C_D)       -0.074     8.448    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.448    
                         arrival time                          -7.460    
  -------------------------------------------------------------------
                         slack                                  0.988    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        1.279ns  (logic 0.384ns (30.033%)  route 0.895ns (69.967%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.240ns = ( 8.383 - 7.143 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 6.105 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     6.195    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.460     6.105    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X60Y45         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y45         FDCE (Prop_fdce_C_Q)         0.384     6.489 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.895     7.383    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X53Y38         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.238     8.383    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X53Y38         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.096     8.479    
                         clock uncertainty           -0.057     8.421    
    SLICE_X53Y38         FDCE (Setup_fdce_C_D)       -0.044     8.377    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.377    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.031ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        1.169ns  (logic 0.384ns (32.850%)  route 0.785ns (67.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.251ns = ( 8.394 - 7.143 ) 
    Source Clock Delay      (SCD):    1.458ns = ( 6.101 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     6.195    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.456     6.101    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X55Y42         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y42         FDCE (Prop_fdce_C_Q)         0.384     6.485 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.785     7.270    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X40Y39         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.249     8.394    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X40Y39         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.012     8.406    
                         clock uncertainty           -0.057     8.348    
    SLICE_X40Y39         FDCE (Setup_fdce_C_D)       -0.047     8.301    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.301    
                         arrival time                          -7.270    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.061ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        1.234ns  (logic 0.384ns (31.128%)  route 0.850ns (68.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 8.447 - 7.143 ) 
    Source Clock Delay      (SCD):    1.464ns = ( 6.107 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     6.195    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.462     6.107    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X70Y44         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y44         FDCE (Prop_fdce_C_Q)         0.384     6.491 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.850     7.340    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X74Y35         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.302     8.447    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X74Y35         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.096     8.543    
                         clock uncertainty           -0.057     8.485    
    SLICE_X74Y35         FDCE (Setup_fdce_C_D)       -0.084     8.401    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -7.340    
  -------------------------------------------------------------------
                         slack                                  1.061    

Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        1.219ns  (logic 0.384ns (31.491%)  route 0.835ns (68.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 8.442 - 7.143 ) 
    Source Clock Delay      (SCD):    1.455ns = ( 6.098 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     6.195    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.453     6.098    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X65Y34         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y34         FDCE (Prop_fdce_C_Q)         0.384     6.482 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.835     7.317    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X69Y30         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.297     8.442    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X69Y30         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.096     8.538    
                         clock uncertainty           -0.057     8.480    
    SLICE_X69Y30         FDCE (Setup_fdce_C_D)       -0.081     8.399    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.399    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        1.278ns  (logic 0.384ns (30.049%)  route 0.894ns (69.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 8.442 - 7.143 ) 
    Source Clock Delay      (SCD):    1.464ns = ( 6.107 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     6.195    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.462     6.107    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X68Y44         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y44         FDCE (Prop_fdce_C_Q)         0.384     6.491 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.894     7.385    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X69Y30         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.297     8.442    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X69Y30         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.128     8.570    
                         clock uncertainty           -0.057     8.512    
    SLICE_X69Y30         FDCE (Setup_fdce_C_D)       -0.042     8.470    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.470    
                         arrival time                          -7.385    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        1.212ns  (logic 0.437ns (36.069%)  route 0.775ns (63.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 8.445 - 7.143 ) 
    Source Clock Delay      (SCD):    1.456ns = ( 6.099 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     6.195    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.454     6.099    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X66Y35         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y35         FDCE (Prop_fdce_C_Q)         0.437     6.536 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.775     7.310    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X71Y34         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.300     8.445    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X71Y34         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.096     8.541    
                         clock uncertainty           -0.057     8.483    
    SLICE_X71Y34         FDCE (Setup_fdce_C_D)       -0.074     8.409    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.409    
                         arrival time                          -7.310    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        1.167ns  (logic 0.384ns (32.904%)  route 0.783ns (67.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 8.451 - 7.143 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 6.105 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     6.195    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.460     6.105    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X73Y39         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y39         FDCE (Prop_fdce_C_Q)         0.384     6.489 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.783     7.272    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X77Y37         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.306     8.451    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X77Y37         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.096     8.547    
                         clock uncertainty           -0.057     8.489    
    SLICE_X77Y37         FDCE (Setup_fdce_C_D)       -0.074     8.415    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.415    
                         arrival time                          -7.272    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.165ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out6_clk_wiz_0 rise@7.143ns - clk_out6_clk_wiz_0 fall@4.643ns)
  Data Path Delay:        1.134ns  (logic 0.437ns (38.540%)  route 0.697ns (61.460%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 8.444 - 7.143 ) 
    Source Clock Delay      (SCD):    1.460ns = ( 6.103 - 4.643 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 fall edge)
                                                      4.643     4.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     4.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     6.195    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.232     2.963 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.597     4.560    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     4.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.458     6.103    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X62Y40         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDCE (Prop_fdce_C_Q)         0.437     6.540 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.697     7.237    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[12]
    SLICE_X59Y38         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      7.143     7.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     7.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     8.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     5.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     7.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.299     8.444    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X59Y38         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                         clock pessimism              0.096     8.540    
                         clock uncertainty           -0.057     8.482    
    SLICE_X59Y38         FDCE (Setup_fdce_C_D)       -0.081     8.401    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -7.237    
  -------------------------------------------------------------------
                         slack                                  1.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 2.966 - 2.143 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 2.698 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.739    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.554     2.698    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X53Y38         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDCE (Prop_fdce_C_Q)         0.141     2.839 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/Q
                         net (fo=1, routed)           0.114     2.953    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[5]
    SLICE_X53Y38         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.007    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.821     2.966    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X53Y38         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]/C
                         clock pessimism             -0.267     2.698    
    SLICE_X53Y38         FDCE (Hold_fdce_C_D)         0.075     2.773    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.773    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.890%)  route 0.103ns (42.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 2.966 - 2.143 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 2.698 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.739    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.554     2.698    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X53Y38         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDCE (Prop_fdce_C_Q)         0.141     2.839 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/Q
                         net (fo=1, routed)           0.103     2.942    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[12]
    SLICE_X53Y38         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.007    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.821     2.966    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X53Y38         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/C
                         clock pessimism             -0.267     2.698    
    SLICE_X53Y38         FDCE (Hold_fdce_C_D)         0.047     2.745    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.745    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.890%)  route 0.103ns (42.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns = ( 2.999 - 2.143 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 2.729 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.739    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.585     2.729    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X77Y42         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y42         FDCE (Prop_fdce_C_Q)         0.141     2.870 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/Q
                         net (fo=1, routed)           0.103     2.973    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[12]
    SLICE_X77Y42         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.007    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.854     2.999    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X77Y42         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/C
                         clock pessimism             -0.269     2.729    
    SLICE_X77Y42         FDCE (Hold_fdce_C_D)         0.047     2.776    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.155%)  route 0.110ns (43.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns = ( 2.999 - 2.143 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 2.729 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.739    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.585     2.729    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X77Y42         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y42         FDCE (Prop_fdce_C_Q)         0.141     2.870 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/Q
                         net (fo=1, routed)           0.110     2.981    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[12]
    SLICE_X77Y42         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.007    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.854     2.999    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X77Y42         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/C
                         clock pessimism             -0.269     2.729    
    SLICE_X77Y42         FDCE (Hold_fdce_C_D)         0.047     2.776    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.776    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.198%)  route 0.108ns (39.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns = ( 2.967 - 2.143 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 2.700 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.739    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.556     2.700    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X46Y36         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDCE (Prop_fdce_C_Q)         0.164     2.864 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/Q
                         net (fo=1, routed)           0.108     2.973    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[5]
    SLICE_X46Y36         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.007    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.822     2.967    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X46Y36         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]/C
                         clock pessimism             -0.266     2.700    
    SLICE_X46Y36         FDCE (Hold_fdce_C_D)         0.063     2.763    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.763    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.521%)  route 0.156ns (52.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns = ( 2.982 - 2.143 ) 
    Source Clock Delay      (SCD):    0.577ns = ( 2.719 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.739    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.575     2.719    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X69Y28         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y28         FDCE (Prop_fdce_C_Q)         0.141     2.860 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/Q
                         net (fo=1, routed)           0.156     3.016    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[5]
    SLICE_X70Y26         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.007    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.837     2.982    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X70Y26         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]/C
                         clock pessimism             -0.251     2.730    
    SLICE_X70Y26         FDCE (Hold_fdce_C_D)         0.070     2.800    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.800    
                         arrival time                           3.016    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.472%)  route 0.116ns (47.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns = ( 2.999 - 2.143 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 2.729 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.739    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.585     2.729    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X77Y42         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y42         FDCE (Prop_fdce_C_Q)         0.128     2.857 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/Q
                         net (fo=1, routed)           0.116     2.973    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[5]
    SLICE_X77Y42         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.007    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.854     2.999    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X77Y42         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]/C
                         clock pessimism             -0.269     2.729    
    SLICE_X77Y42         FDCE (Hold_fdce_C_D)         0.023     2.752    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.752    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.472%)  route 0.116ns (47.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns = ( 2.966 - 2.143 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 2.698 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.739    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.554     2.698    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X53Y38         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDCE (Prop_fdce_C_Q)         0.128     2.826 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/Q
                         net (fo=1, routed)           0.116     2.942    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[12]
    SLICE_X53Y38         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.007    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.821     2.966    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X53Y38         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/C
                         clock pessimism             -0.267     2.698    
    SLICE_X53Y38         FDCE (Hold_fdce_C_D)         0.023     2.721    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           2.942    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 2.996 - 2.143 ) 
    Source Clock Delay      (SCD):    0.585ns = ( 2.727 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.739    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.583     2.727    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X77Y37         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y37         FDCE (Prop_fdce_C_Q)         0.128     2.855 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/Q
                         net (fo=1, routed)           0.116     2.971    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[5]
    SLICE_X77Y37         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.007    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.851     2.996    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X77Y37         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]/C
                         clock pessimism             -0.268     2.727    
    SLICE_X77Y37         FDCE (Hold_fdce_C_D)         0.017     2.744    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.744    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_0 rise@2.143ns - clk_out6_clk_wiz_0 rise@2.143ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns = ( 2.999 - 2.143 ) 
    Source Clock Delay      (SCD):    0.587ns = ( 2.729 - 2.143 ) 
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     2.739    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.150     1.590 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.529     2.119    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.585     2.729    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X79Y42         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y42         FDCE (Prop_fdce_C_Q)         0.128     2.857 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/Q
                         net (fo=1, routed)           0.116     2.973    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1[5]
    SLICE_X79Y42         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.007    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467     1.540 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576     2.116    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.854     2.999    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[6]
    SLICE_X79Y42         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]/C
                         clock pessimism             -0.269     2.729    
    SLICE_X79Y42         FDCE (Hold_fdce_C_D)         0.017     2.746    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.746    
                         arrival time                           2.973    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out6_clk_wiz_0
Waveform(ns):       { 2.143 4.643 }
Period(ns):         5.000
Sources:            { multiphase_clock/inst/mmcm_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2    multiphase_clock/inst/clkout6_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT5  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X77Y42     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X75Y34     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X77Y42     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X79Y42     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X62Y40     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X75Y34     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X74Y35     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X62Y33     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X46Y36     MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X46Y36     MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X69Y30     MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X69Y30     MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X46Y36     MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X46Y36     MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X46Y36     MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X46Y36     MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X49Y36     MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_2_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X69Y30     MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X65Y34     MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X62Y40     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y45     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X55Y42     MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X61Y41     MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X64Y45     MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X63Y45     MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X57Y42     MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y45     MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X56Y44     MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out7_clk_wiz_0
  To Clock:  clk_out7_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.798ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.506ns  (logic 0.384ns (25.506%)  route 1.122ns (74.494%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 3.803 - 2.500 ) 
    Source Clock Delay      (SCD):    1.464ns = ( 1.464 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.552    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.462     1.464    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X70Y45         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y45         FDCE (Prop_fdce_C_Q)         0.384     1.848 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           1.122     2.970    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X73Y33         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.301     3.803    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X73Y33         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.096     3.899    
                         clock uncertainty           -0.057     3.842    
    SLICE_X73Y33         FDCE (Setup_fdce_C_D)       -0.074     3.768    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.768    
                         arrival time                          -2.970    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.355ns  (logic 0.384ns (28.335%)  route 0.971ns (71.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 3.797 - 2.500 ) 
    Source Clock Delay      (SCD):    1.461ns = ( 1.461 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.552    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.459     1.461    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X61Y42         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDCE (Prop_fdce_C_Q)         0.384     1.845 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.971     2.816    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X55Y36         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.295     3.797    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X55Y36         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.096     3.893    
                         clock uncertainty           -0.057     3.836    
    SLICE_X55Y36         FDCE (Setup_fdce_C_D)       -0.074     3.762    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.762    
                         arrival time                          -2.816    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             1.094ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.266ns  (logic 0.384ns (30.335%)  route 0.882ns (69.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 3.800 - 2.500 ) 
    Source Clock Delay      (SCD):    1.464ns = ( 1.464 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.552    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.462     1.464    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X68Y45         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y45         FDCE (Prop_fdce_C_Q)         0.384     1.848 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.882     2.730    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X69Y31         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.298     3.800    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X69Y31         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.128     3.928    
                         clock uncertainty           -0.057     3.871    
    SLICE_X69Y31         FDCE (Setup_fdce_C_D)       -0.047     3.824    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.824    
                         arrival time                          -2.730    
  -------------------------------------------------------------------
                         slack                                  1.094    

Slack (MET) :             1.096ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.437ns (36.500%)  route 0.760ns (63.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 3.800 - 2.500 ) 
    Source Clock Delay      (SCD):    1.460ns = ( 1.460 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.552    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.458     1.460    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X62Y41         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDCE (Prop_fdce_C_Q)         0.437     1.897 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.760     2.657    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X57Y36         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.298     3.800    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X57Y36         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.096     3.896    
                         clock uncertainty           -0.057     3.839    
    SLICE_X57Y36         FDCE (Setup_fdce_C_D)       -0.085     3.754    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.754    
                         arrival time                          -2.657    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.116ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.384ns (32.608%)  route 0.794ns (67.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 3.797 - 2.500 ) 
    Source Clock Delay      (SCD):    1.461ns = ( 1.461 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.552    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.459     1.461    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X59Y46         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDCE (Prop_fdce_C_Q)         0.384     1.845 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.794     2.639    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X55Y36         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.295     3.797    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X55Y36         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.096     3.893    
                         clock uncertainty           -0.057     3.836    
    SLICE_X55Y36         FDCE (Setup_fdce_C_D)       -0.081     3.755    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.755    
                         arrival time                          -2.639    
  -------------------------------------------------------------------
                         slack                                  1.116    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.220ns  (logic 0.384ns (31.471%)  route 0.836ns (68.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 3.802 - 2.500 ) 
    Source Clock Delay      (SCD):    1.460ns = ( 1.460 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.552    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.458     1.460    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X57Y43         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDCE (Prop_fdce_C_Q)         0.384     1.844 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.836     2.680    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X59Y39         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.300     3.802    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X59Y39         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.129     3.931    
                         clock uncertainty           -0.057     3.874    
    SLICE_X59Y39         FDCE (Setup_fdce_C_D)       -0.074     3.800    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.800    
                         arrival time                          -2.680    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.162ns  (logic 0.384ns (33.044%)  route 0.778ns (66.956%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 3.802 - 2.500 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 1.462 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.552    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.460     1.462    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X60Y46         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDCE (Prop_fdce_C_Q)         0.384     1.846 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.778     2.624    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X59Y39         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.300     3.802    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X59Y39         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.096     3.898    
                         clock uncertainty           -0.057     3.841    
    SLICE_X59Y39         FDCE (Setup_fdce_C_D)       -0.085     3.756    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.756    
                         arrival time                          -2.624    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.229ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.384ns (34.571%)  route 0.727ns (65.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 3.796 - 2.500 ) 
    Source Clock Delay      (SCD):    1.462ns = ( 1.462 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.552    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.460     1.462    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X63Y46         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y46         FDCE (Prop_fdce_C_Q)         0.384     1.846 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.727     2.573    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X54Y35         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.294     3.796    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X54Y35         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.096     3.892    
                         clock uncertainty           -0.057     3.835    
    SLICE_X54Y35         FDCE (Setup_fdce_C_D)       -0.033     3.802    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.802    
                         arrival time                          -2.573    
  -------------------------------------------------------------------
                         slack                                  1.229    

Slack (MET) :             1.340ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.384ns (39.928%)  route 0.578ns (60.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 3.800 - 2.500 ) 
    Source Clock Delay      (SCD):    1.456ns = ( 1.456 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.552    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.454     1.456    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X65Y35         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y35         FDCE (Prop_fdce_C_Q)         0.384     1.840 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.578     2.418    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X61Y35         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.298     3.800    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X61Y35         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.096     3.896    
                         clock uncertainty           -0.057     3.839    
    SLICE_X61Y35         FDCE (Setup_fdce_C_D)       -0.081     3.758    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.758    
                         arrival time                          -2.418    
  -------------------------------------------------------------------
                         slack                                  1.340    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 fall@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.384ns (40.681%)  route 0.560ns (59.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 3.804 - 2.500 ) 
    Source Clock Delay      (SCD):    1.463ns = ( 1.463 - 0.000 ) 
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.552    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -3.232    -1.680 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.597    -0.083    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.085     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.461     1.463    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X64Y46         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDCE (Prop_fdce_C_Q)         0.384     1.847 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/Q
                         net (fo=1, routed)           0.560     2.407    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[13]
    SLICE_X58Y43         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.302     3.804    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X58Y43         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
                         clock pessimism              0.096     3.900    
                         clock uncertainty           -0.057     3.843    
    SLICE_X58Y43         FDCE (Setup_fdce_C_D)       -0.027     3.816    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]
  -------------------------------------------------------------------
                         required time                          3.816    
                         arrival time                          -2.407    
  -------------------------------------------------------------------
                         slack                                  1.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.649%)  route 0.319ns (69.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns = ( 3.324 - 2.500 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 3.078 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     3.097    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.576     3.078    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X55Y36         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDCE (Prop_fdce_C_Q)         0.141     3.219 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.319     3.538    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X47Y36         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.364    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.822     3.324    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X47Y36         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.005     3.319    
    SLICE_X47Y36         FDCE (Hold_fdce_C_D)         0.070     3.389    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.389    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.511%)  route 0.118ns (45.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 3.345 - 2.500 ) 
    Source Clock Delay      (SCD):    0.579ns = ( 3.079 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     3.097    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.577     3.079    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X57Y36         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDCE (Prop_fdce_C_Q)         0.141     3.220 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.118     3.337    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X54Y35         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.364    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.843     3.345    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X54Y35         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.233     3.112    
    SLICE_X54Y35         FDCE (Hold_fdce_C_D)         0.063     3.175    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.175    
                         arrival time                           3.337    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.912%)  route 0.160ns (53.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 3.340 - 2.500 ) 
    Source Clock Delay      (SCD):    0.575ns = ( 3.075 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     3.097    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.573     3.075    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X65Y28         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDCE (Prop_fdce_C_Q)         0.141     3.216 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.160     3.375    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X67Y27         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.364    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.838     3.340    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X67Y27         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.252     3.088    
    SLICE_X67Y27         FDCE (Hold_fdce_C_D)         0.070     3.158    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.158    
                         arrival time                           3.375    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.554%)  route 0.390ns (73.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 3.327 - 2.500 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 3.083 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     3.097    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.581     3.083    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X63Y39         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDCE (Prop_fdce_C_Q)         0.141     3.224 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.390     3.614    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X46Y39         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.364    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.825     3.327    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X46Y39         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.005     3.322    
    SLICE_X46Y39         FDCE (Hold_fdce_C_D)         0.059     3.381    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.381    
                         arrival time                           3.614    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.375%)  route 0.182ns (52.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 3.344 - 2.500 ) 
    Source Clock Delay      (SCD):    0.576ns = ( 3.076 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     3.097    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.574     3.076    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X66Y29         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y29         FDCE (Prop_fdce_C_Q)         0.164     3.240 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.182     3.422    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X67Y31         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.364    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.842     3.344    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X67Y31         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.252     3.092    
    SLICE_X67Y31         FDCE (Hold_fdce_C_D)         0.070     3.162    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.422    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.654%)  route 0.190ns (57.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 3.350 - 2.500 ) 
    Source Clock Delay      (SCD):    0.584ns = ( 3.084 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     3.097    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.582     3.084    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X75Y35         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y35         FDCE (Prop_fdce_C_Q)         0.141     3.225 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.190     3.414    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X75Y35         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.364    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.848     3.350    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X75Y35         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.266     3.084    
    SLICE_X75Y35         FDCE (Hold_fdce_C_D)         0.059     3.143    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.143    
                         arrival time                           3.414    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.654%)  route 0.190ns (57.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 3.349 - 2.500 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 3.083 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     3.097    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.581     3.083    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X71Y35         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y35         FDCE (Prop_fdce_C_Q)         0.141     3.224 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.190     3.413    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X71Y35         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.364    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.847     3.349    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X71Y35         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.266     3.083    
    SLICE_X71Y35         FDCE (Hold_fdce_C_D)         0.059     3.142    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.142    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.654%)  route 0.190ns (57.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 3.348 - 2.500 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 3.083 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     3.097    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.581     3.083    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X73Y33         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y33         FDCE (Prop_fdce_C_Q)         0.141     3.224 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.190     3.413    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X73Y33         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.364    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.846     3.348    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X73Y33         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.265     3.083    
    SLICE_X73Y33         FDCE (Hold_fdce_C_D)         0.059     3.142    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.142    
                         arrival time                           3.413    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.355%)  route 0.227ns (61.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 3.350 - 2.500 ) 
    Source Clock Delay      (SCD):    0.584ns = ( 3.084 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     3.097    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.582     3.084    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X76Y35         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y35         FDCE (Prop_fdce_C_Q)         0.141     3.225 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.227     3.451    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X74Y36         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.364    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.848     3.350    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X74Y36         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.233     3.117    
    SLICE_X74Y36         FDCE (Hold_fdce_C_D)         0.063     3.180    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.180    
                         arrival time                           3.451    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 rise@2.500ns - clk_out7_clk_wiz_0 rise@2.500ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.683%)  route 0.254ns (64.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns = ( 3.357 - 2.500 ) 
    Source Clock Delay      (SCD):    0.584ns = ( 3.084 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     3.097    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.150     1.947 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.529     2.476    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.582     3.084    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X74Y36         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y36         FDCE (Prop_fdce_C_Q)         0.141     3.225 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/Q
                         net (fo=1, routed)           0.254     3.479    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_0[6]
    SLICE_X77Y43         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     3.364    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467     1.897 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576     2.473    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.855     3.357    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[7]
    SLICE_X77Y43         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
                         clock pessimism             -0.233     3.124    
    SLICE_X77Y43         FDCE (Hold_fdce_C_D)         0.070     3.194    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.194    
                         arrival time                           3.479    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out7_clk_wiz_0
Waveform(ns):       { 2.500 5.000 }
Period(ns):         5.000
Sources:            { multiphase_clock/inst/mmcm_adv_inst/CLKOUT6 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y4    multiphase_clock/inst/clkout7_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT6  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X78Y42     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X58Y43     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X71Y35     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X62Y41     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X62Y34     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X57Y36     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X57Y36     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         5.000       4.000      SLICE_X63Y30     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT6  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X58Y43     MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X57Y36     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X57Y36     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X77Y43     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X73Y33     MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X73Y33     MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X75Y28     MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X73Y33     MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X73Y33     MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X57Y36     MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/q_intermedio_1_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X62Y41     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X61Y42     MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X57Y43     MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X59Y46     MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X56Y45     MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X62Y41     MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y46     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X67Y46     MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X70Y45     MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.500       2.000      SLICE_X70Y45     MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { multiphase_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y15   multiphase_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  multiphase_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  RING_OSC

Setup :            1  Failing Endpoint ,  Worst Slack       -0.039ns,  Total Violation       -0.039ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.587ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.039ns  (required time - arrival time)
  Source:                 RunControl/slv_reg34_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        4.027ns  (logic 2.414ns (59.950%)  route 1.613ns (40.050%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.777ns = ( 16.777 - 16.000 ) 
    Source Clock Delay      (SCD):    1.364ns = ( 16.721 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.362    16.721    RunControl/clk_out1
    SLICE_X51Y73         FDSE                                         r  RunControl/slv_reg34_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y73         FDSE (Prop_fdse_C_Q)         0.379    17.100 f  RunControl/slv_reg34_reg[1]/Q
                         net (fo=5, routed)           0.486    17.586    MULTYCHANNEL/channel[13].single_channel_inst/ADC/massimo[13][1]
    SLICE_X53Y75         LUT1 (Prop_lut1_I0_O)        0.105    17.691 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/plusOp_carry_i_2__12/O
                         net (fo=1, routed)           0.000    17.691    MULTYCHANNEL/channel[13].single_channel_inst/ADC/plusOp_carry_i_2__12_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.148 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.148    MULTYCHANNEL/channel[13].single_channel_inst/ADC/plusOp_carry_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.246 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.246    MULTYCHANNEL/channel[13].single_channel_inst/ADC/plusOp_carry__0_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    18.511 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.795    19.306    MULTYCHANNEL/channel[13].single_channel_inst/ADC/plusOp[9]
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.250    19.556 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/eqOp_carry_i_1__12/O
                         net (fo=1, routed)           0.000    19.556    MULTYCHANNEL/channel[13].single_channel_inst/ADC/eqOp_carry_i_1__12_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    19.888 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.888    MULTYCHANNEL/channel[13].single_channel_inst/ADC/eqOp_carry_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    20.104 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/eqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.332    20.436    MULTYCHANNEL/channel[13].single_channel_inst/ADC/eqOp
    SLICE_X52Y74         LUT2 (Prop_lut2_I0_O)        0.312    20.748 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/Reset_Ring_i_1__12/O
                         net (fo=1, routed)           0.000    20.748    MULTYCHANNEL/channel[13].single_channel_inst/ADC/Reset_Ring
    SLICE_X52Y74         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y4            BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.777    20.777    MULTYCHANNEL/channel[13].single_channel_inst/ADC/osc_out
    SLICE_X52Y74         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000    20.777    
                         clock uncertainty           -0.137    20.640    
    SLICE_X52Y74         FDCE (Setup_fdce_C_D)        0.069    20.709    MULTYCHANNEL/channel[13].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         20.709    
                         arrival time                         -20.748    
  -------------------------------------------------------------------
                         slack                                 -0.039    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 RunControl/slv_reg36_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        3.937ns  (logic 2.372ns (60.252%)  route 1.565ns (39.748%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 16.792 - 16.000 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 16.751 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.392    16.751    RunControl/clk_out1
    SLICE_X46Y96         FDSE                                         r  RunControl/slv_reg36_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96         FDSE (Prop_fdse_C_Q)         0.433    17.184 f  RunControl/slv_reg36_reg[13]/Q
                         net (fo=5, routed)           0.451    17.635    MULTYCHANNEL/channel[16].single_channel_inst/ADC/massimo[16][1]
    SLICE_X49Y96         LUT1 (Prop_lut1_I0_O)        0.105    17.740 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/plusOp_carry_i_2__15/O
                         net (fo=1, routed)           0.000    17.740    MULTYCHANNEL/channel[16].single_channel_inst/ADC/plusOp_carry_i_2__15_n_0
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.197 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.197    MULTYCHANNEL/channel[16].single_channel_inst/ADC/plusOp_carry_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.457 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.674    19.131    MULTYCHANNEL/channel[16].single_channel_inst/ADC/plusOp[7]
    SLICE_X49Y99         LUT6 (Prop_lut6_I1_O)        0.257    19.388 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/eqOp_carry_i_2__15/O
                         net (fo=1, routed)           0.000    19.388    MULTYCHANNEL/channel[16].single_channel_inst/ADC/eqOp_carry_i_2__15_n_0
    SLICE_X49Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    19.720 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.001    19.721    MULTYCHANNEL/channel[16].single_channel_inst/ADC/eqOp_carry_n_0
    SLICE_X49Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    19.937 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/eqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.439    20.376    MULTYCHANNEL/channel[16].single_channel_inst/ADC/eqOp
    SLICE_X53Y100        LUT2 (Prop_lut2_I0_O)        0.312    20.688 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Reset_Ring_i_1__15/O
                         net (fo=1, routed)           0.000    20.688    MULTYCHANNEL/channel[16].single_channel_inst/ADC/Reset_Ring
    SLICE_X53Y100        FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y11           BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792    20.792    MULTYCHANNEL/channel[16].single_channel_inst/ADC/osc_out
    SLICE_X53Y100        FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000    20.792    
                         clock uncertainty           -0.137    20.655    
    SLICE_X53Y100        FDCE (Setup_fdce_C_D)        0.069    20.724    MULTYCHANNEL/channel[16].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         20.724    
                         arrival time                         -20.688    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 RunControl/slv_reg37_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        3.848ns  (logic 2.402ns (62.428%)  route 1.446ns (37.572%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.752ns = ( 16.752 - 16.000 ) 
    Source Clock Delay      (SCD):    1.381ns = ( 16.738 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.379    16.738    RunControl/clk_out1
    SLICE_X50Y92         FDSE                                         r  RunControl/slv_reg37_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDSE (Prop_fdse_C_Q)         0.433    17.171 f  RunControl/slv_reg37_reg[13]/Q
                         net (fo=5, routed)           0.478    17.649    MULTYCHANNEL/channel[18].single_channel_inst/ADC/massimo[18][1]
    SLICE_X50Y95         LUT1 (Prop_lut1_I0_O)        0.105    17.754 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/plusOp_carry_i_2__17/O
                         net (fo=1, routed)           0.000    17.754    MULTYCHANNEL/channel[18].single_channel_inst/ADC/plusOp_carry_i_2__17_n_0
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    18.198 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.198    MULTYCHANNEL/channel[18].single_channel_inst/ADC/plusOp_carry_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    18.298 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.298    MULTYCHANNEL/channel[18].single_channel_inst/ADC/plusOp_carry__0_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    18.555 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.536    19.091    MULTYCHANNEL/channel[18].single_channel_inst/ADC/plusOp[9]
    SLICE_X50Y98         LUT6 (Prop_lut6_I1_O)        0.245    19.336 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/eqOp_carry_i_1__17/O
                         net (fo=1, routed)           0.000    19.336    MULTYCHANNEL/channel[18].single_channel_inst/ADC/eqOp_carry_i_1__17_n_0
    SLICE_X50Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    19.650 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.650    MULTYCHANNEL/channel[18].single_channel_inst/ADC/eqOp_carry_n_0
    SLICE_X50Y99         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    19.857 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/eqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.432    20.289    MULTYCHANNEL/channel[18].single_channel_inst/ADC/eqOp
    SLICE_X55Y100        LUT2 (Prop_lut2_I0_O)        0.297    20.586 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Reset_Ring_i_1__17/O
                         net (fo=1, routed)           0.000    20.586    MULTYCHANNEL/channel[18].single_channel_inst/ADC/Reset_Ring
    SLICE_X55Y100        FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y9            BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.752    20.752    MULTYCHANNEL/channel[18].single_channel_inst/ADC/osc_out
    SLICE_X55Y100        FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000    20.752    
                         clock uncertainty           -0.137    20.615    
    SLICE_X55Y100        FDCE (Setup_fdce_C_D)        0.030    20.645    MULTYCHANNEL/channel[18].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         20.645    
                         arrival time                         -20.586    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 RunControl/slv_reg35_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        3.844ns  (logic 2.373ns (61.733%)  route 1.471ns (38.267%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 16.792 - 16.000 ) 
    Source Clock Delay      (SCD):    1.382ns = ( 16.739 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.380    16.739    RunControl/clk_out1
    SLICE_X52Y96         FDSE                                         r  RunControl/slv_reg35_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDSE (Prop_fdse_C_Q)         0.379    17.118 f  RunControl/slv_reg35_reg[1]/Q
                         net (fo=5, routed)           0.382    17.500    MULTYCHANNEL/channel[15].single_channel_inst/ADC/massimo[15][1]
    SLICE_X53Y96         LUT1 (Prop_lut1_I0_O)        0.105    17.605 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/plusOp_carry_i_2__14/O
                         net (fo=1, routed)           0.000    17.605    MULTYCHANNEL/channel[15].single_channel_inst/ADC/plusOp_carry_i_2__14_n_0
    SLICE_X53Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.062 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.062    MULTYCHANNEL/channel[15].single_channel_inst/ADC/plusOp_carry_n_0
    SLICE_X53Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    18.242 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.597    18.839    MULTYCHANNEL/channel[15].single_channel_inst/ADC/plusOp[4]
    SLICE_X53Y99         LUT6 (Prop_lut6_I1_O)        0.249    19.088 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/eqOp_carry_i_3__14/O
                         net (fo=1, routed)           0.000    19.088    MULTYCHANNEL/channel[15].single_channel_inst/ADC/eqOp_carry_i_3__14_n_0
    SLICE_X53Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.545 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.001    19.546    MULTYCHANNEL/channel[15].single_channel_inst/ADC/eqOp_carry_n_0
    SLICE_X53Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    19.762 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/eqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.491    20.253    MULTYCHANNEL/channel[15].single_channel_inst/ADC/eqOp
    SLICE_X52Y100        LUT2 (Prop_lut2_I0_O)        0.330    20.583 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Reset_Ring_i_1__14/O
                         net (fo=1, routed)           0.000    20.583    MULTYCHANNEL/channel[15].single_channel_inst/ADC/Reset_Ring
    SLICE_X52Y100        FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y10           BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792    20.792    MULTYCHANNEL/channel[15].single_channel_inst/ADC/osc_out
    SLICE_X52Y100        FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000    20.792    
                         clock uncertainty           -0.137    20.655    
    SLICE_X52Y100        FDCE (Setup_fdce_C_D)        0.069    20.724    MULTYCHANNEL/channel[15].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         20.724    
                         arrival time                         -20.583    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 RunControl/slv_reg34_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        3.831ns  (logic 2.317ns (60.488%)  route 1.514ns (39.512%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.780ns = ( 16.780 - 16.000 ) 
    Source Clock Delay      (SCD):    1.378ns = ( 16.735 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.376    16.735    RunControl/clk_out1
    SLICE_X49Y70         FDSE                                         r  RunControl/slv_reg34_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDSE (Prop_fdse_C_Q)         0.379    17.114 f  RunControl/slv_reg34_reg[13]/Q
                         net (fo=5, routed)           0.483    17.597    MULTYCHANNEL/channel[12].single_channel_inst/ADC/massimo[12][1]
    SLICE_X51Y69         LUT1 (Prop_lut1_I0_O)        0.105    17.702 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/plusOp_carry_i_2__11/O
                         net (fo=1, routed)           0.000    17.702    MULTYCHANNEL/channel[12].single_channel_inst/ADC/plusOp_carry_i_2__11_n_0
    SLICE_X51Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.159 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.159    MULTYCHANNEL/channel[12].single_channel_inst/ADC/plusOp_carry_n_0
    SLICE_X51Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.419 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.574    18.992    MULTYCHANNEL/channel[12].single_channel_inst/ADC/plusOp[7]
    SLICE_X52Y71         LUT6 (Prop_lut6_I1_O)        0.257    19.249 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/eqOp_carry_i_2__11/O
                         net (fo=1, routed)           0.000    19.249    MULTYCHANNEL/channel[12].single_channel_inst/ADC/eqOp_carry_i_2__11_n_0
    SLICE_X52Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    19.581 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.581    MULTYCHANNEL/channel[12].single_channel_inst/ADC/eqOp_carry_n_0
    SLICE_X52Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    19.797 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/eqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.457    20.255    MULTYCHANNEL/channel[12].single_channel_inst/ADC/eqOp
    SLICE_X53Y72         LUT2 (Prop_lut2_I0_O)        0.311    20.566 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Reset_Ring_i_1__11/O
                         net (fo=1, routed)           0.000    20.566    MULTYCHANNEL/channel[12].single_channel_inst/ADC/Reset_Ring
    SLICE_X53Y72         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y7            BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.780    20.780    MULTYCHANNEL/channel[12].single_channel_inst/ADC/osc_out
    SLICE_X53Y72         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000    20.780    
                         clock uncertainty           -0.137    20.643    
    SLICE_X53Y72         FDCE (Setup_fdce_C_D)        0.069    20.712    MULTYCHANNEL/channel[12].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         20.712    
                         arrival time                         -20.566    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 RunControl/slv_reg36_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        3.744ns  (logic 2.182ns (58.274%)  route 1.562ns (41.726%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.590ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 16.792 - 16.000 ) 
    Source Clock Delay      (SCD):    1.382ns = ( 16.739 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.380    16.739    RunControl/clk_out1
    SLICE_X46Y80         FDRE                                         r  RunControl/slv_reg36_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y80         FDRE (Prop_fdre_C_Q)         0.433    17.172 r  RunControl/slv_reg36_reg[9]/Q
                         net (fo=4, routed)           0.844    18.016    MULTYCHANNEL/channel[17].single_channel_inst/ADC/massimo[17][9]
    SLICE_X47Y99         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.635    18.651 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.359    19.010    MULTYCHANNEL/channel[17].single_channel_inst/ADC/plusOp[11]
    SLICE_X48Y99         LUT6 (Prop_lut6_I4_O)        0.257    19.267 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/eqOp_carry_i_1__16/O
                         net (fo=1, routed)           0.000    19.267    MULTYCHANNEL/channel[17].single_channel_inst/ADC/eqOp_carry_i_1__16_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    19.599 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.001    19.599    MULTYCHANNEL/channel[17].single_channel_inst/ADC/eqOp_carry_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    19.815 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/eqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.359    20.175    MULTYCHANNEL/channel[17].single_channel_inst/ADC/eqOp
    SLICE_X53Y101        LUT2 (Prop_lut2_I0_O)        0.309    20.484 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Reset_Ring_i_1__16/O
                         net (fo=1, routed)           0.000    20.484    MULTYCHANNEL/channel[17].single_channel_inst/ADC/Reset_Ring
    SLICE_X53Y101        FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y8            BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792    20.792    MULTYCHANNEL/channel[17].single_channel_inst/ADC/osc_out
    SLICE_X53Y101        FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000    20.792    
                         clock uncertainty           -0.137    20.655    
    SLICE_X53Y101        FDCE (Setup_fdce_C_D)        0.030    20.685    MULTYCHANNEL/channel[17].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         20.685    
                         arrival time                         -20.484    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 RunControl/slv_reg35_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        3.734ns  (logic 2.396ns (64.173%)  route 1.338ns (35.827%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.778ns = ( 16.778 - 16.000 ) 
    Source Clock Delay      (SCD):    1.378ns = ( 16.735 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.376    16.735    RunControl/clk_out1
    SLICE_X48Y70         FDSE                                         r  RunControl/slv_reg35_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDSE (Prop_fdse_C_Q)         0.379    17.114 r  RunControl/slv_reg35_reg[12]/Q
                         net (fo=4, routed)           0.428    17.542    MULTYCHANNEL/channel[14].single_channel_inst/ADC/massimo[14][0]
    SLICE_X48Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    18.087 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.087    MULTYCHANNEL/channel[14].single_channel_inst/ADC/plusOp_carry_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.185 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.185    MULTYCHANNEL/channel[14].single_channel_inst/ADC/plusOp_carry__0_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    18.445 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.459    18.905    MULTYCHANNEL/channel[14].single_channel_inst/ADC/plusOp[11]
    SLICE_X49Y72         LUT6 (Prop_lut6_I4_O)        0.257    19.162 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/eqOp_carry_i_1__13/O
                         net (fo=1, routed)           0.000    19.162    MULTYCHANNEL/channel[14].single_channel_inst/ADC/eqOp_carry_i_1__13_n_0
    SLICE_X49Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    19.494 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.494    MULTYCHANNEL/channel[14].single_channel_inst/ADC/eqOp_carry_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    19.710 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/eqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.450    20.160    MULTYCHANNEL/channel[14].single_channel_inst/ADC/eqOp
    SLICE_X50Y73         LUT2 (Prop_lut2_I0_O)        0.309    20.469 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/Reset_Ring_i_1__13/O
                         net (fo=1, routed)           0.000    20.469    MULTYCHANNEL/channel[14].single_channel_inst/ADC/Reset_Ring
    SLICE_X50Y73         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y5            BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.778    20.778    MULTYCHANNEL/channel[14].single_channel_inst/ADC/osc_out
    SLICE_X50Y73         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000    20.778    
                         clock uncertainty           -0.137    20.641    
    SLICE_X50Y73         FDCE (Setup_fdce_C_D)        0.106    20.747    MULTYCHANNEL/channel[14].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         20.747    
                         arrival time                         -20.469    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 RunControl/slv_reg30_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[5].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        4.088ns  (logic 2.411ns (58.976%)  route 1.677ns (41.024%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns = ( 17.236 - 16.000 ) 
    Source Clock Delay      (SCD):    1.393ns = ( 16.750 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.391    16.750    RunControl/clk_out1
    SLICE_X43Y56         FDSE                                         r  RunControl/slv_reg30_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDSE (Prop_fdse_C_Q)         0.379    17.129 f  RunControl/slv_reg30_reg[1]/Q
                         net (fo=5, routed)           0.617    17.746    MULTYCHANNEL/channel[5].single_channel_inst/ADC/massimo[5][1]
    SLICE_X48Y54         LUT1 (Prop_lut1_I0_O)        0.105    17.851 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/plusOp_carry_i_2__4/O
                         net (fo=1, routed)           0.000    17.851    MULTYCHANNEL/channel[5].single_channel_inst/ADC/plusOp_carry_i_2__4_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.308 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.308    MULTYCHANNEL/channel[5].single_channel_inst/ADC/plusOp_carry_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.406 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.406    MULTYCHANNEL/channel[5].single_channel_inst/ADC/plusOp_carry__0_n_0
    SLICE_X48Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    18.671 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.584    19.255    MULTYCHANNEL/channel[5].single_channel_inst/ADC/plusOp[9]
    SLICE_X49Y55         LUT6 (Prop_lut6_I1_O)        0.250    19.505 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/eqOp_carry_i_1__4/O
                         net (fo=1, routed)           0.000    19.505    MULTYCHANNEL/channel[5].single_channel_inst/ADC/eqOp_carry_i_1__4_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    19.837 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.837    MULTYCHANNEL/channel[5].single_channel_inst/ADC/eqOp_carry_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    20.053 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/eqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.476    20.529    MULTYCHANNEL/channel[5].single_channel_inst/ADC/eqOp
    SLICE_X48Y53         LUT2 (Prop_lut2_I0_O)        0.309    20.838 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/Reset_Ring_i_1__4/O
                         net (fo=1, routed)           0.000    20.838    MULTYCHANNEL/channel[5].single_channel_inst/ADC/Reset_Ring
    SLICE_X48Y53         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000    20.000 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.236    21.236    MULTYCHANNEL/channel[5].single_channel_inst/ADC/osc_out
    SLICE_X48Y53         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000    21.236    
                         clock uncertainty           -0.137    21.099    
    SLICE_X48Y53         FDCE (Setup_fdce_C_D)        0.032    21.131    MULTYCHANNEL/channel[5].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         21.131    
                         arrival time                         -20.838    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.294ns  (required time - arrival time)
  Source:                 RunControl/slv_reg28_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        4.085ns  (logic 2.409ns (58.970%)  route 1.676ns (41.030%))
  Logic Levels:           7  (CARRY4=5 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns = ( 17.236 - 16.000 ) 
    Source Clock Delay      (SCD):    1.393ns = ( 16.750 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.391    16.750    RunControl/clk_out1
    SLICE_X36Y58         FDSE                                         r  RunControl/slv_reg28_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDSE (Prop_fdse_C_Q)         0.433    17.183 r  RunControl/slv_reg28_reg[0]/Q
                         net (fo=4, routed)           0.644    17.828    MULTYCHANNEL/channel[1].single_channel_inst/ADC/massimo[1][0]
    SLICE_X33Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545    18.373 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    18.373    MULTYCHANNEL/channel[1].single_channel_inst/ADC/plusOp_carry_n_0
    SLICE_X33Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.471 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.471    MULTYCHANNEL/channel[1].single_channel_inst/ADC/plusOp_carry__0_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    18.736 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.544    19.280    MULTYCHANNEL/channel[1].single_channel_inst/ADC/plusOp[9]
    SLICE_X32Y54         LUT6 (Prop_lut6_I1_O)        0.250    19.530 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/eqOp_carry_i_1__0/O
                         net (fo=1, routed)           0.000    19.530    MULTYCHANNEL/channel[1].single_channel_inst/ADC/eqOp_carry_i_1__0_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    19.844 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.844    MULTYCHANNEL/channel[1].single_channel_inst/ADC/eqOp_carry_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    20.051 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/eqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.488    20.538    MULTYCHANNEL/channel[1].single_channel_inst/ADC/eqOp
    SLICE_X37Y53         LUT2 (Prop_lut2_I0_O)        0.297    20.835 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Reset_Ring_i_1__0/O
                         net (fo=1, routed)           0.000    20.835    MULTYCHANNEL/channel[1].single_channel_inst/ADC/Reset_Ring
    SLICE_X37Y53         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000    20.000 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.236    21.236    MULTYCHANNEL/channel[1].single_channel_inst/ADC/osc_out
    SLICE_X37Y53         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000    21.236    
                         clock uncertainty           -0.137    21.099    
    SLICE_X37Y53         FDCE (Setup_fdce_C_D)        0.030    21.129    MULTYCHANNEL/channel[1].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         21.129    
                         arrival time                         -20.835    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.564ns  (required time - arrival time)
  Source:                 RunControl/slv_reg33_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        3.816ns  (logic 2.141ns (56.112%)  route 1.675ns (43.888%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.220ns = ( 17.220 - 16.000 ) 
    Source Clock Delay      (SCD):    1.376ns = ( 16.733 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.374    16.733    RunControl/clk_out1
    SLICE_X46Y73         FDRE                                         r  RunControl/slv_reg33_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.433    17.166 r  RunControl/slv_reg33_reg[18]/Q
                         net (fo=4, routed)           0.577    17.744    MULTYCHANNEL/channel[10].single_channel_inst/ADC/massimo[10][6]
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.437    18.181 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.181    MULTYCHANNEL/channel[10].single_channel_inst/ADC/plusOp_carry__0_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    18.381 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.626    19.007    MULTYCHANNEL/channel[10].single_channel_inst/ADC/plusOp[10]
    SLICE_X42Y72         LUT6 (Prop_lut6_I3_O)        0.253    19.260 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/eqOp_carry_i_1__9/O
                         net (fo=1, routed)           0.000    19.260    MULTYCHANNEL/channel[10].single_channel_inst/ADC/eqOp_carry_i_1__9_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    19.574 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/eqOp_carry/CO[3]
                         net (fo=1, routed)           0.000    19.574    MULTYCHANNEL/channel[10].single_channel_inst/ADC/eqOp_carry_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207    19.781 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/eqOp_carry__0/CO[0]
                         net (fo=1, routed)           0.471    20.252    MULTYCHANNEL/channel[10].single_channel_inst/ADC/eqOp
    SLICE_X45Y73         LUT2 (Prop_lut2_I0_O)        0.297    20.549 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Reset_Ring_i_1__9/O
                         net (fo=1, routed)           0.000    20.549    MULTYCHANNEL/channel[10].single_channel_inst/ADC/Reset_Ring
    SLICE_X45Y73         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    20.000 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.220    21.220    MULTYCHANNEL/channel[10].single_channel_inst/ADC/osc_out
    SLICE_X45Y73         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000    21.220    
                         clock uncertainty           -0.137    21.083    
    SLICE_X45Y73         FDCE (Setup_fdce_C_D)        0.030    21.113    MULTYCHANNEL/channel[10].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         21.113    
                         arrival time                         -20.549    
  -------------------------------------------------------------------
                         slack                                  0.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.587ns  (arrival time - required time)
  Source:                 RunControl/slv_reg28_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        0.722ns  (logic 0.422ns (58.426%)  route 0.300ns (41.574%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.560ns = ( 0.917 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.558     5.917    RunControl/clk_out1
    SLICE_X37Y54         FDRE                                         r  RunControl/slv_reg28_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.141     6.058 r  RunControl/slv_reg28_reg[10]/Q
                         net (fo=4, routed)           0.149     6.207    MULTYCHANNEL/channel[1].single_channel_inst/ADC/massimo[1][10]
    SLICE_X37Y55         LUT4 (Prop_lut4_I2_O)        0.049     6.256 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/ltOp_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     6.256    MULTYCHANNEL/channel[1].single_channel_inst/ADC/ltOp_carry__0_i_1__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.122     6.378 f  MULTYCHANNEL/channel[1].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.151     6.529    MULTYCHANNEL/channel[1].single_channel_inst/ADC/ltOp
    SLICE_X37Y53         LUT2 (Prop_lut2_I1_O)        0.110     6.639 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Reset_Ring_i_1__0/O
                         net (fo=1, routed)           0.000     6.639    MULTYCHANNEL/channel[1].single_channel_inst/ADC/Reset_Ring
    SLICE_X37Y53         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.824     4.824    MULTYCHANNEL/channel[1].single_channel_inst/ADC/osc_out
    SLICE_X37Y53         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000     4.824    
                         clock uncertainty            0.137     4.961    
    SLICE_X37Y53         FDCE (Hold_fdce_C_D)         0.091     5.052    MULTYCHANNEL/channel[1].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         -5.052    
                         arrival time                           6.639    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.587ns  (arrival time - required time)
  Source:                 RunControl/slv_reg28_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/ADC/enable_SPI_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        0.723ns  (logic 0.422ns (58.345%)  route 0.301ns (41.655%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.560ns = ( 0.917 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.558     5.917    RunControl/clk_out1
    SLICE_X37Y54         FDRE                                         r  RunControl/slv_reg28_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDRE (Prop_fdre_C_Q)         0.141     6.058 r  RunControl/slv_reg28_reg[10]/Q
                         net (fo=4, routed)           0.149     6.207    MULTYCHANNEL/channel[1].single_channel_inst/ADC/massimo[1][10]
    SLICE_X37Y55         LUT4 (Prop_lut4_I2_O)        0.049     6.256 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/ltOp_carry__0_i_1__0/O
                         net (fo=1, routed)           0.000     6.256    MULTYCHANNEL/channel[1].single_channel_inst/ADC/ltOp_carry__0_i_1__0_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.122     6.378 f  MULTYCHANNEL/channel[1].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.152     6.530    MULTYCHANNEL/channel[1].single_channel_inst/ADC/ltOp
    SLICE_X37Y53         LUT1 (Prop_lut1_I0_O)        0.110     6.640 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/enable_SPI_i_1__0/O
                         net (fo=1, routed)           0.000     6.640    MULTYCHANNEL/channel[1].single_channel_inst/ADC/p_0_in
    SLICE_X37Y53         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/enable_SPI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.824     4.824    MULTYCHANNEL/channel[1].single_channel_inst/ADC/osc_out
    SLICE_X37Y53         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/enable_SPI_reg/C
                         clock pessimism              0.000     4.824    
                         clock uncertainty            0.137     4.961    
    SLICE_X37Y53         FDCE (Hold_fdce_C_D)         0.092     5.053    MULTYCHANNEL/channel[1].single_channel_inst/ADC/enable_SPI_reg
  -------------------------------------------------------------------
                         required time                         -5.053    
                         arrival time                           6.640    
  -------------------------------------------------------------------
                         slack                                  1.587    

Slack (MET) :             1.605ns  (arrival time - required time)
  Source:                 RunControl/slv_reg33_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/ADC/enable_SPI_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        0.742ns  (logic 0.445ns (59.987%)  route 0.297ns (40.013%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.568ns = ( 0.925 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.566     5.925    RunControl/clk_out1
    SLICE_X58Y74         FDRE                                         r  RunControl/slv_reg33_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDRE (Prop_fdre_C_Q)         0.164     6.089 r  RunControl/slv_reg33_reg[10]/Q
                         net (fo=4, routed)           0.180     6.269    MULTYCHANNEL/channel[11].single_channel_inst/ADC/massimo[11][10]
    SLICE_X60Y73         LUT4 (Prop_lut4_I2_O)        0.049     6.318 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/ltOp_carry__0_i_1__10/O
                         net (fo=1, routed)           0.000     6.318    MULTYCHANNEL/channel[11].single_channel_inst/ADC/ltOp_carry__0_i_1__10_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.122     6.440 f  MULTYCHANNEL/channel[11].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.117     6.557    MULTYCHANNEL/channel[11].single_channel_inst/ADC/ltOp
    SLICE_X61Y73         LUT1 (Prop_lut1_I0_O)        0.110     6.667 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/enable_SPI_i_1__10/O
                         net (fo=1, routed)           0.000     6.667    MULTYCHANNEL/channel[11].single_channel_inst/ADC/p_0_in
    SLICE_X61Y73         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/enable_SPI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.833     4.833    MULTYCHANNEL/channel[11].single_channel_inst/ADC/osc_out
    SLICE_X61Y73         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/enable_SPI_reg/C
                         clock pessimism              0.000     4.833    
                         clock uncertainty            0.137     4.970    
    SLICE_X61Y73         FDCE (Hold_fdce_C_D)         0.092     5.062    MULTYCHANNEL/channel[11].single_channel_inst/ADC/enable_SPI_reg
  -------------------------------------------------------------------
                         required time                         -5.062    
                         arrival time                           6.667    
  -------------------------------------------------------------------
                         slack                                  1.605    

Slack (MET) :             1.622ns  (arrival time - required time)
  Source:                 RunControl/slv_reg33_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/ADC/enable_SPI_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        0.755ns  (logic 0.480ns (63.595%)  route 0.275ns (36.405%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.809ns
    Source Clock Delay      (SCD):    0.548ns = ( 0.905 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.546     5.905    RunControl/clk_out1
    SLICE_X46Y73         FDRE                                         r  RunControl/slv_reg33_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.164     6.069 r  RunControl/slv_reg33_reg[18]/Q
                         net (fo=4, routed)           0.158     6.227    MULTYCHANNEL/channel[10].single_channel_inst/ADC/massimo[10][6]
    SLICE_X44Y72         LUT4 (Prop_lut4_I2_O)        0.049     6.276 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/ltOp_carry_i_1__9/O
                         net (fo=1, routed)           0.000     6.276    MULTYCHANNEL/channel[10].single_channel_inst/ADC/ltOp_carry_i_1__9_n_0
    SLICE_X44Y72         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     6.368 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.368    MULTYCHANNEL/channel[10].single_channel_inst/ADC/ltOp_carry_n_0
    SLICE_X44Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.065     6.433 f  MULTYCHANNEL/channel[10].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.117     6.550    MULTYCHANNEL/channel[10].single_channel_inst/ADC/ltOp
    SLICE_X45Y73         LUT1 (Prop_lut1_I0_O)        0.110     6.660 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/enable_SPI_i_1__9/O
                         net (fo=1, routed)           0.000     6.660    MULTYCHANNEL/channel[10].single_channel_inst/ADC/p_0_in
    SLICE_X45Y73         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/enable_SPI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.809     4.809    MULTYCHANNEL/channel[10].single_channel_inst/ADC/osc_out
    SLICE_X45Y73         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/enable_SPI_reg/C
                         clock pessimism              0.000     4.809    
                         clock uncertainty            0.137     4.946    
    SLICE_X45Y73         FDCE (Hold_fdce_C_D)         0.092     5.038    MULTYCHANNEL/channel[10].single_channel_inst/ADC/enable_SPI_reg
  -------------------------------------------------------------------
                         required time                         -5.038    
                         arrival time                           6.660    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.625ns  (arrival time - required time)
  Source:                 RunControl/slv_reg30_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        0.759ns  (logic 0.456ns (60.111%)  route 0.303ns (39.889%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.555ns = ( 0.912 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.553     5.912    RunControl/clk_out1
    SLICE_X36Y66         FDRE                                         r  RunControl/slv_reg30_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.164     6.076 r  RunControl/slv_reg30_reg[21]/Q
                         net (fo=4, routed)           0.165     6.241    MULTYCHANNEL/channel[4].single_channel_inst/ADC/massimo[4][9]
    SLICE_X36Y67         LUT4 (Prop_lut4_I3_O)        0.048     6.289 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/ltOp_carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     6.289    MULTYCHANNEL/channel[4].single_channel_inst/ADC/ltOp_carry__0_i_2__3_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.134     6.423 f  MULTYCHANNEL/channel[4].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.138     6.560    MULTYCHANNEL/channel[4].single_channel_inst/ADC/ltOp
    SLICE_X39Y68         LUT2 (Prop_lut2_I1_O)        0.110     6.670 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Reset_Ring_i_1__3/O
                         net (fo=1, routed)           0.000     6.670    MULTYCHANNEL/channel[4].single_channel_inst/ADC/Reset_Ring
    SLICE_X39Y68         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.817     4.817    MULTYCHANNEL/channel[4].single_channel_inst/ADC/osc_out
    SLICE_X39Y68         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000     4.817    
                         clock uncertainty            0.137     4.954    
    SLICE_X39Y68         FDCE (Hold_fdce_C_D)         0.091     5.045    MULTYCHANNEL/channel[4].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         -5.045    
                         arrival time                           6.670    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.628ns  (arrival time - required time)
  Source:                 RunControl/slv_reg29_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/ADC/Reset_Ring_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        0.765ns  (logic 0.418ns (54.613%)  route 0.347ns (45.387%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.559ns = ( 0.916 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.557     5.916    RunControl/clk_out1
    SLICE_X40Y59         FDRE                                         r  RunControl/slv_reg29_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.141     6.057 r  RunControl/slv_reg29_reg[10]/Q
                         net (fo=4, routed)           0.201     6.258    MULTYCHANNEL/channel[3].single_channel_inst/ADC/massimo[3][10]
    SLICE_X41Y58         LUT4 (Prop_lut4_I2_O)        0.045     6.303 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/ltOp_carry__0_i_1__2/O
                         net (fo=1, routed)           0.000     6.303    MULTYCHANNEL/channel[3].single_channel_inst/ADC/ltOp_carry__0_i_1__2_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.122     6.425 f  MULTYCHANNEL/channel[3].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.146     6.571    MULTYCHANNEL/channel[3].single_channel_inst/ADC/ltOp
    SLICE_X41Y59         LUT2 (Prop_lut2_I1_O)        0.110     6.681 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Reset_Ring_i_1__2/O
                         net (fo=1, routed)           0.000     6.681    MULTYCHANNEL/channel[3].single_channel_inst/ADC/Reset_Ring
    SLICE_X41Y59         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Reset_Ring_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.825     4.825    MULTYCHANNEL/channel[3].single_channel_inst/ADC/osc_out
    SLICE_X41Y59         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000     4.825    
                         clock uncertainty            0.137     4.962    
    SLICE_X41Y59         FDCE (Hold_fdce_C_D)         0.091     5.053    MULTYCHANNEL/channel[3].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         -5.053    
                         arrival time                           6.681    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.633ns  (arrival time - required time)
  Source:                 RunControl/slv_reg30_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[5].single_channel_inst/ADC/enable_SPI_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        0.811ns  (logic 0.429ns (52.884%)  route 0.382ns (47.116%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns = ( 0.916 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.557     5.916    RunControl/clk_out1
    SLICE_X43Y57         FDRE                                         r  RunControl/slv_reg30_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     6.057 r  RunControl/slv_reg30_reg[9]/Q
                         net (fo=4, routed)           0.204     6.261    MULTYCHANNEL/channel[5].single_channel_inst/ADC/massimo[5][9]
    SLICE_X47Y56         LUT4 (Prop_lut4_I0_O)        0.048     6.309 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/ltOp_carry__0_i_2__4/O
                         net (fo=1, routed)           0.000     6.309    MULTYCHANNEL/channel[5].single_channel_inst/ADC/ltOp_carry__0_i_2__4_n_0
    SLICE_X47Y56         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.132     6.441 f  MULTYCHANNEL/channel[5].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.178     6.619    MULTYCHANNEL/channel[5].single_channel_inst/ADC/ltOp
    SLICE_X46Y56         LUT1 (Prop_lut1_I0_O)        0.108     6.727 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/enable_SPI_i_1__4/O
                         net (fo=1, routed)           0.000     6.727    MULTYCHANNEL/channel[5].single_channel_inst/ADC/p_0_in
    SLICE_X46Y56         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/enable_SPI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.826     4.826    MULTYCHANNEL/channel[5].single_channel_inst/ADC/osc_out
    SLICE_X46Y56         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/enable_SPI_reg/C
                         clock pessimism              0.000     4.826    
                         clock uncertainty            0.137     4.963    
    SLICE_X46Y56         FDCE (Hold_fdce_C_D)         0.131     5.094    MULTYCHANNEL/channel[5].single_channel_inst/ADC/enable_SPI_reg
  -------------------------------------------------------------------
                         required time                         -5.094    
                         arrival time                           6.727    
  -------------------------------------------------------------------
                         slack                                  1.633    

Slack (MET) :             1.638ns  (arrival time - required time)
  Source:                 RunControl/slv_reg30_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/ADC/enable_SPI_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        0.788ns  (logic 0.453ns (57.458%)  route 0.335ns (42.542%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.555ns = ( 0.912 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.553     5.912    RunControl/clk_out1
    SLICE_X36Y66         FDRE                                         r  RunControl/slv_reg30_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDRE (Prop_fdre_C_Q)         0.164     6.076 r  RunControl/slv_reg30_reg[21]/Q
                         net (fo=4, routed)           0.165     6.241    MULTYCHANNEL/channel[4].single_channel_inst/ADC/massimo[4][9]
    SLICE_X36Y67         LUT4 (Prop_lut4_I3_O)        0.048     6.289 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/ltOp_carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     6.289    MULTYCHANNEL/channel[4].single_channel_inst/ADC/ltOp_carry__0_i_2__3_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.134     6.423 f  MULTYCHANNEL/channel[4].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.171     6.593    MULTYCHANNEL/channel[4].single_channel_inst/ADC/ltOp
    SLICE_X37Y67         LUT1 (Prop_lut1_I0_O)        0.107     6.700 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/enable_SPI_i_1__3/O
                         net (fo=1, routed)           0.000     6.700    MULTYCHANNEL/channel[4].single_channel_inst/ADC/p_0_in
    SLICE_X37Y67         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/enable_SPI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.818     4.818    MULTYCHANNEL/channel[4].single_channel_inst/ADC/osc_out
    SLICE_X37Y67         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/enable_SPI_reg/C
                         clock pessimism              0.000     4.818    
                         clock uncertainty            0.137     4.955    
    SLICE_X37Y67         FDCE (Hold_fdce_C_D)         0.107     5.062    MULTYCHANNEL/channel[4].single_channel_inst/ADC/enable_SPI_reg
  -------------------------------------------------------------------
                         required time                         -5.062    
                         arrival time                           6.700    
  -------------------------------------------------------------------
                         slack                                  1.638    

Slack (MET) :             1.646ns  (arrival time - required time)
  Source:                 RunControl/slv_reg29_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/ADC/enable_SPI_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        0.796ns  (logic 0.434ns (54.518%)  route 0.362ns (45.482%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.556ns = ( 0.913 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.554     5.913    RunControl/clk_out1
    SLICE_X37Y65         FDRE                                         r  RunControl/slv_reg29_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.141     6.054 r  RunControl/slv_reg29_reg[21]/Q
                         net (fo=4, routed)           0.208     6.262    MULTYCHANNEL/channel[2].single_channel_inst/ADC/massimo[2][9]
    SLICE_X38Y65         LUT4 (Prop_lut4_I0_O)        0.046     6.308 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/ltOp_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000     6.308    MULTYCHANNEL/channel[2].single_channel_inst/ADC/ltOp_carry__0_i_2__1_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.134     6.442 f  MULTYCHANNEL/channel[2].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.154     6.596    MULTYCHANNEL/channel[2].single_channel_inst/ADC/ltOp
    SLICE_X39Y66         LUT1 (Prop_lut1_I0_O)        0.113     6.709 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/enable_SPI_i_1__1/O
                         net (fo=1, routed)           0.000     6.709    MULTYCHANNEL/channel[2].single_channel_inst/ADC/p_0_in
    SLICE_X39Y66         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/enable_SPI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.819     4.819    MULTYCHANNEL/channel[2].single_channel_inst/ADC/osc_out
    SLICE_X39Y66         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/enable_SPI_reg/C
                         clock pessimism              0.000     4.819    
                         clock uncertainty            0.137     4.956    
    SLICE_X39Y66         FDCE (Hold_fdce_C_D)         0.107     5.063    MULTYCHANNEL/channel[2].single_channel_inst/ADC/enable_SPI_reg
  -------------------------------------------------------------------
                         required time                         -5.063    
                         arrival time                           6.709    
  -------------------------------------------------------------------
                         slack                                  1.646    

Slack (MET) :             1.648ns  (arrival time - required time)
  Source:                 RunControl/slv_reg32_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/ADC/enable_SPI_reg/D
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             RING_OSC
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        0.786ns  (logic 0.425ns (54.059%)  route 0.361ns (45.941%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.550ns = ( 0.907 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.548     5.907    RunControl/clk_out1
    SLICE_X44Y71         FDRE                                         r  RunControl/slv_reg32_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y71         FDRE (Prop_fdre_C_Q)         0.141     6.048 r  RunControl/slv_reg32_reg[20]/Q
                         net (fo=4, routed)           0.189     6.237    MULTYCHANNEL/channel[8].single_channel_inst/ADC/massimo[8][8]
    SLICE_X44Y71         LUT4 (Prop_lut4_I2_O)        0.042     6.279 r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/ltOp_carry__0_i_2__7/O
                         net (fo=1, routed)           0.000     6.279    MULTYCHANNEL/channel[8].single_channel_inst/ADC/ltOp_carry__0_i_2__7_n_0
    SLICE_X44Y71         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.132     6.411 f  MULTYCHANNEL/channel[8].single_channel_inst/ADC/ltOp_carry__0/CO[2]
                         net (fo=2, routed)           0.172     6.583    MULTYCHANNEL/channel[8].single_channel_inst/ADC/ltOp
    SLICE_X44Y69         LUT1 (Prop_lut1_I0_O)        0.110     6.693 r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/enable_SPI_i_1__7/O
                         net (fo=1, routed)           0.000     6.693    MULTYCHANNEL/channel[8].single_channel_inst/ADC/p_0_in
    SLICE_X44Y69         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/enable_SPI_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y13       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.816     4.816    MULTYCHANNEL/channel[8].single_channel_inst/ADC/osc_out
    SLICE_X44Y69         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/enable_SPI_reg/C
                         clock pessimism              0.000     4.816    
                         clock uncertainty            0.137     4.953    
    SLICE_X44Y69         FDCE (Hold_fdce_C_D)         0.092     5.045    MULTYCHANNEL/channel[8].single_channel_inst/ADC/enable_SPI_reg
  -------------------------------------------------------------------
                         required time                         -5.045    
                         arrival time                           6.693    
  -------------------------------------------------------------------
                         slack                                  1.648    





---------------------------------------------------------------------------------------------------
From Clock:  RING_OSC
  To Clock:  clk_out1_clk_wiz_0

Setup :           19  Failing Endpoints,  Worst Slack       -0.925ns,  Total Violation      -11.253ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.925ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[1].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.379ns (38.163%)  route 0.614ns (61.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.254ns = ( 1.611 - 0.357 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.391     1.391    MULTYCHANNEL/channel[1].single_channel_inst/ADC/osc_out
    SLICE_X37Y53         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDCE (Prop_fdce_C_Q)         0.379     1.770 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.614     2.384    MULTYCHANNEL/channel[1].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X34Y44         FDRE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.252     1.611    MULTYCHANNEL/channel[1].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X34Y44         FDRE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000     1.611    
                         clock uncertainty           -0.137     1.474    
    SLICE_X34Y44         FDRE (Setup_fdre_C_D)       -0.015     1.459    MULTYCHANNEL/channel[1].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                          1.459    
                         arrival time                          -2.384    
  -------------------------------------------------------------------
                         slack                                 -0.925    

Slack (VIOLATED) :        -0.920ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[4].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.348ns (40.872%)  route 0.503ns (59.128%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.233ns = ( 1.590 - 0.357 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y9        BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.383     1.383    MULTYCHANNEL/channel[4].single_channel_inst/ADC/osc_out
    SLICE_X37Y67         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y67         FDCE (Prop_fdce_C_Q)         0.348     1.731 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.503     2.234    MULTYCHANNEL/channel[4].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X36Y67         FDRE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.231     1.590    MULTYCHANNEL/channel[4].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X36Y67         FDRE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000     1.590    
                         clock uncertainty           -0.137     1.453    
    SLICE_X36Y67         FDRE (Setup_fdre_C_D)       -0.139     1.314    MULTYCHANNEL/channel[4].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                          1.314    
                         arrival time                          -2.234    
  -------------------------------------------------------------------
                         slack                                 -0.920    

Slack (VIOLATED) :        -0.852ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[0].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.348ns (45.691%)  route 0.414ns (54.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.237ns = ( 1.594 - 0.357 ) 
    Source Clock Delay      (SCD):    1.387ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.387     1.387    MULTYCHANNEL/channel[0].single_channel_inst/ADC/osc_out
    SLICE_X33Y61         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDCE (Prop_fdce_C_Q)         0.348     1.735 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.414     2.149    MULTYCHANNEL/channel[0].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X37Y61         FDRE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.235     1.594    MULTYCHANNEL/channel[0].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X37Y61         FDRE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000     1.594    
                         clock uncertainty           -0.137     1.457    
    SLICE_X37Y61         FDRE (Setup_fdre_C_D)       -0.161     1.296    MULTYCHANNEL/channel[0].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                          1.296    
                         arrival time                          -2.149    
  -------------------------------------------------------------------
                         slack                                 -0.852    

Slack (VIOLATED) :        -0.818ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[16].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - RING_OSC rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.348ns (26.272%)  route 0.977ns (73.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 1.655 - 0.357 ) 
    Source Clock Delay      (SCD):    0.860ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y11           BUFR                         0.000     0.000 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.860     0.860    MULTYCHANNEL/channel[16].single_channel_inst/ADC/osc_out
    SLICE_X51Y104        FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y104        FDCE (Prop_fdce_C_Q)         0.348     1.208 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.977     2.185    MULTYCHANNEL/channel[16].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X82Y95         FDRE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.296     1.655    MULTYCHANNEL/channel[16].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X82Y95         FDRE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000     1.655    
                         clock uncertainty           -0.137     1.518    
    SLICE_X82Y95         FDRE (Setup_fdre_C_D)       -0.152     1.366    MULTYCHANNEL/channel[16].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                          1.366    
                         arrival time                          -2.185    
  -------------------------------------------------------------------
                         slack                                 -0.818    

Slack (VIOLATED) :        -0.792ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[5].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[5].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.398ns (56.850%)  route 0.302ns (43.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.238ns = ( 1.595 - 0.357 ) 
    Source Clock Delay      (SCD):    1.391ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y10       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.391     1.391    MULTYCHANNEL/channel[5].single_channel_inst/ADC/osc_out
    SLICE_X46Y56         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDCE (Prop_fdce_C_Q)         0.398     1.789 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.302     2.091    MULTYCHANNEL/channel[5].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X47Y56         FDRE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.236     1.595    MULTYCHANNEL/channel[5].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X47Y56         FDRE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000     1.595    
                         clock uncertainty           -0.137     1.458    
    SLICE_X47Y56         FDRE (Setup_fdre_C_D)       -0.159     1.299    MULTYCHANNEL/channel[5].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                          1.299    
                         arrival time                          -2.091    
  -------------------------------------------------------------------
                         slack                                 -0.792    

Slack (VIOLATED) :        -0.730ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[2].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.348ns (54.496%)  route 0.291ns (45.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.233ns = ( 1.590 - 0.357 ) 
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.384     1.384    MULTYCHANNEL/channel[2].single_channel_inst/ADC/osc_out
    SLICE_X39Y66         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDCE (Prop_fdce_C_Q)         0.348     1.732 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.291     2.023    MULTYCHANNEL/channel[2].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X41Y66         FDRE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.231     1.590    MULTYCHANNEL/channel[2].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X41Y66         FDRE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000     1.590    
                         clock uncertainty           -0.137     1.453    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)       -0.161     1.292    MULTYCHANNEL/channel[2].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                          1.292    
                         arrival time                          -2.023    
  -------------------------------------------------------------------
                         slack                                 -0.730    

Slack (VIOLATED) :        -0.698ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[6].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.348ns (55.529%)  route 0.279ns (44.471%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.236ns = ( 1.593 - 0.357 ) 
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y11       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[6].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.388     1.388    MULTYCHANNEL/channel[6].single_channel_inst/ADC/osc_out
    SLICE_X41Y62         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y62         FDCE (Prop_fdce_C_Q)         0.348     1.736 r  MULTYCHANNEL/channel[6].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.279     2.015    MULTYCHANNEL/channel[6].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X42Y61         FDRE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.234     1.593    MULTYCHANNEL/channel[6].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X42Y61         FDRE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000     1.593    
                         clock uncertainty           -0.137     1.456    
    SLICE_X42Y61         FDRE (Setup_fdre_C_D)       -0.139     1.317    MULTYCHANNEL/channel[6].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                          1.317    
                         arrival time                          -2.015    
  -------------------------------------------------------------------
                         slack                                 -0.698    

Slack (VIOLATED) :        -0.625ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[9].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.379ns (58.863%)  route 0.265ns (41.137%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 1.666 - 0.357 ) 
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y14       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.463     1.463    MULTYCHANNEL/channel[9].single_channel_inst/ADC/osc_out
    SLICE_X74Y49         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y49         FDCE (Prop_fdce_C_Q)         0.379     1.842 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.265     2.107    MULTYCHANNEL/channel[9].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X75Y48         FDRE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.307     1.666    MULTYCHANNEL/channel[9].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X75Y48         FDRE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000     1.666    
                         clock uncertainty           -0.137     1.529    
    SLICE_X75Y48         FDRE (Setup_fdre_C_D)       -0.047     1.482    MULTYCHANNEL/channel[9].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                          1.482    
                         arrival time                          -2.107    
  -------------------------------------------------------------------
                         slack                                 -0.625    

Slack (VIOLATED) :        -0.622ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[7].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.379ns (59.100%)  route 0.262ns (40.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.250ns = ( 1.607 - 0.357 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y12       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.404     1.404    MULTYCHANNEL/channel[7].single_channel_inst/ADC/osc_out
    SLICE_X45Y40         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.379     1.783 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.262     2.045    MULTYCHANNEL/channel[7].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X45Y39         FDRE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.248     1.607    MULTYCHANNEL/channel[7].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X45Y39         FDRE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000     1.607    
                         clock uncertainty           -0.137     1.470    
    SLICE_X45Y39         FDRE (Setup_fdre_C_D)       -0.047     1.423    MULTYCHANNEL/channel[7].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                          1.423    
                         arrival time                          -2.045    
  -------------------------------------------------------------------
                         slack                                 -0.622    

Slack (VIOLATED) :        -0.603ns  (required time - arrival time)
  Source:                 MULTYCHANNEL/channel[11].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.357ns  (clk_out1_clk_wiz_0 rise@0.357ns - RING_OSC rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.379ns (58.456%)  route 0.269ns (41.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.278ns = ( 1.635 - 0.357 ) 
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000     0.000 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          1.426     1.426    MULTYCHANNEL/channel[11].single_channel_inst/ADC/osc_out
    SLICE_X61Y73         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDCE (Prop_fdce_C_Q)         0.379     1.805 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.269     2.074    MULTYCHANNEL/channel[11].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X60Y72         FDRE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     1.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915    -1.172 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     0.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.276     1.635    MULTYCHANNEL/channel[11].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X60Y72         FDRE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000     1.635    
                         clock uncertainty           -0.137     1.498    
    SLICE_X60Y72         FDRE (Setup_fdre_C_D)       -0.027     1.471    MULTYCHANNEL/channel[11].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                          1.471    
                         arrival time                          -2.074    
  -------------------------------------------------------------------
                         slack                                 -0.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[15].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.643ns  (clk_out1_clk_wiz_0 rise@15.357ns - RING_OSC rise@16.000ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.587%)  route 0.180ns (58.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.911ns = ( 16.268 - 15.357 ) 
    Source Clock Delay      (SCD):    0.340ns = ( 16.340 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                     16.000    16.000 r  
    BUFR_X1Y10           BUFR                         0.000    16.000 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.340    16.340    MULTYCHANNEL/channel[15].single_channel_inst/ADC/osc_out
    SLICE_X52Y100        FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y100        FDCE (Prop_fdce_C_Q)         0.128    16.468 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.180    16.648    MULTYCHANNEL/channel[15].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X53Y102        FDRE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    16.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    14.754 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    15.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.909    16.268    MULTYCHANNEL/channel[15].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X53Y102        FDRE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000    16.268    
                         clock uncertainty            0.137    16.405    
    SLICE_X53Y102        FDRE (Hold_fdre_C_D)         0.021    16.426    MULTYCHANNEL/channel[15].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                        -16.426    
                         arrival time                          16.648    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[13].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.643ns  (clk_out1_clk_wiz_0 rise@15.357ns - RING_OSC rise@16.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.356%)  route 0.182ns (52.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 16.202 - 15.357 ) 
    Source Clock Delay      (SCD):    0.305ns = ( 16.305 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                     16.000    16.000 r  
    BUFR_X1Y4            BUFR                         0.000    16.000 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.305    16.305    MULTYCHANNEL/channel[13].single_channel_inst/ADC/osc_out
    SLICE_X86Y71         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y71         FDCE (Prop_fdce_C_Q)         0.164    16.469 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.182    16.651    MULTYCHANNEL/channel[13].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X87Y71         FDRE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    16.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    14.754 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    15.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.843    16.202    MULTYCHANNEL/channel[13].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X87Y71         FDRE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000    16.202    
                         clock uncertainty            0.137    16.339    
    SLICE_X87Y71         FDRE (Hold_fdre_C_D)         0.075    16.414    MULTYCHANNEL/channel[13].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                        -16.414    
                         arrival time                          16.651    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[12].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.643ns  (clk_out1_clk_wiz_0 rise@15.357ns - RING_OSC rise@16.000ns)
  Data Path Delay:        0.258ns  (logic 0.128ns (49.566%)  route 0.130ns (50.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.811ns = ( 16.168 - 15.357 ) 
    Source Clock Delay      (SCD):    0.330ns = ( 16.330 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                     16.000    16.000 r  
    BUFR_X1Y7            BUFR                         0.000    16.000 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.330    16.330    MULTYCHANNEL/channel[12].single_channel_inst/ADC/osc_out
    SLICE_X53Y70         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y70         FDCE (Prop_fdce_C_Q)         0.128    16.458 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.130    16.588    MULTYCHANNEL/channel[12].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X52Y72         FDRE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    16.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    14.754 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    15.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.809    16.168    MULTYCHANNEL/channel[12].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X52Y72         FDRE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000    16.168    
                         clock uncertainty            0.137    16.305    
    SLICE_X52Y72         FDRE (Hold_fdre_C_D)         0.018    16.323    MULTYCHANNEL/channel[12].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                        -16.323    
                         arrival time                          16.588    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[18].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.643ns  (clk_out1_clk_wiz_0 rise@15.357ns - RING_OSC rise@16.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.673%)  route 0.266ns (65.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 16.209 - 15.357 ) 
    Source Clock Delay      (SCD):    0.323ns = ( 16.323 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                     16.000    16.000 r  
    BUFR_X1Y9            BUFR                         0.000    16.000 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.323    16.323    MULTYCHANNEL/channel[18].single_channel_inst/ADC/osc_out
    SLICE_X55Y100        FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y100        FDCE (Prop_fdce_C_Q)         0.141    16.464 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.266    16.730    MULTYCHANNEL/channel[18].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X61Y96         FDRE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    16.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    14.754 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    15.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.850    16.209    MULTYCHANNEL/channel[18].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X61Y96         FDRE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000    16.209    
                         clock uncertainty            0.137    16.346    
    SLICE_X61Y96         FDRE (Hold_fdre_C_D)         0.066    16.412    MULTYCHANNEL/channel[18].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                        -16.412    
                         arrival time                          16.730    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[14].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.643ns  (clk_out1_clk_wiz_0 rise@15.357ns - RING_OSC rise@16.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.041%)  route 0.204ns (57.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns = ( 16.170 - 15.357 ) 
    Source Clock Delay      (SCD):    0.329ns = ( 16.329 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                     16.000    16.000 r  
    BUFR_X1Y5            BUFR                         0.000    16.000 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.329    16.329    MULTYCHANNEL/channel[14].single_channel_inst/ADC/osc_out
    SLICE_X50Y71         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDCE (Prop_fdce_C_Q)         0.148    16.477 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.204    16.681    MULTYCHANNEL/channel[14].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X52Y70         FDRE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    16.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    14.754 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    15.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.811    16.170    MULTYCHANNEL/channel[14].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X52Y70         FDRE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000    16.170    
                         clock uncertainty            0.137    16.307    
    SLICE_X52Y70         FDRE (Hold_fdre_C_D)        -0.002    16.305    MULTYCHANNEL/channel[14].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                        -16.305    
                         arrival time                          16.681    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[10].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.643ns  (clk_out1_clk_wiz_0 rise@15.357ns - RING_OSC rise@16.000ns)
  Data Path Delay:        0.250ns  (logic 0.141ns (56.320%)  route 0.109ns (43.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns = ( 16.170 - 15.357 ) 
    Source Clock Delay      (SCD):    0.544ns = ( 16.544 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    16.000 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.544    16.544    MULTYCHANNEL/channel[10].single_channel_inst/ADC/osc_out
    SLICE_X45Y73         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y73         FDCE (Prop_fdce_C_Q)         0.141    16.685 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.109    16.794    MULTYCHANNEL/channel[10].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X47Y73         FDRE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    16.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    14.754 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    15.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.811    16.170    MULTYCHANNEL/channel[10].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X47Y73         FDRE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000    16.170    
                         clock uncertainty            0.137    16.307    
    SLICE_X47Y73         FDRE (Hold_fdre_C_D)         0.076    16.383    MULTYCHANNEL/channel[10].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                        -16.383    
                         arrival time                          16.794    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[8].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.643ns  (clk_out1_clk_wiz_0 rise@15.357ns - RING_OSC rise@16.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.928%)  route 0.111ns (44.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns = ( 16.175 - 15.357 ) 
    Source Clock Delay      (SCD):    0.550ns = ( 16.550 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y13       BUFG                         0.000    16.000 r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.550    16.550    MULTYCHANNEL/channel[8].single_channel_inst/ADC/osc_out
    SLICE_X44Y69         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDCE (Prop_fdce_C_Q)         0.141    16.691 r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.111    16.802    MULTYCHANNEL/channel[8].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X47Y69         FDRE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    16.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    14.754 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    15.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.816    16.175    MULTYCHANNEL/channel[8].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X47Y69         FDRE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000    16.175    
                         clock uncertainty            0.137    16.312    
    SLICE_X47Y69         FDRE (Hold_fdre_C_D)         0.076    16.388    MULTYCHANNEL/channel[8].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                        -16.388    
                         arrival time                          16.802    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[11].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.643ns  (clk_out1_clk_wiz_0 rise@15.357ns - RING_OSC rise@16.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.950%)  route 0.120ns (46.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns = ( 16.196 - 15.357 ) 
    Source Clock Delay      (SCD):    0.567ns = ( 16.567 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y23       BUFG                         0.000    16.000 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.567    16.567    MULTYCHANNEL/channel[11].single_channel_inst/ADC/osc_out
    SLICE_X61Y73         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDCE (Prop_fdce_C_Q)         0.141    16.708 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.120    16.828    MULTYCHANNEL/channel[11].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X60Y72         FDRE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    16.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    14.754 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    15.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.837    16.196    MULTYCHANNEL/channel[11].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X60Y72         FDRE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000    16.196    
                         clock uncertainty            0.137    16.333    
    SLICE_X60Y72         FDRE (Hold_fdre_C_D)         0.076    16.409    MULTYCHANNEL/channel[11].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                        -16.409    
                         arrival time                          16.828    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[3].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.643ns  (clk_out1_clk_wiz_0 rise@15.357ns - RING_OSC rise@16.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.580%)  route 0.122ns (46.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 16.184 - 15.357 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 16.557 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y8        BUFG                         0.000    16.000 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.557    16.557    MULTYCHANNEL/channel[3].single_channel_inst/ADC/osc_out
    SLICE_X41Y59         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDCE (Prop_fdce_C_Q)         0.141    16.698 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.122    16.820    MULTYCHANNEL/channel[3].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X41Y58         FDRE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    16.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    14.754 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    15.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.825    16.184    MULTYCHANNEL/channel[3].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X41Y58         FDRE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000    16.184    
                         clock uncertainty            0.137    16.321    
    SLICE_X41Y58         FDRE (Hold_fdre_C_D)         0.078    16.399    MULTYCHANNEL/channel[3].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                        -16.399    
                         arrival time                          16.820    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[7].single_channel_inst/ADC/enable_SPI_reg/C
                            (rising edge-triggered cell FDCE clocked by RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/ADC/SPI/Start_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.643ns  (clk_out1_clk_wiz_0 rise@15.357ns - RING_OSC rise@16.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.590%)  route 0.117ns (45.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 16.184 - 15.357 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 16.559 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RING_OSC rise edge)
                                                     16.000    16.000 r  
    BUFGCTRL_X0Y12       BUFG                         0.000    16.000 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.559    16.559    MULTYCHANNEL/channel[7].single_channel_inst/ADC/osc_out
    SLICE_X45Y40         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/enable_SPI_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y40         FDCE (Prop_fdce_C_Q)         0.141    16.700 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/enable_SPI_reg/Q
                         net (fo=2, routed)           0.117    16.817    MULTYCHANNEL/channel[7].single_channel_inst/ADC/SPI/enable_SPI
    SLICE_X45Y39         FDRE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/SPI/Start_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    16.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    14.754 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    15.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.825    16.184    MULTYCHANNEL/channel[7].single_channel_inst/ADC/SPI/Multiclk[0]
    SLICE_X45Y39         FDRE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/SPI/Start_r_reg/C
                         clock pessimism              0.000    16.184    
                         clock uncertainty            0.137    16.321    
    SLICE_X45Y39         FDRE (Hold_fdre_C_D)         0.070    16.391    MULTYCHANNEL/channel[7].single_channel_inst/ADC/SPI/Start_r_reg
  -------------------------------------------------------------------
                         required time                        -16.391    
                         arrival time                          16.817    
  -------------------------------------------------------------------
                         slack                                  0.426    





---------------------------------------------------------------------------------------------------
From Clock:  Quartz25
  To Clock:  clk_out2_clk_wiz_0

Setup :           57  Failing Endpoints,  Worst Slack       -6.741ns,  Total Violation     -288.377ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.694ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.741ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_clk_wiz_0 rise@0.714ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.502ns  (logic 2.532ns (72.294%)  route 0.970ns (27.706%))
  Logic Levels:           18  (CARRY4=17 LUT2=1)
  Clock Path Skew:        -3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 2.018 - 0.714 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.699     6.046    MULTYCHANNEL/channel[7].single_channel_inst/ADC/Pulser
    SLICE_X64Y22         LUT2 (Prop_lut2_I1_O)        0.105     6.151 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/Inst_flip_flop_time_i_1__6/O
                         net (fo=3, routed)           0.263     6.415    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X65Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.895 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.895    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.993 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.993    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.091 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.091    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.189 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.197    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.295    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.393 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.393    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.491 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.491    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.589 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.589    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.687 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.687    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.785 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.785    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.883 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.883    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.981 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.981    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.079 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.079    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.177 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.177    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.275 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.275    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.373 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.373    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.471 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.471    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CO[0]
    SLICE_X65Y37         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915    -0.815 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     0.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.302     2.018    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/Multiclk[0]
    SLICE_X65Y37         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty           -0.137     1.881    
    SLICE_X65Y37         FDCE (Setup_fdce_C_D)       -0.151     1.730    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.730    
                         arrival time                          -8.471    
  -------------------------------------------------------------------
                         slack                                 -6.741    

Slack (VIOLATED) :        -6.740ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_clk_wiz_0 rise@0.714ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 2.578ns (72.708%)  route 0.968ns (27.292%))
  Logic Levels:           18  (CARRY4=17 LUT2=1)
  Clock Path Skew:        -3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 2.018 - 0.714 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.805     6.152    MULTYCHANNEL/channel[10].single_channel_inst/ADC/Pulser
    SLICE_X67Y22         LUT2 (Prop_lut2_I0_O)        0.105     6.257 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Inst_flip_flop_time_i_1__9/O
                         net (fo=3, routed)           0.155     6.412    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X66Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.906 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.906    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.006 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.006    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.106 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.114    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.214 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.214    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.314 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.314    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.414 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.414    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.514 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.514    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.614 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.614    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.714 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.714    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.814 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.814    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.914 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.914    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.014 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.014    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.114 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.114    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.214 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.214    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.314 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.314    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.414 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.414    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.514 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.514    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CO[0]
    SLICE_X66Y38         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915    -0.815 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     0.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.302     2.018    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/Multiclk[0]
    SLICE_X66Y38         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
                         clock pessimism              0.000     2.018    
                         clock uncertainty           -0.137     1.881    
    SLICE_X66Y38         FDCE (Setup_fdce_C_D)       -0.107     1.774    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.774    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                 -6.740    

Slack (VIOLATED) :        -6.686ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_clk_wiz_0 rise@0.714ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 2.532ns (73.301%)  route 0.922ns (26.699%))
  Logic Levels:           18  (CARRY4=17 LUT2=1)
  Clock Path Skew:        -3.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 2.025 - 0.714 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.762     6.110    MULTYCHANNEL/channel[14].single_channel_inst/ADC/Pulser
    SLICE_X77Y28         LUT2 (Prop_lut2_I1_O)        0.105     6.215 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/Inst_flip_flop_time_i_1__13/O
                         net (fo=3, routed)           0.160     6.375    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X76Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.855 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.855    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.953 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.953    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.051 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.051    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.149 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.149    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.247 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.247    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.345 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.345    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.443 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.443    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X76Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.541 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.541    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.639 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.639    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X76Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.737 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.737    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X76Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.835 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.835    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X76Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.933 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.933    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X76Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.031 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.031    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X76Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.129 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.129    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X76Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.227 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.227    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X76Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.325 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.325    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X76Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.423 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.423    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CO[0]
    SLICE_X76Y44         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915    -0.815 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     0.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.309     2.025    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/Multiclk[0]
    SLICE_X76Y44         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
                         clock pessimism              0.000     2.025    
                         clock uncertainty           -0.137     1.888    
    SLICE_X76Y44         FDCE (Setup_fdce_C_D)       -0.151     1.737    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.737    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                 -6.686    

Slack (VIOLATED) :        -6.682ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_clk_wiz_0 rise@0.714ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 2.532ns (73.411%)  route 0.917ns (26.589%))
  Logic Levels:           18  (CARRY4=17 LUT2=1)
  Clock Path Skew:        -3.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 2.023 - 0.714 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.642     5.989    MULTYCHANNEL/channel[12].single_channel_inst/ADC/Pulser
    SLICE_X72Y29         LUT2 (Prop_lut2_I1_O)        0.105     6.094 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Inst_flip_flop_time_i_1__11/O
                         net (fo=3, routed)           0.276     6.369    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X75Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.849 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.849    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.947 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.947    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.045 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.045    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.143 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.143    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.241 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.241    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.339 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.339    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.437 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.437    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X75Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.535 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.535    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.633 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.633    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.731 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.731    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.829 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.829    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.927 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.927    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.025 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.025    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.123 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.123    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X75Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.221 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.221    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X75Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.319 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.319    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X75Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.417 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.417    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CO[0]
    SLICE_X75Y44         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915    -0.815 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     0.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.307     2.023    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/Multiclk[0]
    SLICE_X75Y44         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
                         clock pessimism              0.000     2.023    
                         clock uncertainty           -0.137     1.886    
    SLICE_X75Y44         FDCE (Setup_fdce_C_D)       -0.151     1.735    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.735    
                         arrival time                          -8.417    
  -------------------------------------------------------------------
                         slack                                 -6.682    

Slack (VIOLATED) :        -6.676ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_clk_wiz_0 rise@0.714ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.443ns  (logic 2.532ns (73.539%)  route 0.911ns (26.461%))
  Logic Levels:           18  (CARRY4=17 LUT2=1)
  Clock Path Skew:        -3.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 2.023 - 0.714 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.639     5.987    MULTYCHANNEL/channel[15].single_channel_inst/ADC/Pulser
    SLICE_X72Y29         LUT2 (Prop_lut2_I1_O)        0.105     6.092 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Inst_flip_flop_time_i_1__14/O
                         net (fo=3, routed)           0.272     6.363    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X74Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.843 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.843    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.941    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.039    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.137    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.235 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.235    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.333 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.333    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.431 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.431    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X74Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.529 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.529    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.627 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.627    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.725 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.725    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.823 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.823    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.921 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.921    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.019 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.019    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.117 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.117    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X74Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.215 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.215    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.313 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.313    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X74Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.411 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.411    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CO[0]
    SLICE_X74Y45         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915    -0.815 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     0.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.307     2.023    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/Multiclk[0]
    SLICE_X74Y45         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
                         clock pessimism              0.000     2.023    
                         clock uncertainty           -0.137     1.886    
    SLICE_X74Y45         FDCE (Setup_fdce_C_D)       -0.151     1.735    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.735    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                 -6.676    

Slack (VIOLATED) :        -6.633ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_clk_wiz_0 rise@0.714ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 2.532ns (74.562%)  route 0.864ns (25.438%))
  Logic Levels:           18  (CARRY4=17 LUT2=1)
  Clock Path Skew:        -3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 2.019 - 0.714 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.589     5.936    MULTYCHANNEL/channel[4].single_channel_inst/ADC/Pulser
    SLICE_X63Y29         LUT2 (Prop_lut2_I0_O)        0.105     6.041 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Inst_flip_flop_time_i_1__3/O
                         net (fo=3, routed)           0.275     6.316    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X61Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.796 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.796    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.894 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.894    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.992 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.992    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.090 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.090    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.188 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.188    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.286 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.286    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.384 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.384    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.482 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.482    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.580 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.580    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.678 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.678    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.776 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.776    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.874 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.874    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.972 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.972    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.070 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.070    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.168 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.168    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.266 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.266    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.364 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.364    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CO[0]
    SLICE_X61Y44         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915    -0.815 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     0.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.303     2.019    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/Multiclk[0]
    SLICE_X61Y44         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
                         clock pessimism              0.000     2.019    
                         clock uncertainty           -0.137     1.882    
    SLICE_X61Y44         FDCE (Setup_fdce_C_D)       -0.151     1.731    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.731    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                 -6.633    

Slack (VIOLATED) :        -6.602ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_clk_wiz_0 rise@0.714ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 2.532ns (75.343%)  route 0.829ns (24.657%))
  Logic Levels:           18  (CARRY4=17 LUT2=1)
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 2.015 - 0.714 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.381     5.728    MULTYCHANNEL/channel[1].single_channel_inst/ADC/Pulser
    SLICE_X64Y30         LUT2 (Prop_lut2_I1_O)        0.105     5.833 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Inst_flip_flop_time_i_1__0/O
                         net (fo=3, routed)           0.448     6.281    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X55Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.761 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.761    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.859 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.859    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.957 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.957    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.055 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.055    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.153 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.153    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.251 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.251    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.349 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.349    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.447 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.447    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.545 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.545    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.643 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.643    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.741 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.741    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.839 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.839    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.937 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.937    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.035 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.035    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.133 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.133    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.231 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.231    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.329 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.329    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CO[0]
    SLICE_X55Y45         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915    -0.815 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     0.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.299     2.015    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/Multiclk[0]
    SLICE_X55Y45         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
                         clock pessimism              0.000     2.015    
                         clock uncertainty           -0.137     1.878    
    SLICE_X55Y45         FDCE (Setup_fdce_C_D)       -0.151     1.727    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.727    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                 -6.602    

Slack (VIOLATED) :        -6.590ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_clk_wiz_0 rise@0.714ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 2.532ns (75.437%)  route 0.824ns (24.563%))
  Logic Levels:           18  (CARRY4=17 LUT2=1)
  Clock Path Skew:        -3.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 2.023 - 0.714 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.670     6.017    MULTYCHANNEL/channel[11].single_channel_inst/ADC/Pulser
    SLICE_X72Y26         LUT2 (Prop_lut2_I1_O)        0.105     6.122 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/Inst_flip_flop_time_i_1__10/O
                         net (fo=3, routed)           0.155     6.277    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X73Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.757 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.757    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.855 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.855    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.953 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.953    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.051 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.051    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.149 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.149    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.247 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.247    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.345 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.345    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X73Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.443 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.443    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.541 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.541    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.639 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.639    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.737 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.737    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.835 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.835    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.933 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.933    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.031 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.031    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.129 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.129    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.227 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.227    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.325 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.325    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CO[0]
    SLICE_X73Y42         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915    -0.815 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     0.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.307     2.023    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/Multiclk[0]
    SLICE_X73Y42         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
                         clock pessimism              0.000     2.023    
                         clock uncertainty           -0.137     1.886    
    SLICE_X73Y42         FDCE (Setup_fdce_C_D)       -0.151     1.735    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.735    
                         arrival time                          -8.325    
  -------------------------------------------------------------------
                         slack                                 -6.590    

Slack (VIOLATED) :        -6.578ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_clk_wiz_0 rise@0.714ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 2.578ns (76.160%)  route 0.807ns (23.840%))
  Logic Levels:           18  (CARRY4=17 LUT2=1)
  Clock Path Skew:        -3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 2.019 - 0.714 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.540     5.887    MULTYCHANNEL/channel[6].single_channel_inst/ADC/Pulser
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     5.992 r  MULTYCHANNEL/channel[6].single_channel_inst/ADC/Inst_flip_flop_time_i_1__5/O
                         net (fo=3, routed)           0.267     6.259    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X62Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.753 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.753    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.853    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.953    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.053 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.053    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.153 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.153    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.253 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.253    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.353 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.353    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.453 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.453    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.553 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.553    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.653 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.653    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.753 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.753    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.853 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.853    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.953 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.953    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.053 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.053    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.153 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.153    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.253 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.253    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.353 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.353    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CO[0]
    SLICE_X62Y43         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915    -0.815 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     0.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.303     2.019    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/Multiclk[0]
    SLICE_X62Y43         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
                         clock pessimism              0.000     2.019    
                         clock uncertainty           -0.137     1.882    
    SLICE_X62Y43         FDCE (Setup_fdce_C_D)       -0.107     1.775    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.775    
                         arrival time                          -8.353    
  -------------------------------------------------------------------
                         slack                                 -6.578    

Slack (VIOLATED) :        -6.575ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.714ns  (clk_out2_clk_wiz_0 rise@0.714ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.341ns  (logic 2.532ns (75.794%)  route 0.809ns (24.207%))
  Logic Levels:           18  (CARRY4=17 LUT2=1)
  Clock Path Skew:        -3.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 2.022 - 0.714 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.544     5.892    MULTYCHANNEL/channel[13].single_channel_inst/ADC/Pulser
    SLICE_X70Y27         LUT2 (Prop_lut2_I1_O)        0.105     5.997 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/Inst_flip_flop_time_i_1__12/O
                         net (fo=3, routed)           0.264     6.261    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X71Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.741 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.741    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.839 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.839    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.937 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.937    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.035 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.035    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.133 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.133    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.231 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.231    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.329 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.329    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X71Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.427 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.427    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.525 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.525    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.623 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.623    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.721 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.721    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.819 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.819    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.917 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.917    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.015 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.015    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X71Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.113 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.113    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X71Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.211 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.211    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X71Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.309 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.309    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CO[0]
    SLICE_X71Y44         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.714     0.714 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.714 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.100    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.915    -0.815 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.454     0.639    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077     0.716 r  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          1.306     2.022    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/Multiclk[0]
    SLICE_X71Y44         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg/C
                         clock pessimism              0.000     2.022    
                         clock uncertainty           -0.137     1.885    
    SLICE_X71Y44         FDCE (Setup_fdce_C_D)       -0.151     1.734    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg
  -------------------------------------------------------------------
                         required time                          1.734    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                 -6.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.694ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.786ns  (clk_out2_clk_wiz_0 fall@38.214ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.070ns  (logic 0.710ns (66.352%)  route 0.360ns (33.648%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 39.067 - 38.214 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.290    42.292    MULTYCHANNEL/channel[8].single_channel_inst/ADC/Pulser
    SLICE_X69Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.337 r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/Inst_flip_flop_time_i_1__7/O
                         net (fo=3, routed)           0.070    42.407    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X68Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.580 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.580    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.619 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.619    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.658 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.658    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.697 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.697    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.736 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.736    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.775 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.775    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.814 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.814    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X68Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.853 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.853    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.892 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.892    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.931 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.931    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CO[0]
    SLICE_X68Y40         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     38.214    38.214 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.214 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.078    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    37.611 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    38.187    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    38.216 f  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.851    39.067    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X68Y40         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.067    
                         clock uncertainty            0.137    39.204    
    SLICE_X68Y40         FDCE (Hold_fdce_C_D)         0.033    39.237    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.237    
                         arrival time                          42.931    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.722ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.786ns  (clk_out2_clk_wiz_0 fall@38.214ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.096ns  (logic 0.710ns (64.762%)  route 0.386ns (35.238%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 39.065 - 38.214 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.261    42.263    MULTYCHANNEL/channel[5].single_channel_inst/ADC/Pulser
    SLICE_X63Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.308 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/Inst_flip_flop_time_i_1__4/O
                         net (fo=3, routed)           0.126    42.434    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X59Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.607 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.607    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.646 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.646    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.685 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.685    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.724 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.724    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.763 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.763    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.802 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.802    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.841 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.841    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.880 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.880    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.919 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.919    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.958 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.958    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CO[0]
    SLICE_X59Y41         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     38.214    38.214 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.214 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.078    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    37.611 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    38.187    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    38.216 f  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.849    39.065    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X59Y41         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.065    
                         clock uncertainty            0.137    39.202    
    SLICE_X59Y41         FDCE (Hold_fdce_C_D)         0.033    39.235    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.235    
                         arrival time                          42.958    
  -------------------------------------------------------------------
                         slack                                  3.722    

Slack (MET) :             3.724ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.786ns  (clk_out2_clk_wiz_0 fall@38.214ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.099ns  (logic 0.710ns (64.621%)  route 0.389ns (35.379%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 39.066 - 38.214 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.265    42.267    MULTYCHANNEL/channel[17].single_channel_inst/ADC/Pulser
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.312 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Inst_flip_flop_time_i_1__16/O
                         net (fo=3, routed)           0.124    42.436    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X64Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.609 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.609    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.648 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.648    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.687 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.687    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.726 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.726    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.765 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.765    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.804 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.804    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.843 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.843    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.882 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.882    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.921 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.921    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.960 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.960    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CO[0]
    SLICE_X64Y41         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     38.214    38.214 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.214 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.078    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    37.611 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    38.187    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    38.216 f  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.850    39.066    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X64Y41         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.066    
                         clock uncertainty            0.137    39.203    
    SLICE_X64Y41         FDCE (Hold_fdce_C_D)         0.033    39.236    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.236    
                         arrival time                          42.960    
  -------------------------------------------------------------------
                         slack                                  3.724    

Slack (MET) :             3.729ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.786ns  (clk_out2_clk_wiz_0 fall@38.214ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.104ns  (logic 0.710ns (64.296%)  route 0.394ns (35.704%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 39.066 - 38.214 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.269    42.271    MULTYCHANNEL/channel[0].single_channel_inst/ADC/Pulser
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.316 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/Inst_flip_flop_time_i_1/O
                         net (fo=3, routed)           0.126    42.442    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X63Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.615 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.615    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.654 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.654    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.693 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.693    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.732 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.732    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.771 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.771    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.810 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.810    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.849 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.849    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.888 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.888    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.927 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.927    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.966 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.966    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CO[0]
    SLICE_X63Y41         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     38.214    38.214 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.214 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.078    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    37.611 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    38.187    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    38.216 f  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.850    39.066    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X63Y41         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.066    
                         clock uncertainty            0.137    39.203    
    SLICE_X63Y41         FDCE (Hold_fdce_C_D)         0.033    39.236    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.236    
                         arrival time                          42.966    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.734ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.786ns  (clk_out2_clk_wiz_0 fall@38.214ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.109ns  (logic 0.710ns (64.028%)  route 0.399ns (35.972%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 39.066 - 38.214 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.233    42.235    MULTYCHANNEL/channel[16].single_channel_inst/ADC/Pulser
    SLICE_X67Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.280 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Inst_flip_flop_time_i_1__15/O
                         net (fo=3, routed)           0.166    42.446    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X67Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.619 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.619    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.658 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.658    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.697 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.697    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.736 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.736    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.775 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.775    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.814 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.814    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.853 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.853    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.892 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.892    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.931 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.931    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.970 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.970    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CO[0]
    SLICE_X67Y41         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     38.214    38.214 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.214 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.078    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    37.611 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    38.187    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    38.216 f  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.850    39.066    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X67Y41         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.066    
                         clock uncertainty            0.137    39.203    
    SLICE_X67Y41         FDCE (Hold_fdce_C_D)         0.033    39.236    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.236    
                         arrival time                          42.970    
  -------------------------------------------------------------------
                         slack                                  3.734    

Slack (MET) :             3.761ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.786ns  (clk_out2_clk_wiz_0 fall@38.214ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.136ns  (logic 0.710ns (62.491%)  route 0.426ns (37.509%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 39.066 - 38.214 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.258    42.260    MULTYCHANNEL/channel[3].single_channel_inst/ADC/Pulser
    SLICE_X63Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.305 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Inst_flip_flop_time_i_1__2/O
                         net (fo=3, routed)           0.168    42.474    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X60Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.647 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.647    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.686 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.686    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.725 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.725    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.764 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.764    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.803 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.803    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.842 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.842    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.881 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.881    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.920 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.920    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.959 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.959    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.998 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.998    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CO[0]
    SLICE_X60Y41         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     38.214    38.214 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.214 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.078    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    37.611 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    38.187    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    38.216 f  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.850    39.066    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X60Y41         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.066    
                         clock uncertainty            0.137    39.203    
    SLICE_X60Y41         FDCE (Hold_fdce_C_D)         0.033    39.236    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.236    
                         arrival time                          42.998    
  -------------------------------------------------------------------
                         slack                                  3.761    

Slack (MET) :             3.763ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.786ns  (clk_out2_clk_wiz_0 fall@38.214ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.137ns  (logic 0.710ns (62.453%)  route 0.427ns (37.547%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 39.065 - 38.214 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.312    42.314    MULTYCHANNEL/channel[18].single_channel_inst/ADC/Pulser
    SLICE_X59Y31         LUT2 (Prop_lut2_I0_O)        0.045    42.359 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Inst_flip_flop_time_i_1__17/O
                         net (fo=3, routed)           0.115    42.474    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X56Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.647 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.647    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.686 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.686    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.725 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.725    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.764 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.764    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.803 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.803    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.842 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.842    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.881 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.881    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.920 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.920    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.959 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.959    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.998 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.998    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CO[0]
    SLICE_X56Y40         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     38.214    38.214 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.214 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.078    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    37.611 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    38.187    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    38.216 f  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.849    39.065    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X56Y40         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.065    
                         clock uncertainty            0.137    39.202    
    SLICE_X56Y40         FDCE (Hold_fdce_C_D)         0.033    39.235    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.235    
                         arrival time                          42.998    
  -------------------------------------------------------------------
                         slack                                  3.763    

Slack (MET) :             3.763ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.786ns  (clk_out2_clk_wiz_0 fall@38.214ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.139ns  (logic 0.710ns (62.326%)  route 0.429ns (37.674%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 39.067 - 38.214 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.317    42.319    MULTYCHANNEL/channel[9].single_channel_inst/ADC/Pulser
    SLICE_X69Y30         LUT2 (Prop_lut2_I1_O)        0.045    42.364 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Inst_flip_flop_time_i_1__8/O
                         net (fo=3, routed)           0.113    42.477    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X70Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.650 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.650    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.689 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.689    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.728 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.728    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.767 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.767    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.806 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.806    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.845 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.845    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.884 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.884    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X70Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.923 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.923    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.962 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.962    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.001 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.001    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CO[0]
    SLICE_X70Y40         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     38.214    38.214 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.214 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.078    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    37.611 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    38.187    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    38.216 f  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.851    39.067    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X70Y40         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.067    
                         clock uncertainty            0.137    39.204    
    SLICE_X70Y40         FDCE (Hold_fdce_C_D)         0.033    39.237    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.237    
                         arrival time                          43.001    
  -------------------------------------------------------------------
                         slack                                  3.763    

Slack (MET) :             3.770ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.786ns  (clk_out2_clk_wiz_0 fall@38.214ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.143ns  (logic 0.710ns (62.133%)  route 0.433ns (37.867%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -1.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 39.064 - 38.214 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.369    42.371    MULTYCHANNEL/channel[2].single_channel_inst/ADC/Pulser
    SLICE_X56Y29         LUT2 (Prop_lut2_I1_O)        0.045    42.416 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Inst_flip_flop_time_i_1__1/O
                         net (fo=3, routed)           0.064    42.480    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X57Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.653 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.653    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.692 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.692    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.731 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.731    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.770 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.770    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.809 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.809    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.848 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.848    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.887 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.887    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.926 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.926    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.965 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.965    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.004 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.004    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CO[0]
    SLICE_X57Y38         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     38.214    38.214 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.214 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.078    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    37.611 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    38.187    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    38.216 f  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.848    39.064    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X57Y38         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.064    
                         clock uncertainty            0.137    39.201    
    SLICE_X57Y38         FDCE (Hold_fdce_C_D)         0.033    39.234    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.234    
                         arrival time                          43.004    
  -------------------------------------------------------------------
                         slack                                  3.770    

Slack (MET) :             3.774ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.714ns fall@3.214ns period=5.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.786ns  (clk_out2_clk_wiz_0 fall@38.214ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.171ns  (logic 0.725ns (61.915%)  route 0.446ns (38.085%))
  Logic Levels:           11  (CARRY4=10 LUT2=1)
  Clock Path Skew:        -1.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 39.062 - 38.214 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.325    42.327    MULTYCHANNEL/channel[6].single_channel_inst/ADC/Pulser
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045    42.372 r  MULTYCHANNEL/channel[6].single_channel_inst/ADC/Inst_flip_flop_time_i_1__5/O
                         net (fo=3, routed)           0.121    42.493    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X62Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    42.672 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.672    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.712 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.712    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.752 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.752    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.792 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.792    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.832 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.832    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.872 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.872    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.912 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.912    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.952 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.952    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.992 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.992    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.032 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.032    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CO[0]
    SLICE_X62Y36         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 fall edge)
                                                     38.214    38.214 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.214 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.078    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    37.611 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    38.187    multiphase_clock/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    38.216 f  multiphase_clock/inst/clkout2_buf/O
                         net (fo=76, routed)          0.846    39.062    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X62Y36         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.062    
                         clock uncertainty            0.137    39.199    
    SLICE_X62Y36         FDCE (Hold_fdce_C_D)         0.059    39.258    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.258    
                         arrival time                          43.032    
  -------------------------------------------------------------------
                         slack                                  3.774    





---------------------------------------------------------------------------------------------------
From Clock:  Quartz25
  To Clock:  clk_out3_clk_wiz_0

Setup :           57  Failing Endpoints,  Worst Slack       -6.482ns,  Total Violation     -273.328ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.376ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.482ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.071ns  (clk_out3_clk_wiz_0 rise@1.071ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 2.678ns (73.457%)  route 0.968ns (26.543%))
  Logic Levels:           19  (CARRY4=18 LUT2=1)
  Clock Path Skew:        -3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 2.376 - 1.071 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.805     6.152    MULTYCHANNEL/channel[10].single_channel_inst/ADC/Pulser
    SLICE_X67Y22         LUT2 (Prop_lut2_I0_O)        0.105     6.257 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Inst_flip_flop_time_i_1__9/O
                         net (fo=3, routed)           0.155     6.412    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X66Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.906 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.906    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.006 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.006    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.106 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.114    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.214 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.214    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.314 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.314    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.414 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.414    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.514 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.514    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.614 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.614    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.714 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.714    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.814 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.814    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.914 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.914    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.014 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.014    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.114 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.114    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.214 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.214    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.314 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.314    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.414 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.414    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.514 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.514    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.614 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.614    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CO[0]
    SLICE_X66Y39         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915    -0.458 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     0.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.303     2.376    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/Multiclk[0]
    SLICE_X66Y39         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C
                         clock pessimism              0.000     2.376    
                         clock uncertainty           -0.137     2.239    
    SLICE_X66Y39         FDCE (Setup_fdce_C_D)       -0.107     2.132    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.132    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                 -6.482    

Slack (VIOLATED) :        -6.481ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.071ns  (clk_out3_clk_wiz_0 rise@1.071ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 2.630ns (73.049%)  route 0.970ns (26.951%))
  Logic Levels:           19  (CARRY4=18 LUT2=1)
  Clock Path Skew:        -3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 2.375 - 1.071 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.699     6.046    MULTYCHANNEL/channel[7].single_channel_inst/ADC/Pulser
    SLICE_X64Y22         LUT2 (Prop_lut2_I1_O)        0.105     6.151 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/Inst_flip_flop_time_i_1__6/O
                         net (fo=3, routed)           0.263     6.415    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X65Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.895 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.895    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.993 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.993    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.091 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.091    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.189 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.197    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.295    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.393 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.393    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.491 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.491    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.589 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.589    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.687 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.687    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.785 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.785    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.883 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.883    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.981 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.981    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.079 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.079    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.177 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.177    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.275 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.275    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.373 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.373    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.471 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.471    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.569 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.569    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CO[0]
    SLICE_X65Y38         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915    -0.458 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     0.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.302     2.375    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/Multiclk[0]
    SLICE_X65Y38         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C
                         clock pessimism              0.000     2.375    
                         clock uncertainty           -0.137     2.238    
    SLICE_X65Y38         FDCE (Setup_fdce_C_D)       -0.151     2.087    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.087    
                         arrival time                          -8.569    
  -------------------------------------------------------------------
                         slack                                 -6.481    

Slack (VIOLATED) :        -6.426ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.071ns  (clk_out3_clk_wiz_0 rise@1.071ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 2.630ns (74.038%)  route 0.922ns (25.962%))
  Logic Levels:           19  (CARRY4=18 LUT2=1)
  Clock Path Skew:        -3.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 2.382 - 1.071 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.762     6.110    MULTYCHANNEL/channel[14].single_channel_inst/ADC/Pulser
    SLICE_X77Y28         LUT2 (Prop_lut2_I1_O)        0.105     6.215 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/Inst_flip_flop_time_i_1__13/O
                         net (fo=3, routed)           0.160     6.375    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X76Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.855 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.855    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.953 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.953    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.051 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.051    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.149 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.149    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.247 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.247    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.345 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.345    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.443 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.443    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X76Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.541 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.541    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.639 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.639    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X76Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.737 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.737    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X76Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.835 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.835    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X76Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.933 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.933    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X76Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.031 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.031    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X76Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.129 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.129    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X76Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.227 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.227    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X76Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.325 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.325    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X76Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.423 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.423    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X76Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.521 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.521    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CO[0]
    SLICE_X76Y45         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915    -0.458 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     0.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.309     2.382    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/Multiclk[0]
    SLICE_X76Y45         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C
                         clock pessimism              0.000     2.382    
                         clock uncertainty           -0.137     2.245    
    SLICE_X76Y45         FDCE (Setup_fdce_C_D)       -0.151     2.094    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.094    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                 -6.426    

Slack (VIOLATED) :        -6.423ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.071ns  (clk_out3_clk_wiz_0 rise@1.071ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 2.630ns (74.145%)  route 0.917ns (25.855%))
  Logic Levels:           19  (CARRY4=18 LUT2=1)
  Clock Path Skew:        -3.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 2.380 - 1.071 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.642     5.989    MULTYCHANNEL/channel[12].single_channel_inst/ADC/Pulser
    SLICE_X72Y29         LUT2 (Prop_lut2_I1_O)        0.105     6.094 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Inst_flip_flop_time_i_1__11/O
                         net (fo=3, routed)           0.276     6.369    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X75Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.849 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.849    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.947 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.947    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.045 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.045    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.143 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.143    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.241 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.241    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.339 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.339    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.437 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.437    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X75Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.535 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.535    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.633 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.633    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.731 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.731    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.829 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.829    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.927 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.927    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.025 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.025    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.123 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.123    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X75Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.221 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.221    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X75Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.319 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.319    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X75Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.417 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.417    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X75Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.515 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.515    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CO[0]
    SLICE_X75Y45         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915    -0.458 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     0.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.307     2.380    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/Multiclk[0]
    SLICE_X75Y45         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C
                         clock pessimism              0.000     2.380    
                         clock uncertainty           -0.137     2.243    
    SLICE_X75Y45         FDCE (Setup_fdce_C_D)       -0.151     2.092    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.092    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                 -6.423    

Slack (VIOLATED) :        -6.417ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.071ns  (clk_out3_clk_wiz_0 rise@1.071ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 2.630ns (74.271%)  route 0.911ns (25.729%))
  Logic Levels:           19  (CARRY4=18 LUT2=1)
  Clock Path Skew:        -3.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 2.380 - 1.071 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.639     5.987    MULTYCHANNEL/channel[15].single_channel_inst/ADC/Pulser
    SLICE_X72Y29         LUT2 (Prop_lut2_I1_O)        0.105     6.092 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Inst_flip_flop_time_i_1__14/O
                         net (fo=3, routed)           0.272     6.363    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X74Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.843 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.843    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.941    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.039    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.137    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.235 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.235    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.333 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.333    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.431 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.431    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X74Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.529 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.529    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.627 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.627    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.725 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.725    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.823 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.823    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.921 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.921    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.019 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.019    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.117 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.117    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X74Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.215 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.215    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.313 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.313    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X74Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.411 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.411    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X74Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.509 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.509    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CO[0]
    SLICE_X74Y46         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915    -0.458 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     0.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.307     2.380    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/Multiclk[0]
    SLICE_X74Y46         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C
                         clock pessimism              0.000     2.380    
                         clock uncertainty           -0.137     2.243    
    SLICE_X74Y46         FDCE (Setup_fdce_C_D)       -0.151     2.092    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.092    
                         arrival time                          -8.509    
  -------------------------------------------------------------------
                         slack                                 -6.417    

Slack (VIOLATED) :        -6.374ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.071ns  (clk_out3_clk_wiz_0 rise@1.071ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 2.630ns (75.275%)  route 0.864ns (24.725%))
  Logic Levels:           19  (CARRY4=18 LUT2=1)
  Clock Path Skew:        -3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 2.376 - 1.071 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.589     5.936    MULTYCHANNEL/channel[4].single_channel_inst/ADC/Pulser
    SLICE_X63Y29         LUT2 (Prop_lut2_I0_O)        0.105     6.041 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Inst_flip_flop_time_i_1__3/O
                         net (fo=3, routed)           0.275     6.316    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X61Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.796 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.796    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.894 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.894    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.992 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.992    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.090 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.090    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.188 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.188    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.286 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.286    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.384 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.384    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.482 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.482    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.580 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.580    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.678 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.678    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.776 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.776    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.874 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.874    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.972 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.972    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.070 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.070    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.168 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.168    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.266 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.266    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.364 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.364    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.462 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.462    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CO[0]
    SLICE_X61Y45         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915    -0.458 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     0.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.303     2.376    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/Multiclk[0]
    SLICE_X61Y45         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C
                         clock pessimism              0.000     2.376    
                         clock uncertainty           -0.137     2.239    
    SLICE_X61Y45         FDCE (Setup_fdce_C_D)       -0.151     2.088    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.088    
                         arrival time                          -8.462    
  -------------------------------------------------------------------
                         slack                                 -6.374    

Slack (VIOLATED) :        -6.343ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.071ns  (clk_out3_clk_wiz_0 rise@1.071ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 2.630ns (76.042%)  route 0.829ns (23.958%))
  Logic Levels:           19  (CARRY4=18 LUT2=1)
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 2.372 - 1.071 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.381     5.728    MULTYCHANNEL/channel[1].single_channel_inst/ADC/Pulser
    SLICE_X64Y30         LUT2 (Prop_lut2_I1_O)        0.105     5.833 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Inst_flip_flop_time_i_1__0/O
                         net (fo=3, routed)           0.448     6.281    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X55Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.761 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.761    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.859 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.859    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.957 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.957    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.055 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.055    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.153 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.153    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.251 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.251    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.349 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.349    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.447 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.447    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.545 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.545    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.643 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.643    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.741 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.741    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.839 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.839    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.937 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.937    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.035 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.035    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.133 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.133    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.231 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.231    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.329 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.329    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.427 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.427    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CO[0]
    SLICE_X55Y46         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915    -0.458 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     0.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.299     2.372    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/Multiclk[0]
    SLICE_X55Y46         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C
                         clock pessimism              0.000     2.372    
                         clock uncertainty           -0.137     2.235    
    SLICE_X55Y46         FDCE (Setup_fdce_C_D)       -0.151     2.084    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.084    
                         arrival time                          -8.427    
  -------------------------------------------------------------------
                         slack                                 -6.343    

Slack (VIOLATED) :        -6.331ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.071ns  (clk_out3_clk_wiz_0 rise@1.071ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 2.630ns (76.134%)  route 0.824ns (23.866%))
  Logic Levels:           19  (CARRY4=18 LUT2=1)
  Clock Path Skew:        -3.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 2.380 - 1.071 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.670     6.017    MULTYCHANNEL/channel[11].single_channel_inst/ADC/Pulser
    SLICE_X72Y26         LUT2 (Prop_lut2_I1_O)        0.105     6.122 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/Inst_flip_flop_time_i_1__10/O
                         net (fo=3, routed)           0.155     6.277    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X73Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.757 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.757    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.855 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.855    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.953 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.953    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.051 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.051    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.149 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.149    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.247 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.247    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.345 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.345    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X73Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.443 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.443    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.541 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.541    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.639 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.639    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.737 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.737    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.835 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.835    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.933 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.933    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.031 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.031    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.129 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.129    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.227 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.227    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.325 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.325    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X73Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.423 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.423    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CO[0]
    SLICE_X73Y43         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915    -0.458 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     0.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.307     2.380    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/Multiclk[0]
    SLICE_X73Y43         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C
                         clock pessimism              0.000     2.380    
                         clock uncertainty           -0.137     2.243    
    SLICE_X73Y43         FDCE (Setup_fdce_C_D)       -0.151     2.092    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.092    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                 -6.331    

Slack (VIOLATED) :        -6.321ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.071ns  (clk_out3_clk_wiz_0 rise@1.071ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.485ns  (logic 2.678ns (76.844%)  route 0.807ns (23.156%))
  Logic Levels:           19  (CARRY4=18 LUT2=1)
  Clock Path Skew:        -3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 2.376 - 1.071 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.540     5.887    MULTYCHANNEL/channel[6].single_channel_inst/ADC/Pulser
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     5.992 r  MULTYCHANNEL/channel[6].single_channel_inst/ADC/Inst_flip_flop_time_i_1__5/O
                         net (fo=3, routed)           0.267     6.259    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X62Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.753 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.753    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.853    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.953    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.053 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.053    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.153 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.153    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.253 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.253    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.353 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.353    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.453 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.453    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.553 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.553    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.653 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.653    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.753 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.753    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.853 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.853    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.953 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.953    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.053 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.053    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.153 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.153    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.253 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.253    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.353 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.353    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.453 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.453    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CO[0]
    SLICE_X62Y44         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915    -0.458 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     0.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.303     2.376    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/Multiclk[0]
    SLICE_X62Y44         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C
                         clock pessimism              0.000     2.376    
                         clock uncertainty           -0.137     2.239    
    SLICE_X62Y44         FDCE (Setup_fdce_C_D)       -0.107     2.132    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.132    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                 -6.321    

Slack (VIOLATED) :        -6.316ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.071ns  (clk_out3_clk_wiz_0 rise@1.071ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 2.630ns (76.483%)  route 0.809ns (23.517%))
  Logic Levels:           19  (CARRY4=18 LUT2=1)
  Clock Path Skew:        -3.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 2.379 - 1.071 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.544     5.892    MULTYCHANNEL/channel[13].single_channel_inst/ADC/Pulser
    SLICE_X70Y27         LUT2 (Prop_lut2_I1_O)        0.105     5.997 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/Inst_flip_flop_time_i_1__12/O
                         net (fo=3, routed)           0.264     6.261    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X71Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.741 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.741    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.839 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.839    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.937 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.937    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.035 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.035    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.133 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.133    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.231 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.231    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.329 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.329    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X71Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.427 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.427    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.525 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.525    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.623 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.623    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.721 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.721    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.819 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.819    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.917 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.917    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.015 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.015    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X71Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.113 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.113    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X71Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.211 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.211    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X71Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.309 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.309    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X71Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.407 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.407    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CO[0]
    SLICE_X71Y45         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 rise edge)
                                                      1.071     1.071 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.071 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.457    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.915    -0.458 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.454     0.996    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.073 r  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         1.306     2.379    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/Multiclk[0]
    SLICE_X71Y45         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg/C
                         clock pessimism              0.000     2.379    
                         clock uncertainty           -0.137     2.242    
    SLICE_X71Y45         FDCE (Setup_fdce_C_D)       -0.151     2.091    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.091    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                 -6.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.376ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.429ns  (clk_out3_clk_wiz_0 fall@38.571ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.109ns  (logic 0.749ns (67.536%)  route 0.360ns (32.464%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 39.424 - 38.571 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.290    42.292    MULTYCHANNEL/channel[8].single_channel_inst/ADC/Pulser
    SLICE_X69Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.337 r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/Inst_flip_flop_time_i_1__7/O
                         net (fo=3, routed)           0.070    42.407    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X68Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.580 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.580    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.619 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.619    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.658 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.658    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.697 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.697    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.736 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.736    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.775 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.775    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.814 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.814    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X68Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.853 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.853    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.892 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.892    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.931 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.931    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.970 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.970    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CO[0]
    SLICE_X68Y41         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     38.571    38.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.435    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    37.968 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    38.544    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    38.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.851    39.424    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X68Y41         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.424    
                         clock uncertainty            0.137    39.562    
    SLICE_X68Y41         FDCE (Hold_fdce_C_D)         0.033    39.595    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.595    
                         arrival time                          42.970    
  -------------------------------------------------------------------
                         slack                                  3.376    

Slack (MET) :             3.404ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.429ns  (clk_out3_clk_wiz_0 fall@38.571ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.135ns  (logic 0.749ns (65.972%)  route 0.386ns (34.028%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 39.422 - 38.571 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.261    42.263    MULTYCHANNEL/channel[5].single_channel_inst/ADC/Pulser
    SLICE_X63Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.308 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/Inst_flip_flop_time_i_1__4/O
                         net (fo=3, routed)           0.126    42.434    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X59Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.607 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.607    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.646 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.646    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.685 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.685    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.724 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.724    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.763 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.763    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.802 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.802    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.841 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.841    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.880 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.880    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.919 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.919    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.958 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.958    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.997 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.997    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CO[0]
    SLICE_X59Y42         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     38.571    38.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.435    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    37.968 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    38.544    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    38.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.849    39.422    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X59Y42         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.422    
                         clock uncertainty            0.137    39.560    
    SLICE_X59Y42         FDCE (Hold_fdce_C_D)         0.033    39.593    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.593    
                         arrival time                          42.997    
  -------------------------------------------------------------------
                         slack                                  3.404    

Slack (MET) :             3.406ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.429ns  (clk_out3_clk_wiz_0 fall@38.571ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.138ns  (logic 0.749ns (65.833%)  route 0.389ns (34.167%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 39.423 - 38.571 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.265    42.267    MULTYCHANNEL/channel[17].single_channel_inst/ADC/Pulser
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.312 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Inst_flip_flop_time_i_1__16/O
                         net (fo=3, routed)           0.124    42.436    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X64Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.609 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.609    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.648 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.648    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.687 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.687    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.726 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.726    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.765 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.765    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.804 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.804    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.843 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.843    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.882 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.882    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.921 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.921    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.960 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.960    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.999 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.999    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CO[0]
    SLICE_X64Y42         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     38.571    38.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.435    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    37.968 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    38.544    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    38.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.850    39.423    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X64Y42         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.423    
                         clock uncertainty            0.137    39.561    
    SLICE_X64Y42         FDCE (Hold_fdce_C_D)         0.033    39.594    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.594    
                         arrival time                          42.999    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.411ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.429ns  (clk_out3_clk_wiz_0 fall@38.571ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.143ns  (logic 0.749ns (65.514%)  route 0.394ns (34.486%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 39.423 - 38.571 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.269    42.271    MULTYCHANNEL/channel[0].single_channel_inst/ADC/Pulser
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.316 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/Inst_flip_flop_time_i_1/O
                         net (fo=3, routed)           0.126    42.442    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X63Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.615 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.615    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.654 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.654    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.693 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.693    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.732 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.732    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.771 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.771    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.810 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.810    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.849 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.849    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.888 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.888    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.927 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.927    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.966 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.966    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.005 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.005    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CO[0]
    SLICE_X63Y42         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     38.571    38.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.435    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    37.968 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    38.544    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    38.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.850    39.423    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X63Y42         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.423    
                         clock uncertainty            0.137    39.561    
    SLICE_X63Y42         FDCE (Hold_fdce_C_D)         0.033    39.594    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.594    
                         arrival time                          43.005    
  -------------------------------------------------------------------
                         slack                                  3.411    

Slack (MET) :             3.416ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.429ns  (clk_out3_clk_wiz_0 fall@38.571ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.148ns  (logic 0.749ns (65.251%)  route 0.399ns (34.750%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 39.423 - 38.571 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.233    42.235    MULTYCHANNEL/channel[16].single_channel_inst/ADC/Pulser
    SLICE_X67Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.280 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Inst_flip_flop_time_i_1__15/O
                         net (fo=3, routed)           0.166    42.446    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X67Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.619 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.619    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.658 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.658    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.697 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.697    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.736 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.736    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.775 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.775    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.814 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.814    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.853 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.853    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.892 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.892    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.931 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.931    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.970 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.970    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.009 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.009    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CO[0]
    SLICE_X67Y42         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     38.571    38.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.435    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    37.968 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    38.544    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    38.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.850    39.423    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X67Y42         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.423    
                         clock uncertainty            0.137    39.561    
    SLICE_X67Y42         FDCE (Hold_fdce_C_D)         0.033    39.594    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.594    
                         arrival time                          43.009    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.443ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.429ns  (clk_out3_clk_wiz_0 fall@38.571ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.175ns  (logic 0.749ns (63.736%)  route 0.426ns (36.264%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 39.423 - 38.571 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.258    42.260    MULTYCHANNEL/channel[3].single_channel_inst/ADC/Pulser
    SLICE_X63Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.305 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Inst_flip_flop_time_i_1__2/O
                         net (fo=3, routed)           0.168    42.474    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X60Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.647 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.647    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.686 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.686    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.725 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.725    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.764 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.764    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.803 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.803    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.842 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.842    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.881 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.881    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.920 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.920    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.959 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.959    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.998 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.998    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.037 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.037    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CO[0]
    SLICE_X60Y42         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     38.571    38.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.435    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    37.968 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    38.544    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    38.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.850    39.423    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X60Y42         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.423    
                         clock uncertainty            0.137    39.561    
    SLICE_X60Y42         FDCE (Hold_fdce_C_D)         0.033    39.594    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.594    
                         arrival time                          43.037    
  -------------------------------------------------------------------
                         slack                                  3.443    

Slack (MET) :             3.445ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.429ns  (clk_out3_clk_wiz_0 fall@38.571ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.176ns  (logic 0.749ns (63.698%)  route 0.427ns (36.302%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 39.422 - 38.571 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.312    42.314    MULTYCHANNEL/channel[18].single_channel_inst/ADC/Pulser
    SLICE_X59Y31         LUT2 (Prop_lut2_I0_O)        0.045    42.359 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Inst_flip_flop_time_i_1__17/O
                         net (fo=3, routed)           0.115    42.474    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X56Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.647 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.647    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.686 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.686    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.725 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.725    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.764 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.764    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.803 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.803    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.842 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.842    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.881 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.881    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.920 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.920    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.959 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.959    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.998 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.998    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.037 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.037    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CO[0]
    SLICE_X56Y41         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     38.571    38.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.435    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    37.968 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    38.544    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    38.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.849    39.422    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X56Y41         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.422    
                         clock uncertainty            0.137    39.560    
    SLICE_X56Y41         FDCE (Hold_fdce_C_D)         0.033    39.593    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.593    
                         arrival time                          43.037    
  -------------------------------------------------------------------
                         slack                                  3.445    

Slack (MET) :             3.445ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.429ns  (clk_out3_clk_wiz_0 fall@38.571ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.178ns  (logic 0.749ns (63.573%)  route 0.429ns (36.427%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 39.424 - 38.571 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.317    42.319    MULTYCHANNEL/channel[9].single_channel_inst/ADC/Pulser
    SLICE_X69Y30         LUT2 (Prop_lut2_I1_O)        0.045    42.364 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Inst_flip_flop_time_i_1__8/O
                         net (fo=3, routed)           0.113    42.477    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X70Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.650 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.650    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.689 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.689    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.728 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.728    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.767 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.767    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.806 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.806    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.845 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.845    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.884 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.884    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X70Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.923 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.923    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.962 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.962    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.001 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.001    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.040 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.040    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CO[0]
    SLICE_X70Y41         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     38.571    38.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.435    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    37.968 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    38.544    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    38.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.851    39.424    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X70Y41         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.424    
                         clock uncertainty            0.137    39.562    
    SLICE_X70Y41         FDCE (Hold_fdce_C_D)         0.033    39.595    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.595    
                         arrival time                          43.040    
  -------------------------------------------------------------------
                         slack                                  3.445    

Slack (MET) :             3.452ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.429ns  (clk_out3_clk_wiz_0 fall@38.571ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.182ns  (logic 0.749ns (63.383%)  route 0.433ns (36.617%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -1.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns = ( 39.421 - 38.571 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.369    42.371    MULTYCHANNEL/channel[2].single_channel_inst/ADC/Pulser
    SLICE_X56Y29         LUT2 (Prop_lut2_I1_O)        0.045    42.416 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Inst_flip_flop_time_i_1__1/O
                         net (fo=3, routed)           0.064    42.480    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X57Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.653 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.653    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.692 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.692    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.731 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.731    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.770 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.770    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.809 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.809    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.848 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.848    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.887 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.887    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.926 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.926    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.965 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.965    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.004 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.004    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.043 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.043    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CO[0]
    SLICE_X57Y39         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     38.571    38.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.435    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    37.968 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    38.544    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    38.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.848    39.421    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X57Y39         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.421    
                         clock uncertainty            0.137    39.559    
    SLICE_X57Y39         FDCE (Hold_fdce_C_D)         0.033    39.592    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.592    
                         arrival time                          43.043    
  -------------------------------------------------------------------
                         slack                                  3.452    

Slack (MET) :             3.456ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out3_clk_wiz_0  {rise@1.071ns fall@3.571ns period=5.000ns})
  Path Group:             clk_out3_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.429ns  (clk_out3_clk_wiz_0 fall@38.571ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.211ns  (logic 0.765ns (63.173%)  route 0.446ns (36.827%))
  Logic Levels:           12  (CARRY4=11 LUT2=1)
  Clock Path Skew:        -1.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns = ( 39.420 - 38.571 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.325    42.327    MULTYCHANNEL/channel[6].single_channel_inst/ADC/Pulser
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045    42.372 r  MULTYCHANNEL/channel[6].single_channel_inst/ADC/Inst_flip_flop_time_i_1__5/O
                         net (fo=3, routed)           0.121    42.493    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X62Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    42.672 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.672    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.712 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.712    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.752 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.752    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.792 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.792    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.832 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.832    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.872 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.872    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.912 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.912    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.952 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.952    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.992 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.992    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.032 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.032    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.072 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.072    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CO[0]
    SLICE_X62Y37         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_0 fall edge)
                                                     38.571    38.571 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.571 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.435    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    37.968 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    38.544    multiphase_clock/inst/clk_out3_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    38.573 f  multiphase_clock/inst/clkout3_buf/O
                         net (fo=114, routed)         0.847    39.420    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X62Y37         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.420    
                         clock uncertainty            0.137    39.558    
    SLICE_X62Y37         FDCE (Hold_fdce_C_D)         0.059    39.617    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.617    
                         arrival time                          43.072    
  -------------------------------------------------------------------
                         slack                                  3.456    





---------------------------------------------------------------------------------------------------
From Clock:  Quartz25
  To Clock:  clk_out4_clk_wiz_0

Setup :           57  Failing Endpoints,  Worst Slack       -6.224ns,  Total Violation     -258.348ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.224ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out4_clk_wiz_0 rise@1.429ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.746ns  (logic 2.778ns (74.165%)  route 0.968ns (25.835%))
  Logic Levels:           20  (CARRY4=19 LUT2=1)
  Clock Path Skew:        -3.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 2.734 - 1.429 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.805     6.152    MULTYCHANNEL/channel[10].single_channel_inst/ADC/Pulser
    SLICE_X67Y22         LUT2 (Prop_lut2_I0_O)        0.105     6.257 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Inst_flip_flop_time_i_1__9/O
                         net (fo=3, routed)           0.155     6.412    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X66Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.906 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.906    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.006 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.006    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.106 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.114    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.214 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.214    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.314 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.314    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.414 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.414    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.514 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.514    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.614 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.614    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.714 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.714    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.814 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.814    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.914 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.914    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.014 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.014    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.114 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.114    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X66Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.214 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.214    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X66Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.314 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.314    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X66Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.414 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.414    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X66Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.514 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.514    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X66Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.614 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.614    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CO[0]
    SLICE_X66Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.714 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.714    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst_n_0
    SLICE_X66Y40         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915    -0.101 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     1.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.304     2.734    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/Multiclk[0]
    SLICE_X66Y40         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
                         clock pessimism              0.000     2.734    
                         clock uncertainty           -0.137     2.597    
    SLICE_X66Y40         FDCE (Setup_fdce_C_D)       -0.107     2.490    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.490    
                         arrival time                          -8.714    
  -------------------------------------------------------------------
                         slack                                 -6.224    

Slack (VIOLATED) :        -6.221ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out4_clk_wiz_0 rise@1.429ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 2.728ns (73.763%)  route 0.970ns (26.237%))
  Logic Levels:           20  (CARRY4=19 LUT2=1)
  Clock Path Skew:        -3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 2.733 - 1.429 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.699     6.046    MULTYCHANNEL/channel[7].single_channel_inst/ADC/Pulser
    SLICE_X64Y22         LUT2 (Prop_lut2_I1_O)        0.105     6.151 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/Inst_flip_flop_time_i_1__6/O
                         net (fo=3, routed)           0.263     6.415    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X65Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.895 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.895    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.993 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.993    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.091 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.091    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.189 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.197    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.295    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.393 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.393    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.491 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.491    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.589 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.589    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.687 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.687    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.785 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.785    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.883 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.883    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.981 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.981    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.079 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.079    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.177 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.177    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.275 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.275    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.373 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.373    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.471 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.471    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.569 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.569    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CO[0]
    SLICE_X65Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.667 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.667    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst_n_0
    SLICE_X65Y39         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915    -0.101 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     1.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.303     2.733    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/Multiclk[0]
    SLICE_X65Y39         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
                         clock pessimism              0.000     2.733    
                         clock uncertainty           -0.137     2.596    
    SLICE_X65Y39         FDCE (Setup_fdce_C_D)       -0.151     2.445    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.445    
                         arrival time                          -8.667    
  -------------------------------------------------------------------
                         slack                                 -6.221    

Slack (VIOLATED) :        -6.167ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out4_clk_wiz_0 rise@1.429ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.650ns  (logic 2.728ns (74.735%)  route 0.922ns (25.265%))
  Logic Levels:           20  (CARRY4=19 LUT2=1)
  Clock Path Skew:        -3.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.311ns = ( 2.739 - 1.429 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.762     6.110    MULTYCHANNEL/channel[14].single_channel_inst/ADC/Pulser
    SLICE_X77Y28         LUT2 (Prop_lut2_I1_O)        0.105     6.215 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/Inst_flip_flop_time_i_1__13/O
                         net (fo=3, routed)           0.160     6.375    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X76Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.855 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.855    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.953 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.953    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.051 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.051    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.149 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.149    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.247 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.247    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.345 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.345    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.443 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.443    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X76Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.541 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.541    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X76Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.639 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.639    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X76Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.737 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.737    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X76Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.835 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.835    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X76Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.933 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.933    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X76Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.031 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.031    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X76Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.129 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.129    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X76Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.227 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.227    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X76Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.325 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.325    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X76Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.423 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.423    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X76Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.521 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.521    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CO[0]
    SLICE_X76Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.619 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.619    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst_n_0
    SLICE_X76Y46         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915    -0.101 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     1.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.309     2.739    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/Multiclk[0]
    SLICE_X76Y46         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
                         clock pessimism              0.000     2.739    
                         clock uncertainty           -0.137     2.602    
    SLICE_X76Y46         FDCE (Setup_fdce_C_D)       -0.151     2.451    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.451    
                         arrival time                          -8.619    
  -------------------------------------------------------------------
                         slack                                 -6.167    

Slack (VIOLATED) :        -6.164ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out4_clk_wiz_0 rise@1.429ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 2.728ns (74.841%)  route 0.917ns (25.160%))
  Logic Levels:           20  (CARRY4=19 LUT2=1)
  Clock Path Skew:        -3.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 2.737 - 1.429 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.642     5.989    MULTYCHANNEL/channel[12].single_channel_inst/ADC/Pulser
    SLICE_X72Y29         LUT2 (Prop_lut2_I1_O)        0.105     6.094 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Inst_flip_flop_time_i_1__11/O
                         net (fo=3, routed)           0.276     6.369    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X75Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.849 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.849    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.947 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.947    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.045 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.045    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.143 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.143    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.241 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.241    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.339 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.339    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.437 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.437    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X75Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.535 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.535    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.633 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.633    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.731 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.731    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.829 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.829    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.927 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.927    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.025 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.025    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X75Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.123 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.123    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X75Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.221 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.221    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X75Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.319 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.319    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X75Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.417 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.417    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X75Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.515 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.515    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CO[0]
    SLICE_X75Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.613 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.613    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst_n_0
    SLICE_X75Y46         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915    -0.101 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     1.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.307     2.737    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/Multiclk[0]
    SLICE_X75Y46         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
                         clock pessimism              0.000     2.737    
                         clock uncertainty           -0.137     2.600    
    SLICE_X75Y46         FDCE (Setup_fdce_C_D)       -0.151     2.449    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.449    
                         arrival time                          -8.613    
  -------------------------------------------------------------------
                         slack                                 -6.164    

Slack (VIOLATED) :        -6.158ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out4_clk_wiz_0 rise@1.429ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 2.728ns (74.964%)  route 0.911ns (25.036%))
  Logic Levels:           20  (CARRY4=19 LUT2=1)
  Clock Path Skew:        -3.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 2.737 - 1.429 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.639     5.987    MULTYCHANNEL/channel[15].single_channel_inst/ADC/Pulser
    SLICE_X72Y29         LUT2 (Prop_lut2_I1_O)        0.105     6.092 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Inst_flip_flop_time_i_1__14/O
                         net (fo=3, routed)           0.272     6.363    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X74Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.843 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.843    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.941    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.039    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.137    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.235 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.235    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.333 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.333    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.431 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.431    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X74Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.529 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.529    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.627 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.627    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.725 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.725    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.823 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.823    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.921 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.921    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.019 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.019    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X74Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.117 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.117    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X74Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.215 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.215    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.313 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.313    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X74Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.411 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.411    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X74Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.509 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.509    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CO[0]
    SLICE_X74Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.607 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.607    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst_n_0
    SLICE_X74Y47         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915    -0.101 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     1.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.307     2.737    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/Multiclk[0]
    SLICE_X74Y47         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
                         clock pessimism              0.000     2.737    
                         clock uncertainty           -0.137     2.600    
    SLICE_X74Y47         FDCE (Setup_fdce_C_D)       -0.151     2.449    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.449    
                         arrival time                          -8.607    
  -------------------------------------------------------------------
                         slack                                 -6.158    

Slack (VIOLATED) :        -6.115ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out4_clk_wiz_0 rise@1.429ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.592ns  (logic 2.728ns (75.950%)  route 0.864ns (24.050%))
  Logic Levels:           20  (CARRY4=19 LUT2=1)
  Clock Path Skew:        -3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 2.733 - 1.429 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.589     5.936    MULTYCHANNEL/channel[4].single_channel_inst/ADC/Pulser
    SLICE_X63Y29         LUT2 (Prop_lut2_I0_O)        0.105     6.041 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Inst_flip_flop_time_i_1__3/O
                         net (fo=3, routed)           0.275     6.316    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X61Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.796 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.796    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.894 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.894    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.992 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.992    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.090 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.090    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.188 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.188    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.286 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.286    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.384 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.384    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.482 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.482    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.580 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.580    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.678 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.678    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.776 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.776    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.874 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.874    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.972 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.972    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.070 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.070    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.168 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.168    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.266 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.266    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.364 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.364    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X61Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.462 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.462    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CO[0]
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.560 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.560    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst_n_0
    SLICE_X61Y46         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915    -0.101 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     1.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.303     2.733    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/Multiclk[0]
    SLICE_X61Y46         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
                         clock pessimism              0.000     2.733    
                         clock uncertainty           -0.137     2.596    
    SLICE_X61Y46         FDCE (Setup_fdce_C_D)       -0.151     2.445    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.445    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                 -6.115    

Slack (VIOLATED) :        -6.084ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out4_clk_wiz_0 rise@1.429ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 2.728ns (76.702%)  route 0.829ns (23.298%))
  Logic Levels:           20  (CARRY4=19 LUT2=1)
  Clock Path Skew:        -3.667ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns = ( 2.729 - 1.429 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.381     5.728    MULTYCHANNEL/channel[1].single_channel_inst/ADC/Pulser
    SLICE_X64Y30         LUT2 (Prop_lut2_I1_O)        0.105     5.833 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Inst_flip_flop_time_i_1__0/O
                         net (fo=3, routed)           0.448     6.281    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X55Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.761 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.761    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.859 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.859    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.957 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.957    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.055 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.055    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.153 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.153    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.251 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.251    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.349 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.349    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.447 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.447    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X55Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.545 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.545    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X55Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.643 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.643    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X55Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.741 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.741    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.839 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.839    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.937 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.937    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.035 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.035    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.133 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.133    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.231 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.231    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X55Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.329 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.329    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X55Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.427 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.427    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CO[0]
    SLICE_X55Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.525 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.525    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst_n_0
    SLICE_X55Y47         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915    -0.101 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     1.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.299     2.729    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/Multiclk[0]
    SLICE_X55Y47         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
                         clock pessimism              0.000     2.729    
                         clock uncertainty           -0.137     2.592    
    SLICE_X55Y47         FDCE (Setup_fdce_C_D)       -0.151     2.441    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.441    
                         arrival time                          -8.525    
  -------------------------------------------------------------------
                         slack                                 -6.084    

Slack (VIOLATED) :        -6.071ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out4_clk_wiz_0 rise@1.429ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 2.728ns (76.792%)  route 0.824ns (23.208%))
  Logic Levels:           20  (CARRY4=19 LUT2=1)
  Clock Path Skew:        -3.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.309ns = ( 2.737 - 1.429 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.670     6.017    MULTYCHANNEL/channel[11].single_channel_inst/ADC/Pulser
    SLICE_X72Y26         LUT2 (Prop_lut2_I1_O)        0.105     6.122 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/Inst_flip_flop_time_i_1__10/O
                         net (fo=3, routed)           0.155     6.277    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X73Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.757 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.757    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.855 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.855    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.953 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.953    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.051 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.051    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.149 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.149    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.247 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.247    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.345 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.345    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X73Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.443 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.443    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.541 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.541    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.639 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.639    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.737 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.737    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.835 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.835    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.933 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.933    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X73Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.031 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.031    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.129 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.129    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.227 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.227    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.325 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.325    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X73Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.423 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.423    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CO[0]
    SLICE_X73Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.521 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.521    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst_n_0
    SLICE_X73Y44         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915    -0.101 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     1.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.307     2.737    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/Multiclk[0]
    SLICE_X73Y44         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
                         clock pessimism              0.000     2.737    
                         clock uncertainty           -0.137     2.600    
    SLICE_X73Y44         FDCE (Setup_fdce_C_D)       -0.151     2.449    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.449    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                 -6.071    

Slack (VIOLATED) :        -6.064ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out4_clk_wiz_0 rise@1.429ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 2.778ns (77.490%)  route 0.807ns (22.510%))
  Logic Levels:           20  (CARRY4=19 LUT2=1)
  Clock Path Skew:        -3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 2.733 - 1.429 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.540     5.887    MULTYCHANNEL/channel[6].single_channel_inst/ADC/Pulser
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     5.992 r  MULTYCHANNEL/channel[6].single_channel_inst/ADC/Inst_flip_flop_time_i_1__5/O
                         net (fo=3, routed)           0.267     6.259    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X62Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.753 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.753    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.853    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.953    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.053 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.053    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.153 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.153    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.253 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.253    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.353 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.353    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.453 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.453    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.553 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.553    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.653 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.653    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.753 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.753    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.853 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.853    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.953 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.953    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.053 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.053    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.153 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.153    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.253 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.253    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.353 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.353    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.453 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.453    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CO[0]
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.553 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.553    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst_n_0
    SLICE_X62Y45         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915    -0.101 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     1.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.303     2.733    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/Multiclk[0]
    SLICE_X62Y45         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
                         clock pessimism              0.000     2.733    
                         clock uncertainty           -0.137     2.596    
    SLICE_X62Y45         FDCE (Setup_fdce_C_D)       -0.107     2.489    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.489    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                 -6.064    

Slack (VIOLATED) :        -6.057ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.429ns  (clk_out4_clk_wiz_0 rise@1.429ns - Quartz25 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 2.728ns (77.135%)  route 0.809ns (22.865%))
  Logic Levels:           20  (CARRY4=19 LUT2=1)
  Clock Path Skew:        -3.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.308ns = ( 2.736 - 1.429 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.544     5.892    MULTYCHANNEL/channel[13].single_channel_inst/ADC/Pulser
    SLICE_X70Y27         LUT2 (Prop_lut2_I1_O)        0.105     5.997 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/Inst_flip_flop_time_i_1__12/O
                         net (fo=3, routed)           0.264     6.261    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X71Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.741 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.741    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.839 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.839    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.937 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.937    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.035 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.035    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.133 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.133    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.231 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.231    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.329 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.329    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X71Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.427 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.427    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.525 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.525    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.623 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.623    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.721 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.721    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.819 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.819    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.917 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.917    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X71Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.015 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.015    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X71Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.113 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.113    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/o_digital_reg_0[0]
    SLICE_X71Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.211 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_ret/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.211    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/o_digital_reg_0[0]
    SLICE_X71Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.309 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rett/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.309    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/o_digital_reg_0[0]
    SLICE_X71Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.407 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_rettt/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     8.407    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CO[0]
    SLICE_X71Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.505 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     8.505    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/CARRY4_inst_n_0
    SLICE_X71Y46         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 rise edge)
                                                      1.429     1.429 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.429 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     2.814    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.915    -0.101 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.454     1.354    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.431 r  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         1.306     2.736    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/Multiclk[0]
    SLICE_X71Y46         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg/C
                         clock pessimism              0.000     2.736    
                         clock uncertainty           -0.137     2.599    
    SLICE_X71Y46         FDCE (Setup_fdce_C_D)       -0.151     2.448    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/Inst_ff_interno_retttt/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.448    
                         arrival time                          -8.505    
  -------------------------------------------------------------------
                         slack                                 -6.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.058ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.071ns  (clk_out4_clk_wiz_0 fall@38.929ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.148ns  (logic 0.788ns (68.638%)  route 0.360ns (31.362%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 39.782 - 38.929 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.290    42.292    MULTYCHANNEL/channel[8].single_channel_inst/ADC/Pulser
    SLICE_X69Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.337 r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/Inst_flip_flop_time_i_1__7/O
                         net (fo=3, routed)           0.070    42.407    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X68Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.580 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.580    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.619 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.619    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.658 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.658    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.697 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.697    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.736 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.736    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.775 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.775    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.814 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.814    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X68Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.853 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.853    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.892 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.892    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.931 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.931    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.970 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.970    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.009 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.009    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CO[0]
    SLICE_X68Y42         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     38.929    38.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.793    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    38.326 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    38.902    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    38.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.851    39.782    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X68Y42         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.782    
                         clock uncertainty            0.137    39.919    
    SLICE_X68Y42         FDCE (Hold_fdce_C_D)         0.033    39.952    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.952    
                         arrival time                          43.009    
  -------------------------------------------------------------------
                         slack                                  3.058    

Slack (MET) :             3.085ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.071ns  (clk_out4_clk_wiz_0 fall@38.929ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.174ns  (logic 0.788ns (67.102%)  route 0.386ns (32.898%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 39.781 - 38.929 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.261    42.263    MULTYCHANNEL/channel[5].single_channel_inst/ADC/Pulser
    SLICE_X63Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.308 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/Inst_flip_flop_time_i_1__4/O
                         net (fo=3, routed)           0.126    42.434    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X59Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.607 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.607    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.646 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.646    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.685 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.685    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.724 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.724    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.763 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.763    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.802 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.802    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.841 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.841    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.880 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.880    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.919 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.919    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.958 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.958    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.997 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.997    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.036 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.036    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CO[0]
    SLICE_X59Y43         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     38.929    38.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.793    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    38.326 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    38.902    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    38.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.850    39.781    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X59Y43         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.781    
                         clock uncertainty            0.137    39.918    
    SLICE_X59Y43         FDCE (Hold_fdce_C_D)         0.033    39.951    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.951    
                         arrival time                          43.036    
  -------------------------------------------------------------------
                         slack                                  3.085    

Slack (MET) :             3.087ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.071ns  (clk_out4_clk_wiz_0 fall@38.929ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.177ns  (logic 0.788ns (66.966%)  route 0.389ns (33.034%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 39.782 - 38.929 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.265    42.267    MULTYCHANNEL/channel[17].single_channel_inst/ADC/Pulser
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.312 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Inst_flip_flop_time_i_1__16/O
                         net (fo=3, routed)           0.124    42.436    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X64Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.609 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.609    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.648 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.648    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.687 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.687    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.726 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.726    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.765 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.765    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.804 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.804    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.843 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.843    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.882 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.882    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.921 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.921    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.960 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.960    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.999 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.999    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.038 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.038    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CO[0]
    SLICE_X64Y43         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     38.929    38.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.793    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    38.326 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    38.902    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    38.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.851    39.782    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X64Y43         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.782    
                         clock uncertainty            0.137    39.919    
    SLICE_X64Y43         FDCE (Hold_fdce_C_D)         0.033    39.952    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.952    
                         arrival time                          43.038    
  -------------------------------------------------------------------
                         slack                                  3.087    

Slack (MET) :             3.092ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.071ns  (clk_out4_clk_wiz_0 fall@38.929ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.182ns  (logic 0.788ns (66.652%)  route 0.394ns (33.348%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 39.782 - 38.929 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.269    42.271    MULTYCHANNEL/channel[0].single_channel_inst/ADC/Pulser
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.316 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/Inst_flip_flop_time_i_1/O
                         net (fo=3, routed)           0.126    42.442    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X63Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.615 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.615    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.654 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.654    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.693 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.693    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.732 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.732    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.771 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.771    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.810 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.810    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.849 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.849    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.888 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.888    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.927 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.927    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.966 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.966    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.005 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.005    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.044 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.044    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CO[0]
    SLICE_X63Y43         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     38.929    38.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.793    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    38.326 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    38.902    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    38.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.851    39.782    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X63Y43         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.782    
                         clock uncertainty            0.137    39.919    
    SLICE_X63Y43         FDCE (Hold_fdce_C_D)         0.033    39.952    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.952    
                         arrival time                          43.044    
  -------------------------------------------------------------------
                         slack                                  3.092    

Slack (MET) :             3.097ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.071ns  (clk_out4_clk_wiz_0 fall@38.929ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.187ns  (logic 0.788ns (66.392%)  route 0.399ns (33.608%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 39.782 - 38.929 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.233    42.235    MULTYCHANNEL/channel[16].single_channel_inst/ADC/Pulser
    SLICE_X67Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.280 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Inst_flip_flop_time_i_1__15/O
                         net (fo=3, routed)           0.166    42.446    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X67Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.619 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.619    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.658 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.658    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.697 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.697    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.736 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.736    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.775 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.775    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.814 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.814    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.853 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.853    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.892 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.892    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.931 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.931    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.970 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.970    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.009 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.009    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.048 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.048    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CO[0]
    SLICE_X67Y43         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     38.929    38.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.793    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    38.326 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    38.902    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    38.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.851    39.782    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X67Y43         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.782    
                         clock uncertainty            0.137    39.919    
    SLICE_X67Y43         FDCE (Hold_fdce_C_D)         0.033    39.952    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.952    
                         arrival time                          43.048    
  -------------------------------------------------------------------
                         slack                                  3.097    

Slack (MET) :             3.124ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.071ns  (clk_out4_clk_wiz_0 fall@38.929ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.214ns  (logic 0.788ns (64.901%)  route 0.426ns (35.099%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 39.782 - 38.929 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.258    42.260    MULTYCHANNEL/channel[3].single_channel_inst/ADC/Pulser
    SLICE_X63Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.305 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Inst_flip_flop_time_i_1__2/O
                         net (fo=3, routed)           0.168    42.474    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X60Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.647 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.647    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.686 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.686    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.725 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.725    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.764 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.764    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.803 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.803    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.842 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.842    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.881 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.881    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.920 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.920    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.959 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.959    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.998 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.998    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.037 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.037    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.076 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.076    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CO[0]
    SLICE_X60Y43         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     38.929    38.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.793    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    38.326 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    38.902    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    38.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.851    39.782    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X60Y43         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.782    
                         clock uncertainty            0.137    39.919    
    SLICE_X60Y43         FDCE (Hold_fdce_C_D)         0.033    39.952    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.952    
                         arrival time                          43.076    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.127ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.071ns  (clk_out4_clk_wiz_0 fall@38.929ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.215ns  (logic 0.788ns (64.864%)  route 0.427ns (35.136%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 39.780 - 38.929 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.312    42.314    MULTYCHANNEL/channel[18].single_channel_inst/ADC/Pulser
    SLICE_X59Y31         LUT2 (Prop_lut2_I0_O)        0.045    42.359 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Inst_flip_flop_time_i_1__17/O
                         net (fo=3, routed)           0.115    42.474    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X56Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.647 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.647    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.686 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.686    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.725 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.725    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.764 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.764    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.803 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.803    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.842 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.842    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.881 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.881    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.920 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.920    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.959 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.959    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.998 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.998    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.037 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.037    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.076 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.076    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CO[0]
    SLICE_X56Y42         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     38.929    38.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.793    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    38.326 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    38.902    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    38.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.849    39.780    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X56Y42         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.780    
                         clock uncertainty            0.137    39.917    
    SLICE_X56Y42         FDCE (Hold_fdce_C_D)         0.033    39.950    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.950    
                         arrival time                          43.076    
  -------------------------------------------------------------------
                         slack                                  3.127    

Slack (MET) :             3.127ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.071ns  (clk_out4_clk_wiz_0 fall@38.929ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.217ns  (logic 0.788ns (64.740%)  route 0.429ns (35.260%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 39.782 - 38.929 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.317    42.319    MULTYCHANNEL/channel[9].single_channel_inst/ADC/Pulser
    SLICE_X69Y30         LUT2 (Prop_lut2_I1_O)        0.045    42.364 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Inst_flip_flop_time_i_1__8/O
                         net (fo=3, routed)           0.113    42.477    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X70Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.650 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.650    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.689 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.689    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.728 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.728    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.767 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.767    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.806 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.806    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.845 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.845    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.884 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.884    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X70Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.923 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.923    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.962 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.962    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.001 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.001    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.040 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.040    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.079 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.079    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CO[0]
    SLICE_X70Y42         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     38.929    38.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.793    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    38.326 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    38.902    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    38.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.851    39.782    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X70Y42         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.782    
                         clock uncertainty            0.137    39.919    
    SLICE_X70Y42         FDCE (Hold_fdce_C_D)         0.033    39.952    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.952    
                         arrival time                          43.079    
  -------------------------------------------------------------------
                         slack                                  3.127    

Slack (MET) :             3.132ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.071ns  (clk_out4_clk_wiz_0 fall@38.929ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.221ns  (logic 0.788ns (64.553%)  route 0.433ns (35.447%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 39.780 - 38.929 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.369    42.371    MULTYCHANNEL/channel[2].single_channel_inst/ADC/Pulser
    SLICE_X56Y29         LUT2 (Prop_lut2_I1_O)        0.045    42.416 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Inst_flip_flop_time_i_1__1/O
                         net (fo=3, routed)           0.064    42.480    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X57Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.653 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.653    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.692 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.692    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.731 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.731    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.770 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.770    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.809 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.809    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.848 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.848    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.887 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.887    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.926 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.926    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.965 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.965    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.004 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.004    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.043 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.043    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.082 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.082    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CO[0]
    SLICE_X57Y40         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     38.929    38.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.793    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    38.326 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    38.902    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    38.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.849    39.780    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X57Y40         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.780    
                         clock uncertainty            0.137    39.917    
    SLICE_X57Y40         FDCE (Hold_fdce_C_D)         0.033    39.950    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.950    
                         arrival time                          43.082    
  -------------------------------------------------------------------
                         slack                                  3.132    

Slack (MET) :             3.137ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out4_clk_wiz_0  {rise@1.429ns fall@3.929ns period=5.000ns})
  Path Group:             clk_out4_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.071ns  (clk_out4_clk_wiz_0 fall@38.929ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.251ns  (logic 0.805ns (64.350%)  route 0.446ns (35.650%))
  Logic Levels:           13  (CARRY4=12 LUT2=1)
  Clock Path Skew:        -1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 39.780 - 38.929 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.325    42.327    MULTYCHANNEL/channel[6].single_channel_inst/ADC/Pulser
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045    42.372 r  MULTYCHANNEL/channel[6].single_channel_inst/ADC/Inst_flip_flop_time_i_1__5/O
                         net (fo=3, routed)           0.121    42.493    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X62Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    42.672 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.672    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.712 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.712    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.752 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.752    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.792 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.792    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.832 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.832    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.872 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.872    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.912 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.912    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.952 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.952    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.992 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.992    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.032 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.032    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.072 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.072    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.112 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.112    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CO[0]
    SLICE_X62Y38         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out4_clk_wiz_0 fall edge)
                                                     38.929    38.929 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    38.929 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    39.793    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.467    38.326 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    38.902    multiphase_clock/inst/clk_out4_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    38.931 f  multiphase_clock/inst/clkout4_buf/O
                         net (fo=171, routed)         0.849    39.780    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X62Y38         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    39.780    
                         clock uncertainty            0.137    39.917    
    SLICE_X62Y38         FDCE (Hold_fdce_C_D)         0.059    39.976    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -39.976    
                         arrival time                          43.112    
  -------------------------------------------------------------------
                         slack                                  3.137    





---------------------------------------------------------------------------------------------------
From Clock:  Quartz25
  To Clock:  clk_out5_clk_wiz_0

Setup :           38  Failing Endpoints,  Worst Slack       -4.602ns,  Total Violation     -133.540ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.739ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.602ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.786ns  (clk_out5_clk_wiz_0 rise@1.786ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 1.454ns (59.975%)  route 0.970ns (40.025%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -3.675ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 3.079 - 1.786 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.699     6.046    MULTYCHANNEL/channel[7].single_channel_inst/ADC/Pulser
    SLICE_X64Y22         LUT2 (Prop_lut2_I1_O)        0.105     6.151 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/Inst_flip_flop_time_i_1__6/O
                         net (fo=3, routed)           0.263     6.415    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X65Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.895 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.895    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.993 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.993    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.091 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.091    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.189 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.197    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.295    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.393 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.393    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CO[0]
    SLICE_X65Y26         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     0.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     1.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.291     3.079    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X65Y26         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.079    
                         clock uncertainty           -0.137     2.941    
    SLICE_X65Y26         FDCE (Setup_fdce_C_D)       -0.151     2.790    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.790    
                         arrival time                          -7.393    
  -------------------------------------------------------------------
                         slack                                 -4.602    

Slack (VIOLATED) :        -4.578ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.786ns  (clk_out5_clk_wiz_0 rise@1.786ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 1.478ns (60.433%)  route 0.968ns (39.567%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 3.081 - 1.786 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.805     6.152    MULTYCHANNEL/channel[10].single_channel_inst/ADC/Pulser
    SLICE_X67Y22         LUT2 (Prop_lut2_I0_O)        0.105     6.257 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Inst_flip_flop_time_i_1__9/O
                         net (fo=3, routed)           0.155     6.412    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X66Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.906 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.906    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.006 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.006    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.106 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.114    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.214 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.214    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.314 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.314    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.414 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.414    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CO[0]
    SLICE_X66Y27         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     0.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     1.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.293     3.081    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X66Y27         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.081    
                         clock uncertainty           -0.137     2.943    
    SLICE_X66Y27         FDCE (Setup_fdce_C_D)       -0.107     2.836    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.836    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                 -4.578    

Slack (VIOLATED) :        -4.542ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.786ns  (clk_out5_clk_wiz_0 rise@1.786ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.376ns  (logic 1.454ns (61.189%)  route 0.922ns (38.811%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 3.091 - 1.786 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.762     6.110    MULTYCHANNEL/channel[14].single_channel_inst/ADC/Pulser
    SLICE_X77Y28         LUT2 (Prop_lut2_I1_O)        0.105     6.215 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/Inst_flip_flop_time_i_1__13/O
                         net (fo=3, routed)           0.160     6.375    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X76Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.855 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.855    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.953 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.953    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.051 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.051    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.149 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.149    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.247 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.247    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.345 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.345    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CO[0]
    SLICE_X76Y33         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     0.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     1.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.303     3.091    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X76Y33         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.091    
                         clock uncertainty           -0.137     2.953    
    SLICE_X76Y33         FDCE (Setup_fdce_C_D)       -0.151     2.802    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.802    
                         arrival time                          -7.345    
  -------------------------------------------------------------------
                         slack                                 -4.542    

Slack (VIOLATED) :        -4.539ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.786ns  (clk_out5_clk_wiz_0 rise@1.786ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 1.454ns (61.322%)  route 0.917ns (38.678%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 3.089 - 1.786 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.642     5.989    MULTYCHANNEL/channel[12].single_channel_inst/ADC/Pulser
    SLICE_X72Y29         LUT2 (Prop_lut2_I1_O)        0.105     6.094 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Inst_flip_flop_time_i_1__11/O
                         net (fo=3, routed)           0.276     6.369    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X75Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.849 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.849    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.947 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.947    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.045 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.045    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.143 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.143    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.241 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.241    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.339 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.339    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CO[0]
    SLICE_X75Y33         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     0.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     1.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.301     3.089    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X75Y33         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.089    
                         clock uncertainty           -0.137     2.951    
    SLICE_X75Y33         FDCE (Setup_fdce_C_D)       -0.151     2.800    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.800    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                 -4.539    

Slack (VIOLATED) :        -4.533ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.786ns  (clk_out5_clk_wiz_0 rise@1.786ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 1.454ns (61.478%)  route 0.911ns (38.522%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 3.089 - 1.786 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.639     5.987    MULTYCHANNEL/channel[15].single_channel_inst/ADC/Pulser
    SLICE_X72Y29         LUT2 (Prop_lut2_I1_O)        0.105     6.092 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Inst_flip_flop_time_i_1__14/O
                         net (fo=3, routed)           0.272     6.363    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X74Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.843 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.843    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.941    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.039    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.137    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.235 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.235    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.333 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.333    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CO[0]
    SLICE_X74Y34         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     0.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     1.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.301     3.089    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X74Y34         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.089    
                         clock uncertainty           -0.137     2.951    
    SLICE_X74Y34         FDCE (Setup_fdce_C_D)       -0.151     2.800    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.800    
                         arrival time                          -7.333    
  -------------------------------------------------------------------
                         slack                                 -4.533    

Slack (VIOLATED) :        -4.490ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.786ns  (clk_out5_clk_wiz_0 rise@1.786ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.318ns  (logic 1.454ns (62.731%)  route 0.864ns (37.269%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -3.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 3.085 - 1.786 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.589     5.936    MULTYCHANNEL/channel[4].single_channel_inst/ADC/Pulser
    SLICE_X63Y29         LUT2 (Prop_lut2_I0_O)        0.105     6.041 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Inst_flip_flop_time_i_1__3/O
                         net (fo=3, routed)           0.275     6.316    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X61Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.796 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.796    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.894 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.894    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.992 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.992    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.090 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.090    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.188 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.188    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.286 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.286    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CO[0]
    SLICE_X61Y33         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     0.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     1.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.297     3.085    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X61Y33         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.085    
                         clock uncertainty           -0.137     2.947    
    SLICE_X61Y33         FDCE (Setup_fdce_C_D)       -0.151     2.796    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.796    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                 -4.490    

Slack (VIOLATED) :        -4.458ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.786ns  (clk_out5_clk_wiz_0 rise@1.786ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.283ns  (logic 1.454ns (63.699%)  route 0.829ns (36.301%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 3.081 - 1.786 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.381     5.728    MULTYCHANNEL/channel[1].single_channel_inst/ADC/Pulser
    SLICE_X64Y30         LUT2 (Prop_lut2_I1_O)        0.105     5.833 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Inst_flip_flop_time_i_1__0/O
                         net (fo=3, routed)           0.448     6.281    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X55Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.761 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.761    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.859 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.859    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.957 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.957    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.055 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.055    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.153 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.153    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.251 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.251    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CO[0]
    SLICE_X55Y34         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     0.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     1.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.293     3.081    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X55Y34         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.081    
                         clock uncertainty           -0.137     2.943    
    SLICE_X55Y34         FDCE (Setup_fdce_C_D)       -0.151     2.792    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.792    
                         arrival time                          -7.251    
  -------------------------------------------------------------------
                         slack                                 -4.458    

Slack (VIOLATED) :        -4.432ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.786ns  (clk_out5_clk_wiz_0 rise@1.786ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 1.454ns (64.261%)  route 0.809ns (35.739%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 3.088 - 1.786 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.544     5.892    MULTYCHANNEL/channel[13].single_channel_inst/ADC/Pulser
    SLICE_X70Y27         LUT2 (Prop_lut2_I1_O)        0.105     5.997 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/Inst_flip_flop_time_i_1__12/O
                         net (fo=3, routed)           0.264     6.261    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X71Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.741 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.741    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.839 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.839    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.937 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.937    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.035 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.035    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.133 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.133    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.231 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.231    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CO[0]
    SLICE_X71Y33         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     0.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     1.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.300     3.088    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X71Y33         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.088    
                         clock uncertainty           -0.137     2.950    
    SLICE_X71Y33         FDCE (Setup_fdce_C_D)       -0.151     2.799    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.799    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                 -4.432    

Slack (VIOLATED) :        -4.424ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.786ns  (clk_out5_clk_wiz_0 rise@1.786ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.257ns  (logic 1.454ns (64.417%)  route 0.803ns (35.583%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 3.090 - 1.786 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.525     5.872    MULTYCHANNEL/channel[9].single_channel_inst/ADC/Pulser
    SLICE_X69Y30         LUT2 (Prop_lut2_I1_O)        0.105     5.977 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Inst_flip_flop_time_i_1__8/O
                         net (fo=3, routed)           0.279     6.255    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X70Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.735 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.735    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.833 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.833    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.931 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.931    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.029 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.029    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.127 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.127    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.225 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.225    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CO[0]
    SLICE_X70Y36         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     0.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     1.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.302     3.090    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X70Y36         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.090    
                         clock uncertainty           -0.137     2.952    
    SLICE_X70Y36         FDCE (Setup_fdce_C_D)       -0.151     2.801    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.801    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                 -4.424    

Slack (VIOLATED) :        -4.414ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.786ns  (clk_out5_clk_wiz_0 rise@1.786ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.285ns  (logic 1.478ns (64.684%)  route 0.807ns (35.316%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -3.670ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 3.084 - 1.786 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.540     5.887    MULTYCHANNEL/channel[6].single_channel_inst/ADC/Pulser
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     5.992 r  MULTYCHANNEL/channel[6].single_channel_inst/ADC/Inst_flip_flop_time_i_1__5/O
                         net (fo=3, routed)           0.267     6.259    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X62Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.753 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.753    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.853    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.953    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.053 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.053    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.153 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.153    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.253 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.253    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CO[0]
    SLICE_X62Y32         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 rise edge)
                                                      1.786     1.786 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     1.786 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.172    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -2.915     0.256 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           1.454     1.711    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077     1.788 r  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          1.296     3.084    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/Multiclk[0]
    SLICE_X62Y32         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.084    
                         clock uncertainty           -0.137     2.946    
    SLICE_X62Y32         FDCE (Setup_fdce_C_D)       -0.107     2.839    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          2.839    
                         arrival time                          -7.253    
  -------------------------------------------------------------------
                         slack                                 -4.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.739ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.714ns  (clk_out5_clk_wiz_0 fall@39.286ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.187ns  (logic 0.827ns (69.669%)  route 0.360ns (30.331%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -1.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 40.140 - 39.286 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.290    42.292    MULTYCHANNEL/channel[8].single_channel_inst/ADC/Pulser
    SLICE_X69Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.337 r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/Inst_flip_flop_time_i_1__7/O
                         net (fo=3, routed)           0.070    42.407    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X68Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.580 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.580    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.619 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.619    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.658 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.658    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.697 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.697    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.736 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.736    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.775 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.775    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.814 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.814    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X68Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.853 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.853    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.892 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.892    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.931 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.931    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.970 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.970    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.009 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.009    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.049 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.049    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CO[0]
    SLICE_X68Y43         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 fall edge)
                                                     39.286    39.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.150    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    38.683 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576    39.259    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    39.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.852    40.140    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X68Y43         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.140    
                         clock uncertainty            0.137    40.277    
    SLICE_X68Y43         FDCE (Hold_fdce_C_D)         0.033    40.310    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.310    
                         arrival time                          43.048    
  -------------------------------------------------------------------
                         slack                                  2.739    

Slack (MET) :             2.767ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.714ns  (clk_out5_clk_wiz_0 fall@39.286ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.213ns  (logic 0.827ns (68.160%)  route 0.386ns (31.840%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 40.138 - 39.286 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.261    42.263    MULTYCHANNEL/channel[5].single_channel_inst/ADC/Pulser
    SLICE_X63Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.308 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/Inst_flip_flop_time_i_1__4/O
                         net (fo=3, routed)           0.126    42.434    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X59Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.607 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.607    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.646 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.646    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.685 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.685    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.724 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.724    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.763 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.763    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.802 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.802    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.841 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.841    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.880 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.880    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.919 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.919    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.958 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.958    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.997 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.997    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.036 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.036    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.075 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.075    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CO[0]
    SLICE_X59Y44         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 fall edge)
                                                     39.286    39.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.150    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    38.683 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576    39.259    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    39.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.850    40.138    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X59Y44         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.138    
                         clock uncertainty            0.137    40.275    
    SLICE_X59Y44         FDCE (Hold_fdce_C_D)         0.033    40.308    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.308    
                         arrival time                          43.075    
  -------------------------------------------------------------------
                         slack                                  2.767    

Slack (MET) :             2.768ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.714ns  (clk_out5_clk_wiz_0 fall@39.286ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.216ns  (logic 0.827ns (68.026%)  route 0.389ns (31.975%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 40.139 - 39.286 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.265    42.267    MULTYCHANNEL/channel[17].single_channel_inst/ADC/Pulser
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.312 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Inst_flip_flop_time_i_1__16/O
                         net (fo=3, routed)           0.124    42.436    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X64Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.609 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.609    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.648 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.648    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.687 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.687    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.726 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.726    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.765 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.765    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.804 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.804    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.843 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.843    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.882 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.882    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.921 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.921    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.960 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.960    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.999 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.999    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.038 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.038    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.077 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.077    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CO[0]
    SLICE_X64Y44         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 fall edge)
                                                     39.286    39.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.150    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    38.683 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576    39.259    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    39.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.851    40.139    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X64Y44         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.139    
                         clock uncertainty            0.137    40.276    
    SLICE_X64Y44         FDCE (Hold_fdce_C_D)         0.033    40.309    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.309    
                         arrival time                          43.077    
  -------------------------------------------------------------------
                         slack                                  2.768    

Slack (MET) :             2.774ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.714ns  (clk_out5_clk_wiz_0 fall@39.286ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.221ns  (logic 0.827ns (67.717%)  route 0.394ns (32.283%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 40.139 - 39.286 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.269    42.271    MULTYCHANNEL/channel[0].single_channel_inst/ADC/Pulser
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.316 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/Inst_flip_flop_time_i_1/O
                         net (fo=3, routed)           0.126    42.442    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X63Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.615 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.615    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.654 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.654    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.693 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.693    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.732 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.732    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.771 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.771    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.810 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.810    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.849 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.849    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.888 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.888    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.927 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.927    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.966 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.966    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.005 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.005    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.044 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.044    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.083 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.083    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CO[0]
    SLICE_X63Y44         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 fall edge)
                                                     39.286    39.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.150    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    38.683 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576    39.259    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    39.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.851    40.139    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X63Y44         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.139    
                         clock uncertainty            0.137    40.276    
    SLICE_X63Y44         FDCE (Hold_fdce_C_D)         0.033    40.309    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.309    
                         arrival time                          43.083    
  -------------------------------------------------------------------
                         slack                                  2.774    

Slack (MET) :             2.779ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.714ns  (clk_out5_clk_wiz_0 fall@39.286ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.226ns  (logic 0.827ns (67.462%)  route 0.399ns (32.539%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 40.139 - 39.286 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.233    42.235    MULTYCHANNEL/channel[16].single_channel_inst/ADC/Pulser
    SLICE_X67Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.280 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Inst_flip_flop_time_i_1__15/O
                         net (fo=3, routed)           0.166    42.446    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X67Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.619 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.619    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.658 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.658    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.697 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.697    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.736 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.736    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.775 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.775    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.814 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.814    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.853 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.853    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.892 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.892    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.931 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.931    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.970 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.970    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.009 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.009    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.048 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.048    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.087 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.087    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CO[0]
    SLICE_X67Y44         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 fall edge)
                                                     39.286    39.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.150    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    38.683 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576    39.259    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    39.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.851    40.139    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X67Y44         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.139    
                         clock uncertainty            0.137    40.276    
    SLICE_X67Y44         FDCE (Hold_fdce_C_D)         0.033    40.309    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.309    
                         arrival time                          43.087    
  -------------------------------------------------------------------
                         slack                                  2.779    

Slack (MET) :             2.806ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.714ns  (clk_out5_clk_wiz_0 fall@39.286ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.253ns  (logic 0.827ns (65.993%)  route 0.426ns (34.007%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 40.139 - 39.286 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.258    42.260    MULTYCHANNEL/channel[3].single_channel_inst/ADC/Pulser
    SLICE_X63Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.305 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Inst_flip_flop_time_i_1__2/O
                         net (fo=3, routed)           0.168    42.474    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X60Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.647 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.647    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.686 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.686    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.725 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.725    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.764 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.764    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.803 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.803    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.842 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.842    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.881 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.881    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.920 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.920    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.959 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.959    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.998 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.998    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.037 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.037    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.076 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.076    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.115 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.115    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CO[0]
    SLICE_X60Y44         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 fall edge)
                                                     39.286    39.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.150    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    38.683 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576    39.259    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    39.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.851    40.139    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X60Y44         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.139    
                         clock uncertainty            0.137    40.276    
    SLICE_X60Y44         FDCE (Hold_fdce_C_D)         0.033    40.309    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.309    
                         arrival time                          43.115    
  -------------------------------------------------------------------
                         slack                                  2.806    

Slack (MET) :             2.808ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.714ns  (clk_out5_clk_wiz_0 fall@39.286ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.254ns  (logic 0.827ns (65.957%)  route 0.427ns (34.043%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 40.138 - 39.286 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.312    42.314    MULTYCHANNEL/channel[18].single_channel_inst/ADC/Pulser
    SLICE_X59Y31         LUT2 (Prop_lut2_I0_O)        0.045    42.359 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Inst_flip_flop_time_i_1__17/O
                         net (fo=3, routed)           0.115    42.474    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X56Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.647 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.647    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.686 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.686    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.725 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.725    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.764 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.764    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.803 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.803    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.842 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.842    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.881 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.881    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.920 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.920    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.959 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.959    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.998 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.998    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.037 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.037    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.076 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.076    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.115 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.115    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CO[0]
    SLICE_X56Y43         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 fall edge)
                                                     39.286    39.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.150    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    38.683 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576    39.259    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    39.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.850    40.138    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X56Y43         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.138    
                         clock uncertainty            0.137    40.275    
    SLICE_X56Y43         FDCE (Hold_fdce_C_D)         0.033    40.308    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.308    
                         arrival time                          43.115    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.808ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.714ns  (clk_out5_clk_wiz_0 fall@39.286ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.256ns  (logic 0.827ns (65.835%)  route 0.429ns (34.165%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -1.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 40.140 - 39.286 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.317    42.319    MULTYCHANNEL/channel[9].single_channel_inst/ADC/Pulser
    SLICE_X69Y30         LUT2 (Prop_lut2_I1_O)        0.045    42.364 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Inst_flip_flop_time_i_1__8/O
                         net (fo=3, routed)           0.113    42.477    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X70Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.650 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.650    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.689 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.689    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.728 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.728    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.767 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.767    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.806 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.806    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.845 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.845    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.884 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.884    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X70Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.923 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.923    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.962 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.962    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.001 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.001    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.040 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.040    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.079 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.079    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.118 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.118    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CO[0]
    SLICE_X70Y43         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 fall edge)
                                                     39.286    39.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.150    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    38.683 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576    39.259    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    39.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.852    40.140    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X70Y43         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.140    
                         clock uncertainty            0.137    40.277    
    SLICE_X70Y43         FDCE (Hold_fdce_C_D)         0.033    40.310    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.310    
                         arrival time                          43.118    
  -------------------------------------------------------------------
                         slack                                  2.808    

Slack (MET) :             2.814ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.714ns  (clk_out5_clk_wiz_0 fall@39.286ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.260ns  (logic 0.827ns (65.650%)  route 0.433ns (34.350%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 40.137 - 39.286 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.369    42.371    MULTYCHANNEL/channel[2].single_channel_inst/ADC/Pulser
    SLICE_X56Y29         LUT2 (Prop_lut2_I1_O)        0.045    42.416 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Inst_flip_flop_time_i_1__1/O
                         net (fo=3, routed)           0.064    42.480    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X57Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.653 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.653    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.692 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.692    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.731 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.731    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.770 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.770    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.809 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.809    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.848 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.848    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.887 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.887    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.926 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.926    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.965 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.965    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.004 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.004    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.043 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.043    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.082 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.082    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.121 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.121    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CO[0]
    SLICE_X57Y41         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 fall edge)
                                                     39.286    39.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.150    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    38.683 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576    39.259    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    39.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.849    40.137    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X57Y41         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.137    
                         clock uncertainty            0.137    40.274    
    SLICE_X57Y41         FDCE (Hold_fdce_C_D)         0.033    40.307    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.307    
                         arrival time                          43.121    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.820ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out5_clk_wiz_0  {rise@1.786ns fall@4.286ns period=5.000ns})
  Path Group:             clk_out5_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.714ns  (clk_out5_clk_wiz_0 fall@39.286ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.291ns  (logic 0.845ns (65.455%)  route 0.446ns (34.545%))
  Logic Levels:           14  (CARRY4=13 LUT2=1)
  Clock Path Skew:        -1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 40.137 - 39.286 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.325    42.327    MULTYCHANNEL/channel[6].single_channel_inst/ADC/Pulser
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045    42.372 r  MULTYCHANNEL/channel[6].single_channel_inst/ADC/Inst_flip_flop_time_i_1__5/O
                         net (fo=3, routed)           0.121    42.493    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X62Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    42.672 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.672    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.712 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.712    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.752 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.752    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.792 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.792    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.832 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.832    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.872 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.872    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.912 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.912    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.952 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.952    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.992 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.992    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.032 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.032    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.072 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.072    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.112 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.112    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.152 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.152    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CO[0]
    SLICE_X62Y39         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out5_clk_wiz_0 fall edge)
                                                     39.286    39.286 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.286 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.150    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT4)
                                                     -1.467    38.683 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT4
                         net (fo=1, routed)           0.576    39.259    multiphase_clock/inst/clk_out5_clk_wiz_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    39.288 f  multiphase_clock/inst/clkout5_buf/O
                         net (fo=76, routed)          0.849    40.137    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X62Y39         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.137    
                         clock uncertainty            0.137    40.274    
    SLICE_X62Y39         FDCE (Hold_fdce_C_D)         0.059    40.333    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.333    
                         arrival time                          43.152    
  -------------------------------------------------------------------
                         slack                                  2.820    





---------------------------------------------------------------------------------------------------
From Clock:  Quartz25
  To Clock:  clk_out6_clk_wiz_0

Setup :           38  Failing Endpoints,  Worst Slack       -4.341ns,  Total Violation     -123.142ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.421ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.341ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.143ns  (clk_out6_clk_wiz_0 rise@2.143ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.522ns  (logic 1.552ns (61.530%)  route 0.970ns (38.470%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 3.438 - 2.143 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.699     6.046    MULTYCHANNEL/channel[7].single_channel_inst/ADC/Pulser
    SLICE_X64Y22         LUT2 (Prop_lut2_I1_O)        0.105     6.151 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/Inst_flip_flop_time_i_1__6/O
                         net (fo=3, routed)           0.263     6.415    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X65Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.895 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.895    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.993 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.993    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.091 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.091    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.189 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.197    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.295    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.393 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.393    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.491 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.491    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CO[0]
    SLICE_X65Y27         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     0.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     2.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.293     3.438    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/Multiclk[0]
    SLICE_X65Y27         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.438    
                         clock uncertainty           -0.137     3.301    
    SLICE_X65Y27         FDCE (Setup_fdce_C_D)       -0.151     3.150    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.150    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                 -4.341    

Slack (VIOLATED) :        -4.320ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.143ns  (clk_out6_clk_wiz_0 rise@2.143ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 1.578ns (61.987%)  route 0.968ns (38.013%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 3.438 - 2.143 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.805     6.152    MULTYCHANNEL/channel[10].single_channel_inst/ADC/Pulser
    SLICE_X67Y22         LUT2 (Prop_lut2_I0_O)        0.105     6.257 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Inst_flip_flop_time_i_1__9/O
                         net (fo=3, routed)           0.155     6.412    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X66Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.906 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.906    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.006 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.006    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.106 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.114    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.214 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.214    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.314 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.314    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.414 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.414    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.514 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.514    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CO[0]
    SLICE_X66Y28         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     0.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     2.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.293     3.438    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/Multiclk[0]
    SLICE_X66Y28         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.438    
                         clock uncertainty           -0.137     3.301    
    SLICE_X66Y28         FDCE (Setup_fdce_C_D)       -0.107     3.194    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.194    
                         arrival time                          -7.514    
  -------------------------------------------------------------------
                         slack                                 -4.320    

Slack (VIOLATED) :        -4.283ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.143ns  (clk_out6_clk_wiz_0 rise@2.143ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 1.552ns (62.726%)  route 0.922ns (37.274%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 3.448 - 2.143 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.762     6.110    MULTYCHANNEL/channel[14].single_channel_inst/ADC/Pulser
    SLICE_X77Y28         LUT2 (Prop_lut2_I1_O)        0.105     6.215 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/Inst_flip_flop_time_i_1__13/O
                         net (fo=3, routed)           0.160     6.375    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X76Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.855 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.855    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.953 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.953    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.051 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.051    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.149 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.149    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.247 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.247    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.345 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.345    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.443 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.443    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CO[0]
    SLICE_X76Y34         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     0.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     2.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.303     3.448    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/Multiclk[0]
    SLICE_X76Y34         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.448    
                         clock uncertainty           -0.137     3.311    
    SLICE_X76Y34         FDCE (Setup_fdce_C_D)       -0.151     3.160    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.160    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                 -4.283    

Slack (VIOLATED) :        -4.280ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.143ns  (clk_out6_clk_wiz_0 rise@2.143ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 1.552ns (62.857%)  route 0.917ns (37.143%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 3.446 - 2.143 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.642     5.989    MULTYCHANNEL/channel[12].single_channel_inst/ADC/Pulser
    SLICE_X72Y29         LUT2 (Prop_lut2_I1_O)        0.105     6.094 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Inst_flip_flop_time_i_1__11/O
                         net (fo=3, routed)           0.276     6.369    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X75Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.849 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.849    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.947 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.947    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.045 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.045    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.143 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.143    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.241 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.241    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.339 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.339    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.437 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.437    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CO[0]
    SLICE_X75Y34         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     0.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     2.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.301     3.446    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/Multiclk[0]
    SLICE_X75Y34         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.446    
                         clock uncertainty           -0.137     3.309    
    SLICE_X75Y34         FDCE (Setup_fdce_C_D)       -0.151     3.158    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.158    
                         arrival time                          -7.437    
  -------------------------------------------------------------------
                         slack                                 -4.280    

Slack (VIOLATED) :        -4.231ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.143ns  (clk_out6_clk_wiz_0 rise@2.143ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 1.552ns (64.243%)  route 0.864ns (35.757%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -3.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 3.442 - 2.143 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.589     5.936    MULTYCHANNEL/channel[4].single_channel_inst/ADC/Pulser
    SLICE_X63Y29         LUT2 (Prop_lut2_I0_O)        0.105     6.041 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Inst_flip_flop_time_i_1__3/O
                         net (fo=3, routed)           0.275     6.316    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X61Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.796 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.796    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.894 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.894    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.992 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.992    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.090 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.090    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.188 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.188    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.286 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.286    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.384 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.384    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CO[0]
    SLICE_X61Y34         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     0.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     2.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.297     3.442    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/Multiclk[0]
    SLICE_X61Y34         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.442    
                         clock uncertainty           -0.137     3.305    
    SLICE_X61Y34         FDCE (Setup_fdce_C_D)       -0.151     3.154    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -7.384    
  -------------------------------------------------------------------
                         slack                                 -4.231    

Slack (VIOLATED) :        -4.198ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.143ns  (clk_out6_clk_wiz_0 rise@2.143ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.381ns  (logic 1.552ns (65.193%)  route 0.829ns (34.807%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -3.672ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.296ns = ( 3.439 - 2.143 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.381     5.728    MULTYCHANNEL/channel[1].single_channel_inst/ADC/Pulser
    SLICE_X64Y30         LUT2 (Prop_lut2_I1_O)        0.105     5.833 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Inst_flip_flop_time_i_1__0/O
                         net (fo=3, routed)           0.448     6.281    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X55Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.761 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.761    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.859 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.859    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.957 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.957    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.055 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.055    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.153 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.153    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.251 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.251    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.349 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.349    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CO[0]
    SLICE_X55Y35         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     0.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     2.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.294     3.439    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/Multiclk[0]
    SLICE_X55Y35         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.439    
                         clock uncertainty           -0.137     3.302    
    SLICE_X55Y35         FDCE (Setup_fdce_C_D)       -0.151     3.151    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.151    
                         arrival time                          -7.349    
  -------------------------------------------------------------------
                         slack                                 -4.198    

Slack (VIOLATED) :        -4.172ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.143ns  (clk_out6_clk_wiz_0 rise@2.143ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 1.552ns (65.744%)  route 0.809ns (34.256%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -3.666ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 3.445 - 2.143 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.544     5.892    MULTYCHANNEL/channel[13].single_channel_inst/ADC/Pulser
    SLICE_X70Y27         LUT2 (Prop_lut2_I1_O)        0.105     5.997 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/Inst_flip_flop_time_i_1__12/O
                         net (fo=3, routed)           0.264     6.261    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X71Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.741 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.741    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.839 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.839    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.937 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.937    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.035 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.035    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.133 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.133    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.231 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.231    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.329 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.329    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CO[0]
    SLICE_X71Y34         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     0.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     2.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.300     3.445    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/Multiclk[0]
    SLICE_X71Y34         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.445    
                         clock uncertainty           -0.137     3.308    
    SLICE_X71Y34         FDCE (Setup_fdce_C_D)       -0.151     3.157    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.157    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                 -4.172    

Slack (VIOLATED) :        -4.164ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.143ns  (clk_out6_clk_wiz_0 rise@2.143ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 1.552ns (65.897%)  route 0.803ns (34.103%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 3.448 - 2.143 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.525     5.872    MULTYCHANNEL/channel[9].single_channel_inst/ADC/Pulser
    SLICE_X69Y30         LUT2 (Prop_lut2_I1_O)        0.105     5.977 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Inst_flip_flop_time_i_1__8/O
                         net (fo=3, routed)           0.279     6.255    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X70Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.735 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.735    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.833 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.833    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.931 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.931    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.029 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.029    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.127 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.127    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.225 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.225    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.323 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.323    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CO[0]
    SLICE_X70Y37         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     0.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     2.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.303     3.448    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/Multiclk[0]
    SLICE_X70Y37         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.448    
                         clock uncertainty           -0.137     3.311    
    SLICE_X70Y37         FDCE (Setup_fdce_C_D)       -0.151     3.160    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.160    
                         arrival time                          -7.323    
  -------------------------------------------------------------------
                         slack                                 -4.164    

Slack (VIOLATED) :        -4.156ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.143ns  (clk_out6_clk_wiz_0 rise@2.143ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 1.578ns (66.164%)  route 0.807ns (33.836%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -3.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 3.442 - 2.143 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.540     5.887    MULTYCHANNEL/channel[6].single_channel_inst/ADC/Pulser
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.105     5.992 r  MULTYCHANNEL/channel[6].single_channel_inst/ADC/Inst_flip_flop_time_i_1__5/O
                         net (fo=3, routed)           0.267     6.259    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X62Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.753 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.753    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.853 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.853    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.953 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.953    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.053 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.053    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.153 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.153    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.253 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.253    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.353 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.353    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CO[0]
    SLICE_X62Y33         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     0.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     2.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.297     3.442    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/Multiclk[0]
    SLICE_X62Y33         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.442    
                         clock uncertainty           -0.137     3.305    
    SLICE_X62Y33         FDCE (Setup_fdce_C_D)       -0.107     3.198    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.198    
                         arrival time                          -7.353    
  -------------------------------------------------------------------
                         slack                                 -4.156    

Slack (VIOLATED) :        -4.142ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.143ns  (clk_out6_clk_wiz_0 rise@2.143ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 1.552ns (66.675%)  route 0.776ns (33.325%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -3.669ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.299ns = ( 3.442 - 2.143 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.623     5.970    MULTYCHANNEL/channel[2].single_channel_inst/ADC/Pulser
    SLICE_X56Y29         LUT2 (Prop_lut2_I1_O)        0.105     6.075 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Inst_flip_flop_time_i_1__1/O
                         net (fo=3, routed)           0.153     6.228    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X57Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.708 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.708    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.806 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.806    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.904 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.904    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.002 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.002    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.100 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.100    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.198 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.198    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.296 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.296    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CO[0]
    SLICE_X57Y35         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 rise edge)
                                                      2.143     2.143 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.143 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.529    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.915     0.613 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.454     2.068    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     2.145 r  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         1.297     3.442    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/Multiclk[0]
    SLICE_X57Y35         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.442    
                         clock uncertainty           -0.137     3.305    
    SLICE_X57Y35         FDCE (Setup_fdce_C_D)       -0.151     3.154    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                 -4.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.421ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.357ns  (clk_out6_clk_wiz_0 fall@39.643ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.226ns  (logic 0.866ns (70.634%)  route 0.360ns (29.366%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -1.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 40.497 - 39.643 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.290    42.292    MULTYCHANNEL/channel[8].single_channel_inst/ADC/Pulser
    SLICE_X69Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.337 r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/Inst_flip_flop_time_i_1__7/O
                         net (fo=3, routed)           0.070    42.407    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X68Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.580 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.580    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.619 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.619    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.658 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.658    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.697 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.697    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.736 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.736    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.775 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.775    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.814 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.814    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X68Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.853 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.853    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.892 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.892    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.931 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.931    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.970 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.970    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.009 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.009    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.049 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.049    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.088 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.088    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CO[0]
    SLICE_X68Y44         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 fall edge)
                                                     39.643    39.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.507    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467    39.040 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576    39.616    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.852    40.497    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X68Y44         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.497    
                         clock uncertainty            0.137    40.634    
    SLICE_X68Y44         FDCE (Hold_fdce_C_D)         0.033    40.667    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.667    
                         arrival time                          43.087    
  -------------------------------------------------------------------
                         slack                                  2.421    

Slack (MET) :             2.449ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.357ns  (clk_out6_clk_wiz_0 fall@39.643ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.252ns  (logic 0.866ns (69.151%)  route 0.386ns (30.849%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 40.495 - 39.643 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.261    42.263    MULTYCHANNEL/channel[5].single_channel_inst/ADC/Pulser
    SLICE_X63Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.308 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/Inst_flip_flop_time_i_1__4/O
                         net (fo=3, routed)           0.126    42.434    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X59Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.607 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.607    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.646 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.646    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.685 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.685    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.724 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.724    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.763 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.763    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.802 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.802    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.841 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.841    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.880 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.880    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.919 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.919    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.958 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.958    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.997 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.997    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.036 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.036    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.075 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.075    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.114 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.114    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CO[0]
    SLICE_X59Y45         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 fall edge)
                                                     39.643    39.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.507    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467    39.040 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576    39.616    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.850    40.495    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X59Y45         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.495    
                         clock uncertainty            0.137    40.632    
    SLICE_X59Y45         FDCE (Hold_fdce_C_D)         0.033    40.665    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.665    
                         arrival time                          43.114    
  -------------------------------------------------------------------
                         slack                                  2.449    

Slack (MET) :             2.450ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.357ns  (clk_out6_clk_wiz_0 fall@39.643ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.255ns  (logic 0.866ns (69.019%)  route 0.389ns (30.981%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 40.496 - 39.643 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.265    42.267    MULTYCHANNEL/channel[17].single_channel_inst/ADC/Pulser
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.312 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Inst_flip_flop_time_i_1__16/O
                         net (fo=3, routed)           0.124    42.436    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X64Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.609 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.609    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.648 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.648    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.687 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.687    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.726 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.726    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.765 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.765    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.804 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.804    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.843 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.843    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.882 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.882    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.921 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.921    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.960 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.960    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.999 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.999    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.038 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.038    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.077 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.077    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.116 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.116    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CO[0]
    SLICE_X64Y45         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 fall edge)
                                                     39.643    39.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.507    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467    39.040 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576    39.616    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.851    40.496    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X64Y45         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.496    
                         clock uncertainty            0.137    40.633    
    SLICE_X64Y45         FDCE (Hold_fdce_C_D)         0.033    40.666    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.666    
                         arrival time                          43.116    
  -------------------------------------------------------------------
                         slack                                  2.450    

Slack (MET) :             2.456ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.357ns  (clk_out6_clk_wiz_0 fall@39.643ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.260ns  (logic 0.866ns (68.716%)  route 0.394ns (31.284%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 40.496 - 39.643 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.269    42.271    MULTYCHANNEL/channel[0].single_channel_inst/ADC/Pulser
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.316 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/Inst_flip_flop_time_i_1/O
                         net (fo=3, routed)           0.126    42.442    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X63Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.615 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.615    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.654 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.654    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.693 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.693    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.732 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.732    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.771 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.771    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.810 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.810    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.849 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.849    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.888 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.888    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.927 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.927    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.966 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.966    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.005 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.005    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.044 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.044    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.083 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.083    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.122 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.122    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CO[0]
    SLICE_X63Y45         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 fall edge)
                                                     39.643    39.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.507    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467    39.040 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576    39.616    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.851    40.496    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X63Y45         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.496    
                         clock uncertainty            0.137    40.633    
    SLICE_X63Y45         FDCE (Hold_fdce_C_D)         0.033    40.666    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.666    
                         arrival time                          43.122    
  -------------------------------------------------------------------
                         slack                                  2.456    

Slack (MET) :             2.460ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.357ns  (clk_out6_clk_wiz_0 fall@39.643ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.265ns  (logic 0.866ns (68.465%)  route 0.399ns (31.535%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 40.496 - 39.643 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.233    42.235    MULTYCHANNEL/channel[16].single_channel_inst/ADC/Pulser
    SLICE_X67Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.280 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Inst_flip_flop_time_i_1__15/O
                         net (fo=3, routed)           0.166    42.446    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X67Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.619 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.619    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.658 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.658    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.697 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.697    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.736 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.736    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.775 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.775    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.814 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.814    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.853 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.853    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.892 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.892    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.931 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.931    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.970 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.970    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.009 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.009    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.048 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.048    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.087 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.087    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.126 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.126    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CO[0]
    SLICE_X67Y45         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 fall edge)
                                                     39.643    39.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.507    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467    39.040 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576    39.616    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.851    40.496    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X67Y45         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.496    
                         clock uncertainty            0.137    40.633    
    SLICE_X67Y45         FDCE (Hold_fdce_C_D)         0.033    40.666    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.666    
                         arrival time                          43.126    
  -------------------------------------------------------------------
                         slack                                  2.460    

Slack (MET) :             2.488ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.357ns  (clk_out6_clk_wiz_0 fall@39.643ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.292ns  (logic 0.866ns (67.019%)  route 0.426ns (32.981%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 40.496 - 39.643 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.258    42.260    MULTYCHANNEL/channel[3].single_channel_inst/ADC/Pulser
    SLICE_X63Y31         LUT2 (Prop_lut2_I1_O)        0.045    42.305 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Inst_flip_flop_time_i_1__2/O
                         net (fo=3, routed)           0.168    42.474    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X60Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.647 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.647    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.686 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.686    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.725 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.725    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.764 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.764    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.803 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.803    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.842 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.842    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.881 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.881    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.920 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.920    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.959 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.959    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.998 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.998    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.037 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.037    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.076 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.076    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.115 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.115    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.154 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.154    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CO[0]
    SLICE_X60Y45         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 fall edge)
                                                     39.643    39.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.507    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467    39.040 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576    39.616    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.851    40.496    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X60Y45         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.496    
                         clock uncertainty            0.137    40.633    
    SLICE_X60Y45         FDCE (Hold_fdce_C_D)         0.033    40.666    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.666    
                         arrival time                          43.154    
  -------------------------------------------------------------------
                         slack                                  2.488    

Slack (MET) :             2.489ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.357ns  (clk_out6_clk_wiz_0 fall@39.643ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.293ns  (logic 0.866ns (66.984%)  route 0.427ns (33.017%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 40.495 - 39.643 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.312    42.314    MULTYCHANNEL/channel[18].single_channel_inst/ADC/Pulser
    SLICE_X59Y31         LUT2 (Prop_lut2_I0_O)        0.045    42.359 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Inst_flip_flop_time_i_1__17/O
                         net (fo=3, routed)           0.115    42.474    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X56Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.647 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.647    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.686 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.686    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.725 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.725    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.764 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.764    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.803 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.803    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.842 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.842    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.881 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.881    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.920 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.920    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.959 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.959    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.998 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.998    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.037 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.037    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.076 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.076    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.115 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.115    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.154 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.154    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CO[0]
    SLICE_X56Y44         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 fall edge)
                                                     39.643    39.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.507    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467    39.040 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576    39.616    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.850    40.495    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X56Y44         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.495    
                         clock uncertainty            0.137    40.632    
    SLICE_X56Y44         FDCE (Hold_fdce_C_D)         0.033    40.665    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.665    
                         arrival time                          43.154    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.490ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.357ns  (clk_out6_clk_wiz_0 fall@39.643ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.295ns  (logic 0.866ns (66.864%)  route 0.429ns (33.136%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -1.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 40.497 - 39.643 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.317    42.319    MULTYCHANNEL/channel[9].single_channel_inst/ADC/Pulser
    SLICE_X69Y30         LUT2 (Prop_lut2_I1_O)        0.045    42.364 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Inst_flip_flop_time_i_1__8/O
                         net (fo=3, routed)           0.113    42.477    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X70Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.650 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.650    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.689 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.689    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.728 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.728    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.767 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.767    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.806 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.806    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.845 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.845    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.884 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.884    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X70Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.923 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.923    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.962 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.962    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.001 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.001    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.040 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.040    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.079 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.079    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.118 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.118    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.157 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.157    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CO[0]
    SLICE_X70Y44         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 fall edge)
                                                     39.643    39.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.507    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467    39.040 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576    39.616    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.852    40.497    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X70Y44         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.497    
                         clock uncertainty            0.137    40.634    
    SLICE_X70Y44         FDCE (Hold_fdce_C_D)         0.033    40.667    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.667    
                         arrival time                          43.157    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.496ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.357ns  (clk_out6_clk_wiz_0 fall@39.643ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.299ns  (logic 0.866ns (66.682%)  route 0.433ns (33.318%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -1.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 40.494 - 39.643 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.369    42.371    MULTYCHANNEL/channel[2].single_channel_inst/ADC/Pulser
    SLICE_X56Y29         LUT2 (Prop_lut2_I1_O)        0.045    42.416 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Inst_flip_flop_time_i_1__1/O
                         net (fo=3, routed)           0.064    42.480    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X57Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    42.653 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.653    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.692 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.692    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.731 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.731    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.770 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.770    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.809 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.809    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.848 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.848    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.887 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.887    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.926 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.926    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    42.965 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.965    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.004 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.004    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.043 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.043    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.082 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.082    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.121 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.121    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    43.160 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.160    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CO[0]
    SLICE_X57Y42         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 fall edge)
                                                     39.643    39.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.507    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467    39.040 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576    39.616    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.849    40.494    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X57Y42         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.494    
                         clock uncertainty            0.137    40.631    
    SLICE_X57Y42         FDCE (Hold_fdce_C_D)         0.033    40.664    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.664    
                         arrival time                          43.160    
  -------------------------------------------------------------------
                         slack                                  2.496    

Slack (MET) :             2.501ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out6_clk_wiz_0  {rise@2.143ns fall@4.643ns period=5.000ns})
  Path Group:             clk_out6_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.357ns  (clk_out6_clk_wiz_0 fall@39.643ns - Quartz25 rise@40.000ns)
  Data Path Delay:        1.331ns  (logic 0.885ns (66.493%)  route 0.446ns (33.507%))
  Logic Levels:           15  (CARRY4=14 LUT2=1)
  Clock Path Skew:        -1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 40.495 - 39.643 ) 
    Source Clock Delay      (SCD):    1.861ns = ( 41.861 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                     40.000    40.000 r  
    D20                                               0.000    40.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000    40.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416    40.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842    41.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    41.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578    41.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141    42.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.325    42.327    MULTYCHANNEL/channel[6].single_channel_inst/ADC/Pulser
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045    42.372 r  MULTYCHANNEL/channel[6].single_channel_inst/ADC/Inst_flip_flop_time_i_1__5/O
                         net (fo=3, routed)           0.121    42.493    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X62Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179    42.672 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000    42.672    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.712 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.712    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.752 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.752    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.792 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.792    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.832 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.832    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.872 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.872    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.912 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.912    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.952 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.952    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    42.992 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    42.992    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.032 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.032    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.072 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.072    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.112 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.112    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.152 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.152    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    43.192 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000    43.192    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CO[0]
    SLICE_X62Y40         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_0 fall edge)
                                                     39.643    39.643 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    39.643 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864    40.507    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -1.467    39.040 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.576    39.616    multiphase_clock/inst/clk_out6_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    39.645 f  multiphase_clock/inst/clkout6_buf/O
                         net (fo=152, routed)         0.850    40.495    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X62Y40         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000    40.495    
                         clock uncertainty            0.137    40.632    
    SLICE_X62Y40         FDCE (Hold_fdce_C_D)         0.059    40.691    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                        -40.691    
                         arrival time                          43.192    
  -------------------------------------------------------------------
                         slack                                  2.501    





---------------------------------------------------------------------------------------------------
From Clock:  Quartz25
  To Clock:  clk_out7_clk_wiz_0

Setup :           39  Failing Endpoints,  Worst Slack       -4.082ns,  Total Violation     -115.026ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.082ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 1.650ns (62.969%)  route 0.970ns (37.031%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -3.673ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 3.795 - 2.500 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.699     6.046    MULTYCHANNEL/channel[7].single_channel_inst/ADC/Pulser
    SLICE_X64Y22         LUT2 (Prop_lut2_I1_O)        0.105     6.151 r  MULTYCHANNEL/channel[7].single_channel_inst/ADC/Inst_flip_flop_time_i_1__6/O
                         net (fo=3, routed)           0.263     6.415    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X65Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.895 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.895    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.993 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.993    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.091 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.091    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.189 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.197    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.295 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.295    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.393 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.393    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.491 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.491    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.589 r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.589    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst_0[0]
    SLICE_X65Y28         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.293     3.795    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X65Y28         FDCE                                         r  MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.795    
                         clock uncertainty           -0.137     3.658    
    SLICE_X65Y28         FDCE (Setup_fdce_C_D)       -0.151     3.507    MULTYCHANNEL/channel[7].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.507    
                         arrival time                          -7.589    
  -------------------------------------------------------------------
                         slack                                 -4.082    

Slack (VIOLATED) :        -4.061ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.646ns  (logic 1.678ns (63.424%)  route 0.968ns (36.576%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -3.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 3.797 - 2.500 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.805     6.152    MULTYCHANNEL/channel[10].single_channel_inst/ADC/Pulser
    SLICE_X67Y22         LUT2 (Prop_lut2_I0_O)        0.105     6.257 r  MULTYCHANNEL/channel[10].single_channel_inst/ADC/Inst_flip_flop_time_i_1__9/O
                         net (fo=3, routed)           0.155     6.412    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X66Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494     6.906 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.906    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.006 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.006    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.106 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.008     7.114    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.214 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.214    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.314 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.314    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.414 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.414    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X66Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.514 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.514    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X66Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.614 r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.614    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst_0[0]
    SLICE_X66Y29         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.295     3.797    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X66Y29         FDCE                                         r  MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.797    
                         clock uncertainty           -0.137     3.660    
    SLICE_X66Y29         FDCE (Setup_fdce_C_D)       -0.107     3.553    MULTYCHANNEL/channel[10].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.553    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                 -4.061    

Slack (VIOLATED) :        -4.023ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.572ns  (logic 1.650ns (64.146%)  route 0.922ns (35.854%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -3.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 3.806 - 2.500 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.762     6.110    MULTYCHANNEL/channel[14].single_channel_inst/ADC/Pulser
    SLICE_X77Y28         LUT2 (Prop_lut2_I1_O)        0.105     6.215 r  MULTYCHANNEL/channel[14].single_channel_inst/ADC/Inst_flip_flop_time_i_1__13/O
                         net (fo=3, routed)           0.160     6.375    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X76Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.855 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.855    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.953 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.953    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.051 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.051    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.149 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.149    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.247 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.247    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.345 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.345    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X76Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.443 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.443    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X76Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.541 r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.541    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst_0[0]
    SLICE_X76Y35         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.304     3.806    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X76Y35         FDCE                                         r  MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.806    
                         clock uncertainty           -0.137     3.669    
    SLICE_X76Y35         FDCE (Setup_fdce_C_D)       -0.151     3.518    MULTYCHANNEL/channel[14].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.518    
                         arrival time                          -7.541    
  -------------------------------------------------------------------
                         slack                                 -4.023    

Slack (VIOLATED) :        -4.020ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 1.650ns (64.275%)  route 0.917ns (35.725%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -3.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 3.804 - 2.500 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.642     5.989    MULTYCHANNEL/channel[12].single_channel_inst/ADC/Pulser
    SLICE_X72Y29         LUT2 (Prop_lut2_I1_O)        0.105     6.094 r  MULTYCHANNEL/channel[12].single_channel_inst/ADC/Inst_flip_flop_time_i_1__11/O
                         net (fo=3, routed)           0.276     6.369    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X75Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.849 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.849    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.947 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.947    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.045 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.045    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.143 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.143    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.241 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.241    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.339 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.339    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X75Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.437 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.437    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X75Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.535 r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.535    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst_0[0]
    SLICE_X75Y35         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.302     3.804    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X75Y35         FDCE                                         r  MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.804    
                         clock uncertainty           -0.137     3.667    
    SLICE_X75Y35         FDCE (Setup_fdce_C_D)       -0.151     3.516    MULTYCHANNEL/channel[12].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.516    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                 -4.020    

Slack (VIOLATED) :        -4.013ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.561ns  (logic 1.650ns (64.426%)  route 0.911ns (35.574%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 3.805 - 2.500 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.639     5.987    MULTYCHANNEL/channel[15].single_channel_inst/ADC/Pulser
    SLICE_X72Y29         LUT2 (Prop_lut2_I1_O)        0.105     6.092 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Inst_flip_flop_time_i_1__14/O
                         net (fo=3, routed)           0.272     6.363    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X74Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.843 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.843    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.941 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.941    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.039 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.039    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.137 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.137    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.235 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.235    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.333 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.333    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X74Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.431 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.431    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X74Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.529 r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.529    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst_0[0]
    SLICE_X74Y36         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.303     3.805    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X74Y36         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.805    
                         clock uncertainty           -0.137     3.668    
    SLICE_X74Y36         FDCE (Setup_fdce_C_D)       -0.151     3.517    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.517    
                         arrival time                          -7.529    
  -------------------------------------------------------------------
                         slack                                 -4.013    

Slack (VIOLATED) :        -3.970ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 1.650ns (65.637%)  route 0.864ns (34.363%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -3.668ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns = ( 3.800 - 2.500 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.589     5.936    MULTYCHANNEL/channel[4].single_channel_inst/ADC/Pulser
    SLICE_X63Y29         LUT2 (Prop_lut2_I0_O)        0.105     6.041 r  MULTYCHANNEL/channel[4].single_channel_inst/ADC/Inst_flip_flop_time_i_1__3/O
                         net (fo=3, routed)           0.275     6.316    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X61Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.796 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.796    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.894 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.894    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.992 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.992    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.090 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.090    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.188 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.188    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.286 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.286    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.384 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.384    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.482 r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.482    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst_0[0]
    SLICE_X61Y35         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.298     3.800    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X61Y35         FDCE                                         r  MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.800    
                         clock uncertainty           -0.137     3.663    
    SLICE_X61Y35         FDCE (Setup_fdce_C_D)       -0.151     3.512    MULTYCHANNEL/channel[4].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.512    
                         arrival time                          -7.482    
  -------------------------------------------------------------------
                         slack                                 -3.970    

Slack (VIOLATED) :        -3.938ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 1.650ns (66.569%)  route 0.829ns (33.431%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -3.671ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 3.797 - 2.500 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.381     5.728    MULTYCHANNEL/channel[1].single_channel_inst/ADC/Pulser
    SLICE_X64Y30         LUT2 (Prop_lut2_I1_O)        0.105     5.833 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Inst_flip_flop_time_i_1__0/O
                         net (fo=3, routed)           0.448     6.281    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X55Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.761 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.761    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.859 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.859    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.957 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.957    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.055 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.055    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.153 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.153    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.251 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.251    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X55Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.349 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.349    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X55Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.447 r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.447    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst_0[0]
    SLICE_X55Y36         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.295     3.797    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X55Y36         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.797    
                         clock uncertainty           -0.137     3.660    
    SLICE_X55Y36         FDCE (Setup_fdce_C_D)       -0.151     3.509    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.509    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                 -3.938    

Slack (VIOLATED) :        -3.928ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 1.650ns (66.681%)  route 0.824ns (33.319%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 3.803 - 2.500 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.670     6.017    MULTYCHANNEL/channel[11].single_channel_inst/ADC/Pulser
    SLICE_X72Y26         LUT2 (Prop_lut2_I1_O)        0.105     6.122 r  MULTYCHANNEL/channel[11].single_channel_inst/ADC/Inst_flip_flop_time_i_1__10/O
                         net (fo=3, routed)           0.155     6.277    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X73Y26         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.757 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.757    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.855 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.855    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.953 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.953    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.051 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.051    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.149 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.149    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.247 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.247    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X73Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.345 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.345    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X73Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.443 r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.443    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst_0[0]
    SLICE_X73Y33         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.301     3.803    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X73Y33         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.803    
                         clock uncertainty           -0.137     3.666    
    SLICE_X73Y33         FDCE (Setup_fdce_C_D)       -0.151     3.515    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.515    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                 -3.928    

Slack (VIOLATED) :        -3.912ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.650ns (67.110%)  route 0.809ns (32.890%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -3.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 3.803 - 2.500 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.544     5.892    MULTYCHANNEL/channel[13].single_channel_inst/ADC/Pulser
    SLICE_X70Y27         LUT2 (Prop_lut2_I1_O)        0.105     5.997 r  MULTYCHANNEL/channel[13].single_channel_inst/ADC/Inst_flip_flop_time_i_1__12/O
                         net (fo=3, routed)           0.264     6.261    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X71Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.741 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.741    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.839 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.839    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.937 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.937    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.035 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.035    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.133 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.133    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.231 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.231    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X71Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.329 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.329    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X71Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.427 r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.427    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst_0[0]
    SLICE_X71Y35         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.301     3.803    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X71Y35         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.803    
                         clock uncertainty           -0.137     3.666    
    SLICE_X71Y35         FDCE (Setup_fdce_C_D)       -0.151     3.515    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.515    
                         arrival time                          -7.427    
  -------------------------------------------------------------------
                         slack                                 -3.912    

Slack (VIOLATED) :        -3.905ns  (required time - arrival time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out7_clk_wiz_0 rise@2.500ns - Quartz25 rise@0.000ns)
  Data Path Delay:        2.453ns  (logic 1.650ns (67.260%)  route 0.803ns (32.740%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -3.663ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.305ns = ( 3.805 - 2.500 ) 
    Source Clock Delay      (SCD):    4.968ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         1.271     1.271 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           2.160     3.431    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     3.516 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.452     4.968    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.379     5.347 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.525     5.872    MULTYCHANNEL/channel[9].single_channel_inst/ADC/Pulser
    SLICE_X69Y30         LUT2 (Prop_lut2_I1_O)        0.105     5.977 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Inst_flip_flop_time_i_1__8/O
                         net (fo=3, routed)           0.279     6.255    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X70Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     6.735 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     6.735    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.833 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.833    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.931 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     6.931    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.029 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.029    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.127 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.127    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.225 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.225    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.323 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.323    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X70Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     7.421 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     7.421    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst_0[0]
    SLICE_X70Y38         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 rise edge)
                                                      2.500     2.500 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.500 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     3.886    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -2.915     0.970 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           1.454     2.425    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077     2.502 r  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          1.303     3.805    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/Multiclk[0]
    SLICE_X70Y38         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg/C
                         clock pessimism              0.000     3.805    
                         clock uncertainty           -0.137     3.668    
    SLICE_X70Y38         FDCE (Setup_fdce_C_D)       -0.151     3.517    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.517    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                 -3.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.102ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 fall@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.905ns (71.539%)  route 0.360ns (28.461%))
  Logic Levels:           16  (CARRY4=15 LUT2=1)
  Clock Path Skew:        -1.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 0.854 - 0.000 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578     1.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141     2.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.290     2.292    MULTYCHANNEL/channel[8].single_channel_inst/ADC/Pulser
    SLICE_X69Y31         LUT2 (Prop_lut2_I1_O)        0.045     2.337 r  MULTYCHANNEL/channel[8].single_channel_inst/ADC/Inst_flip_flop_time_i_1__7/O
                         net (fo=3, routed)           0.070     2.407    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X68Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     2.580 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.580    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.619 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.619    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.658 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.658    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.697 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.697    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.736 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.736    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.775 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.775    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X68Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.814 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.814    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X68Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.853 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.853    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.892 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.892    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.931 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.931    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.970 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.970    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.009 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.009    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.048 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.048    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X68Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.087 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.087    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X68Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.126 r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.126    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst_0[0]
    SLICE_X68Y45         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     0.864    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467    -0.603 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576    -0.027    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.852     0.854    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X68Y45         FDCE                                         r  MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.137     0.991    
    SLICE_X68Y45         FDCE (Hold_fdce_C_D)         0.033     1.024    MULTYCHANNEL/channel[8].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           3.126    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.131ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 fall@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.291ns  (logic 0.905ns (70.083%)  route 0.386ns (29.917%))
  Logic Levels:           16  (CARRY4=15 LUT2=1)
  Clock Path Skew:        -1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 0.852 - 0.000 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578     1.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141     2.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.261     2.263    MULTYCHANNEL/channel[5].single_channel_inst/ADC/Pulser
    SLICE_X63Y31         LUT2 (Prop_lut2_I1_O)        0.045     2.308 r  MULTYCHANNEL/channel[5].single_channel_inst/ADC/Inst_flip_flop_time_i_1__4/O
                         net (fo=3, routed)           0.126     2.434    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X59Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     2.607 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.607    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.646 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.646    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.685 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.685    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.724 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.724    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.763 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.763    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.802 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.802    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X59Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.841 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.841    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X59Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.880 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.880    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.919 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.919    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.958 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.958    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.997 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.997    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.036 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.036    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.075 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.075    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.114 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.114    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X59Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.153 r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.153    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst_0[0]
    SLICE_X59Y46         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     0.864    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467    -0.603 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576    -0.027    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.850     0.852    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X59Y46         FDCE                                         r  MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.137     0.989    
    SLICE_X59Y46         FDCE (Hold_fdce_C_D)         0.033     1.022    MULTYCHANNEL/channel[5].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           3.153    
  -------------------------------------------------------------------
                         slack                                  2.131    

Slack (MET) :             2.132ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 fall@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.294ns  (logic 0.905ns (69.953%)  route 0.389ns (30.047%))
  Logic Levels:           16  (CARRY4=15 LUT2=1)
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 0.853 - 0.000 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578     1.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141     2.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.265     2.267    MULTYCHANNEL/channel[17].single_channel_inst/ADC/Pulser
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.045     2.312 r  MULTYCHANNEL/channel[17].single_channel_inst/ADC/Inst_flip_flop_time_i_1__16/O
                         net (fo=3, routed)           0.124     2.436    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X64Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     2.609 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.609    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.648 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.648    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.687 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.687    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.726 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.726    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.765 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.765    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.804 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.804    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.843 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.843    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.882 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.882    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.921 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.921    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.960 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.960    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.999 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.999    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.038 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.038    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.077 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.077    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.116 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.116    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.155 r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.155    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst_0[0]
    SLICE_X64Y46         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     0.864    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467    -0.603 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576    -0.027    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.851     0.853    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X64Y46         FDCE                                         r  MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.137     0.990    
    SLICE_X64Y46         FDCE (Hold_fdce_C_D)         0.033     1.023    MULTYCHANNEL/channel[17].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.138ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 fall@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.299ns  (logic 0.905ns (69.655%)  route 0.394ns (30.345%))
  Logic Levels:           16  (CARRY4=15 LUT2=1)
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 0.853 - 0.000 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578     1.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141     2.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.269     2.271    MULTYCHANNEL/channel[0].single_channel_inst/ADC/Pulser
    SLICE_X64Y31         LUT2 (Prop_lut2_I1_O)        0.045     2.316 r  MULTYCHANNEL/channel[0].single_channel_inst/ADC/Inst_flip_flop_time_i_1/O
                         net (fo=3, routed)           0.126     2.442    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X63Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     2.615 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.615    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.654 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.654    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.693 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.693    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.732 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.732    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.771 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.771    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.810 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.810    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X63Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.849 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.849    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X63Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.888 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.888    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.927 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.927    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.966 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.966    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.005 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.005    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.044 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.044    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.083 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.083    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.122 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.122    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.161 r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.161    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst_0[0]
    SLICE_X63Y46         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     0.864    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467    -0.603 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576    -0.027    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.851     0.853    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X63Y46         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.137     0.990    
    SLICE_X63Y46         FDCE (Hold_fdce_C_D)         0.033     1.023    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           3.161    
  -------------------------------------------------------------------
                         slack                                  2.138    

Slack (MET) :             2.142ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 fall@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.304ns  (logic 0.905ns (69.408%)  route 0.399ns (30.592%))
  Logic Levels:           16  (CARRY4=15 LUT2=1)
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 0.853 - 0.000 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578     1.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141     2.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.233     2.235    MULTYCHANNEL/channel[16].single_channel_inst/ADC/Pulser
    SLICE_X67Y31         LUT2 (Prop_lut2_I1_O)        0.045     2.280 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Inst_flip_flop_time_i_1__15/O
                         net (fo=3, routed)           0.166     2.446    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X67Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     2.619 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.619    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.658 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.658    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.697 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.697    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.736 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.736    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.775 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.775    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.814 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.814    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X67Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.853 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.853    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X67Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.892 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.892    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.931 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.931    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.970 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.970    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.009 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.009    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.048 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.048    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.087 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.087    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X67Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.126 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.126    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X67Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.165 r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.165    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst_0[0]
    SLICE_X67Y46         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     0.864    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467    -0.603 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576    -0.027    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.851     0.853    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X67Y46         FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.137     0.990    
    SLICE_X67Y46         FDCE (Hold_fdce_C_D)         0.033     1.023    MULTYCHANNEL/channel[16].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           3.165    
  -------------------------------------------------------------------
                         slack                                  2.142    

Slack (MET) :             2.170ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 fall@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.331ns  (logic 0.905ns (67.986%)  route 0.426ns (32.014%))
  Logic Levels:           16  (CARRY4=15 LUT2=1)
  Clock Path Skew:        -1.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns = ( 0.853 - 0.000 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578     1.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141     2.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.258     2.260    MULTYCHANNEL/channel[3].single_channel_inst/ADC/Pulser
    SLICE_X63Y31         LUT2 (Prop_lut2_I1_O)        0.045     2.305 r  MULTYCHANNEL/channel[3].single_channel_inst/ADC/Inst_flip_flop_time_i_1__2/O
                         net (fo=3, routed)           0.168     2.474    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X60Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     2.647 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.647    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.686 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.686    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.725 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.725    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.764 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.764    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.803 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.803    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.842 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.842    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X60Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.881 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.881    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X60Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.920 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.920    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.959 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.959    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.998 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.998    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.037 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.037    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.076 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.076    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.115 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.115    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X60Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.154 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.154    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.193 r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.193    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst_0[0]
    SLICE_X60Y46         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     0.864    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467    -0.603 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576    -0.027    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.851     0.853    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X60Y46         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     0.853    
                         clock uncertainty            0.137     0.990    
    SLICE_X60Y46         FDCE (Hold_fdce_C_D)         0.033     1.023    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.171ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 fall@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.332ns  (logic 0.905ns (67.950%)  route 0.427ns (32.050%))
  Logic Levels:           16  (CARRY4=15 LUT2=1)
  Clock Path Skew:        -1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 0.852 - 0.000 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578     1.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141     2.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.312     2.314    MULTYCHANNEL/channel[18].single_channel_inst/ADC/Pulser
    SLICE_X59Y31         LUT2 (Prop_lut2_I0_O)        0.045     2.359 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Inst_flip_flop_time_i_1__17/O
                         net (fo=3, routed)           0.115     2.474    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X56Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     2.647 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.647    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.686 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.686    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.725 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.725    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.764 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.764    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.803 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.803    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.842 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.842    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X56Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.881 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.881    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X56Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.920 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.920    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X56Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.959 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.959    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X56Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.998 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.998    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X56Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.037 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.037    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X56Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.076 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.076    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.115 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.115    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.154 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.154    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.193 r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.193    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst_0[0]
    SLICE_X56Y45         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     0.864    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467    -0.603 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576    -0.027    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.850     0.852    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X56Y45         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.137     0.989    
    SLICE_X56Y45         FDCE (Hold_fdce_C_D)         0.033     1.022    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           3.193    
  -------------------------------------------------------------------
                         slack                                  2.171    

Slack (MET) :             2.172ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 fall@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.334ns  (logic 0.905ns (67.832%)  route 0.429ns (32.168%))
  Logic Levels:           16  (CARRY4=15 LUT2=1)
  Clock Path Skew:        -1.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns = ( 0.854 - 0.000 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578     1.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141     2.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.317     2.319    MULTYCHANNEL/channel[9].single_channel_inst/ADC/Pulser
    SLICE_X69Y30         LUT2 (Prop_lut2_I1_O)        0.045     2.364 r  MULTYCHANNEL/channel[9].single_channel_inst/ADC/Inst_flip_flop_time_i_1__8/O
                         net (fo=3, routed)           0.113     2.477    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X70Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     2.650 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.650    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.689 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.689    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.728 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.728    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.767 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.767    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.806 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.806    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.845 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.845    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X70Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.884 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.884    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X70Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.923 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.923    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.962 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.962    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.001 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.001    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.040 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.040    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.079 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.079    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.118 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.118    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X70Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.157 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.157    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X70Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.196 r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.196    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst_0[0]
    SLICE_X70Y45         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     0.864    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467    -0.603 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576    -0.027    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.852     0.854    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X70Y45         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     0.854    
                         clock uncertainty            0.137     0.991    
    SLICE_X70Y45         FDCE (Hold_fdce_C_D)         0.033     1.024    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           3.196    
  -------------------------------------------------------------------
                         slack                                  2.172    

Slack (MET) :             2.177ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 fall@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.905ns (67.653%)  route 0.433ns (32.347%))
  Logic Levels:           16  (CARRY4=15 LUT2=1)
  Clock Path Skew:        -1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 0.852 - 0.000 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578     1.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141     2.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.369     2.371    MULTYCHANNEL/channel[2].single_channel_inst/ADC/Pulser
    SLICE_X56Y29         LUT2 (Prop_lut2_I1_O)        0.045     2.416 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Inst_flip_flop_time_i_1__1/O
                         net (fo=3, routed)           0.064     2.480    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X57Y29         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173     2.653 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.653    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.692 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.692    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.731 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.731    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.770 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.770    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.809 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.809    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.848 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.848    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X57Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.887 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.887    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X57Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.926 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.926    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X57Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.965 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.965    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X57Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.004 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.004    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X57Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.043 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.043    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X57Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.082 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.082    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X57Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.121 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.121    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X57Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.160 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.160    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     3.199 r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.199    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst_0[0]
    SLICE_X57Y43         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     0.864    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467    -0.603 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576    -0.027    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.850     0.852    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X57Y43         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.137     0.989    
    SLICE_X57Y43         FDCE (Hold_fdce_C_D)         0.033     1.022    MULTYCHANNEL/channel[2].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           3.199    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.184ns  (arrival time - required time)
  Source:                 Pulser_module/PULSER_OUT_reg/C
                            (rising edge-triggered cell FDCE clocked by Quartz25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
                            (falling edge-triggered cell FDCE clocked by clk_out7_clk_wiz_0  {rise@2.500ns fall@5.000ns period=5.000ns})
  Path Group:             clk_out7_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out7_clk_wiz_0 fall@0.000ns - Quartz25 rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.925ns (67.471%)  route 0.446ns (32.529%))
  Logic Levels:           16  (CARRY4=15 LUT2=1)
  Clock Path Skew:        -1.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns = ( 0.852 - 0.000 ) 
    Source Clock Delay      (SCD):    1.861ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Quartz25 rise edge)
                                                      0.000     0.000 r  
    D20                                               0.000     0.000 r  Quartz25 (IN)
                         net (fo=0)                   0.000     0.000    Quartz25
    D20                  IBUF (Prop_ibuf_I_O)         0.416     0.416 r  Quartz25_IBUF_inst/O
                         net (fo=2, routed)           0.842     1.258    CLK_SAFE_MODULE/Quartz25_IBUF
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     1.284 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.578     1.861    Pulser_module/CLK_IN_USB
    SLICE_X64Y31         FDCE                                         r  Pulser_module/PULSER_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDCE (Prop_fdce_C_Q)         0.141     2.002 r  Pulser_module/PULSER_OUT_reg/Q
                         net (fo=38, routed)          0.325     2.327    MULTYCHANNEL/channel[6].single_channel_inst/ADC/Pulser
    SLICE_X63Y27         LUT2 (Prop_lut2_I1_O)        0.045     2.372 r  MULTYCHANNEL/channel[6].single_channel_inst/ADC/Inst_flip_flop_time_i_1__5/O
                         net (fo=3, routed)           0.121     2.493    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/d
    SLICE_X62Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.179     2.672 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/CARRY4_inst/CO[3]
                         net (fo=1, routed)           0.000     2.672    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.712 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.712    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.752 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.752    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.792 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.792    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.832 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.832    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.872 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.872    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/o_digital_reg_0[0]
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.912 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.912    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CO[0]
    SLICE_X62Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.952 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_re/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.952    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.992 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     2.992    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.032 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[1].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.032    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.072 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[2].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.072    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.112 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[3].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.112    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.152 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[4].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.152    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/o_digital_reg_0[0]
    SLICE_X62Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.192 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[5].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.192    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CO[0]
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     3.232 r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst/CO[3]
                         net (fo=2, routed)           0.000     3.232    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/CARRY4_inst_0[0]
    SLICE_X62Y41         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out7_clk_wiz_0 fall edge)
                                                      0.000     0.000 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.000 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     0.864    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT6)
                                                     -1.467    -0.603 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT6
                         net (fo=1, routed)           0.576    -0.027    multiphase_clock/inst/clk_out7_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 f  multiphase_clock/inst/clkout7_buf/O
                         net (fo=96, routed)          0.850     0.852    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X62Y41         FDCE                                         r  MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     0.852    
                         clock uncertainty            0.137     0.989    
    SLICE_X62Y41         FDCE (Hold_fdce_C_D)         0.059     1.048    MULTYCHANNEL/channel[6].single_channel_inst/Time_block/Inst_flip_flop_time/p1[6].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           3.232    
  -------------------------------------------------------------------
                         slack                                  2.184    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  RING_OSC

Setup :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.999ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/ADC/Reset_Ring_reg/CLR
                            (recovery check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        3.467ns  (logic 0.589ns (16.989%)  route 2.878ns (83.011%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 16.792 - 16.000 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 16.751 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.392    16.751    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.379    17.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.226    17.357    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.105    17.462 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        1.839    19.301    MULTYCHANNEL/channel[16].single_channel_inst/ADC/RESET
    SLICE_X41Y104        LUT2 (Prop_lut2_I0_O)        0.105    19.406 f  MULTYCHANNEL/channel[16].single_channel_inst/ADC/enable_SPI_i_2__15/O
                         net (fo=15, routed)          0.812    20.218    MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter0
    SLICE_X53Y100        FDCE                                         f  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Reset_Ring_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y11           BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792    20.792    MULTYCHANNEL/channel[16].single_channel_inst/ADC/osc_out
    SLICE_X53Y100        FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000    20.792    
                         clock uncertainty           -0.137    20.655    
    SLICE_X53Y100        FDCE (Recov_fdce_C_CLR)     -0.331    20.324    MULTYCHANNEL/channel[16].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                         -20.218    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/ADC/ttp_counter_reg[12]/CLR
                            (recovery check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        3.357ns  (logic 0.589ns (17.548%)  route 2.768ns (82.452%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 16.792 - 16.000 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 16.751 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.392    16.751    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.379    17.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.226    17.357    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.105    17.462 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        1.068    18.530    MULTYCHANNEL/channel[15].single_channel_inst/ADC/RESET
    SLICE_X49Y77         LUT2 (Prop_lut2_I0_O)        0.105    18.635 f  MULTYCHANNEL/channel[15].single_channel_inst/ADC/enable_SPI_i_2__14/O
                         net (fo=15, routed)          1.473    20.108    MULTYCHANNEL/channel[15].single_channel_inst/ADC/ttp_counter0
    SLICE_X52Y103        FDCE                                         f  MULTYCHANNEL/channel[15].single_channel_inst/ADC/ttp_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y10           BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792    20.792    MULTYCHANNEL/channel[15].single_channel_inst/ADC/osc_out
    SLICE_X52Y103        FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/ADC/ttp_counter_reg[12]/C
                         clock pessimism              0.000    20.792    
                         clock uncertainty           -0.137    20.655    
    SLICE_X52Y103        FDCE (Recov_fdce_C_CLR)     -0.331    20.324    MULTYCHANNEL/channel[15].single_channel_inst/ADC/ttp_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                         -20.108    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[10]/CLR
                            (recovery check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        3.334ns  (logic 0.589ns (17.669%)  route 2.745ns (82.331%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 16.792 - 16.000 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 16.751 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.392    16.751    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.379    17.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.226    17.357    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.105    17.462 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        0.572    18.033    MULTYCHANNEL/channel[18].single_channel_inst/ADC/RESET
    SLICE_X47Y52         LUT2 (Prop_lut2_I0_O)        0.105    18.138 f  MULTYCHANNEL/channel[18].single_channel_inst/ADC/enable_SPI_i_2__17/O
                         net (fo=15, routed)          1.947    20.085    MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter0
    SLICE_X51Y102        FDCE                                         f  MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y9            BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792    20.792    MULTYCHANNEL/channel[18].single_channel_inst/ADC/osc_out
    SLICE_X51Y102        FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[10]/C
                         clock pessimism              0.000    20.792    
                         clock uncertainty           -0.137    20.655    
    SLICE_X51Y102        FDCE (Recov_fdce_C_CLR)     -0.331    20.324    MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                         -20.085    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[11]/CLR
                            (recovery check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        3.334ns  (logic 0.589ns (17.669%)  route 2.745ns (82.331%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 16.792 - 16.000 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 16.751 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.392    16.751    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.379    17.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.226    17.357    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.105    17.462 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        0.572    18.033    MULTYCHANNEL/channel[18].single_channel_inst/ADC/RESET
    SLICE_X47Y52         LUT2 (Prop_lut2_I0_O)        0.105    18.138 f  MULTYCHANNEL/channel[18].single_channel_inst/ADC/enable_SPI_i_2__17/O
                         net (fo=15, routed)          1.947    20.085    MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter0
    SLICE_X51Y102        FDCE                                         f  MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y9            BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792    20.792    MULTYCHANNEL/channel[18].single_channel_inst/ADC/osc_out
    SLICE_X51Y102        FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[11]/C
                         clock pessimism              0.000    20.792    
                         clock uncertainty           -0.137    20.655    
    SLICE_X51Y102        FDCE (Recov_fdce_C_CLR)     -0.331    20.324    MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                         -20.085    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[8]/CLR
                            (recovery check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        3.334ns  (logic 0.589ns (17.669%)  route 2.745ns (82.331%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 16.792 - 16.000 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 16.751 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.392    16.751    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.379    17.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.226    17.357    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.105    17.462 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        0.572    18.033    MULTYCHANNEL/channel[18].single_channel_inst/ADC/RESET
    SLICE_X47Y52         LUT2 (Prop_lut2_I0_O)        0.105    18.138 f  MULTYCHANNEL/channel[18].single_channel_inst/ADC/enable_SPI_i_2__17/O
                         net (fo=15, routed)          1.947    20.085    MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter0
    SLICE_X51Y102        FDCE                                         f  MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y9            BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792    20.792    MULTYCHANNEL/channel[18].single_channel_inst/ADC/osc_out
    SLICE_X51Y102        FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[8]/C
                         clock pessimism              0.000    20.792    
                         clock uncertainty           -0.137    20.655    
    SLICE_X51Y102        FDCE (Recov_fdce_C_CLR)     -0.331    20.324    MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                         -20.085    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[9]/CLR
                            (recovery check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        3.334ns  (logic 0.589ns (17.669%)  route 2.745ns (82.331%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 16.792 - 16.000 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 16.751 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.392    16.751    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.379    17.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.226    17.357    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.105    17.462 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        0.572    18.033    MULTYCHANNEL/channel[18].single_channel_inst/ADC/RESET
    SLICE_X47Y52         LUT2 (Prop_lut2_I0_O)        0.105    18.138 f  MULTYCHANNEL/channel[18].single_channel_inst/ADC/enable_SPI_i_2__17/O
                         net (fo=15, routed)          1.947    20.085    MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter0
    SLICE_X51Y102        FDCE                                         f  MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y9            BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792    20.792    MULTYCHANNEL/channel[18].single_channel_inst/ADC/osc_out
    SLICE_X51Y102        FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[9]/C
                         clock pessimism              0.000    20.792    
                         clock uncertainty           -0.137    20.655    
    SLICE_X51Y102        FDCE (Recov_fdce_C_CLR)     -0.331    20.324    MULTYCHANNEL/channel[18].single_channel_inst/ADC/ttp_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                         -20.085    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[12]/CLR
                            (recovery check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        3.329ns  (logic 0.589ns (17.694%)  route 2.740ns (82.306%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 16.792 - 16.000 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 16.751 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.392    16.751    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.379    17.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.226    17.357    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.105    17.462 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        1.839    19.301    MULTYCHANNEL/channel[16].single_channel_inst/ADC/RESET
    SLICE_X41Y104        LUT2 (Prop_lut2_I0_O)        0.105    19.406 f  MULTYCHANNEL/channel[16].single_channel_inst/ADC/enable_SPI_i_2__15/O
                         net (fo=15, routed)          0.674    20.080    MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter0
    SLICE_X51Y107        FDCE                                         f  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y11           BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792    20.792    MULTYCHANNEL/channel[16].single_channel_inst/ADC/osc_out
    SLICE_X51Y107        FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[12]/C
                         clock pessimism              0.000    20.792    
                         clock uncertainty           -0.137    20.655    
    SLICE_X51Y107        FDCE (Recov_fdce_C_CLR)     -0.331    20.324    MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                         -20.080    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[10]/CLR
                            (recovery check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        3.325ns  (logic 0.589ns (17.714%)  route 2.736ns (82.286%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 16.792 - 16.000 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 16.751 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.392    16.751    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.379    17.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.226    17.357    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.105    17.462 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        1.839    19.301    MULTYCHANNEL/channel[16].single_channel_inst/ADC/RESET
    SLICE_X41Y104        LUT2 (Prop_lut2_I0_O)        0.105    19.406 f  MULTYCHANNEL/channel[16].single_channel_inst/ADC/enable_SPI_i_2__15/O
                         net (fo=15, routed)          0.670    20.076    MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter0
    SLICE_X51Y106        FDCE                                         f  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y11           BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792    20.792    MULTYCHANNEL/channel[16].single_channel_inst/ADC/osc_out
    SLICE_X51Y106        FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[10]/C
                         clock pessimism              0.000    20.792    
                         clock uncertainty           -0.137    20.655    
    SLICE_X51Y106        FDCE (Recov_fdce_C_CLR)     -0.331    20.324    MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                         -20.076    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[11]/CLR
                            (recovery check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        3.325ns  (logic 0.589ns (17.714%)  route 2.736ns (82.286%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 16.792 - 16.000 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 16.751 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.392    16.751    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.379    17.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.226    17.357    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.105    17.462 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        1.839    19.301    MULTYCHANNEL/channel[16].single_channel_inst/ADC/RESET
    SLICE_X41Y104        LUT2 (Prop_lut2_I0_O)        0.105    19.406 f  MULTYCHANNEL/channel[16].single_channel_inst/ADC/enable_SPI_i_2__15/O
                         net (fo=15, routed)          0.670    20.076    MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter0
    SLICE_X51Y106        FDCE                                         f  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y11           BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792    20.792    MULTYCHANNEL/channel[16].single_channel_inst/ADC/osc_out
    SLICE_X51Y106        FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[11]/C
                         clock pessimism              0.000    20.792    
                         clock uncertainty           -0.137    20.655    
    SLICE_X51Y106        FDCE (Recov_fdce_C_CLR)     -0.331    20.324    MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                         -20.076    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[8]/CLR
                            (recovery check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.643ns  (RING_OSC rise@20.000ns - clk_out1_clk_wiz_0 rise@15.357ns)
  Data Path Delay:        3.325ns  (logic 0.589ns (17.714%)  route 2.736ns (82.286%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.792ns = ( 16.792 - 16.000 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 16.751 - 15.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.357    15.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000    15.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552    16.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    13.677 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    15.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085    15.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.392    16.751    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.379    17.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.226    17.357    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.105    17.462 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        1.839    19.301    MULTYCHANNEL/channel[16].single_channel_inst/ADC/RESET
    SLICE_X41Y104        LUT2 (Prop_lut2_I0_O)        0.105    19.406 f  MULTYCHANNEL/channel[16].single_channel_inst/ADC/enable_SPI_i_2__15/O
                         net (fo=15, routed)          0.670    20.076    MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter0
    SLICE_X51Y106        FDCE                                         f  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                     20.000    20.000 r  
    BUFR_X1Y11           BUFR                         0.000    20.000 r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/Oscillator/buf_inst_upper.BUFR_inst/O
                         net (fo=15, routed)          0.792    20.792    MULTYCHANNEL/channel[16].single_channel_inst/ADC/osc_out
    SLICE_X51Y106        FDCE                                         r  MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[8]/C
                         clock pessimism              0.000    20.792    
                         clock uncertainty           -0.137    20.655    
    SLICE_X51Y106        FDCE (Recov_fdce_C_CLR)     -0.331    20.324    MULTYCHANNEL/channel[16].single_channel_inst/ADC/ttp_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         20.324    
                         arrival time                         -20.076    
  -------------------------------------------------------------------
                         slack                                  0.248    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.999ns  (arrival time - required time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[0]/CLR
                            (removal check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        0.975ns  (logic 0.231ns (23.695%)  route 0.744ns (76.305%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.561ns = ( 0.918 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.559     5.918    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     6.059 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.103     6.162    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.045     6.207 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        0.512     6.719    MULTYCHANNEL/channel[1].single_channel_inst/ADC/RESET
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.045     6.764 f  MULTYCHANNEL/channel[1].single_channel_inst/ADC/enable_SPI_i_2__0/O
                         net (fo=15, routed)          0.129     6.893    MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter0
    SLICE_X36Y53         FDCE                                         f  MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.824     4.824    MULTYCHANNEL/channel[1].single_channel_inst/ADC/osc_out
    SLICE_X36Y53         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[0]/C
                         clock pessimism              0.000     4.824    
                         clock uncertainty            0.137     4.961    
    SLICE_X36Y53         FDCE (Remov_fdce_C_CLR)     -0.067     4.894    MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.894    
                         arrival time                           6.893    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             1.999ns  (arrival time - required time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[1]/CLR
                            (removal check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        0.975ns  (logic 0.231ns (23.695%)  route 0.744ns (76.305%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.561ns = ( 0.918 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.559     5.918    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     6.059 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.103     6.162    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.045     6.207 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        0.512     6.719    MULTYCHANNEL/channel[1].single_channel_inst/ADC/RESET
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.045     6.764 f  MULTYCHANNEL/channel[1].single_channel_inst/ADC/enable_SPI_i_2__0/O
                         net (fo=15, routed)          0.129     6.893    MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter0
    SLICE_X36Y53         FDCE                                         f  MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.824     4.824    MULTYCHANNEL/channel[1].single_channel_inst/ADC/osc_out
    SLICE_X36Y53         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[1]/C
                         clock pessimism              0.000     4.824    
                         clock uncertainty            0.137     4.961    
    SLICE_X36Y53         FDCE (Remov_fdce_C_CLR)     -0.067     4.894    MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.894    
                         arrival time                           6.893    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             1.999ns  (arrival time - required time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[2]/CLR
                            (removal check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        0.975ns  (logic 0.231ns (23.695%)  route 0.744ns (76.305%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.561ns = ( 0.918 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.559     5.918    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     6.059 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.103     6.162    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.045     6.207 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        0.512     6.719    MULTYCHANNEL/channel[1].single_channel_inst/ADC/RESET
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.045     6.764 f  MULTYCHANNEL/channel[1].single_channel_inst/ADC/enable_SPI_i_2__0/O
                         net (fo=15, routed)          0.129     6.893    MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter0
    SLICE_X36Y53         FDCE                                         f  MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.824     4.824    MULTYCHANNEL/channel[1].single_channel_inst/ADC/osc_out
    SLICE_X36Y53         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[2]/C
                         clock pessimism              0.000     4.824    
                         clock uncertainty            0.137     4.961    
    SLICE_X36Y53         FDCE (Remov_fdce_C_CLR)     -0.067     4.894    MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.894    
                         arrival time                           6.893    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             1.999ns  (arrival time - required time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[3]/CLR
                            (removal check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        0.975ns  (logic 0.231ns (23.695%)  route 0.744ns (76.305%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.561ns = ( 0.918 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.559     5.918    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     6.059 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.103     6.162    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.045     6.207 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        0.512     6.719    MULTYCHANNEL/channel[1].single_channel_inst/ADC/RESET
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.045     6.764 f  MULTYCHANNEL/channel[1].single_channel_inst/ADC/enable_SPI_i_2__0/O
                         net (fo=15, routed)          0.129     6.893    MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter0
    SLICE_X36Y53         FDCE                                         f  MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.824     4.824    MULTYCHANNEL/channel[1].single_channel_inst/ADC/osc_out
    SLICE_X36Y53         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[3]/C
                         clock pessimism              0.000     4.824    
                         clock uncertainty            0.137     4.961    
    SLICE_X36Y53         FDCE (Remov_fdce_C_CLR)     -0.067     4.894    MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.894    
                         arrival time                           6.893    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             2.024ns  (arrival time - required time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/ADC/Reset_Ring_reg/CLR
                            (removal check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        0.975ns  (logic 0.231ns (23.695%)  route 0.744ns (76.305%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.561ns = ( 0.918 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.559     5.918    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     6.059 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.103     6.162    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.045     6.207 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        0.512     6.719    MULTYCHANNEL/channel[1].single_channel_inst/ADC/RESET
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.045     6.764 f  MULTYCHANNEL/channel[1].single_channel_inst/ADC/enable_SPI_i_2__0/O
                         net (fo=15, routed)          0.129     6.893    MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter0
    SLICE_X37Y53         FDCE                                         f  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Reset_Ring_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.824     4.824    MULTYCHANNEL/channel[1].single_channel_inst/ADC/osc_out
    SLICE_X37Y53         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000     4.824    
                         clock uncertainty            0.137     4.961    
    SLICE_X37Y53         FDCE (Remov_fdce_C_CLR)     -0.092     4.869    MULTYCHANNEL/channel[1].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         -4.869    
                         arrival time                           6.893    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.024ns  (arrival time - required time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/ADC/enable_SPI_reg/CLR
                            (removal check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        0.975ns  (logic 0.231ns (23.695%)  route 0.744ns (76.305%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.561ns = ( 0.918 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.559     5.918    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     6.059 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.103     6.162    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.045     6.207 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        0.512     6.719    MULTYCHANNEL/channel[1].single_channel_inst/ADC/RESET
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.045     6.764 f  MULTYCHANNEL/channel[1].single_channel_inst/ADC/enable_SPI_i_2__0/O
                         net (fo=15, routed)          0.129     6.893    MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter0
    SLICE_X37Y53         FDCE                                         f  MULTYCHANNEL/channel[1].single_channel_inst/ADC/enable_SPI_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.824     4.824    MULTYCHANNEL/channel[1].single_channel_inst/ADC/osc_out
    SLICE_X37Y53         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/enable_SPI_reg/C
                         clock pessimism              0.000     4.824    
                         clock uncertainty            0.137     4.961    
    SLICE_X37Y53         FDCE (Remov_fdce_C_CLR)     -0.092     4.869    MULTYCHANNEL/channel[1].single_channel_inst/ADC/enable_SPI_reg
  -------------------------------------------------------------------
                         required time                         -4.869    
                         arrival time                           6.893    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.054ns  (arrival time - required time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[2].single_channel_inst/ADC/Reset_Ring_reg/CLR
                            (removal check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        1.005ns  (logic 0.231ns (22.986%)  route 0.774ns (77.014%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.561ns = ( 0.918 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.559     5.918    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     6.059 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.103     6.162    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.045     6.207 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        0.358     6.565    MULTYCHANNEL/channel[2].single_channel_inst/ADC/RESET
    SLICE_X38Y52         LUT2 (Prop_lut2_I0_O)        0.045     6.610 f  MULTYCHANNEL/channel[2].single_channel_inst/ADC/enable_SPI_i_2__1/O
                         net (fo=15, routed)          0.313     6.923    MULTYCHANNEL/channel[2].single_channel_inst/ADC/ttp_counter0
    SLICE_X37Y60         FDCE                                         f  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Reset_Ring_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y7        BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.824     4.824    MULTYCHANNEL/channel[2].single_channel_inst/ADC/osc_out
    SLICE_X37Y60         FDCE                                         r  MULTYCHANNEL/channel[2].single_channel_inst/ADC/Reset_Ring_reg/C
                         clock pessimism              0.000     4.824    
                         clock uncertainty            0.137     4.961    
    SLICE_X37Y60         FDCE (Remov_fdce_C_CLR)     -0.092     4.869    MULTYCHANNEL/channel[2].single_channel_inst/ADC/Reset_Ring_reg
  -------------------------------------------------------------------
                         required time                         -4.869    
                         arrival time                           6.923    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.060ns  (arrival time - required time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[4]/CLR
                            (removal check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        1.036ns  (logic 0.231ns (22.294%)  route 0.805ns (77.706%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.561ns = ( 0.918 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.559     5.918    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     6.059 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.103     6.162    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.045     6.207 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        0.512     6.719    MULTYCHANNEL/channel[1].single_channel_inst/ADC/RESET
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.045     6.764 f  MULTYCHANNEL/channel[1].single_channel_inst/ADC/enable_SPI_i_2__0/O
                         net (fo=15, routed)          0.190     6.954    MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter0
    SLICE_X36Y54         FDCE                                         f  MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.824     4.824    MULTYCHANNEL/channel[1].single_channel_inst/ADC/osc_out
    SLICE_X36Y54         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[4]/C
                         clock pessimism              0.000     4.824    
                         clock uncertainty            0.137     4.961    
    SLICE_X36Y54         FDCE (Remov_fdce_C_CLR)     -0.067     4.894    MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.894    
                         arrival time                           6.954    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.060ns  (arrival time - required time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[5]/CLR
                            (removal check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        1.036ns  (logic 0.231ns (22.294%)  route 0.805ns (77.706%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.561ns = ( 0.918 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.559     5.918    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     6.059 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.103     6.162    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.045     6.207 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        0.512     6.719    MULTYCHANNEL/channel[1].single_channel_inst/ADC/RESET
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.045     6.764 f  MULTYCHANNEL/channel[1].single_channel_inst/ADC/enable_SPI_i_2__0/O
                         net (fo=15, routed)          0.190     6.954    MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter0
    SLICE_X36Y54         FDCE                                         f  MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.824     4.824    MULTYCHANNEL/channel[1].single_channel_inst/ADC/osc_out
    SLICE_X36Y54         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[5]/C
                         clock pessimism              0.000     4.824    
                         clock uncertainty            0.137     4.961    
    SLICE_X36Y54         FDCE (Remov_fdce_C_CLR)     -0.067     4.894    MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.894    
                         arrival time                           6.954    
  -------------------------------------------------------------------
                         slack                                  2.060    

Slack (MET) :             2.060ns  (arrival time - required time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[6]/CLR
                            (removal check against rising-edge clock RING_OSC  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.357ns  (RING_OSC rise@4.000ns - clk_out1_clk_wiz_0 rise@5.357ns)
  Data Path Delay:        1.036ns  (logic 0.231ns (22.294%)  route 0.805ns (77.706%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.561ns = ( 0.918 - 0.357 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.137ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.080ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     5.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150     4.804 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     5.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.559     5.918    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     6.059 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.103     6.162    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.045     6.207 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        0.512     6.719    MULTYCHANNEL/channel[1].single_channel_inst/ADC/RESET
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.045     6.764 f  MULTYCHANNEL/channel[1].single_channel_inst/ADC/enable_SPI_i_2__0/O
                         net (fo=15, routed)          0.190     6.954    MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter0
    SLICE_X36Y54         FDCE                                         f  MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RING_OSC rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y24       BUFG                         0.000     4.000 r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/Oscillator/buf_inst_lower.BUFG_inst/O
                         net (fo=15, routed)          0.824     4.824    MULTYCHANNEL/channel[1].single_channel_inst/ADC/osc_out
    SLICE_X36Y54         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[6]/C
                         clock pessimism              0.000     4.824    
                         clock uncertainty            0.137     4.961    
    SLICE_X36Y54         FDCE (Remov_fdce_C_CLR)     -0.067     4.894    MULTYCHANNEL/channel[1].single_channel_inst/ADC/ttp_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.894    
                         arrival time                           6.954    
  -------------------------------------------------------------------
                         slack                                  2.060    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           93  Failing Endpoints,  Worst Slack       -0.600ns,  Total Violation      -18.633ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.600ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 fall@2.857ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        2.624ns  (logic 0.484ns (18.445%)  route 2.140ns (81.555%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 4.160 - 2.857 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 1.751 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.392     1.751    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.379     2.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.226     2.357    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.105     2.462 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        1.914     4.375    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/RESET
    SLICE_X73Y34         FDCE                                         f  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.857     2.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.857 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     4.243    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     1.328 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     2.782    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.301     4.160    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X73Y34         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.160    
                         clock uncertainty           -0.057     4.102    
    SLICE_X73Y34         FDCE (Recov_fdce_C_CLR)     -0.327     3.775    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.775    
                         arrival time                          -4.375    
  -------------------------------------------------------------------
                         slack                                 -0.600    

Slack (VIOLATED) :        -0.412ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 fall@2.857ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        2.440ns  (logic 0.484ns (19.838%)  route 1.956ns (80.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 4.163 - 2.857 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 1.751 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.392     1.751    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.379     2.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.226     2.357    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.105     2.462 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        1.729     4.191    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/RESET
    SLICE_X70Y39         FDCE                                         f  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.857     2.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.857 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     4.243    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     1.328 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     2.782    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.304     4.163    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X70Y39         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.163    
                         clock uncertainty           -0.057     4.105    
    SLICE_X70Y39         FDCE (Recov_fdce_C_CLR)     -0.327     3.778    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.778    
                         arrival time                          -4.191    
  -------------------------------------------------------------------
                         slack                                 -0.412    

Slack (VIOLATED) :        -0.401ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_rise_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        4.915ns  (logic 0.484ns (9.847%)  route 4.431ns (90.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 6.654 - 5.357 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 1.751 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.392     1.751    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.379     2.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.226     2.357    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.105     2.462 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        4.205     6.666    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/RESET
    SLICE_X77Y26         FDCE                                         f  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_rise_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.295     6.654    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[1]
    SLICE_X77Y26         FDCE                                         r  MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_rise_reg[0]/C
                         clock pessimism              0.000     6.654    
                         clock uncertainty           -0.057     6.596    
    SLICE_X77Y26         FDCE (Recov_fdce_C_CLR)     -0.331     6.265    MULTYCHANNEL/channel[9].single_channel_inst/Time_block/Inst_flip_flop_time/q_rise_reg[0]
  -------------------------------------------------------------------
                         required time                          6.265    
                         arrival time                          -6.666    
  -------------------------------------------------------------------
                         slack                                 -0.401    

Slack (VIOLATED) :        -0.383ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 fall@2.857ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        2.408ns  (logic 0.484ns (20.101%)  route 1.924ns (79.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 4.161 - 2.857 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 1.751 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.392     1.751    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.379     2.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.226     2.357    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.105     2.462 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        1.697     4.159    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/RESET
    SLICE_X71Y36         FDCE                                         f  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.857     2.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.857 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     4.243    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     1.328 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     2.782    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.302     4.161    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X71Y36         FDCE                                         r  MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.161    
                         clock uncertainty           -0.057     4.103    
    SLICE_X71Y36         FDCE (Recov_fdce_C_CLR)     -0.327     3.776    MULTYCHANNEL/channel[13].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.776    
                         arrival time                          -4.159    
  -------------------------------------------------------------------
                         slack                                 -0.383    

Slack (VIOLATED) :        -0.379ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 fall@2.857ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        2.405ns  (logic 0.484ns (20.129%)  route 1.921ns (79.871%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 4.161 - 2.857 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 1.751 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.392     1.751    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.379     2.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.226     2.357    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.105     2.462 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        1.694     4.156    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/RESET
    SLICE_X63Y40         FDCE                                         f  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.857     2.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.857 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     4.243    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     1.328 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     2.782    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.302     4.161    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X63Y40         FDCE                                         r  MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.161    
                         clock uncertainty           -0.057     4.103    
    SLICE_X63Y40         FDCE (Recov_fdce_C_CLR)     -0.327     3.776    MULTYCHANNEL/channel[0].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.776    
                         arrival time                          -4.156    
  -------------------------------------------------------------------
                         slack                                 -0.379    

Slack (VIOLATED) :        -0.376ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 fall@2.857ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        2.399ns  (logic 0.484ns (20.173%)  route 1.915ns (79.827%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 4.159 - 2.857 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 1.751 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.392     1.751    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.379     2.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.226     2.357    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.105     2.462 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        1.689     4.150    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/RESET
    SLICE_X56Y39         FDCE                                         f  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.857     2.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.857 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     4.243    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     1.328 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     2.782    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.300     4.159    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X56Y39         FDCE                                         r  MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.159    
                         clock uncertainty           -0.057     4.101    
    SLICE_X56Y39         FDCE (Recov_fdce_C_CLR)     -0.327     3.774    MULTYCHANNEL/channel[18].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.774    
                         arrival time                          -4.150    
  -------------------------------------------------------------------
                         slack                                 -0.376    

Slack (VIOLATED) :        -0.360ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 fall@2.857ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        2.385ns  (logic 0.484ns (20.291%)  route 1.901ns (79.709%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 4.161 - 2.857 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 1.751 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.392     1.751    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.379     2.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.226     2.357    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.105     2.462 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        1.675     4.136    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/RESET
    SLICE_X60Y40         FDCE                                         f  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.857     2.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.857 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     4.243    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     1.328 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     2.782    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.302     4.161    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X60Y40         FDCE                                         r  MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.161    
                         clock uncertainty           -0.057     4.103    
    SLICE_X60Y40         FDCE (Recov_fdce_C_CLR)     -0.327     3.776    MULTYCHANNEL/channel[3].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.776    
                         arrival time                          -4.136    
  -------------------------------------------------------------------
                         slack                                 -0.360    

Slack (VIOLATED) :        -0.346ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 fall@2.857ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        2.365ns  (logic 0.484ns (20.466%)  route 1.881ns (79.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.298ns = ( 4.155 - 2.857 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 1.751 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.392     1.751    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.379     2.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.226     2.357    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.105     2.462 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        1.655     4.116    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/RESET
    SLICE_X55Y37         FDCE                                         f  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.857     2.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.857 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     4.243    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     1.328 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     2.782    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.296     4.155    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X55Y37         FDCE                                         r  MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.155    
                         clock uncertainty           -0.057     4.097    
    SLICE_X55Y37         FDCE (Recov_fdce_C_CLR)     -0.327     3.770    MULTYCHANNEL/channel[1].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.770    
                         arrival time                          -4.116    
  -------------------------------------------------------------------
                         slack                                 -0.346    

Slack (VIOLATED) :        -0.343ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_rise_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        4.935ns  (logic 0.484ns (9.808%)  route 4.451ns (90.192%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns = ( 6.659 - 5.357 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 1.751 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.392     1.751    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.379     2.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.226     2.357    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.105     2.462 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        4.224     6.686    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/RESET
    SLICE_X82Y29         FDCE                                         f  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_rise_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.357     5.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     5.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     6.743    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     3.828 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     5.282    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.300     6.659    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/Multiclk[1]
    SLICE_X82Y29         FDCE                                         r  MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_rise_reg/C
                         clock pessimism              0.000     6.659    
                         clock uncertainty           -0.057     6.601    
    SLICE_X82Y29         FDCE (Recov_fdce_C_CLR)     -0.258     6.343    MULTYCHANNEL/channel[11].single_channel_inst/Time_block/Inst_flip_flop_time/data_valid_rise_reg
  -------------------------------------------------------------------
                         required time                          6.343    
                         arrival time                          -6.686    
  -------------------------------------------------------------------
                         slack                                 -0.343    

Slack (VIOLATED) :        -0.331ns  (required time - arrival time)
  Source:                 RunControl/slv_reg3_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_0 fall@2.857ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        2.359ns  (logic 0.484ns (20.520%)  route 1.875ns (79.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 4.163 - 2.857 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 1.751 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.552     1.909    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.323 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     0.274    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.392     1.751    RunControl/clk_out1
    SLICE_X41Y52         FDRE                                         r  RunControl/slv_reg3_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.379     2.130 f  RunControl/slv_reg3_reg[21]/Q
                         net (fo=2, routed)           0.226     2.357    RunControl/Rst_multichannel
    SLICE_X40Y52         LUT3 (Prop_lut3_I2_O)        0.105     2.462 f  RunControl/MULTYCHANNEL_i_1/O
                         net (fo=3585, routed)        1.648     4.110    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/RESET
    SLICE_X74Y37         FDCE                                         f  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      2.857     2.857 f  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     2.857 f  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          1.386     4.243    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     1.328 f  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     2.782    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.859 f  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       1.304     4.163    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/Multiclk[0]
    SLICE_X74Y37         FDCE                                         r  MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg/C  (IS_INVERTED)
                         clock pessimism              0.000     4.163    
                         clock uncertainty           -0.057     4.105    
    SLICE_X74Y37         FDCE (Recov_fdce_C_CLR)     -0.327     3.778    MULTYCHANNEL/channel[15].single_channel_inst/Time_block/Inst_flip_flop_time/p1[0].Inst_ff_interno_fe/o_digital_reg
  -------------------------------------------------------------------
                         required time                          3.778    
                         arrival time                          -4.110    
  -------------------------------------------------------------------
                         slack                                 -0.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/FIFO_PPS/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/FIFO_PPS/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.541%)  route 0.159ns (55.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 1.208 - 0.357 ) 
    Source Clock Delay      (SCD):    0.581ns = ( 0.938 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.579     0.938    MULTYCHANNEL/FIFO_PPS/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X57Y53         FDPE                                         r  MULTYCHANNEL/FIFO_PPS/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDPE (Prop_fdpe_C_Q)         0.128     1.066 f  MULTYCHANNEL/FIFO_PPS/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.159     1.225    MULTYCHANNEL/FIFO_PPS/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X59Y53         FDPE                                         f  MULTYCHANNEL/FIFO_PPS/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.849     1.208    MULTYCHANNEL/FIFO_PPS/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X59Y53         FDPE                                         r  MULTYCHANNEL/FIFO_PPS/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism             -0.254     0.954    
    SLICE_X59Y53         FDPE (Remov_fdpe_C_PRE)     -0.149     0.805    MULTYCHANNEL/FIFO_PPS/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.225    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[0].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[0].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.541%)  route 0.159ns (55.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 1.205 - 0.357 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 0.939 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.580     0.939    MULTYCHANNEL/channel[0].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X25Y20         FDPE                                         r  MULTYCHANNEL/channel[0].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDPE (Prop_fdpe_C_Q)         0.128     1.067 f  MULTYCHANNEL/channel[0].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.159     1.226    MULTYCHANNEL/channel[0].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X27Y20         FDPE                                         f  MULTYCHANNEL/channel[0].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.846     1.205    MULTYCHANNEL/channel[0].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X27Y20         FDPE                                         r  MULTYCHANNEL/channel[0].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism             -0.252     0.953    
    SLICE_X27Y20         FDPE (Remov_fdpe_C_PRE)     -0.149     0.804    MULTYCHANNEL/channel[0].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[12].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[12].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.541%)  route 0.159ns (55.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 1.232 - 0.357 ) 
    Source Clock Delay      (SCD):    0.608ns = ( 0.965 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.606     0.965    MULTYCHANNEL/channel[12].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X99Y32         FDPE                                         r  MULTYCHANNEL/channel[12].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y32         FDPE (Prop_fdpe_C_Q)         0.128     1.093 f  MULTYCHANNEL/channel[12].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.159     1.252    MULTYCHANNEL/channel[12].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X101Y32        FDPE                                         f  MULTYCHANNEL/channel[12].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.873     1.232    MULTYCHANNEL/channel[12].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X101Y32        FDPE                                         r  MULTYCHANNEL/channel[12].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism             -0.253     0.979    
    SLICE_X101Y32        FDPE (Remov_fdpe_C_PRE)     -0.149     0.830    MULTYCHANNEL/channel[12].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[3].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[3].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.322ns  (logic 0.148ns (45.958%)  route 0.174ns (54.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.814ns = ( 1.171 - 0.357 ) 
    Source Clock Delay      (SCD):    0.549ns = ( 0.906 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.547     0.906    MULTYCHANNEL/channel[3].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X42Y24         FDPE                                         r  MULTYCHANNEL/channel[3].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDPE (Prop_fdpe_C_Q)         0.148     1.054 f  MULTYCHANNEL/channel[3].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.174     1.228    MULTYCHANNEL/channel[3].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X42Y23         FDPE                                         f  MULTYCHANNEL/channel[3].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.812     1.171    MULTYCHANNEL/channel[3].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X42Y23         FDPE                                         r  MULTYCHANNEL/channel[3].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism             -0.251     0.920    
    SLICE_X42Y23         FDPE (Remov_fdpe_C_PRE)     -0.124     0.796    MULTYCHANNEL/channel[3].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[16].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[16].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.302%)  route 0.175ns (57.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.880ns = ( 1.237 - 0.357 ) 
    Source Clock Delay      (SCD):    0.611ns = ( 0.968 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.609     0.968    MULTYCHANNEL/channel[16].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X93Y52         FDPE                                         r  MULTYCHANNEL/channel[16].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y52         FDPE (Prop_fdpe_C_Q)         0.128     1.096 f  MULTYCHANNEL/channel[16].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.175     1.270    MULTYCHANNEL/channel[16].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X93Y53         FDPE                                         f  MULTYCHANNEL/channel[16].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.878     1.237    MULTYCHANNEL/channel[16].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X93Y53         FDPE                                         r  MULTYCHANNEL/channel[16].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism             -0.254     0.983    
    SLICE_X93Y53         FDPE (Remov_fdpe_C_PRE)     -0.148     0.835    MULTYCHANNEL/channel[16].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[7].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[7].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.331%)  route 0.174ns (57.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns = ( 1.201 - 0.357 ) 
    Source Clock Delay      (SCD):    0.577ns = ( 0.934 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.575     0.934    MULTYCHANNEL/channel[7].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X67Y19         FDPE                                         r  MULTYCHANNEL/channel[7].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y19         FDPE (Prop_fdpe_C_Q)         0.128     1.062 f  MULTYCHANNEL/channel[7].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.174     1.236    MULTYCHANNEL/channel[7].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X67Y18         FDPE                                         f  MULTYCHANNEL/channel[7].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.842     1.201    MULTYCHANNEL/channel[7].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X67Y18         FDPE                                         r  MULTYCHANNEL/channel[7].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism             -0.252     0.949    
    SLICE_X67Y18         FDPE (Remov_fdpe_C_PRE)     -0.149     0.800    MULTYCHANNEL/channel[7].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.800    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[1].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[1].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.863%)  route 0.178ns (58.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 1.205 - 0.357 ) 
    Source Clock Delay      (SCD):    0.582ns = ( 0.939 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.580     0.939    MULTYCHANNEL/channel[1].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X28Y30         FDPE                                         r  MULTYCHANNEL/channel[1].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDPE (Prop_fdpe_C_Q)         0.128     1.067 f  MULTYCHANNEL/channel[1].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.178     1.244    MULTYCHANNEL/channel[1].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X29Y30         FDPE                                         f  MULTYCHANNEL/channel[1].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.846     1.205    MULTYCHANNEL/channel[1].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X29Y30         FDPE                                         r  MULTYCHANNEL/channel[1].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism             -0.253     0.952    
    SLICE_X29Y30         FDPE (Remov_fdpe_C_PRE)     -0.149     0.803    MULTYCHANNEL/channel[1].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.803    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[5].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[5].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.863%)  route 0.178ns (58.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.840ns = ( 1.197 - 0.357 ) 
    Source Clock Delay      (SCD):    0.573ns = ( 0.930 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.571     0.930    MULTYCHANNEL/channel[5].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X56Y21         FDPE                                         r  MULTYCHANNEL/channel[5].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y21         FDPE (Prop_fdpe_C_Q)         0.128     1.058 f  MULTYCHANNEL/channel[5].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.178     1.235    MULTYCHANNEL/channel[5].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X57Y21         FDPE                                         f  MULTYCHANNEL/channel[5].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.838     1.197    MULTYCHANNEL/channel[5].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X57Y21         FDPE                                         r  MULTYCHANNEL/channel[5].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism             -0.254     0.943    
    SLICE_X57Y21         FDPE (Remov_fdpe_C_PRE)     -0.149     0.794    MULTYCHANNEL/channel[5].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[11].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[11].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.854%)  route 0.178ns (58.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns = ( 1.226 - 0.357 ) 
    Source Clock Delay      (SCD):    0.603ns = ( 0.960 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.601     0.960    MULTYCHANNEL/channel[11].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X93Y29         FDPE                                         r  MULTYCHANNEL/channel[11].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y29         FDPE (Prop_fdpe_C_Q)         0.128     1.088 f  MULTYCHANNEL/channel[11].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.178     1.266    MULTYCHANNEL/channel[11].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X93Y27         FDPE                                         f  MULTYCHANNEL/channel[11].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.867     1.226    MULTYCHANNEL/channel[11].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X93Y27         FDPE                                         r  MULTYCHANNEL/channel[11].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism             -0.254     0.972    
    SLICE_X93Y27         FDPE (Remov_fdpe_C_PRE)     -0.149     0.823    MULTYCHANNEL/channel[11].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.823    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 MULTYCHANNEL/channel[9].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Destination:            MULTYCHANNEL/channel[9].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.357ns fall@2.857ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.357ns - clk_out1_clk_wiz_0 rise@0.357ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.544%)  route 0.180ns (58.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns = ( 1.205 - 0.357 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 0.940 - 0.357 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.597     0.954    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.196 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     0.333    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.581     0.940    MULTYCHANNEL/channel[9].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X88Y18         FDPE                                         r  MULTYCHANNEL/channel[9].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y18         FDPE (Prop_fdpe_C_Q)         0.128     1.068 f  MULTYCHANNEL/channel[9].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg2_reg/Q
                         net (fo=1, routed)           0.180     1.248    MULTYCHANNEL/channel[9].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/wr_rst_reg2
    SLICE_X88Y19         FDPE                                         f  MULTYCHANNEL/channel[9].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.357     0.357 r  
    BUFGCTRL_X0Y18       BUFGCTRL                     0.000     0.357 r  CLK_SAFE_MODULE/BUFGMUX_inst/O
                         net (fo=41, routed)          0.864     1.221    multiphase_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.246 r  multiphase_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     0.330    multiphase_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.359 r  multiphase_clock/inst/clkout1_buf/O
                         net (fo=12852, routed)       0.846     1.205    MULTYCHANNEL/channel[9].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/clk
    SLICE_X88Y19         FDPE                                         r  MULTYCHANNEL/channel[9].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg/C
                         clock pessimism             -0.252     0.953    
    SLICE_X88Y19         FDPE (Remov_fdpe_C_PRE)     -0.149     0.804    MULTYCHANNEL/channel[9].FIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.444    





