top_design_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/top_design/ip/top_design_processing_system7_0_0/sim/top_design_processing_system7_0_0.v,incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"
pynq_sample_func_AXILiteS_s_axi.v,verilog,xil_defaultlib,../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/a889/hdl/verilog/pynq_sample_func_AXILiteS_s_axi.v,incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"
pynq_sample_func_extMemPtr_V_m_axi.v,verilog,xil_defaultlib,../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/a889/hdl/verilog/pynq_sample_func_extMemPtr_V_m_axi.v,incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"
pynq_sample_func.v,verilog,xil_defaultlib,../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/a889/hdl/verilog/pynq_sample_func.v,incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"
top_design_pynq_sample_func_0_0.v,verilog,xil_defaultlib,../../../bd/top_design/ip/top_design_pynq_sample_func_0_0/sim/top_design_pynq_sample_func_0_0.v,incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"
top_design_xbar_0.v,verilog,xil_defaultlib,../../../bd/top_design/ip/top_design_xbar_0/sim/top_design_xbar_0.v,incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"
top_design_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/top_design/ip/top_design_rst_ps7_0_50M_0/sim/top_design_rst_ps7_0_50M_0.vhd,incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"
top_design_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/top_design/ip/top_design_axi_gpio_0_0/sim/top_design_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"
top_design_axi_gpio_1_0.vhd,vhdl,xil_defaultlib,../../../bd/top_design/ip/top_design_axi_gpio_1_0/sim/top_design_axi_gpio_1_0.vhd,incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"
top_design_auto_pc_4.v,verilog,xil_defaultlib,../../../bd/top_design/ip/top_design_auto_pc_4/sim/top_design_auto_pc_4.v,incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"
top_design_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/top_design/ip/top_design_auto_pc_0/sim/top_design_auto_pc_0.v,incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"
top_design_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/top_design/ip/top_design_auto_pc_1/sim/top_design_auto_pc_1.v,incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"
top_design_auto_pc_2.v,verilog,xil_defaultlib,../../../bd/top_design/ip/top_design_auto_pc_2/sim/top_design_auto_pc_2.v,incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"
top_design_auto_pc_3.v,verilog,xil_defaultlib,../../../bd/top_design/ip/top_design_auto_pc_3/sim/top_design_auto_pc_3.v,incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"
top_design.v,verilog,xil_defaultlib,../../../bd/top_design/sim/top_design.v,incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="$ref_dir/../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/ec67/hdl"incdir="../../../../pynq_vivado.srcs/sources_1/bd/top_design/ipshared/6b56/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
