
;; Function void __tcf_2() (__tcf_2, funcdef_no=6108, decl_uid=80894, symbol_order=3645)

void __tcf_2() ()
{
  int * _3;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  _3 = MEM[(int * *)&num];
  if (_3 != 0B)
    goto <bb 3>;
  else
    goto <bb 4>;
;;    succ:       3
;;                4

;;   basic block 3, loop depth 0
;;    pred:       2
  operator delete (_3); [tail call]
;;    succ:       4

;;   basic block 4, loop depth 0
;;    pred:       2
;;                3
  num ={v} {CLOBBER};
  return;
;;    succ:       EXIT

}



Partition map 

Partition 3 (_3 - 3 )

After Coalescing:

Partition map 

Partition 0 (_3 - 3 )

void __tcf_2() ()
{
  int * _3;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  _3 = MEM[(int * *)&num];
  if (_3 != 0B)
    goto <bb 3>;
  else
    goto <bb 4>;
;;    succ:       3
;;                4

;;   basic block 3, loop depth 0
;;    pred:       2
  operator delete (_3); [tail call]
;;    succ:       4

;;   basic block 4, loop depth 0
;;    pred:       2
;;                3
  num ={v} {CLOBBER};
  return;
;;    succ:       EXIT

}



;; Generating RTL for gimple basic block 2

;; _3 = MEM[(int * *)&num];

(insn 5 4 6 (set (reg/f:SI 84)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) -1
     (nil))

(insn 6 5 0 (set (reg/f:SI 83 [ D.83037 ])
        (mem/f/c:SI (reg/f:SI 84) [6 MEM[(int * *)&num]+0 S4 A32])) -1
     (nil))

;; if (_3 != 0B)

(insn 7 6 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 83 [ D.83037 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:177 -1
     (nil))

(jump_insn 8 7 0 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:177 -1
     (int_list:REG_BR_PROB 2165 (nil)))

;; Generating RTL for gimple basic block 3

;; operator delete (_3); [tail call]

(insn 10 9 11 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/f:SI 83 [ D.83037 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 -1
     (nil))

(call_insn 11 10 0 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))

;; Generating RTL for gimple basic block 4

;; 

(code_label 12 11 13 2 "" [0 uses])

(note 13 12 0 NOTE_INSN_BASIC_BLOCK)

;; num ={v} {CLOBBER};

(nil)


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 2->5 redirected to 6
Merging block 5 into block 4...
Merged blocks 4 and 5.
Merged 4 and 5 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 84)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 83 [ D.83037 ])
        (mem/f/c:SI (reg/f:SI 84) [6 MEM[(int * *)&num]+0 S4 A32])) -1
     (nil))
(insn 7 6 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 83 [ D.83037 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:177 -1
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 14)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:177 596 {*jcc_1}
     (int_list:REG_BR_PROB 2165 (nil))
 -> 14)
;;  succ:       4 [78.3%]  (FALLTHRU)
;;              6 [21.6%] 

;; basic block 4, loop depth 0, count 0, freq 7835, maybe hot
;;  prev block 2, next block 6, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 [78.3%]  (FALLTHRU)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 10 9 11 4 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/f:SI 83 [ D.83037 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 -1
     (nil))
(call_insn 11 10 14 4 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))
;;  succ:       6 [100.0%]  (FALLTHRU)

;; basic block 6, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 4, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              2 [21.6%] 
(code_label 14 11 15 6 1 "" [1 uses])
(note 15 14 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function int printf(const char*, ...) (_ZL6printfPKcz, funcdef_no=417, decl_uid=944, symbol_order=134)

int printf(const char*, ...) (const char * __format)
{
  char * __local_argv;
  register int __retval;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  __local_argv_9 = __builtin_next_arg (0);
  __local_argv_8 = __local_argv_9;
  __local_argv_3 = __local_argv_8;
  __retval_6 = __mingw_vprintf (__format_4(D), __local_argv_3);
  GIMPLE_NOP
  return __retval_6;
;;    succ:       EXIT

}



Partition map 

Partition 3 (__local_argv_3 - 3 )
Partition 4 (__format_4(D) - 4 )
Partition 6 (__retval_6 - 6 )
Partition 8 (__local_argv_8 - 8 )
Partition 9 (__local_argv_9 - 9 )


Partition map 

Partition 0 (__local_argv_3 - 3 )
Partition 1 (__format_4(D) - 4 )
Partition 2 (__local_argv_8 - 8 )
Partition 3 (__local_argv_9 - 9 )


Live on entry to BB2 : __format_4(D)  

Conflict graph:

After sorting:
Sorted Coalesce list:
(10000) __local_argv_8 <-> __local_argv_9
(10000) __local_argv_3 <-> __local_argv_8

Partition map 

Partition 0 (__local_argv_3 - 3 )
Partition 1 (__format_4(D) - 4 )
Partition 2 (__local_argv_8 - 8 )
Partition 3 (__local_argv_9 - 9 )

Coalesce list: (8)__local_argv_8 & (9)__local_argv_9 [map: 2, 3] : Success -> 2
Coalesce list: (3)__local_argv_3 & (8)__local_argv_8 [map: 0, 2] : Success -> 2
After Coalescing:

Partition map 

Partition 0 (__format_4(D) - 4 )
Partition 1 (__retval_6 - 6 )
Partition 2 (__local_argv_8 - 3 8 9 )


Replacing Expressions
__local_argv_3 replace with --> __local_argv_3 = __local_argv_8;


int printf(const char*, ...) (const char * __format)
{
  char * __local_argv;
  register int __retval;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  __local_argv_9 = __builtin_next_arg (0);
  __local_argv_8 = __local_argv_9;
  __local_argv_3 = __local_argv_8;
  __retval_6 = __mingw_vprintf (__format_4(D), __local_argv_3);
  GIMPLE_NOP
  return __retval_6;
;;    succ:       EXIT

}



;; Generating RTL for gimple basic block 2

;; __local_argv_9 = __builtin_next_arg (0);

(insn 6 5 7 (parallel [
            (set (reg:SI 87)
                (plus:SI (reg/f:SI 77 virtual-incoming-args)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:299 -1
     (nil))

(insn 7 6 0 (set (reg/v/f:SI 84 [ __local_argv ])
        (reg:SI 87)) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:299 -1
     (nil))

;; __local_argv_8 = __local_argv_9;

(nil)

;; __retval_6 = __mingw_vprintf (__format_4(D), __local_argv_3);

(insn 8 7 9 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/v/f:SI 84 [ __local_argv ])) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:300 -1
     (nil))

(insn 9 8 10 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/v/f:SI 86 [ __format ])) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:300 -1
     (nil))

(call_insn 10 9 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("__mingw_vprintf") [flags 0x43]  <function_decl 02668200 __mingw_vprintf>) [0 __mingw_vprintf S1 A8])
            (const_int 8 [0x8]))) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:300 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))

(insn 11 10 0 (set (reg/v:SI 83 [ __retval ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:300 -1
     (nil))

;; GIMPLE_NOP

(nil)

;; return __retval_6;

(insn 12 11 13 (set (reg:SI 85 [ <retval> ])
        (reg/v:SI 83 [ __retval ])) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:302 -1
     (nil))

(jump_insn 13 12 14 (set (pc)
        (label_ref 0)) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:302 -1
     (nil))

(barrier 14 13 0)


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Removing jump 13.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 4 3 2 (set (reg/v/f:SI 86 [ __format ])
        (mem/f/c:SI (reg/f:SI 77 virtual-incoming-args) [6 __format+0 S4 A32])) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:297 -1
     (expr_list:REG_EQUIV (mem/f/c:SI (reg/f:SI 77 virtual-incoming-args) [6 __format+0 S4 A32])
        (nil)))
(note 3 2 6 2 NOTE_INSN_FUNCTION_BEG)
(insn 6 3 7 2 (parallel [
            (set (reg:SI 87)
                (plus:SI (reg/f:SI 77 virtual-incoming-args)
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:299 -1
     (nil))
(insn 7 6 8 2 (set (reg/v/f:SI 84 [ __local_argv ])
        (reg:SI 87)) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:299 -1
     (nil))
(insn 8 7 9 2 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/v/f:SI 84 [ __local_argv ])) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:300 -1
     (nil))
(insn 9 8 10 2 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/v/f:SI 86 [ __format ])) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:300 -1
     (nil))
(call_insn 10 9 11 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("__mingw_vprintf") [flags 0x43]  <function_decl 02668200 __mingw_vprintf>) [0 __mingw_vprintf S1 A8])
            (const_int 8 [0x8]))) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:300 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 11 10 12 2 (set (reg/v:SI 83 [ __retval ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:300 -1
     (nil))
(insn 12 11 16 2 (set (reg:SI 85 [ <retval> ])
        (reg/v:SI 83 [ __retval ])) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:302 -1
     (nil))
(insn 16 12 17 2 (set (reg/i:SI 0 ax)
        (reg:SI 85 [ <retval> ])) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:303 -1
     (nil))
(insn 17 16 0 2 (use (reg/i:SI 0 ax)) D:/Dev-Cpp/MinGW64/x86_64-w64-mingw32/include/stdio.h:303 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void __tcf_0() (__tcf_0, funcdef_no=6103, decl_uid=80872, symbol_order=3640)

void __tcf_0() ()
{
;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  std::ios_base::Init::~Init (&__ioinit); [tail call]
  return;
;;    succ:       EXIT

}



Partition map 


After Coalescing:

Partition map 


void __tcf_0() ()
{
;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  std::ios_base::Init::~Init (&__ioinit); [tail call]
  return;
;;    succ:       EXIT

}



;; Generating RTL for gimple basic block 2

;; std::ios_base::Init::~Init (&__ioinit); [tail call]

(insn 5 4 6 2 (set (reg:SI 2 cx)
        (symbol_ref:SI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 035d1180 __ioinit>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 -1
     (nil))

(call_insn/j 6 5 7 2 (call (mem:QI (symbol_ref:SI ("_ZNSt8ios_base4InitD1Ev") [flags 0x43]  <function_decl 032bbc80 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 2 cx))
        (nil)))

(barrier 7 6 0)
deleting block 4


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:SI 2 cx)
        (symbol_ref:SI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 035d1180 __ioinit>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 -1
     (nil))
(call_insn/j 6 5 7 2 (call (mem:QI (symbol_ref:SI ("_ZNSt8ios_base4InitD1Ev") [flags 0x43]  <function_decl 032bbc80 __comp_dtor >) [0 __comp_dtor  S1 A8])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (reg:SI 2 cx))
        (nil)))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)

(barrier 7 6 0)

;; Function long long unsigned int qpow(long long unsigned int, long long unsigned int) (_Z4qpowyy, funcdef_no=5705, decl_uid=72664, symbol_order=3171)

long long unsigned int qpow(long long unsigned int, long long unsigned int) (long long unsigned int a, long long unsigned int b)
{
  long long unsigned int re;
  long long unsigned int _7;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  if (b_6(D) != 0)
    goto <bb 3>;
  else
    goto <bb 7>;
;;    succ:       3
;;                7

;;   basic block 3, loop depth 0
;;    pred:       2
  # a_11 = PHI <a_5(D)(2)>
  # b_4 = PHI <b_6(D)(2)>
;;    succ:       4

;;   basic block 4, loop depth 1
;;    pred:       3
;;                6
  # a_17 = PHI <a_11(3), a_9(6)>
  # b_18 = PHI <b_4(3), b_10(6)>
  # re_19 = PHI <1(3), re_3(6)>
  _7 = b_18 & 1;
  if (_7 != 0)
    goto <bb 5>;
  else
    goto <bb 6>;
;;    succ:       5
;;                6

;;   basic block 5, loop depth 1
;;    pred:       4
  re_8 = re_19 * a_17;
;;    succ:       6

;;   basic block 6, loop depth 1
;;    pred:       4
;;                5
  # re_3 = PHI <re_19(4), re_8(5)>
  a_9 = a_17 * a_17;
  b_10 = b_18 >> 1;
  if (b_10 != 0)
    goto <bb 4>;
  else
    goto <bb 7>;
;;    succ:       4
;;                7

;;   basic block 7, loop depth 0
;;    pred:       6
;;                2
  # re_13 = PHI <re_3(6), 1(2)>
  return re_13;
;;    succ:       EXIT

}



Partition map 

Partition 3 (re_3 - 3 )
Partition 4 (b_4 - 4 )
Partition 5 (a_5(D) - 5 )
Partition 6 (b_6(D) - 6 )
Partition 7 (_7 - 7 )
Partition 8 (re_8 - 8 )
Partition 9 (a_9 - 9 )
Partition 10 (b_10 - 10 )
Partition 11 (a_11 - 11 )
Partition 13 (re_13 - 13 )
Partition 17 (a_17 - 17 )
Partition 18 (b_18 - 18 )
Partition 19 (re_19 - 19 )


Partition map 

Partition 0 (re_3 - 3 )
Partition 1 (b_4 - 4 )
Partition 2 (a_5(D) - 5 )
Partition 3 (b_6(D) - 6 )
Partition 4 (re_8 - 8 )
Partition 5 (a_9 - 9 )
Partition 6 (b_10 - 10 )
Partition 7 (a_11 - 11 )
Partition 8 (re_13 - 13 )
Partition 9 (a_17 - 17 )
Partition 10 (b_18 - 18 )
Partition 11 (re_19 - 19 )


Live on entry to BB2 : a_5(D)  b_6(D)  

Live on entry to BB3 : 

Live on entry to BB4 : 

Live on entry to BB5 : a_17  b_18  re_19  

Live on entry to BB6 : a_17  b_18  

Live on entry to BB7 : 

Conflict graph:

After sorting:
Sorted Coalesce list:
(25662) re_3 <-> re_19
(16562) a_9 <-> a_17
(16562) b_10 <-> b_18
(4550) re_3 <-> re_8
(1638) re_3 <-> re_13
(819) b_4 <-> b_6(D)
(819) b_4 <-> b_18
(819) a_5(D) <-> a_11
(819) a_11 <-> a_17

Partition map 

Partition 0 (re_3 - 3 )
Partition 1 (b_4 - 4 )
Partition 2 (a_5(D) - 5 )
Partition 3 (b_6(D) - 6 )
Partition 4 (re_8 - 8 )
Partition 5 (a_9 - 9 )
Partition 6 (b_10 - 10 )
Partition 7 (a_11 - 11 )
Partition 8 (re_13 - 13 )
Partition 9 (a_17 - 17 )
Partition 10 (b_18 - 18 )
Partition 11 (re_19 - 19 )

Coalesce list: (3)re_3 & (19)re_19 [map: 0, 11] : Success -> 0
Coalesce list: (9)a_9 & (17)a_17 [map: 5, 9] : Success -> 5
Coalesce list: (10)b_10 & (18)b_18 [map: 6, 10] : Success -> 6
Coalesce list: (3)re_3 & (8)re_8 [map: 0, 4] : Success -> 0
Coalesce list: (3)re_3 & (13)re_13 [map: 0, 8] : Success -> 0
Coalesce list: (4)b_4 & (6)b_6(D) [map: 1, 3] : Success -> 1
Coalesce list: (4)b_4 & (18)b_10 [map: 1, 6] : Success -> 1
Coalesce list: (5)a_5(D) & (11)a_11 [map: 2, 7] : Success -> 2
Coalesce list: (11)a_5(D) & (17)a_9 [map: 2, 5] : Success -> 2
After Coalescing:

Partition map 

Partition 0 (re_3 - 3 8 13 19 )
Partition 1 (b_4 - 4 6 10 18 )
Partition 2 (a_5(D) - 5 9 11 17 )
Partition 3 (_7 - 7 )


Replacing Expressions
_7 replace with --> _7 = b_18 & 1;


long long unsigned int qpow(long long unsigned int, long long unsigned int) (long long unsigned int a, long long unsigned int b)
{
  long long unsigned int re;
  long long unsigned int _7;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  if (b_6(D) != 0)
    goto <bb 3>;
  else
    goto <bb 7>;
;;    succ:       3
;;                7

;;   basic block 3, loop depth 0
;;    pred:       2
  # a_11 = PHI <a_5(D)(2)>
  # b_4 = PHI <b_6(D)(2)>
;;    succ:       4

;;   basic block 4, loop depth 1
;;    pred:       3
;;                6
  # a_17 = PHI <a_11(3), a_9(6)>
  # b_18 = PHI <b_4(3), b_10(6)>
  # re_19 = PHI <1(3), re_3(6)>
  _7 = b_18 & 1;
  if (_7 != 0)
    goto <bb 5>;
  else
    goto <bb 6>;
;;    succ:       5
;;                6

;;   basic block 5, loop depth 1
;;    pred:       4
  re_8 = re_19 * a_17;
;;    succ:       6

;;   basic block 6, loop depth 1
;;    pred:       4
;;                5
  # re_3 = PHI <re_19(4), re_8(5)>
  a_9 = a_17 * a_17;
  b_10 = b_18 >> 1;
  if (b_10 != 0)
    goto <bb 4>;
  else
    goto <bb 7>;
;;    succ:       4
;;                7

;;   basic block 7, loop depth 0
;;    pred:       6
;;                2
  # re_13 = PHI <re_3(6), 1(2)>
  return re_13;
;;    succ:       EXIT

}


Inserting a value copy on edge BB3->BB4 : PART.0 = 1
Inserting a value copy on edge BB2->BB7 : PART.0 = 1

;; Generating RTL for gimple basic block 2

;; if (b_6(D) != 0)

(insn 9 8 10 (parallel [
            (set (reg:SI 88)
                (ior:SI (subreg:SI (reg/v:DI 87 [ b ]) 4)
                    (subreg:SI (reg/v:DI 87 [ b ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:26 -1
     (nil))

(insn 10 9 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 88)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:26 -1
     (nil))

(jump_insn 11 10 0 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 -1
     (int_list:REG_BR_PROB 900 (nil)))

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; if (_7 != 0)

(insn 14 13 15 (parallel [
            (set (subreg:SI (reg:DI 89 [ D.83044 ]) 0)
                (and:SI (subreg:SI (reg/v:DI 87 [ b ]) 0)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))

(insn 15 14 16 (parallel [
            (set (subreg:SI (reg:DI 89 [ D.83044 ]) 4)
                (and:SI (subreg:SI (reg/v:DI 87 [ b ]) 4)
                    (const_int 0 [0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))

(insn 16 15 17 (parallel [
            (set (reg:SI 90)
                (ior:SI (subreg:SI (reg:DI 89 [ D.83044 ]) 4)
                    (subreg:SI (reg:DI 89 [ D.83044 ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))

(insn 17 16 18 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 90)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))

(jump_insn 18 17 0 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:\LHX\7.5 contest\t1.cpp:27 -1
     (int_list:REG_BR_PROB 5000 (nil)))

;; Generating RTL for gimple basic block 5

;; re_8 = re_19 * a_17;

(insn 20 19 21 (parallel [
            (set (reg:SI 91)
                (mult:SI (subreg:SI (reg/v:DI 83 [ re ]) 4)
                    (subreg:SI (reg/v:DI 86 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))

(insn 21 20 22 (parallel [
            (set (reg:SI 92)
                (mult:SI (subreg:SI (reg/v:DI 86 [ a ]) 4)
                    (subreg:SI (reg/v:DI 83 [ re ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))

(insn 22 21 23 (parallel [
            (set (reg:SI 93)
                (plus:SI (reg:SI 91)
                    (reg:SI 92)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))

(insn 23 22 24 (parallel [
            (set (reg/v:DI 83 [ re ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 83 [ re ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 86 [ a ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))

(insn 24 23 25 (parallel [
            (set (reg:SI 94)
                (plus:SI (reg:SI 93)
                    (subreg:SI (reg/v:DI 83 [ re ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))

(insn 25 24 26 (set (subreg:SI (reg/v:DI 83 [ re ]) 4)
        (reg:SI 94)) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))

(insn 26 25 0 (set (reg/v:DI 83 [ re ])
        (reg/v:DI 83 [ re ])) D:\LHX\7.5 contest\t1.cpp:27 -1
     (expr_list:REG_EQUAL (mult:DI (reg/v:DI 83 [ re ])
            (reg/v:DI 86 [ a ]))
        (nil)))

;; Generating RTL for gimple basic block 6

;; 

(code_label 27 26 28 15 "" [0 uses])

(note 28 27 0 NOTE_INSN_BASIC_BLOCK)

;; a_9 = a_17 * a_17;

(insn 29 28 30 (parallel [
            (set (reg:SI 95)
                (mult:SI (subreg:SI (reg/v:DI 86 [ a ]) 4)
                    (subreg:SI (reg/v:DI 86 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 -1
     (nil))

(insn 30 29 31 (parallel [
            (set (reg:SI 96)
                (mult:SI (subreg:SI (reg/v:DI 86 [ a ]) 4)
                    (subreg:SI (reg/v:DI 86 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 -1
     (nil))

(insn 31 30 32 (parallel [
            (set (reg:SI 97)
                (plus:SI (reg:SI 95)
                    (reg:SI 96)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 -1
     (nil))

(insn 32 31 33 (parallel [
            (set (reg/v:DI 86 [ a ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 86 [ a ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 86 [ a ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 -1
     (nil))

(insn 33 32 34 (parallel [
            (set (reg:SI 98)
                (plus:SI (reg:SI 97)
                    (subreg:SI (reg/v:DI 86 [ a ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 -1
     (nil))

(insn 34 33 35 (set (subreg:SI (reg/v:DI 86 [ a ]) 4)
        (reg:SI 98)) D:\LHX\7.5 contest\t1.cpp:28 -1
     (nil))

(insn 35 34 0 (set (reg/v:DI 86 [ a ])
        (reg/v:DI 86 [ a ])) D:\LHX\7.5 contest\t1.cpp:28 -1
     (expr_list:REG_EQUAL (mult:DI (reg/v:DI 86 [ a ])
            (reg/v:DI 86 [ a ]))
        (nil)))

;; b_10 = b_18 >> 1;

(insn 36 35 0 (parallel [
            (set (reg/v:DI 87 [ b ])
                (lshiftrt:DI (reg/v:DI 87 [ b ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 -1
     (nil))

;; if (b_10 != 0)

(insn 38 36 39 (parallel [
            (set (reg:SI 99)
                (ior:SI (subreg:SI (reg/v:DI 87 [ b ]) 4)
                    (subreg:SI (reg/v:DI 87 [ b ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:26 -1
     (nil))

(insn 39 38 40 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 99)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:26 -1
     (nil))

(jump_insn 40 39 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 -1
     (int_list:REG_BR_PROB 9100 (nil)))

;; Generating RTL for gimple basic block 7

;; 

(code_label 41 40 42 14 "" [0 uses])

(note 42 41 0 NOTE_INSN_BASIC_BLOCK)

;; return re_13;

(insn 43 42 44 (set (reg:DI 85 [ <retval> ])
        (reg/v:DI 83 [ re ])) D:\LHX\7.5 contest\t1.cpp:30 -1
     (nil))

(jump_insn 44 43 45 (set (pc)
        (label_ref 0)) D:\LHX\7.5 contest\t1.cpp:30 -1
     (nil))

(barrier 45 44 0)
Edge 2->7 redirected to 11


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Forwarding edge 7->8 to 10 failed.
Removing jump 44.
Merging block 11 into block 10...
Merged blocks 10 and 11.
Merged 10 and 11 without moving.


try_optimize_cfg iteration 2

Forwarding edge 7->8 to 10 failed.


;;
;; Full RTL generated for this function:
;;
(note 1 0 7 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 7 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 7 3 2 (set (reg/v:DI 86 [ a ])
        (mem/c:DI (reg/f:SI 77 virtual-incoming-args) [34 a+0 S8 A32])) D:\LHX\7.5 contest\t1.cpp:24 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:DI 87 [ b ])
        (mem/c:DI (plus:SI (reg/f:SI 77 virtual-incoming-args)
                (const_int 8 [0x8])) [34 b+0 S8 A32])) D:\LHX\7.5 contest\t1.cpp:24 -1
     (nil))
(note 4 3 9 2 NOTE_INSN_FUNCTION_BEG)
(insn 9 4 10 2 (parallel [
            (set (reg:SI 88)
                (ior:SI (subreg:SI (reg/v:DI 87 [ b ]) 4)
                    (subreg:SI (reg/v:DI 87 [ b ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:26 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 88)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:26 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 54)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 596 {*jcc_1}
     (int_list:REG_BR_PROB 900 (nil))
 -> 54)
;;  succ:       4 [91.0%]  (FALLTHRU)
;;              9 [9.0%] 

;; basic block 4, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 2, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [91.0%]  (FALLTHRU)
(note 12 11 5 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 5 12 37 4 (set (reg/v:DI 83 [ re ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:26 -1
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)

;; basic block 5, loop depth 1, count 0, freq 9100, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              7 [91.0%]  (DFS_BACK)
(code_label 37 5 13 5 16 "" [1 uses])
(note 13 37 14 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 14 13 15 5 (parallel [
            (set (subreg:SI (reg:DI 89 [ D.83044 ]) 0)
                (and:SI (subreg:SI (reg/v:DI 87 [ b ]) 0)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))
(insn 15 14 16 5 (parallel [
            (set (subreg:SI (reg:DI 89 [ D.83044 ]) 4)
                (and:SI (subreg:SI (reg/v:DI 87 [ b ]) 4)
                    (const_int 0 [0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))
(insn 16 15 17 5 (parallel [
            (set (reg:SI 90)
                (ior:SI (subreg:SI (reg:DI 89 [ D.83044 ]) 4)
                    (subreg:SI (reg:DI 89 [ D.83044 ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))
(insn 17 16 18 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 90)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))
(jump_insn 18 17 19 5 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 27)
            (pc))) D:\LHX\7.5 contest\t1.cpp:27 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 27)
;;  succ:       6 [50.0%]  (FALLTHRU)
;;              7 [50.0%] 

;; basic block 6, loop depth 1, count 0, freq 4550, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL)
;;  pred:       5 [50.0%]  (FALLTHRU)
(note 19 18 20 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 20 19 21 6 (parallel [
            (set (reg:SI 91)
                (mult:SI (subreg:SI (reg/v:DI 83 [ re ]) 4)
                    (subreg:SI (reg/v:DI 86 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))
(insn 21 20 22 6 (parallel [
            (set (reg:SI 92)
                (mult:SI (subreg:SI (reg/v:DI 86 [ a ]) 4)
                    (subreg:SI (reg/v:DI 83 [ re ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))
(insn 22 21 23 6 (parallel [
            (set (reg:SI 93)
                (plus:SI (reg:SI 91)
                    (reg:SI 92)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))
(insn 23 22 24 6 (parallel [
            (set (reg/v:DI 83 [ re ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 83 [ re ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 86 [ a ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))
(insn 24 23 25 6 (parallel [
            (set (reg:SI 94)
                (plus:SI (reg:SI 93)
                    (subreg:SI (reg/v:DI 83 [ re ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))
(insn 25 24 26 6 (set (subreg:SI (reg/v:DI 83 [ re ]) 4)
        (reg:SI 94)) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))
(insn 26 25 27 6 (set (reg/v:DI 83 [ re ])
        (reg/v:DI 83 [ re ])) D:\LHX\7.5 contest\t1.cpp:27 -1
     (expr_list:REG_EQUAL (mult:DI (reg/v:DI 83 [ re ])
            (reg/v:DI 86 [ a ]))
        (nil)))
;;  succ:       7 [100.0%]  (FALLTHRU)

;; basic block 7, loop depth 1, count 0, freq 9100, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL)
;;  pred:       5 [50.0%] 
;;              6 [100.0%]  (FALLTHRU)
(code_label 27 26 28 7 15 "" [1 uses])
(note 28 27 29 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 29 28 30 7 (parallel [
            (set (reg:SI 95)
                (mult:SI (subreg:SI (reg/v:DI 86 [ a ]) 4)
                    (subreg:SI (reg/v:DI 86 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 -1
     (nil))
(insn 30 29 31 7 (parallel [
            (set (reg:SI 96)
                (mult:SI (subreg:SI (reg/v:DI 86 [ a ]) 4)
                    (subreg:SI (reg/v:DI 86 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 -1
     (nil))
(insn 31 30 32 7 (parallel [
            (set (reg:SI 97)
                (plus:SI (reg:SI 95)
                    (reg:SI 96)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 -1
     (nil))
(insn 32 31 33 7 (parallel [
            (set (reg/v:DI 86 [ a ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 86 [ a ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 86 [ a ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 -1
     (nil))
(insn 33 32 34 7 (parallel [
            (set (reg:SI 98)
                (plus:SI (reg:SI 97)
                    (subreg:SI (reg/v:DI 86 [ a ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 -1
     (nil))
(insn 34 33 35 7 (set (subreg:SI (reg/v:DI 86 [ a ]) 4)
        (reg:SI 98)) D:\LHX\7.5 contest\t1.cpp:28 -1
     (nil))
(insn 35 34 36 7 (set (reg/v:DI 86 [ a ])
        (reg/v:DI 86 [ a ])) D:\LHX\7.5 contest\t1.cpp:28 -1
     (expr_list:REG_EQUAL (mult:DI (reg/v:DI 86 [ a ])
            (reg/v:DI 86 [ a ]))
        (nil)))
(insn 36 35 38 7 (parallel [
            (set (reg/v:DI 87 [ b ])
                (lshiftrt:DI (reg/v:DI 87 [ b ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 -1
     (nil))
(insn 38 36 39 7 (parallel [
            (set (reg:SI 99)
                (ior:SI (subreg:SI (reg/v:DI 87 [ b ]) 4)
                    (subreg:SI (reg/v:DI 87 [ b ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:26 -1
     (nil))
(insn 39 38 40 7 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 99)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:26 -1
     (nil))
(jump_insn 40 39 50 7 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 37)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 -1
     (int_list:REG_BR_PROB 9100 (nil))
 -> 37)
;;  succ:       5 [91.0%]  (DFS_BACK)
;;              8 [9.0%]  (FALLTHRU)

;; basic block 8, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL)
;;  pred:       7 [9.0%]  (FALLTHRU)
(note 50 40 51 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(jump_insn 51 50 52 8 (set (pc)
        (label_ref 41)) -1
     (nil)
 -> 41)
;;  succ:       10 [100.0%] 

(barrier 52 51 54)
;; basic block 9, loop depth 0, count 0, freq 81, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [9.0%] 
(code_label 54 52 53 9 17 "" [1 uses])
(note 53 54 6 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 6 53 41 9 (set (reg/v:DI 83 [ re ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:25 -1
     (nil))
;;  succ:       10 [100.0%]  (FALLTHRU)

;; basic block 10, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 9, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       9 [100.0%]  (FALLTHRU)
;;              8 [100.0%] 
(code_label 41 6 42 10 14 "" [1 uses])
(note 42 41 43 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 43 42 47 10 (set (reg:DI 85 [ <retval> ])
        (reg/v:DI 83 [ re ])) D:\LHX\7.5 contest\t1.cpp:30 -1
     (nil))
(insn 47 43 48 10 (set (reg/i:DI 0 ax)
        (reg:DI 85 [ <retval> ])) D:\LHX\7.5 contest\t1.cpp:31 -1
     (nil))
(insn 48 47 0 10 (use (reg/i:DI 0 ax)) D:\LHX\7.5 contest\t1.cpp:31 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void std::vector<_Tp, _Alloc>::_M_emplace_back_aux(_Args&& ...) [with _Args = {const int&}; _Tp = int; _Alloc = std::allocator<int>] (_ZNSt6vectorIiSaIiEE19_M_emplace_back_auxIIRKiEEEvDpOT_, funcdef_no=5879, decl_uid=75856, symbol_order=3371)

void std::vector<_Tp, _Alloc>::_M_emplace_back_aux(_Args&& ...) [with _Args = {const int&}; _Tp = int; _Alloc = std::allocator<int>] (struct vector * const this, const int & __args#0)
{
  unsigned int ivtmp.296;
  const size_type __len;
  int * __first$_M_current;
  int * __new_finish;
  void * _3;
  sizetype _6;
  sizetype _7;
  unsigned int _8;
  int * _9;
  int * _15;
  unsigned int _17;
  int * const prephitmp_22;
  int _24;
  int _26;
  int pretmp_27;
  int * const pretmp_31;
  int * const _39;
  int * const _40;
  int _41;
  int _42;
  int _43;
  int _44;
  size_type _45;
  unsigned int pretmp_46;
  sizetype _47;
  unsigned int prephitmp_48;
  int * const pretmp_53;
  sizetype _59;
  int * const prephitmp_60;
  unsigned int _61;
  int pretmp_64;
  int * prephitmp_66;
  int * pretmp_67;
  int * _68;
  int prephitmp_70;
  int pretmp_71;
  unsigned int _72;
  unsigned int _74;
  unsigned int prephitmp_75;
  int * pretmp_76;
  int * prephitmp_77;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  _39 = MEM[(int * *)this_2(D)];
  _40 = MEM[(int * *)this_2(D) + 4B];
  _41 = (int) _40;
  _42 = (int) _39;
  _43 = _41 - _42;
  _44 = _43 /[ex] 4;
  _45 = (size_type) _44;
  if (_45 == 0)
    goto <bb 6>;
  else
    goto <bb 3>;
;;    succ:       6
;;                3

;;   basic block 3, loop depth 0
;;    pred:       2
  __len_50 = _45 + _45;
  if (_45 > __len_50)
    goto <bb 6>;
  else
    goto <bb 4>;
;;    succ:       6
;;                4

;;   basic block 4, loop depth 0
;;    pred:       3
  if (__len_50 > 1073741823)
    goto <bb 6>;
  else
    goto <bb 5>;
;;    succ:       6
;;                5

;;   basic block 5, loop depth 0
;;    pred:       4
  pretmp_46 = __len_50 * 4;
  if (__len_50 != 0)
    goto <bb 6>;
  else
    goto <bb 7>;
;;    succ:       6
;;                7

;;   basic block 6, loop depth 0
;;   Invalid sum of incoming frequencies 900, should be 261
;;    pred:       4
;;                5
;;                3
;;                2
  # prephitmp_75 = PHI <4294967292(4), pretmp_46(5), 4294967292(3), 4(2)>
  __new_finish_52 = operator new (prephitmp_75);
  pretmp_53 = MEM[(int * *)this_2(D)];
  pretmp_31 = MEM[(int * *)this_2(D) + 4B];
  pretmp_64 = (int) pretmp_31;
  pretmp_27 = (int) pretmp_53;
  pretmp_71 = pretmp_64 - pretmp_27;
  pretmp_67 = __new_finish_52 + 4;
;;    succ:       7

;;   basic block 7, loop depth 0
;;   Invalid sum of incoming frequencies 261, should be 900
;;    pred:       5
;;                6
  # __new_finish_18 = PHI <0B(5), __new_finish_52(6)>
  # prephitmp_22 = PHI <_39(5), pretmp_53(6)>
  # prephitmp_60 = PHI <_40(5), pretmp_31(6)>
  # prephitmp_48 = PHI <pretmp_46(5), prephitmp_75(6)>
  # prephitmp_70 = PHI <_43(5), pretmp_71(6)>
  # prephitmp_66 = PHI <4B(5), pretmp_67(6)>
  _8 = (unsigned int) prephitmp_70;
  _9 = __new_finish_18 + _8;
  _24 = *__args#0_5(D);
  if (_9 != 0B)
    goto <bb 8>;
  else
    goto <bb 9>;
;;    succ:       8
;;                9

;;   basic block 8, loop depth 0
;;    pred:       7
  *_9 = _24;
;;    succ:       9

;;   basic block 9, loop depth 0
;;    pred:       7
;;                8
  if (prephitmp_22 != prephitmp_60)
    goto <bb 10>;
  else
    goto <bb 15>;
;;    succ:       10
;;                15

;;   basic block 10, loop depth 0
;;    pred:       9
  ivtmp.296_21 = (unsigned int) prephitmp_22;
;;    succ:       11

;;   basic block 11, loop depth 1
;;    pred:       10
;;                13
  # __new_finish_57 = PHI <__new_finish_18(10), __new_finish_29(13)>
  # ivtmp.296_19 = PHI <ivtmp.296_21(10), ivtmp.296_20(13)>
  _3 = (void *) ivtmp.296_19;
  _26 = MEM[base: _3, offset: 0];
  if (__new_finish_57 != 0B)
    goto <bb 12>;
  else
    goto <bb 13>;
;;    succ:       12
;;                13

;;   basic block 12, loop depth 1
;;    pred:       11
  MEM[base: __new_finish_57, offset: 0B] = _26;
;;    succ:       13

;;   basic block 13, loop depth 1
;;    pred:       11
;;                12
  __new_finish_29 = __new_finish_57 + 4;
  ivtmp.296_20 = ivtmp.296_19 + 4;
  __first$_M_current_10 = (int *) ivtmp.296_20;
  if (__first$_M_current_10 != prephitmp_60)
    goto <bb 11>;
  else
    goto <bb 14>;
;;    succ:       11
;;                14

;;   basic block 14, loop depth 0
;;    pred:       13
  _17 = (unsigned int) prephitmp_60;
  _68 = prephitmp_22 + 4;
  _61 = (unsigned int) _68;
  _72 = _17 - _61;
  _74 = _72 /[ex] 4;
  _59 = _74;
  _6 = _59 + 1;
  _7 = _6 * 4;
  __new_finish_73 = __new_finish_18 + _7;
  _47 = 4 + _7;
  pretmp_76 = __new_finish_18 + _47;
;;    succ:       15

;;   basic block 15, loop depth 0
;;    pred:       14
;;                9
  # prephitmp_77 = PHI <pretmp_76(14), prephitmp_66(9)>
  if (prephitmp_22 != 0B)
    goto <bb 16>;
  else
    goto <bb 17>;
;;    succ:       16
;;                17

;;   basic block 16, loop depth 0
;;    pred:       15
  operator delete (prephitmp_22);
;;    succ:       17

;;   basic block 17, loop depth 0
;;    pred:       16
;;                15
  this_2(D)->D.72607._M_impl._M_start = __new_finish_18;
  this_2(D)->D.72607._M_impl._M_finish = prephitmp_77;
  _15 = __new_finish_18 + prephitmp_48;
  this_2(D)->D.72607._M_impl._M_end_of_storage = _15;
  return;
;;    succ:       EXIT

}



Partition map 

Partition 2 (this_2(D) - 2 )
Partition 3 (_3 - 3 )
Partition 5 (__args#0_5(D) - 5 )
Partition 6 (_6 - 6 )
Partition 7 (_7 - 7 )
Partition 8 (_8 - 8 )
Partition 9 (_9 - 9 )
Partition 10 (__first$_M_current_10 - 10 )
Partition 15 (_15 - 15 )
Partition 17 (_17 - 17 )
Partition 18 (__new_finish_18 - 18 )
Partition 19 (ivtmp.296_19 - 19 )
Partition 20 (ivtmp.296_20 - 20 )
Partition 21 (ivtmp.296_21 - 21 )
Partition 22 (prephitmp_22 - 22 )
Partition 24 (_24 - 24 )
Partition 26 (_26 - 26 )
Partition 27 (pretmp_27 - 27 )
Partition 29 (__new_finish_29 - 29 )
Partition 31 (pretmp_31 - 31 )
Partition 39 (_39 - 39 )
Partition 40 (_40 - 40 )
Partition 41 (_41 - 41 )
Partition 42 (_42 - 42 )
Partition 43 (_43 - 43 )
Partition 44 (_44 - 44 )
Partition 45 (_45 - 45 )
Partition 46 (pretmp_46 - 46 )
Partition 47 (_47 - 47 )
Partition 48 (prephitmp_48 - 48 )
Partition 50 (__len_50 - 50 )
Partition 52 (__new_finish_52 - 52 )
Partition 53 (pretmp_53 - 53 )
Partition 57 (__new_finish_57 - 57 )
Partition 59 (_59 - 59 )
Partition 60 (prephitmp_60 - 60 )
Partition 61 (_61 - 61 )
Partition 64 (pretmp_64 - 64 )
Partition 66 (prephitmp_66 - 66 )
Partition 67 (pretmp_67 - 67 )
Partition 68 (_68 - 68 )
Partition 70 (prephitmp_70 - 70 )
Partition 71 (pretmp_71 - 71 )
Partition 72 (_72 - 72 )
Partition 73 (__new_finish_73 - 73 )
Partition 74 (_74 - 74 )
Partition 75 (prephitmp_75 - 75 )
Partition 76 (pretmp_76 - 76 )
Partition 77 (prephitmp_77 - 77 )


Partition map 

Partition 0 (this_2(D) - 2 )
Partition 1 (__args#0_5(D) - 5 )
Partition 2 (__new_finish_18 - 18 )
Partition 3 (ivtmp.296_19 - 19 )
Partition 4 (ivtmp.296_20 - 20 )
Partition 5 (ivtmp.296_21 - 21 )
Partition 6 (prephitmp_22 - 22 )
Partition 7 (__new_finish_29 - 29 )
Partition 8 (pretmp_31 - 31 )
Partition 9 (_39 - 39 )
Partition 10 (_40 - 40 )
Partition 11 (_43 - 43 )
Partition 12 (pretmp_46 - 46 )
Partition 13 (prephitmp_48 - 48 )
Partition 14 (__new_finish_52 - 52 )
Partition 15 (pretmp_53 - 53 )
Partition 16 (__new_finish_57 - 57 )
Partition 17 (prephitmp_60 - 60 )
Partition 18 (prephitmp_66 - 66 )
Partition 19 (pretmp_67 - 67 )
Partition 20 (prephitmp_70 - 70 )
Partition 21 (pretmp_71 - 71 )
Partition 22 (prephitmp_75 - 75 )
Partition 23 (pretmp_76 - 76 )
Partition 24 (prephitmp_77 - 77 )


Live on entry to BB2 : this_2(D)  __args#0_5(D)  

Live on entry to BB3 : this_2(D)  __args#0_5(D)  _39  _40  _43  

Live on entry to BB4 : this_2(D)  __args#0_5(D)  _39  _40  _43  

Live on entry to BB5 : this_2(D)  __args#0_5(D)  _39  _40  _43  

Live on entry to BB6 : this_2(D)  __args#0_5(D)  

Live on entry to BB7 : this_2(D)  __args#0_5(D)  

Live on entry to BB8 : this_2(D)  __new_finish_18  prephitmp_22  prephitmp_48  prephitmp_60  prephitmp_66  

Live on entry to BB9 : this_2(D)  __new_finish_18  prephitmp_22  prephitmp_48  prephitmp_60  prephitmp_66  

Live on entry to BB10 : this_2(D)  __new_finish_18  prephitmp_22  prephitmp_48  prephitmp_60  

Live on entry to BB11 : this_2(D)  __new_finish_18  prephitmp_22  prephitmp_48  prephitmp_60  

Live on entry to BB12 : this_2(D)  __new_finish_18  ivtmp.296_19  prephitmp_22  prephitmp_48  __new_finish_57  prephitmp_60  

Live on entry to BB13 : this_2(D)  __new_finish_18  ivtmp.296_19  prephitmp_22  prephitmp_48  __new_finish_57  prephitmp_60  

Live on entry to BB14 : this_2(D)  __new_finish_18  prephitmp_22  prephitmp_48  prephitmp_60  

Live on entry to BB15 : this_2(D)  __new_finish_18  prephitmp_22  prephitmp_48  

Live on entry to BB16 : this_2(D)  __new_finish_18  prephitmp_22  prephitmp_48  prephitmp_77  

Live on entry to BB17 : this_2(D)  __new_finish_18  prephitmp_48  prephitmp_77  

Conflict graph:
2: 7, 16
6: 17
7: 2
8: 15
9: 10
10: 9
15: 8
16: 2
17: 6

After sorting:
Sorted Coalesce list:
(16562) ivtmp.296_19 <-> ivtmp.296_20
(16562) __new_finish_29 <-> __new_finish_57
(819) __new_finish_18 <-> __new_finish_57
(819) ivtmp.296_19 <-> ivtmp.296_21
(819) pretmp_76 <-> prephitmp_77
(261) __new_finish_18 <-> __new_finish_52
(261) prephitmp_22 <-> pretmp_53
(261) pretmp_31 <-> prephitmp_60
(261) prephitmp_48 <-> prephitmp_75
(261) prephitmp_66 <-> pretmp_67
(261) prephitmp_70 <-> pretmp_71
(162) prephitmp_66 <-> prephitmp_77
(2) prephitmp_22 <-> _39
(2) _40 <-> prephitmp_60
(2) _43 <-> prephitmp_70
(2) pretmp_46 <-> prephitmp_48
(2) pretmp_46 <-> prephitmp_75

Partition map 

Partition 0 (this_2(D) - 2 )
Partition 1 (__args#0_5(D) - 5 )
Partition 2 (__new_finish_18 - 18 )
Partition 3 (ivtmp.296_19 - 19 )
Partition 4 (ivtmp.296_20 - 20 )
Partition 5 (ivtmp.296_21 - 21 )
Partition 6 (prephitmp_22 - 22 )
Partition 7 (__new_finish_29 - 29 )
Partition 8 (pretmp_31 - 31 )
Partition 9 (_39 - 39 )
Partition 10 (_40 - 40 )
Partition 11 (_43 - 43 )
Partition 12 (pretmp_46 - 46 )
Partition 13 (prephitmp_48 - 48 )
Partition 14 (__new_finish_52 - 52 )
Partition 15 (pretmp_53 - 53 )
Partition 16 (__new_finish_57 - 57 )
Partition 17 (prephitmp_60 - 60 )
Partition 18 (prephitmp_66 - 66 )
Partition 19 (pretmp_67 - 67 )
Partition 20 (prephitmp_70 - 70 )
Partition 21 (pretmp_71 - 71 )
Partition 22 (prephitmp_75 - 75 )
Partition 23 (pretmp_76 - 76 )
Partition 24 (prephitmp_77 - 77 )

Coalesce list: (19)ivtmp.296_19 & (20)ivtmp.296_20 [map: 3, 4] : Success -> 3
Coalesce list: (29)__new_finish_29 & (57)__new_finish_57 [map: 7, 16] : Success -> 7
Coalesce list: (18)__new_finish_18 & (57)__new_finish_29 [map: 2, 7] : Fail due to conflict
Coalesce list: (19)ivtmp.296_19 & (21)ivtmp.296_21 [map: 3, 5] : Success -> 3
Coalesce list: (76)pretmp_76 & (77)prephitmp_77 [map: 23, 24] : Success -> 23
Coalesce list: (18)__new_finish_18 & (52)__new_finish_52 [map: 2, 14] : Success -> 2
Coalesce list: (22)prephitmp_22 & (53)pretmp_53 [map: 6, 15] : Success -> 6
Coalesce list: (31)pretmp_31 & (60)prephitmp_60 [map: 8, 17] : Success -> 8
Coalesce list: (48)prephitmp_48 & (75)prephitmp_75 [map: 13, 22] : Success -> 13
Coalesce list: (66)prephitmp_66 & (67)pretmp_67 [map: 18, 19] : Success -> 18
Coalesce list: (70)prephitmp_70 & (71)pretmp_71 [map: 20, 21] : Success -> 20
Coalesce list: (66)prephitmp_66 & (77)pretmp_76 [map: 18, 23] : Success -> 18
Coalesce list: (22)prephitmp_22 & (39)_39 [map: 6, 9] : Success -> 6
Coalesce list: (40)_40 & (60)pretmp_31 [map: 10, 8] : Success -> 8
Coalesce list: (43)_43 & (70)prephitmp_70 [map: 11, 20] : Success -> 20
Coalesce list: (46)pretmp_46 & (48)prephitmp_48 [map: 12, 13] : Success -> 13
Coalesce list: (46)prephitmp_48 & (75)prephitmp_48: Already Coalesced.
After Coalescing:

Partition map 

Partition 0 (this_2(D) - 2 )
Partition 1 (_3 - 3 )
Partition 2 (__args#0_5(D) - 5 )
Partition 3 (_6 - 6 )
Partition 4 (_7 - 7 )
Partition 5 (_8 - 8 )
Partition 6 (_9 - 9 )
Partition 7 (__first$_M_current_10 - 10 )
Partition 8 (_15 - 15 )
Partition 9 (_17 - 17 )
Partition 10 (__new_finish_18 - 18 52 )
Partition 11 (ivtmp.296_19 - 19 20 21 )
Partition 12 (prephitmp_22 - 22 39 53 )
Partition 13 (_24 - 24 )
Partition 14 (_26 - 26 )
Partition 15 (pretmp_27 - 27 )
Partition 16 (__new_finish_29 - 29 57 )
Partition 17 (pretmp_31 - 31 40 60 )
Partition 18 (_41 - 41 )
Partition 19 (_42 - 42 )
Partition 20 (_44 - 44 )
Partition 21 (_45 - 45 )
Partition 22 (_47 - 47 )
Partition 23 (prephitmp_48 - 46 48 75 )
Partition 24 (__len_50 - 50 )
Partition 25 (_59 - 59 )
Partition 26 (_61 - 61 )
Partition 27 (pretmp_64 - 64 )
Partition 28 (prephitmp_66 - 66 67 76 77 )
Partition 29 (_68 - 68 )
Partition 30 (prephitmp_70 - 43 70 71 )
Partition 31 (_72 - 72 )
Partition 32 (__new_finish_73 - 73 )
Partition 33 (_74 - 74 )


Replacing Expressions
_3 replace with --> _3 = (void *) ivtmp.296_19;

_6 replace with --> _6 = _59 + 1;

_8 replace with --> _8 = (unsigned int) prephitmp_70;

__first$_M_current_10 replace with --> __first$_M_current_10 = (int *) ivtmp.296_20;

_15 replace with --> _15 = __new_finish_18 + prephitmp_48;

_17 replace with --> _17 = (unsigned int) prephitmp_60;

pretmp_27 replace with --> pretmp_27 = (int) pretmp_53;

_41 replace with --> _41 = (int) _40;

_42 replace with --> _42 = (int) _39;

_44 replace with --> _44 = _43 /[ex] 4;

_47 replace with --> _47 = 4 + _7;

_59 replace with --> _59 = _74;

_61 replace with --> _61 = (unsigned int) _68;

pretmp_64 replace with --> pretmp_64 = (int) pretmp_31;

_68 replace with --> _68 = prephitmp_22 + 4;

_72 replace with --> _72 = _17 - _61;

_74 replace with --> _74 = _72 /[ex] 4;


void std::vector<_Tp, _Alloc>::_M_emplace_back_aux(_Args&& ...) [with _Args = {const int&}; _Tp = int; _Alloc = std::allocator<int>] (struct vector * const this, const int & __args#0)
{
  unsigned int ivtmp.296;
  const size_type __len;
  int * __first$_M_current;
  int * __new_finish;
  void * _3;
  sizetype _6;
  sizetype _7;
  unsigned int _8;
  int * _9;
  int * _15;
  unsigned int _17;
  int * const prephitmp_22;
  int _24;
  int _26;
  int pretmp_27;
  int * const pretmp_31;
  int * const _39;
  int * const _40;
  int _41;
  int _42;
  int _43;
  int _44;
  size_type _45;
  unsigned int pretmp_46;
  sizetype _47;
  unsigned int prephitmp_48;
  int * const pretmp_53;
  sizetype _59;
  int * const prephitmp_60;
  unsigned int _61;
  int pretmp_64;
  int * prephitmp_66;
  int * pretmp_67;
  int * _68;
  int prephitmp_70;
  int pretmp_71;
  unsigned int _72;
  unsigned int _74;
  unsigned int prephitmp_75;
  int * pretmp_76;
  int * prephitmp_77;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  _39 = MEM[(int * *)this_2(D)];
  _40 = MEM[(int * *)this_2(D) + 4B];
  _41 = (int) _40;
  _42 = (int) _39;
  _43 = _41 - _42;
  _44 = _43 /[ex] 4;
  _45 = (size_type) _44;
  if (_45 == 0)
    goto <bb 6>;
  else
    goto <bb 3>;
;;    succ:       6
;;                3

;;   basic block 3, loop depth 0
;;    pred:       2
  __len_50 = _45 + _45;
  if (_45 > __len_50)
    goto <bb 6>;
  else
    goto <bb 4>;
;;    succ:       6
;;                4

;;   basic block 4, loop depth 0
;;    pred:       3
  if (__len_50 > 1073741823)
    goto <bb 6>;
  else
    goto <bb 5>;
;;    succ:       6
;;                5

;;   basic block 5, loop depth 0
;;    pred:       4
  pretmp_46 = __len_50 * 4;
  if (__len_50 != 0)
    goto <bb 6>;
  else
    goto <bb 7>;
;;    succ:       6
;;                7

;;   basic block 6, loop depth 0
;;   Invalid sum of incoming frequencies 900, should be 261
;;    pred:       4
;;                5
;;                3
;;                2
  # prephitmp_75 = PHI <4294967292(4), pretmp_46(5), 4294967292(3), 4(2)>
  __new_finish_52 = operator new (prephitmp_75);
  pretmp_53 = MEM[(int * *)this_2(D)];
  pretmp_31 = MEM[(int * *)this_2(D) + 4B];
  pretmp_64 = (int) pretmp_31;
  pretmp_27 = (int) pretmp_53;
  pretmp_71 = pretmp_64 - pretmp_27;
  pretmp_67 = __new_finish_52 + 4;
;;    succ:       7

;;   basic block 7, loop depth 0
;;   Invalid sum of incoming frequencies 261, should be 900
;;    pred:       5
;;                6
  # __new_finish_18 = PHI <0B(5), __new_finish_52(6)>
  # prephitmp_22 = PHI <_39(5), pretmp_53(6)>
  # prephitmp_60 = PHI <_40(5), pretmp_31(6)>
  # prephitmp_48 = PHI <pretmp_46(5), prephitmp_75(6)>
  # prephitmp_70 = PHI <_43(5), pretmp_71(6)>
  # prephitmp_66 = PHI <4B(5), pretmp_67(6)>
  _8 = (unsigned int) prephitmp_70;
  _9 = __new_finish_18 + _8;
  _24 = *__args#0_5(D);
  if (_9 != 0B)
    goto <bb 8>;
  else
    goto <bb 9>;
;;    succ:       8
;;                9

;;   basic block 8, loop depth 0
;;    pred:       7
  *_9 = _24;
;;    succ:       9

;;   basic block 9, loop depth 0
;;    pred:       7
;;                8
  if (prephitmp_22 != prephitmp_60)
    goto <bb 10>;
  else
    goto <bb 15>;
;;    succ:       10
;;                15

;;   basic block 10, loop depth 0
;;    pred:       9
  ivtmp.296_21 = (unsigned int) prephitmp_22;
;;    succ:       11

;;   basic block 11, loop depth 1
;;    pred:       10
;;                13
  # __new_finish_57 = PHI <__new_finish_18(10), __new_finish_29(13)>
  # ivtmp.296_19 = PHI <ivtmp.296_21(10), ivtmp.296_20(13)>
  _3 = (void *) ivtmp.296_19;
  _26 = MEM[base: _3, offset: 0];
  if (__new_finish_57 != 0B)
    goto <bb 12>;
  else
    goto <bb 13>;
;;    succ:       12
;;                13

;;   basic block 12, loop depth 1
;;    pred:       11
  MEM[base: __new_finish_57, offset: 0B] = _26;
;;    succ:       13

;;   basic block 13, loop depth 1
;;    pred:       11
;;                12
  __new_finish_29 = __new_finish_57 + 4;
  ivtmp.296_20 = ivtmp.296_19 + 4;
  __first$_M_current_10 = (int *) ivtmp.296_20;
  if (__first$_M_current_10 != prephitmp_60)
    goto <bb 11>;
  else
    goto <bb 14>;
;;    succ:       11
;;                14

;;   basic block 14, loop depth 0
;;    pred:       13
  _17 = (unsigned int) prephitmp_60;
  _68 = prephitmp_22 + 4;
  _61 = (unsigned int) _68;
  _72 = _17 - _61;
  _74 = _72 /[ex] 4;
  _59 = _74;
  _6 = _59 + 1;
  _7 = _6 * 4;
  __new_finish_73 = __new_finish_18 + _7;
  _47 = 4 + _7;
  pretmp_76 = __new_finish_18 + _47;
;;    succ:       15

;;   basic block 15, loop depth 0
;;    pred:       14
;;                9
  # prephitmp_77 = PHI <pretmp_76(14), prephitmp_66(9)>
  if (prephitmp_22 != 0B)
    goto <bb 16>;
  else
    goto <bb 17>;
;;    succ:       16
;;                17

;;   basic block 16, loop depth 0
;;    pred:       15
  operator delete (prephitmp_22);
;;    succ:       17

;;   basic block 17, loop depth 0
;;    pred:       16
;;                15
  this_2(D)->D.72607._M_impl._M_start = __new_finish_18;
  this_2(D)->D.72607._M_impl._M_finish = prephitmp_77;
  _15 = __new_finish_18 + prephitmp_48;
  this_2(D)->D.72607._M_impl._M_end_of_storage = _15;
  return;
;;    succ:       EXIT

}


Inserting a value copy on edge BB4->BB6 : PART.23 = 4294967292
Inserting a value copy on edge BB3->BB6 : PART.23 = 4294967292
Inserting a value copy on edge BB2->BB6 : PART.23 = 4
Inserting a value copy on edge BB5->BB7 : PART.28 = 4B
Inserting a value copy on edge BB5->BB7 : PART.10 = 0B
Inserting a partition copy on edge BB10->BB11 :PART.16 = PART.10

;; Generating RTL for gimple basic block 2

;; _39 = MEM[(int * *)this_2(D)];

(insn 13 12 0 (set (reg/f:SI 93 [ D.83068 ])
        (mem/f:SI (reg/f:SI 115 [ this ]) [6 MEM[(int * *)this_2(D)]+0 S4 A32])) -1
     (nil))

;; _40 = MEM[(int * *)this_2(D) + 4B];

(insn 14 13 0 (set (reg/f:SI 98 [ D.83068 ])
        (mem/f:SI (plus:SI (reg/f:SI 115 [ this ])
                (const_int 4 [0x4])) [6 MEM[(int * *)this_2(D) + 4B]+0 S4 A32])) -1
     (nil))

;; _43 = _41 - _42;

(insn 15 14 0 (parallel [
            (set (reg:SI 111 [ D.83069 ])
                (minus:SI (reg/f:SI 98 [ D.83068 ])
                    (reg/f:SI 93 [ D.83068 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 -1
     (nil))

;; _45 = (size_type) _44;

(insn 16 15 17 (parallel [
            (set (reg:SI 117 [ D.83069 ])
                (ashiftrt:SI (reg:SI 111 [ D.83069 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 -1
     (expr_list:REG_EQUAL (div:SI (reg:SI 111 [ D.83069 ])
            (const_int 4 [0x4]))
        (nil)))

(insn 17 16 0 (set (reg:SI 102 [ D.83070 ])
        (reg:SI 117 [ D.83069 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 -1
     (nil))

;; if (_45 == 0)

(insn 18 17 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 102 [ D.83070 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_algobase.h:222 -1
     (nil))

(jump_insn 19 18 0 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_algobase.h:222 -1
     (int_list:REG_BR_PROB 5000 (nil)))

;; Generating RTL for gimple basic block 3

;; __len_50 = _45 + _45;

(insn 21 20 0 (parallel [
            (set (reg/v:SI 105 [ __len ])
                (plus:SI (reg:SI 102 [ D.83070 ])
                    (reg:SI 102 [ D.83070 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1427 -1
     (nil))

;; if (_45 > __len_50)

(insn 22 21 23 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 102 [ D.83070 ])
            (reg/v:SI 105 [ __len ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 -1
     (nil))

(jump_insn 23 22 0 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 -1
     (int_list:REG_BR_PROB 10000 (nil)))

;; Generating RTL for gimple basic block 4

;; if (__len_50 > 1073741823)

(insn 25 24 26 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 105 [ __len ])
            (const_int 1073741823 [0x3fffffff]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 -1
     (nil))

(jump_insn 26 25 0 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 -1
     (int_list:REG_BR_PROB 10000 (nil)))

;; Generating RTL for gimple basic block 5

;; _46 = __len_50 * 4;

(insn 28 27 0 (parallel [
            (set (reg:SI 104 [ D.83065 ])
                (ashift:SI (reg/v:SI 105 [ __len ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))

;; if (__len_50 != 0)

(insn 29 28 30 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 105 [ __len ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:170 -1
     (nil))

(jump_insn 30 29 0 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:170 -1
     (int_list:REG_BR_PROB 10000 (nil)))

;; Generating RTL for gimple basic block 6

;; 

(code_label 31 30 32 24 "" [0 uses])

(note 32 31 0 NOTE_INSN_BASIC_BLOCK)

;; __new_finish_52 = operator new (_75);

(insn 33 32 34 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg:SI 104 [ D.83065 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 -1
     (nil))

(call_insn 34 33 35 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 -1
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))

(insn 35 34 0 (set (reg/v/f:SI 91 [ __new_finish ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 -1
     (nil))

;; _53 = MEM[(int * *)this_2(D)];

(insn 36 35 0 (set (reg/f:SI 93 [ D.83068 ])
        (mem/f:SI (reg/f:SI 115 [ this ]) [6 MEM[(int * *)this_2(D)]+0 S4 A32])) -1
     (nil))

;; _31 = MEM[(int * *)this_2(D) + 4B];

(insn 37 36 0 (set (reg/f:SI 98 [ D.83068 ])
        (mem/f:SI (plus:SI (reg/f:SI 115 [ this ])
                (const_int 4 [0x4])) [6 MEM[(int * *)this_2(D) + 4B]+0 S4 A32])) -1
     (nil))

;; _71 = _64 - _27;

(insn 38 37 0 (parallel [
            (set (reg:SI 111 [ D.83069 ])
                (minus:SI (reg/f:SI 98 [ D.83068 ])
                    (reg/f:SI 93 [ D.83068 ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))

;; _67 = __new_finish_52 + 4;

(insn 39 38 0 (parallel [
            (set (reg/f:SI 109 [ D.83071 ])
                (plus:SI (reg/v/f:SI 91 [ __new_finish ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))

;; Generating RTL for gimple basic block 7

;; 

(code_label 40 39 41 25 "" [0 uses])

(note 41 40 0 NOTE_INSN_BASIC_BLOCK)

;; _9 = __new_finish_18 + _8;

(insn 42 41 0 (parallel [
            (set (reg/f:SI 87 [ D.83066 ])
                (plus:SI (reg/v/f:SI 91 [ __new_finish ])
                    (reg:SI 111 [ D.83069 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:417 -1
     (nil))

;; _24 = *__args#0_5(D);

(insn 43 42 0 (set (reg:SI 94 [ D.83069 ])
        (mem:SI (reg/v/f:SI 116 [ __args#0 ]) [21 *__args#0_5(D)+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 -1
     (nil))

;; if (_9 != 0B)

(insn 44 43 45 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 87 [ D.83066 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 -1
     (nil))

(jump_insn 45 44 0 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 -1
     (int_list:REG_BR_PROB 1500 (nil)))

;; Generating RTL for gimple basic block 8

;; *_9 = _24;

(insn 47 46 0 (set (mem:SI (reg/f:SI 87 [ D.83066 ]) [21 *_9+0 S4 A32])
        (reg:SI 94 [ D.83069 ])) -1
     (nil))

;; Generating RTL for gimple basic block 9

;; 

(code_label 48 47 49 26 "" [0 uses])

(note 49 48 0 NOTE_INSN_BASIC_BLOCK)

;; if (_22 != _60)

(insn 50 49 51 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 93 [ D.83068 ])
            (reg/f:SI 98 [ D.83068 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 -1
     (nil))

(jump_insn 51 50 0 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 -1
     (int_list:REG_BR_PROB 900 (nil)))

;; Generating RTL for gimple basic block 10

;; ivtmp.296_21 = (unsigned int) _22;

(insn 53 52 0 (set (reg:SI 92 [ ivtmp.296 ])
        (reg/f:SI 93 [ D.83068 ])) -1
     (nil))

;; Generating RTL for gimple basic block 11

;; _26 = MEM[base: _3, offset: 0];

(insn 55 54 0 (set (reg:SI 95 [ D.83069 ])
        (mem:SI (reg:SI 92 [ ivtmp.296 ]) [21 MEM[base: _3, offset: 0]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_construct.h:75 -1
     (nil))

;; if (__new_finish_57 != 0B)

(insn 56 55 57 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:SI 97 [ __new_finish ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_construct.h:75 -1
     (nil))

(jump_insn 57 56 0 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_construct.h:75 -1
     (int_list:REG_BR_PROB 1500 (nil)))

;; Generating RTL for gimple basic block 12

;; MEM[base: __new_finish_57, offset: 0B] = _26;

(insn 59 58 0 (set (mem:SI (reg/v/f:SI 97 [ __new_finish ]) [21 MEM[base: __new_finish_57, offset: 0B]+0 S4 A32])
        (reg:SI 95 [ D.83069 ])) -1
     (nil))

;; Generating RTL for gimple basic block 13

;; 

(code_label 60 59 61 28 "" [0 uses])

(note 61 60 0 NOTE_INSN_BASIC_BLOCK)

;; __new_finish_29 = __new_finish_57 + 4;

(insn 62 61 0 (parallel [
            (set (reg/v/f:SI 97 [ __new_finish ])
                (plus:SI (reg/v/f:SI 97 [ __new_finish ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 -1
     (nil))

;; ivtmp.296_20 = ivtmp.296_19 + 4;

(insn 63 62 0 (parallel [
            (set (reg:SI 92 [ ivtmp.296 ])
                (plus:SI (reg:SI 92 [ ivtmp.296 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))

;; if (__first$_M_current_10 != _60)

(insn 65 63 66 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 98 [ D.83068 ])
            (reg:SI 92 [ ivtmp.296 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 -1
     (nil))

(jump_insn 66 65 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 64)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 -1
     (int_list:REG_BR_PROB 9100 (nil)))

;; Generating RTL for gimple basic block 14

;; _7 = _6 * 4;

(insn 68 67 69 (parallel [
            (set (reg:SI 118 [ D.83066 ])
                (plus:SI (reg/f:SI 93 [ D.83068 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))

(insn 69 68 70 (parallel [
            (set (reg:SI 119 [ D.83067 ])
                (minus:SI (reg/f:SI 98 [ D.83068 ])
                    (reg:SI 118 [ D.83066 ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))

(insn 70 69 71 (parallel [
            (set (reg:SI 120 [ D.83067 ])
                (lshiftrt:SI (reg:SI 119 [ D.83067 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (expr_list:REG_EQUAL (udiv:SI (reg:SI 119 [ D.83067 ])
            (const_int 4 [0x4]))
        (nil)))

(insn 71 70 72 (parallel [
            (set (reg:SI 121 [ D.83064 ])
                (plus:SI (reg:SI 120 [ D.83067 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))

(insn 72 71 0 (parallel [
            (set (reg:SI 85 [ D.83064 ])
                (ashift:SI (reg:SI 121 [ D.83064 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))

;; __new_finish_73 = __new_finish_18 + _7;

(insn 73 72 0 (parallel [
            (set (reg/v/f:SI 113 [ __new_finish ])
                (plus:SI (reg/v/f:SI 91 [ __new_finish ])
                    (reg:SI 85 [ D.83064 ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))

;; _76 = __new_finish_18 + _47;

(insn 74 73 75 (parallel [
            (set (reg:SI 122 [ D.83064 ])
                (plus:SI (reg:SI 85 [ D.83064 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))

(insn 75 74 0 (parallel [
            (set (reg/f:SI 109 [ D.83071 ])
                (plus:SI (reg/v/f:SI 91 [ __new_finish ])
                    (reg:SI 122 [ D.83064 ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))

;; Generating RTL for gimple basic block 15

;; 

(code_label 76 75 77 27 "" [0 uses])

(note 77 76 0 NOTE_INSN_BASIC_BLOCK)

;; if (_22 != 0B)

(insn 78 77 79 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 93 [ D.83068 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:177 -1
     (nil))

(jump_insn 79 78 0 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:177 -1
     (int_list:REG_BR_PROB 2165 (nil)))

;; Generating RTL for gimple basic block 16

;; operator delete (_22);

(insn 81 80 82 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/f:SI 93 [ D.83068 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 -1
     (nil))

(call_insn 82 81 0 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))

;; Generating RTL for gimple basic block 17

;; 

(code_label 83 82 84 30 "" [0 uses])

(note 84 83 0 NOTE_INSN_BASIC_BLOCK)

;; this_2(D)->D.72607._M_impl._M_start = __new_finish_18;

(insn 85 84 0 (set (mem/f:SI (reg/f:SI 115 [ this ]) [6 this_2(D)->D.72607._M_impl._M_start+0 S4 A32])
        (reg/v/f:SI 91 [ __new_finish ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:441 -1
     (nil))

;; this_2(D)->D.72607._M_impl._M_finish = _77;

(insn 86 85 0 (set (mem/f:SI (plus:SI (reg/f:SI 115 [ this ])
                (const_int 4 [0x4])) [6 this_2(D)->D.72607._M_impl._M_finish+0 S4 A32])
        (reg/f:SI 109 [ D.83071 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:442 -1
     (nil))

;; this_2(D)->D.72607._M_impl._M_end_of_storage = _15;

(insn 87 86 88 (parallel [
            (set (reg:SI 123)
                (plus:SI (reg/v/f:SI 91 [ __new_finish ])
                    (reg:SI 104 [ D.83065 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:443 -1
     (nil))

(insn 88 87 0 (set (mem/f:SI (plus:SI (reg/f:SI 115 [ this ])
                (const_int 8 [0x8])) [6 this_2(D)->D.72607._M_impl._M_end_of_storage+0 S4 A32])
        (reg:SI 123)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:443 -1
     (expr_list:REG_EQUAL (plus:SI (reg/v/f:SI 91 [ __new_finish ])
            (reg:SI 104 [ D.83065 ]))
        (nil)))
Edge 2->6 redirected to 21
Edge 3->6 redirected to 22
Edge 4->6 redirected to 23
Edge 5->7 redirected to 24


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Forwarding edge 6->7 to 11 failed.
Merging block 24 into block 23...
Merged blocks 23 and 24.
Merged 23 and 24 without moving.


try_optimize_cfg iteration 2

Forwarding edge 6->7 to 11 failed.


;;
;; Full RTL generated for this function:
;;
(note 1 0 11 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 11 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/f:SI 115 [ this ])
        (reg:SI 2 cx [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:407 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 116 [ __args#0 ])
        (mem/f/c:SI (reg/f:SI 77 virtual-incoming-args) [6 __args#0+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:407 -1
     (expr_list:REG_EQUIV (mem/f/c:SI (reg/f:SI 77 virtual-incoming-args) [6 __args#0+0 S4 A32])
        (nil)))
(note 4 3 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 4 14 2 (set (reg/f:SI 93 [ D.83068 ])
        (mem/f:SI (reg/f:SI 115 [ this ]) [6 MEM[(int * *)this_2(D)]+0 S4 A32])) -1
     (nil))
(insn 14 13 15 2 (set (reg/f:SI 98 [ D.83068 ])
        (mem/f:SI (plus:SI (reg/f:SI 115 [ this ])
                (const_int 4 [0x4])) [6 MEM[(int * *)this_2(D) + 4B]+0 S4 A32])) -1
     (nil))
(insn 15 14 16 2 (parallel [
            (set (reg:SI 111 [ D.83069 ])
                (minus:SI (reg/f:SI 98 [ D.83068 ])
                    (reg/f:SI 93 [ D.83068 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 -1
     (nil))
(insn 16 15 17 2 (parallel [
            (set (reg:SI 117 [ D.83069 ])
                (ashiftrt:SI (reg:SI 111 [ D.83069 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 -1
     (expr_list:REG_EQUAL (div:SI (reg:SI 111 [ D.83069 ])
            (const_int 4 [0x4]))
        (nil)))
(insn 17 16 18 2 (set (reg:SI 102 [ D.83070 ])
        (reg:SI 117 [ D.83069 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 -1
     (nil))
(insn 18 17 19 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 102 [ D.83070 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_algobase.h:222 -1
     (nil))
(jump_insn 19 18 20 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 95)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_algobase.h:222 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 95)
;;  succ:       8 [50.0%] 
;;              4 [50.0%]  (FALLTHRU)

;; basic block 4, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 2, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%]  (FALLTHRU)
(note 20 19 21 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 21 20 22 4 (parallel [
            (set (reg/v:SI 105 [ __len ])
                (plus:SI (reg:SI 102 [ D.83070 ])
                    (reg:SI 102 [ D.83070 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1427 -1
     (nil))
(insn 22 21 23 4 (set (reg:CC 17 flags)
        (compare:CC (reg:SI 102 [ D.83070 ])
            (reg/v:SI 105 [ __len ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 -1
     (nil))
(jump_insn 23 22 24 4 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 99)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 596 {*jcc_1}
     (int_list:REG_BR_PROB 10000 (nil))
 -> 99)
;;  succ:       9 [100.0%] 
;;              5 (FALLTHRU)

;; basic block 5, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 (FALLTHRU)
(note 24 23 25 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 25 24 26 5 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 105 [ __len ])
            (const_int 1073741823 [0x3fffffff]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 -1
     (nil))
(jump_insn 26 25 27 5 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 103)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 596 {*jcc_1}
     (int_list:REG_BR_PROB 10000 (nil))
 -> 103)
;;  succ:       10 [100.0%] 
;;              6 (FALLTHRU)

;; basic block 6, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 (FALLTHRU)
(note 27 26 28 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 28 27 29 6 (parallel [
            (set (reg:SI 104 [ D.83065 ])
                (ashift:SI (reg/v:SI 105 [ __len ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 29 28 30 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 105 [ __len ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:170 -1
     (nil))
(jump_insn 30 29 91 6 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 107)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:170 596 {*jcc_1}
     (int_list:REG_BR_PROB 10000 (nil))
 -> 107)
;;  succ:       7 (FALLTHRU)
;;              12 [100.0%] 

;; basic block 7, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL)
;;  pred:       6 (FALLTHRU)
(note 91 30 92 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(jump_insn 92 91 93 7 (set (pc)
        (label_ref 31)) -1
     (nil)
 -> 31)
;;  succ:       11 [100.0%] 

(barrier 93 92 95)
;; basic block 8, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [50.0%] 
(code_label 95 93 94 8 31 "" [1 uses])
(note 94 95 7 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 7 94 96 8 (set (reg:SI 104 [ D.83065 ])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_algobase.h:222 -1
     (nil))
(jump_insn 96 7 97 8 (set (pc)
        (label_ref 31)) -1
     (nil)
 -> 31)
;;  succ:       11 [100.0%] 

(barrier 97 96 99)
;; basic block 9, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [100.0%] 
(code_label 99 97 98 9 32 "" [1 uses])
(note 98 99 6 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 6 98 100 9 (set (reg:SI 104 [ D.83065 ])
        (const_int -4 [0xfffffffffffffffc])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 -1
     (nil))
(jump_insn 100 6 101 9 (set (pc)
        (label_ref 31)) -1
     (nil)
 -> 31)
;;  succ:       11 [100.0%] 

(barrier 101 100 103)
;; basic block 10, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%] 
(code_label 103 101 102 10 33 "" [1 uses])
(note 102 103 5 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 5 102 31 10 (set (reg:SI 104 [ D.83065 ])
        (const_int -4 [0xfffffffffffffffc])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1428 -1
     (nil))
;;  succ:       11 [100.0%]  (FALLTHRU)

;; basic block 11, loop depth 0, count 0, freq 261, maybe hot
;; Invalid sum of incoming frequencies 900, should be 261
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL)
;;  pred:       10 [100.0%]  (FALLTHRU)
;;              7 [100.0%] 
;;              8 [100.0%] 
;;              9 [100.0%] 
(code_label 31 5 32 11 24 "" [3 uses])
(note 32 31 33 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 34 11 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg:SI 104 [ D.83065 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 -1
     (nil))
(call_insn 34 33 35 11 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 -1
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))
(insn 35 34 36 11 (set (reg/v/f:SI 91 [ __new_finish ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 -1
     (nil))
(insn 36 35 37 11 (set (reg/f:SI 93 [ D.83068 ])
        (mem/f:SI (reg/f:SI 115 [ this ]) [6 MEM[(int * *)this_2(D)]+0 S4 A32])) -1
     (nil))
(insn 37 36 38 11 (set (reg/f:SI 98 [ D.83068 ])
        (mem/f:SI (plus:SI (reg/f:SI 115 [ this ])
                (const_int 4 [0x4])) [6 MEM[(int * *)this_2(D) + 4B]+0 S4 A32])) -1
     (nil))
(insn 38 37 39 11 (parallel [
            (set (reg:SI 111 [ D.83069 ])
                (minus:SI (reg/f:SI 98 [ D.83068 ])
                    (reg/f:SI 93 [ D.83068 ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 39 38 104 11 (parallel [
            (set (reg/f:SI 109 [ D.83071 ])
                (plus:SI (reg/v/f:SI 91 [ __new_finish ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(jump_insn 104 39 105 11 (set (pc)
        (label_ref 40)) -1
     (nil)
 -> 40)
;;  succ:       13 [100.0%] 

(barrier 105 104 107)
;; basic block 12, loop depth 0, count 0, freq 0, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [100.0%] 
(code_label 107 105 106 12 34 "" [1 uses])
(note 106 107 8 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 8 106 9 12 (set (reg/f:SI 109 [ D.83071 ])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:170 -1
     (nil))
(insn 9 8 40 12 (set (reg/v/f:SI 91 [ __new_finish ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:170 -1
     (nil))
;;  succ:       13 [100.0%]  (FALLTHRU)

;; basic block 13, loop depth 0, count 0, freq 900, maybe hot
;; Invalid sum of incoming frequencies 261, should be 900
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL)
;;  pred:       12 [100.0%]  (FALLTHRU)
;;              11 [100.0%] 
(code_label 40 9 41 13 25 "" [1 uses])
(note 41 40 42 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 42 41 43 13 (parallel [
            (set (reg/f:SI 87 [ D.83066 ])
                (plus:SI (reg/v/f:SI 91 [ __new_finish ])
                    (reg:SI 111 [ D.83069 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:417 -1
     (nil))
(insn 43 42 44 13 (set (reg:SI 94 [ D.83069 ])
        (mem:SI (reg/v/f:SI 116 [ __args#0 ]) [21 *__args#0_5(D)+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 -1
     (nil))
(insn 44 43 45 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 87 [ D.83066 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 -1
     (nil))
(jump_insn 45 44 46 13 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 -1
     (int_list:REG_BR_PROB 1500 (nil))
 -> 48)
;;  succ:       14 [85.0%]  (FALLTHRU)
;;              15 [15.0%] 

;; basic block 14, loop depth 0, count 0, freq 765, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL)
;;  pred:       13 [85.0%]  (FALLTHRU)
(note 46 45 47 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 47 46 48 14 (set (mem:SI (reg/f:SI 87 [ D.83066 ]) [21 *_9+0 S4 A32])
        (reg:SI 94 [ D.83069 ])) -1
     (nil))
;;  succ:       15 [100.0%]  (FALLTHRU)

;; basic block 15, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL)
;;  pred:       13 [15.0%] 
;;              14 [100.0%]  (FALLTHRU)
(code_label 48 47 49 15 26 "" [1 uses])
(note 49 48 50 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 93 [ D.83068 ])
            (reg/f:SI 98 [ D.83068 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 -1
     (nil))
(jump_insn 51 50 52 15 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 76)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 -1
     (int_list:REG_BR_PROB 900 (nil))
 -> 76)
;;  succ:       16 [91.0%]  (FALLTHRU)
;;              21 [9.0%] 

;; basic block 16, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       15 [91.0%]  (FALLTHRU)
(note 52 51 53 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 10 16 (set (reg:SI 92 [ ivtmp.296 ])
        (reg/f:SI 93 [ D.83068 ])) -1
     (nil))
(insn 10 53 64 16 (set (reg/v/f:SI 97 [ __new_finish ])
        (reg/v/f:SI 91 [ __new_finish ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 -1
     (nil))
;;  succ:       17 [100.0%]  (FALLTHRU)

;; basic block 17, loop depth 1, count 0, freq 9100, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL)
;;  pred:       16 [100.0%]  (FALLTHRU)
;;              19 [91.0%]  (DFS_BACK)
(code_label 64 10 54 17 29 "" [1 uses])
(note 54 64 55 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 55 54 56 17 (set (reg:SI 95 [ D.83069 ])
        (mem:SI (reg:SI 92 [ ivtmp.296 ]) [21 MEM[base: _3, offset: 0]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_construct.h:75 -1
     (nil))
(insn 56 55 57 17 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:SI 97 [ __new_finish ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_construct.h:75 -1
     (nil))
(jump_insn 57 56 58 17 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 60)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_construct.h:75 -1
     (int_list:REG_BR_PROB 1500 (nil))
 -> 60)
;;  succ:       18 [85.0%]  (FALLTHRU)
;;              19 [15.0%] 

;; basic block 18, loop depth 1, count 0, freq 7735, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL)
;;  pred:       17 [85.0%]  (FALLTHRU)
(note 58 57 59 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 18 (set (mem:SI (reg/v/f:SI 97 [ __new_finish ]) [21 MEM[base: __new_finish_57, offset: 0B]+0 S4 A32])
        (reg:SI 95 [ D.83069 ])) -1
     (nil))
;;  succ:       19 [100.0%]  (FALLTHRU)

;; basic block 19, loop depth 1, count 0, freq 9100, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL)
;;  pred:       17 [15.0%] 
;;              18 [100.0%]  (FALLTHRU)
(code_label 60 59 61 19 28 "" [1 uses])
(note 61 60 62 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 62 61 63 19 (parallel [
            (set (reg/v/f:SI 97 [ __new_finish ])
                (plus:SI (reg/v/f:SI 97 [ __new_finish ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 -1
     (nil))
(insn 63 62 65 19 (parallel [
            (set (reg:SI 92 [ ivtmp.296 ])
                (plus:SI (reg:SI 92 [ ivtmp.296 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 65 63 66 19 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 98 [ D.83068 ])
            (reg:SI 92 [ ivtmp.296 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 -1
     (nil))
(jump_insn 66 65 67 19 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 64)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_uninitialized.h:74 -1
     (int_list:REG_BR_PROB 9100 (nil))
 -> 64)
;;  succ:       17 [91.0%]  (DFS_BACK)
;;              20 [9.0%]  (FALLTHRU)

;; basic block 20, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL)
;;  pred:       19 [9.0%]  (FALLTHRU)
(note 67 66 68 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 68 67 69 20 (parallel [
            (set (reg:SI 118 [ D.83066 ])
                (plus:SI (reg/f:SI 93 [ D.83068 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 69 68 70 20 (parallel [
            (set (reg:SI 119 [ D.83067 ])
                (minus:SI (reg/f:SI 98 [ D.83068 ])
                    (reg:SI 118 [ D.83066 ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 70 69 71 20 (parallel [
            (set (reg:SI 120 [ D.83067 ])
                (lshiftrt:SI (reg:SI 119 [ D.83067 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (expr_list:REG_EQUAL (udiv:SI (reg:SI 119 [ D.83067 ])
            (const_int 4 [0x4]))
        (nil)))
(insn 71 70 72 20 (parallel [
            (set (reg:SI 121 [ D.83064 ])
                (plus:SI (reg:SI 120 [ D.83067 ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 72 71 73 20 (parallel [
            (set (reg:SI 85 [ D.83064 ])
                (ashift:SI (reg:SI 121 [ D.83064 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 73 72 74 20 (parallel [
            (set (reg/v/f:SI 113 [ __new_finish ])
                (plus:SI (reg/v/f:SI 91 [ __new_finish ])
                    (reg:SI 85 [ D.83064 ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 74 73 75 20 (parallel [
            (set (reg:SI 122 [ D.83064 ])
                (plus:SI (reg:SI 85 [ D.83064 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 75 74 76 20 (parallel [
            (set (reg/f:SI 109 [ D.83071 ])
                (plus:SI (reg/v/f:SI 91 [ __new_finish ])
                    (reg:SI 122 [ D.83064 ])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
;;  succ:       21 [100.0%]  (FALLTHRU)

;; basic block 21, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL)
;;  pred:       20 [100.0%]  (FALLTHRU)
;;              15 [9.0%] 
(code_label 76 75 77 21 27 "" [1 uses])
(note 77 76 78 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 78 77 79 21 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 93 [ D.83068 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:177 -1
     (nil))
(jump_insn 79 78 80 21 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 83)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:177 -1
     (int_list:REG_BR_PROB 2165 (nil))
 -> 83)
;;  succ:       22 [78.3%]  (FALLTHRU)
;;              23 [21.6%] 

;; basic block 22, loop depth 0, count 0, freq 705, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL)
;;  pred:       21 [78.3%]  (FALLTHRU)
(note 80 79 81 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 81 80 82 22 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/f:SI 93 [ D.83068 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 -1
     (nil))
(call_insn 82 81 83 22 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))
;;  succ:       23 [100.0%]  (FALLTHRU)

;; basic block 23, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 22, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       22 [100.0%]  (FALLTHRU)
;;              21 [21.6%] 
(code_label 83 82 84 23 30 "" [1 uses])
(note 84 83 85 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 85 84 86 23 (set (mem/f:SI (reg/f:SI 115 [ this ]) [6 this_2(D)->D.72607._M_impl._M_start+0 S4 A32])
        (reg/v/f:SI 91 [ __new_finish ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:441 -1
     (nil))
(insn 86 85 87 23 (set (mem/f:SI (plus:SI (reg/f:SI 115 [ this ])
                (const_int 4 [0x4])) [6 this_2(D)->D.72607._M_impl._M_finish+0 S4 A32])
        (reg/f:SI 109 [ D.83071 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:442 -1
     (nil))
(insn 87 86 88 23 (parallel [
            (set (reg:SI 123)
                (plus:SI (reg/v/f:SI 91 [ __new_finish ])
                    (reg:SI 104 [ D.83065 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:443 -1
     (nil))
(insn 88 87 0 23 (set (mem/f:SI (plus:SI (reg/f:SI 115 [ this ])
                (const_int 8 [0x8])) [6 this_2(D)->D.72607._M_impl._M_end_of_storage+0 S4 A32])
        (reg:SI 123)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/vector.tcc:443 -1
     (expr_list:REG_EQUAL (plus:SI (reg/v/f:SI 91 [ __new_finish ])
            (reg:SI 104 [ D.83065 ]))
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void std::vector<_Tp, _Alloc>::push_back(const value_type&) [with _Tp = int; _Alloc = std::allocator<int>; std::vector<_Tp, _Alloc>::value_type = int] (_ZNSt6vectorIiSaIiEE9push_backERKi, funcdef_no=5790, decl_uid=72197, symbol_order=3279)

void std::vector<_Tp, _Alloc>::push_back(const value_type&) [with _Tp = int; _Alloc = std::allocator<int>; std::vector<_Tp, _Alloc>::value_type = int] (struct vector * const this, const value_type & __x)
{
  int * _4;
  int * _5;
  int * _8;
  int _11;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  _4 = this_3(D)->D.72607._M_impl._M_finish;
  _5 = this_3(D)->D.72607._M_impl._M_end_of_storage;
  if (_4 != _5)
    goto <bb 3>;
  else
    goto <bb 6>;
;;    succ:       3
;;                6

;;   basic block 3, loop depth 0
;;    pred:       2
  _11 = MEM[(const int &)__x_6(D)];
  if (_4 != 0B)
    goto <bb 4>;
  else
    goto <bb 5>;
;;    succ:       4
;;                5

;;   basic block 4, loop depth 0
;;    pred:       3
  *_4 = _11;
;;    succ:       5

;;   basic block 5, loop depth 0
;;    pred:       4
;;                3
  _8 = _4 + 4;
  this_3(D)->D.72607._M_impl._M_finish = _8;
  goto <bb 7>;
;;    succ:       7

;;   basic block 6, loop depth 0
;;    pred:       2
  std::vector<int>::_M_emplace_back_aux<const int&> (this_3(D), __x_6(D)); [tail call]
;;    succ:       7

;;   basic block 7, loop depth 0
;;    pred:       5
;;                6
  return;
;;    succ:       EXIT

}



Partition map 

Partition 3 (this_3(D) - 3 )
Partition 4 (_4 - 4 )
Partition 5 (_5 - 5 )
Partition 6 (__x_6(D) - 6 )
Partition 8 (_8 - 8 )
Partition 11 (_11 - 11 )


Partition map 

Partition 0 (this_3(D) - 3 )
Partition 1 (__x_6(D) - 6 )


Live on entry to BB2 : this_3(D)  __x_6(D)  

Live on entry to BB3 : this_3(D)  __x_6(D)  

Live on entry to BB4 : this_3(D)  

Live on entry to BB5 : this_3(D)  

Live on entry to BB6 : this_3(D)  __x_6(D)  

Live on entry to BB7 : 

Conflict graph:

After sorting:
Coalesce List:

Partition map 

Partition 0 (this_3(D) - 3 )
Partition 1 (__x_6(D) - 6 )

After Coalescing:

Partition map 

Partition 0 (this_3(D) - 3 )
Partition 1 (_4 - 4 )
Partition 2 (_5 - 5 )
Partition 3 (__x_6(D) - 6 )
Partition 4 (_8 - 8 )
Partition 5 (_11 - 11 )


Replacing Expressions
_5 replace with --> _5 = this_3(D)->D.72607._M_impl._M_end_of_storage;

_8 replace with --> _8 = _4 + 4;


void std::vector<_Tp, _Alloc>::push_back(const value_type&) [with _Tp = int; _Alloc = std::allocator<int>; std::vector<_Tp, _Alloc>::value_type = int] (struct vector * const this, const value_type & __x)
{
  int * _4;
  int * _5;
  int * _8;
  int _11;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  _4 = this_3(D)->D.72607._M_impl._M_finish;
  _5 = this_3(D)->D.72607._M_impl._M_end_of_storage;
  if (_4 != _5)
    goto <bb 3>;
  else
    goto <bb 6>;
;;    succ:       3
;;                6

;;   basic block 3, loop depth 0
;;    pred:       2
  _11 = MEM[(const int &)__x_6(D)];
  if (_4 != 0B)
    goto <bb 4>;
  else
    goto <bb 5>;
;;    succ:       4
;;                5

;;   basic block 4, loop depth 0
;;    pred:       3
  *_4 = _11;
;;    succ:       5

;;   basic block 5, loop depth 0
;;    pred:       4
;;                3
  _8 = _4 + 4;
  this_3(D)->D.72607._M_impl._M_finish = _8;
  goto <bb 7>;
;;    succ:       7

;;   basic block 6, loop depth 0
;;    pred:       2
  std::vector<int>::_M_emplace_back_aux<const int&> (this_3(D), __x_6(D)); [tail call]
;;    succ:       7

;;   basic block 7, loop depth 0
;;    pred:       5
;;                6
  return;
;;    succ:       EXIT

}



;; Generating RTL for gimple basic block 2

;; _4 = this_3(D)->D.72607._M_impl._M_finish;

(insn 7 6 0 (set (reg/f:SI 83 [ D.83074 ])
        (mem/f:SI (plus:SI (reg/f:SI 87 [ this ])
                (const_int 4 [0x4])) [6 this_3(D)->D.72607._M_impl._M_finish+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:915 -1
     (nil))

;; if (_4 != _5)

(insn 8 7 9 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 83 [ D.83074 ])
            (mem/f:SI (plus:SI (reg/f:SI 87 [ this ])
                    (const_int 8 [0x8])) [6 this_3(D)->D.72607._M_impl._M_end_of_storage+0 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:915 -1
     (nil))

(jump_insn 9 8 0 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:915 -1
     (int_list:REG_BR_PROB 672 (nil)))

;; Generating RTL for gimple basic block 3

;; _11 = MEM[(const int &)__x_6(D)];

(insn 11 10 0 (set (reg:SI 86 [ D.83075 ])
        (mem:SI (reg/v/f:SI 88 [ __x ]) [21 MEM[(const int &)__x_6(D)]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 -1
     (nil))

;; if (_4 != 0B)

(insn 12 11 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 83 [ D.83074 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 -1
     (nil))

(jump_insn 13 12 0 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 -1
     (int_list:REG_BR_PROB 1014 (nil)))

;; Generating RTL for gimple basic block 4

;; *_4 = _11;

(insn 15 14 0 (set (mem:SI (reg/f:SI 83 [ D.83074 ]) [21 *_4+0 S4 A32])
        (reg:SI 86 [ D.83075 ])) -1
     (nil))

;; Generating RTL for gimple basic block 5

;; 

(code_label 16 15 17 49 "" [0 uses])

(note 17 16 0 NOTE_INSN_BASIC_BLOCK)

;; this_3(D)->D.72607._M_impl._M_finish = _8;

(insn 18 17 19 (parallel [
            (set (reg:SI 89)
                (plus:SI (reg/f:SI 83 [ D.83074 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:919 -1
     (nil))

(insn 19 18 0 (set (mem/f:SI (plus:SI (reg/f:SI 87 [ this ])
                (const_int 4 [0x4])) [6 this_3(D)->D.72607._M_impl._M_finish+0 S4 A32])
        (reg:SI 89)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:919 -1
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 83 [ D.83074 ])
            (const_int 4 [0x4]))
        (nil)))

;; Generating RTL for gimple basic block 6

;; 

(code_label 22 21 23 48 "" [0 uses])

(note 23 22 0 NOTE_INSN_BASIC_BLOCK)

;; std::vector<int>::_M_emplace_back_aux<const int&> (this_3(D), __x_6(D)); [tail call]

(insn 24 23 25 6 (set (mem:SI (reg/f:SI 77 virtual-incoming-args) [0  S4 A32])
        (reg/v/f:SI 88 [ __x ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:923 -1
     (nil))

(insn 25 24 26 6 (set (reg:SI 2 cx)
        (reg/f:SI 87 [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:923 -1
     (nil))

(call_insn/j 26 25 28 6 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt6vectorIiSaIiEE19_M_emplace_back_auxIIRKiEEEvDpOT_") [flags 0x3]  <function_decl 07016d00 _M_emplace_back_aux>) [0 _M_emplace_back_aux S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:923 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (nil))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 77 virtual-incoming-args) [0  S4 A32]))
            (nil))))

(barrier 28 26 0)

;; Generating RTL for gimple basic block 7

;; 

(code_label 29 28 30 50 "" [0 uses])

(note 30 29 0 NOTE_INSN_BASIC_BLOCK)


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Redirecting jump 20 from 8 to 9.
deleting block 8


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 4, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/f:SI 87 [ this ])
        (reg:SI 2 cx [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:913 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 88 [ __x ])
        (mem/f/c:SI (reg/f:SI 77 virtual-incoming-args) [6 __x+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:913 -1
     (nil))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg/f:SI 83 [ D.83074 ])
        (mem/f:SI (plus:SI (reg/f:SI 87 [ this ])
                (const_int 4 [0x4])) [6 this_3(D)->D.72607._M_impl._M_finish+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:915 -1
     (nil))
(insn 8 7 9 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 83 [ D.83074 ])
            (mem/f:SI (plus:SI (reg/f:SI 87 [ this ])
                    (const_int 8 [0x8])) [6 this_3(D)->D.72607._M_impl._M_end_of_storage+0 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:915 -1
     (nil))
(jump_insn 9 8 10 2 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 22)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:915 -1
     (int_list:REG_BR_PROB 672 (nil))
 -> 22)
;;  succ:       4 [93.3%]  (FALLTHRU)
;;              7 [6.7%] 

;; basic block 4, loop depth 0, count 0, freq 9328, maybe hot
;;  prev block 2, next block 5, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 [93.3%]  (FALLTHRU)
(note 10 9 11 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 11 10 12 4 (set (reg:SI 86 [ D.83075 ])
        (mem:SI (reg/v/f:SI 88 [ __x ]) [21 MEM[(const int &)__x_6(D)]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 -1
     (nil))
(insn 12 11 13 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 83 [ D.83074 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 -1
     (nil))
(jump_insn 13 12 14 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 16)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:120 -1
     (int_list:REG_BR_PROB 1014 (nil))
 -> 16)
;;  succ:       5 [89.9%]  (FALLTHRU)
;;              6 [10.1%] 

;; basic block 5, loop depth 0, count 0, freq 8382, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL)
;;  pred:       4 [89.9%]  (FALLTHRU)
(note 14 13 15 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 5 (set (mem:SI (reg/f:SI 83 [ D.83074 ]) [21 *_4+0 S4 A32])
        (reg:SI 86 [ D.83075 ])) -1
     (nil))
;;  succ:       6 [100.0%]  (FALLTHRU)

;; basic block 6, loop depth 0, count 0, freq 9328, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [100.0%]  (FALLTHRU)
;;              4 [10.1%] 
(code_label 16 15 17 6 49 "" [1 uses])
(note 17 16 18 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 18 17 19 6 (parallel [
            (set (reg:SI 89)
                (plus:SI (reg/f:SI 83 [ D.83074 ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:919 -1
     (nil))
(insn 19 18 20 6 (set (mem/f:SI (plus:SI (reg/f:SI 87 [ this ])
                (const_int 4 [0x4])) [6 this_3(D)->D.72607._M_impl._M_finish+0 S4 A32])
        (reg:SI 89)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:919 -1
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 83 [ D.83074 ])
            (const_int 4 [0x4]))
        (nil)))
(jump_insn 20 19 21 6 (set (pc)
        (label_ref:SI 31)) 636 {jump}
     (nil)
 -> 31)
;;  succ:       9 [100.0%] 

(barrier 21 20 22)
;; basic block 7, loop depth 0, count 0, freq 672, maybe hot
;;  prev block 6, next block 9, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 [6.7%] 
(code_label 22 21 23 7 48 "" [1 uses])
(note 23 22 24 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 7 (set (mem:SI (reg/f:SI 77 virtual-incoming-args) [0  S4 A32])
        (reg/v/f:SI 88 [ __x ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:923 -1
     (nil))
(insn 25 24 26 7 (set (reg:SI 2 cx)
        (reg/f:SI 87 [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:923 -1
     (nil))
(call_insn/j 26 25 28 7 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt6vectorIiSaIiEE19_M_emplace_back_auxIIRKiEEEvDpOT_") [flags 0x3]  <function_decl 07016d00 _M_emplace_back_aux>) [0 _M_emplace_back_aux S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:923 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (nil))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 77 virtual-incoming-args) [0  S4 A32]))
            (nil))))
;;  succ:       EXIT [100.0%]  (ABNORMAL,SIBCALL)

(barrier 28 26 31)
;; basic block 9, loop depth 0, count 0, freq 9328, maybe hot
;;  prev block 7, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       6 [100.0%] 
(code_label 31 28 32 9 47 "" [1 uses])
(note 32 31 0 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_erase(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const long long unsigned int, int> >*] (_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E, funcdef_no=5921, decl_uid=70302, symbol_order=3414)

void std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_erase(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const long long unsigned int, int> >*] (struct _Rb_tree * const this, struct _Rb_tree_node * __x)
{
  struct _Rb_tree_node_base * _5;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  if (__x_3(D) != 0B)
    goto <bb 4>;
  else
    goto <bb 3>;
;;    succ:       4
;;                3

;;   basic block 3, loop depth 0
;;    pred:       2
;;                5
  return;
;;    succ:       EXIT

;;   basic block 4, loop depth 0
;;    pred:       2
  # __x_2 = PHI <__x_3(D)(2)>
;;    succ:       5

;;   basic block 5, loop depth 1
;;    pred:       4
;;                5
  # __x_12 = PHI <__x_2(4), __x_14(5)>
  _5 = MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B];
  std::_Rb_tree<long long unsigned int, std::pair<const long long unsigned int, int>, std::_Select1st<std::pair<const long long unsigned int, int> >, std::less<long long unsigned int>, std::allocator<std::pair<const long long unsigned int, int> > >::_M_erase (this_6(D), _5);
  __x_8 = MEM[(struct _Rb_tree_node_base * *)__x_12 + 8B];
  operator delete (__x_12);
  __x_14 = __x_8;
  if (__x_8 != 0B)
    goto <bb 5>;
  else
    goto <bb 3>;
;;    succ:       5
;;                3

}



Partition map 

Partition 2 (__x_2 - 2 )
Partition 3 (__x_3(D) - 3 )
Partition 5 (_5 - 5 )
Partition 6 (this_6(D) - 6 )
Partition 8 (__x_8 - 8 )
Partition 12 (__x_12 - 12 )
Partition 14 (__x_14 - 14 )


Partition map 

Partition 0 (__x_2 - 2 )
Partition 1 (__x_3(D) - 3 )
Partition 2 (this_6(D) - 6 )
Partition 3 (__x_8 - 8 )
Partition 4 (__x_12 - 12 )
Partition 5 (__x_14 - 14 )


Live on entry to BB2 : __x_3(D)  this_6(D)  

Live on entry to BB3 : 

Live on entry to BB4 : this_6(D)  

Live on entry to BB5 : this_6(D)  

Conflict graph:
3: 4
4: 3

After sorting:
Sorted Coalesce list:
(16562) __x_12 <-> __x_14
(9100) __x_8 <-> __x_14
(819) __x_2 <-> __x_3(D)
(819) __x_2 <-> __x_12

Partition map 

Partition 0 (__x_2 - 2 )
Partition 1 (__x_3(D) - 3 )
Partition 2 (this_6(D) - 6 )
Partition 3 (__x_8 - 8 )
Partition 4 (__x_12 - 12 )
Partition 5 (__x_14 - 14 )

Coalesce list: (12)__x_12 & (14)__x_14 [map: 4, 5] : Success -> 4
Coalesce list: (8)__x_8 & (14)__x_12 [map: 3, 4] : Fail due to conflict
Coalesce list: (2)__x_2 & (3)__x_3(D) [map: 0, 1] : Success -> 0
Coalesce list: (2)__x_2 & (12)__x_12 [map: 0, 4] : Success -> 0
After Coalescing:

Partition map 

Partition 0 (__x_2 - 2 3 12 14 )
Partition 1 (_5 - 5 )
Partition 2 (this_6(D) - 6 )
Partition 3 (__x_8 - 8 )


Replacing Expressions
_5 replace with --> _5 = MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B];


void std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_erase(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_Link_type = std::_Rb_tree_node<std::pair<const long long unsigned int, int> >*] (struct _Rb_tree * const this, struct _Rb_tree_node * __x)
{
  struct _Rb_tree_node_base * _5;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  if (__x_3(D) != 0B)
    goto <bb 4>;
  else
    goto <bb 3>;
;;    succ:       4
;;                3

;;   basic block 3, loop depth 0
;;    pred:       2
;;                5
  return;
;;    succ:       EXIT

;;   basic block 4, loop depth 0
;;    pred:       2
  # __x_2 = PHI <__x_3(D)(2)>
;;    succ:       5

;;   basic block 5, loop depth 1
;;    pred:       4
;;                5
  # __x_12 = PHI <__x_2(4), __x_14(5)>
  _5 = MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B];
  std::_Rb_tree<long long unsigned int, std::pair<const long long unsigned int, int>, std::_Select1st<std::pair<const long long unsigned int, int> >, std::less<long long unsigned int>, std::allocator<std::pair<const long long unsigned int, int> > >::_M_erase (this_6(D), _5);
  __x_8 = MEM[(struct _Rb_tree_node_base * *)__x_12 + 8B];
  operator delete (__x_12);
  __x_14 = __x_8;
  if (__x_8 != 0B)
    goto <bb 5>;
  else
    goto <bb 3>;
;;    succ:       5
;;                3

}



;; Generating RTL for gimple basic block 2

;; if (__x_3(D) != 0B)

(insn 7 6 8 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:SI 86 [ __x ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 -1
     (nil))

(jump_insn 8 7 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 -1
     (int_list:REG_BR_PROB 9100 (nil)))

;; Generating RTL for gimple basic block 3

;; return;

(jump_insn 10 9 11 (set (pc)
        (label_ref 0)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1250 -1
     (nil))

(barrier 11 10 0)

;; Generating RTL for gimple basic block 4

;; 

(code_label 12 11 13 57 "" [0 uses])

(note 13 12 0 NOTE_INSN_BASIC_BLOCK)

;; Generating RTL for gimple basic block 5

;; std::_Rb_tree<long long unsigned int, std::pair<const long long unsigned int, int>, std::_Select1st<std::pair<const long long unsigned int, int> >, std::less<long long unsigned int>, std::allocator<std::pair<const long long unsigned int, int> > >::_M_erase (this_6(D), _5);

(insn 15 14 16 (set (reg/f:SI 87)
        (mem/f:SI (plus:SI (reg/v/f:SI 86 [ __x ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 -1
     (nil))

(insn 16 15 17 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/f:SI 87)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 -1
     (nil))

(insn 17 16 18 (set (reg:SI 2 cx)
        (reg/f:SI 85 [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 -1
     (nil))

(call_insn 18 17 19 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 06e20200 _M_erase>) [0 _M_erase S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
            (nil))))

(insn 19 18 0 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))

;; __x_8 = MEM[(struct _Rb_tree_node_base * *)__x_12 + 8B];

(insn 20 19 0 (set (reg/v/f:SI 84 [ __x ])
        (mem/f:SI (plus:SI (reg/v/f:SI 86 [ __x ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__x_12 + 8B]+0 S4 A32])) -1
     (nil))

;; operator delete (__x_12);

(insn 21 20 22 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/v/f:SI 86 [ __x ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 -1
     (nil))

(call_insn 22 21 0 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))

;; __x_14 = __x_8;

(insn 23 22 0 (set (reg/v/f:SI 86 [ __x ])
        (reg/v/f:SI 84 [ __x ])) -1
     (nil))

;; if (__x_8 != 0B)

(insn 25 23 26 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:SI 84 [ __x ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 -1
     (nil))

(jump_insn 26 25 30 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 -1
     (int_list:REG_BR_PROB 9100 (nil)))

(note 30 26 28 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(jump_insn 28 30 29 7 (set (pc)
        (label_ref 27)) -1
     (nil))

(barrier 29 28 0)


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Forwarding edge 2->4 to 8 failed.
Forwarding edge 2->4 to 8 failed.
Forwarding edge 6->7 to 8 failed.
Removing jump 28.


try_optimize_cfg iteration 2

Forwarding edge 2->4 to 8 failed.
Deleted label in block 4.
Forwarding edge 6->7 to 8 failed.


;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 4, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 5 3 2 (set (reg/f:SI 85 [ this ])
        (reg:SI 2 cx [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1239 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 86 [ __x ])
        (mem/f/c:SI (reg/f:SI 77 virtual-incoming-args) [6 __x+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1239 -1
     (expr_list:REG_EQUIV (mem/f/c:SI (reg/f:SI 77 virtual-incoming-args) [6 __x+0 S4 A32])
        (nil)))
(note 4 3 7 2 NOTE_INSN_FUNCTION_BEG)
(insn 7 4 8 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:SI 86 [ __x ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 -1
     (nil))
(jump_insn 8 7 9 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 12)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 -1
     (int_list:REG_BR_PROB 9100 (nil))
 -> 12)
;;  succ:       5 [91.0%] 
;;              4 [9.0%]  (FALLTHRU)

;; basic block 4, loop depth 0, count 0, freq 81, maybe hot
;;  prev block 2, next block 5, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 [9.0%]  (FALLTHRU)
(note 9 8 10 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(jump_insn 10 9 11 4 (set (pc)
        (label_ref 31)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1250 -1
     (nil)
 -> 31)
;;  succ:       8 [100.0%] 

(barrier 11 10 12)
;; basic block 5, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 [91.0%] 
(code_label 12 11 13 5 57 "" [1 uses])
(note 13 12 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;;  succ:       6 [100.0%]  (FALLTHRU)

;; basic block 6, loop depth 1, count 0, freq 9100, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL)
;;  pred:       5 [100.0%]  (FALLTHRU)
;;              6 [91.0%]  (DFS_BACK)
(code_label 24 13 14 6 58 "" [1 uses])
(note 14 24 15 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 15 14 16 6 (set (reg/f:SI 87)
        (mem/f:SI (plus:SI (reg/v/f:SI 86 [ __x ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__x_12 + 12B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 -1
     (nil))
(insn 16 15 17 6 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/f:SI 87)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 -1
     (nil))
(insn 17 16 18 6 (set (reg:SI 2 cx)
        (reg/f:SI 85 [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 -1
     (nil))
(call_insn 18 17 19 6 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 06e20200 _M_erase>) [0 _M_erase S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
            (nil))))
(insn 19 18 20 6 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1245 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 20 19 21 6 (set (reg/v/f:SI 84 [ __x ])
        (mem/f:SI (plus:SI (reg/v/f:SI 86 [ __x ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__x_12 + 8B]+0 S4 A32])) -1
     (nil))
(insn 21 20 22 6 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/v/f:SI 86 [ __x ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 -1
     (nil))
(call_insn 22 21 23 6 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))
(insn 23 22 25 6 (set (reg/v/f:SI 86 [ __x ])
        (reg/v/f:SI 84 [ __x ])) -1
     (nil))
(insn 25 23 26 6 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v/f:SI 84 [ __x ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 -1
     (nil))
(jump_insn 26 25 30 6 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1243 -1
     (int_list:REG_BR_PROB 9100 (nil))
 -> 24)
;;  succ:       6 [91.0%]  (DFS_BACK)
;;              7 [9.0%]  (FALLTHRU)

;; basic block 7, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [9.0%]  (FALLTHRU)
(note 30 26 31 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;;  succ:       8 [100.0%]  (FALLTHRU)

;; basic block 8, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 7, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       4 [100.0%] 
;;              7 [100.0%]  (FALLTHRU)
(code_label 31 30 32 8 56 "" [1 uses])
(note 32 31 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function void __tcf_1() (__tcf_1, funcdef_no=6107, decl_uid=80892, symbol_order=3644)

void __tcf_1() ()
{
  struct _Rb_tree_node_base * _3;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  _3 = MEM[(struct _Rb_tree_node_base * *)&s + 8B];
  std::_Rb_tree<long long unsigned int, std::pair<const long long unsigned int, int>, std::_Select1st<std::pair<const long long unsigned int, int> >, std::less<long long unsigned int>, std::allocator<std::pair<const long long unsigned int, int> > >::_M_erase (&s._M_t, _3); [tail call]
  s ={v} {CLOBBER};
  return;
;;    succ:       EXIT

}



Partition map 

Partition 3 (_3 - 3 )

After Coalescing:

Partition map 

Partition 0 (_3 - 3 )


Replacing Expressions
_3 replace with --> _3 = MEM[(struct _Rb_tree_node_base * *)&s + 8B];


void __tcf_1() ()
{
  struct _Rb_tree_node_base * _3;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  _3 = MEM[(struct _Rb_tree_node_base * *)&s + 8B];
  std::_Rb_tree<long long unsigned int, std::pair<const long long unsigned int, int>, std::_Select1st<std::pair<const long long unsigned int, int> >, std::less<long long unsigned int>, std::allocator<std::pair<const long long unsigned int, int> > >::_M_erase (&s._M_t, _3); [tail call]
  s ={v} {CLOBBER};
  return;
;;    succ:       EXIT

}



;; Generating RTL for gimple basic block 2

;; std::_Rb_tree<long long unsigned int, std::pair<const long long unsigned int, int>, std::_Select1st<std::pair<const long long unsigned int, int> >, std::less<long long unsigned int>, std::allocator<std::pair<const long long unsigned int, int> > >::_M_erase (&s._M_t, _3); [tail call]

(insn 5 4 6 (set (reg/f:SI 84)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) -1
     (nil))

(insn 6 5 7 (set (reg/f:SI 85)
        (mem/f/c:SI (plus:SI (reg/f:SI 84)
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 -1
     (nil))

(insn 7 6 8 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/f:SI 85)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 -1
     (nil))

(insn 8 7 9 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 -1
     (nil))

(call_insn 9 8 10 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 06e20200 _M_erase>) [0 _M_erase S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
            (nil))))

(insn 10 9 0 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))

;; s ={v} {CLOBBER};

(nil)


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg/f:SI 84)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) -1
     (nil))
(insn 6 5 7 2 (set (reg/f:SI 85)
        (mem/f/c:SI (plus:SI (reg/f:SI 84)
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 -1
     (nil))
(insn 7 6 8 2 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/f:SI 85)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 -1
     (nil))
(insn 8 7 9 2 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 -1
     (nil))
(call_insn 9 8 10 2 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 06e20200 _M_erase>) [0 _M_erase S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
            (nil))))
(insn 10 9 0 2 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:715 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function std::pair<std::_Rb_tree_node_base*, std::_Rb_tree_node_base*> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_get_insert_unique_pos(const key_type&) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::key_type = long long unsigned int] (_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE24_M_get_insert_unique_posERS1_, funcdef_no=5998, decl_uid=70242, symbol_order=3498)

std::pair<std::_Rb_tree_node_base*, std::_Rb_tree_node_base*> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_get_insert_unique_pos(const key_type&) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::key_type = long long unsigned int] (struct _Rb_tree * const this, const key_type & __k)
{
  struct _Rb_tree_node_base * __j;
  bool __comp;
  struct pair D.81357;
  const long long unsigned int _10;
  struct _Rb_tree_node_base * _14;
  const long long unsigned int pretmp_23;
  const long long unsigned int pretmp_24;
  const long long unsigned int prephitmp_26;
  const long long unsigned int _35;
  const long long unsigned int pretmp_42;
  const long long unsigned int prephitmp_46;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  __j_7 = MEM[(struct _Rb_tree_node_base * *)this_6(D) + 8B];
  if (__j_7 != 0B)
    goto <bb 4>;
  else
    goto <bb 3>;
;;    succ:       4
;;                3

;;   basic block 3, loop depth 0
;;    pred:       2
  __j_22 = &this_6(D)->_M_impl._M_header;
  goto <bb 10>;
;;    succ:       10

;;   basic block 4, loop depth 0
;;    pred:       2
  pretmp_24 = MEM[(const long long unsigned int &)__k_8(D)];
;;    succ:       5

;;   basic block 5, loop depth 1
;;    pred:       4
;;                8
  # __j_43 = PHI <__j_7(4), __j_34(8)>
  _10 = MEM[(const long long unsigned int &)__j_43 + 16];
  if (_10 > pretmp_24)
    goto <bb 6>;
  else
    goto <bb 7>;
;;    succ:       6
;;                7

;;   basic block 6, loop depth 1
;;    pred:       5
  __j_11 = MEM[(struct _Rb_tree_node_base * *)__j_43 + 8B];
  goto <bb 8>;
;;    succ:       8

;;   basic block 7, loop depth 1
;;    pred:       5
  __j_12 = MEM[(struct _Rb_tree_node_base * *)__j_43 + 12B];
;;    succ:       8

;;   basic block 8, loop depth 1
;;    pred:       6
;;                7
  # __comp_2 = PHI <1(6), 0(7)>
  # __j_34 = PHI <__j_11(6), __j_12(7)>
  if (__j_34 != 0B)
    goto <bb 5>;
  else
    goto <bb 9>;
;;    succ:       5
;;                9

;;   basic block 9, loop depth 0
;;    pred:       8
  # __comp_13 = PHI <__comp_2(8)>
  # _35 = PHI <_10(8)>
  # __j_40 = PHI <__j_43(8)>
  if (__comp_13 != 0)
    goto <bb 10>;
  else
    goto <bb 13>;
;;    succ:       10
;;                13

;;   basic block 10, loop depth 0
;;    pred:       9
;;                3
  # __j_38 = PHI <__j_40(9), __j_22(3)>
  _14 = MEM[(struct _Rb_tree_node_base * *)this_6(D) + 12B];
  if (_14 == __j_38)
    goto <bb 11>;
  else
    goto <bb 12>;
;;    succ:       11
;;                12

;;   basic block 11, loop depth 0
;;    pred:       10
  MEM[(struct pair *)&D.81357] = 0B;
  MEM[(struct pair *)&D.81357 + 4B] = _14;
  goto <bb 16>;
;;    succ:       16

;;   basic block 12, loop depth 0
;;    pred:       10
  __j_25 = std::_Rb_tree_decrement (__j_38);
  pretmp_23 = MEM[(const long long unsigned int &)__k_8(D)];
  pretmp_42 = MEM[(const long long unsigned int &)__j_25 + 16];
;;    succ:       13

;;   basic block 13, loop depth 0
;;    pred:       9
;;                12
  # __j_21 = PHI <__j_40(9), __j_25(12)>
  # __j_33 = PHI <__j_40(9), __j_38(12)>
  # prephitmp_46 = PHI <pretmp_24(9), pretmp_23(12)>
  # prephitmp_26 = PHI <_35(9), pretmp_42(12)>
  if (prephitmp_26 < prephitmp_46)
    goto <bb 14>;
  else
    goto <bb 15>;
;;    succ:       14
;;                15

;;   basic block 14, loop depth 0
;;    pred:       13
  MEM[(struct pair *)&D.81357] = 0B;
  MEM[(struct pair *)&D.81357 + 4B] = __j_33;
  goto <bb 16>;
;;    succ:       16

;;   basic block 15, loop depth 0
;;    pred:       13
  MEM[(struct pair *)&D.81357] = __j_21;
  MEM[(struct pair *)&D.81357 + 4B] = 0B;
;;    succ:       16

;;   basic block 16, loop depth 0
;;    pred:       11
;;                14
;;                15
  return D.81357;
;;    succ:       EXIT

}



Partition map 

Partition 2 (__comp_2 - 2 )
Partition 6 (this_6(D) - 6 )
Partition 7 (__j_7 - 7 )
Partition 8 (__k_8(D) - 8 )
Partition 10 (_10 - 10 )
Partition 11 (__j_11 - 11 )
Partition 12 (__j_12 - 12 )
Partition 13 (__comp_13 - 13 )
Partition 14 (_14 - 14 )
Partition 21 (__j_21 - 21 )
Partition 22 (__j_22 - 22 )
Partition 23 (pretmp_23 - 23 )
Partition 24 (pretmp_24 - 24 )
Partition 25 (__j_25 - 25 )
Partition 26 (prephitmp_26 - 26 )
Partition 33 (__j_33 - 33 )
Partition 34 (__j_34 - 34 )
Partition 35 (_35 - 35 )
Partition 38 (__j_38 - 38 )
Partition 40 (__j_40 - 40 )
Partition 42 (pretmp_42 - 42 )
Partition 43 (__j_43 - 43 )
Partition 46 (prephitmp_46 - 46 )


Partition map 

Partition 0 (__comp_2 - 2 )
Partition 1 (this_6(D) - 6 )
Partition 2 (__j_7 - 7 )
Partition 3 (__k_8(D) - 8 )
Partition 4 (_10 - 10 )
Partition 5 (__j_11 - 11 )
Partition 6 (__j_12 - 12 )
Partition 7 (__comp_13 - 13 )
Partition 8 (__j_21 - 21 )
Partition 9 (__j_22 - 22 )
Partition 10 (pretmp_23 - 23 )
Partition 11 (pretmp_24 - 24 )
Partition 12 (__j_25 - 25 )
Partition 13 (prephitmp_26 - 26 )
Partition 14 (__j_33 - 33 )
Partition 15 (__j_34 - 34 )
Partition 16 (_35 - 35 )
Partition 17 (__j_38 - 38 )
Partition 18 (__j_40 - 40 )
Partition 19 (pretmp_42 - 42 )
Partition 20 (__j_43 - 43 )
Partition 21 (prephitmp_46 - 46 )


Live on entry to BB2 : this_6(D)  __k_8(D)  

Live on entry to BB3 : this_6(D)  __k_8(D)  

Live on entry to BB4 : this_6(D)  __j_7  __k_8(D)  

Live on entry to BB5 : this_6(D)  __k_8(D)  pretmp_24  

Live on entry to BB6 : this_6(D)  __k_8(D)  _10  pretmp_24  __j_43  

Live on entry to BB7 : this_6(D)  __k_8(D)  _10  pretmp_24  __j_43  

Live on entry to BB8 : this_6(D)  __k_8(D)  _10  pretmp_24  __j_43  

Live on entry to BB9 : this_6(D)  __k_8(D)  pretmp_24  

Live on entry to BB10 : this_6(D)  __k_8(D)  

Live on entry to BB11 : 

Live on entry to BB12 : __k_8(D)  __j_38  

Live on entry to BB13 : 

Live on entry to BB14 : __j_33  

Live on entry to BB15 : __j_21  

Live on entry to BB16 : 

Conflict graph:
4: 11
5: 20
6: 20
8: 14
10: 19
11: 4, 16
12: 17
13: 21
14: 8
15: 20
16: 11
17: 12
19: 10
20: 5, 6, 15
21: 13

After sorting:
Sorted Coalesce list:
(16562) __j_34 <-> __j_43
(4550) __j_11 <-> __j_34
(4550) __j_12 <-> __j_34
(900) __j_21 <-> __j_40
(900) pretmp_24 <-> prephitmp_46
(900) prephitmp_26 <-> _35
(900) __j_33 <-> __j_40
(819) __comp_2 <-> __comp_13
(819) __j_7 <-> __j_43
(819) _10 <-> _35
(819) __j_40 <-> __j_43
(738) __j_38 <-> __j_40
(404) __j_21 <-> __j_25
(404) pretmp_23 <-> prephitmp_46
(404) prephitmp_26 <-> pretmp_42
(404) __j_33 <-> __j_38
(81) __j_22 <-> __j_38

Partition map 

Partition 0 (__comp_2 - 2 )
Partition 1 (this_6(D) - 6 )
Partition 2 (__j_7 - 7 )
Partition 3 (__k_8(D) - 8 )
Partition 4 (_10 - 10 )
Partition 5 (__j_11 - 11 )
Partition 6 (__j_12 - 12 )
Partition 7 (__comp_13 - 13 )
Partition 8 (__j_21 - 21 )
Partition 9 (__j_22 - 22 )
Partition 10 (pretmp_23 - 23 )
Partition 11 (pretmp_24 - 24 )
Partition 12 (__j_25 - 25 )
Partition 13 (prephitmp_26 - 26 )
Partition 14 (__j_33 - 33 )
Partition 15 (__j_34 - 34 )
Partition 16 (_35 - 35 )
Partition 17 (__j_38 - 38 )
Partition 18 (__j_40 - 40 )
Partition 19 (pretmp_42 - 42 )
Partition 20 (__j_43 - 43 )
Partition 21 (prephitmp_46 - 46 )

Coalesce list: (34)__j_34 & (43)__j_43 [map: 15, 20] : Fail due to conflict
Coalesce list: (11)__j_11 & (34)__j_34 [map: 5, 15] : Success -> 5
Coalesce list: (12)__j_12 & (34)__j_11 [map: 6, 5] : Success -> 5
Coalesce list: (21)__j_21 & (40)__j_40 [map: 8, 18] : Success -> 8
Coalesce list: (24)pretmp_24 & (46)prephitmp_46 [map: 11, 21] : Success -> 11
Coalesce list: (26)prephitmp_26 & (35)_35 [map: 13, 16] : Success -> 13
Coalesce list: (33)__j_33 & (40)__j_21 [map: 14, 8] : Fail due to conflict
Coalesce list: (2)__comp_2 & (13)__comp_13 [map: 0, 7] : Success -> 0
Coalesce list: (7)__j_7 & (43)__j_43 [map: 2, 20] : Success -> 2
Coalesce list: (10)_10 & (35)prephitmp_26 [map: 4, 13] : Success -> 13
Coalesce list: (40)__j_21 & (43)__j_7 [map: 8, 2] : Success -> 8
Coalesce list: (38)__j_38 & (40)__j_21 [map: 17, 8] : Success -> 8
Coalesce list: (21)__j_21 & (25)__j_25 [map: 8, 12] : Fail due to conflict
Coalesce list: (23)pretmp_23 & (46)pretmp_24 [map: 10, 11] : Success -> 11
Coalesce list: (26)prephitmp_26 & (42)pretmp_42 [map: 13, 19] : Success -> 13
Coalesce list: (33)__j_33 & (38)__j_21 [map: 14, 8] : Fail due to conflict
Coalesce list: (22)__j_22 & (38)__j_21 [map: 9, 8] : Success -> 8
After Coalescing:

Partition map 

Partition 0 (__comp_2 - 2 13 )
Partition 1 (this_6(D) - 6 )
Partition 2 (__k_8(D) - 8 )
Partition 3 (__j_11 - 11 12 34 )
Partition 4 (_14 - 14 )
Partition 5 (__j_21 - 7 21 22 38 40 43 )
Partition 6 (pretmp_24 - 23 24 46 )
Partition 7 (__j_25 - 25 )
Partition 8 (prephitmp_26 - 10 26 35 42 )
Partition 9 (__j_33 - 33 )

std::pair<std::_Rb_tree_node_base*, std::_Rb_tree_node_base*> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_get_insert_unique_pos(const key_type&) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::key_type = long long unsigned int] (struct _Rb_tree * const this, const key_type & __k)
{
  struct _Rb_tree_node_base * __j;
  bool __comp;
  struct pair D.81357;
  const long long unsigned int _10;
  struct _Rb_tree_node_base * _14;
  const long long unsigned int pretmp_23;
  const long long unsigned int pretmp_24;
  const long long unsigned int prephitmp_26;
  const long long unsigned int _35;
  const long long unsigned int pretmp_42;
  const long long unsigned int prephitmp_46;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  __j_7 = MEM[(struct _Rb_tree_node_base * *)this_6(D) + 8B];
  if (__j_7 != 0B)
    goto <bb 4>;
  else
    goto <bb 3>;
;;    succ:       4
;;                3

;;   basic block 3, loop depth 0
;;    pred:       2
  __j_22 = &this_6(D)->_M_impl._M_header;
  goto <bb 10>;
;;    succ:       10

;;   basic block 4, loop depth 0
;;    pred:       2
  pretmp_24 = MEM[(const long long unsigned int &)__k_8(D)];
;;    succ:       5

;;   basic block 5, loop depth 1
;;    pred:       4
;;                8
  # __j_43 = PHI <__j_7(4), __j_34(8)>
  _10 = MEM[(const long long unsigned int &)__j_43 + 16];
  if (_10 > pretmp_24)
    goto <bb 6>;
  else
    goto <bb 7>;
;;    succ:       6
;;                7

;;   basic block 6, loop depth 1
;;    pred:       5
  __j_11 = MEM[(struct _Rb_tree_node_base * *)__j_43 + 8B];
  goto <bb 8>;
;;    succ:       8

;;   basic block 7, loop depth 1
;;    pred:       5
  __j_12 = MEM[(struct _Rb_tree_node_base * *)__j_43 + 12B];
;;    succ:       8

;;   basic block 8, loop depth 1
;;    pred:       6
;;                7
  # __comp_2 = PHI <1(6), 0(7)>
  # __j_34 = PHI <__j_11(6), __j_12(7)>
  if (__j_34 != 0B)
    goto <bb 5>;
  else
    goto <bb 9>;
;;    succ:       5
;;                9

;;   basic block 9, loop depth 0
;;    pred:       8
  # __comp_13 = PHI <__comp_2(8)>
  # _35 = PHI <_10(8)>
  # __j_40 = PHI <__j_43(8)>
  if (__comp_13 != 0)
    goto <bb 10>;
  else
    goto <bb 13>;
;;    succ:       10
;;                13

;;   basic block 10, loop depth 0
;;    pred:       9
;;                3
  # __j_38 = PHI <__j_40(9), __j_22(3)>
  _14 = MEM[(struct _Rb_tree_node_base * *)this_6(D) + 12B];
  if (_14 == __j_38)
    goto <bb 11>;
  else
    goto <bb 12>;
;;    succ:       11
;;                12

;;   basic block 11, loop depth 0
;;    pred:       10
  MEM[(struct pair *)&D.81357] = 0B;
  MEM[(struct pair *)&D.81357 + 4B] = _14;
  goto <bb 16>;
;;    succ:       16

;;   basic block 12, loop depth 0
;;    pred:       10
  __j_25 = std::_Rb_tree_decrement (__j_38);
  pretmp_23 = MEM[(const long long unsigned int &)__k_8(D)];
  pretmp_42 = MEM[(const long long unsigned int &)__j_25 + 16];
;;    succ:       13

;;   basic block 13, loop depth 0
;;    pred:       9
;;                12
  # __j_21 = PHI <__j_40(9), __j_25(12)>
  # __j_33 = PHI <__j_40(9), __j_38(12)>
  # prephitmp_46 = PHI <pretmp_24(9), pretmp_23(12)>
  # prephitmp_26 = PHI <_35(9), pretmp_42(12)>
  if (prephitmp_26 < prephitmp_46)
    goto <bb 14>;
  else
    goto <bb 15>;
;;    succ:       14
;;                15

;;   basic block 14, loop depth 0
;;    pred:       13
  MEM[(struct pair *)&D.81357] = 0B;
  MEM[(struct pair *)&D.81357 + 4B] = __j_33;
  goto <bb 16>;
;;    succ:       16

;;   basic block 15, loop depth 0
;;    pred:       13
  MEM[(struct pair *)&D.81357] = __j_21;
  MEM[(struct pair *)&D.81357 + 4B] = 0B;
;;    succ:       16

;;   basic block 16, loop depth 0
;;    pred:       11
;;                14
;;                15
  return D.81357;
;;    succ:       EXIT

}


Inserting a partition copy on edge BB8->BB5 :PART.5 = PART.3
Inserting a value copy on edge BB6->BB8 : PART.0 = 1
Inserting a value copy on edge BB7->BB8 : PART.0 = 0
Inserting a partition copy on edge BB9->BB13 :PART.9 = PART.5
Inserting a partition copy on edge BB12->BB13 :PART.9 = PART.5
Inserting a partition copy on edge BB12->BB13 :PART.5 = PART.7

;; Generating RTL for gimple basic block 2

;; __j_7 = MEM[(struct _Rb_tree_node_base * *)this_6(D) + 8B];

(insn 13 12 0 (set (reg/f:SI 86 [ __j ])
        (mem/f:SI (plus:SI (reg/f:SI 93 [ this ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)this_6(D) + 8B]+0 S4 A32])) -1
     (nil))

;; if (__j_7 != 0B)

(insn 14 13 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 86 [ __j ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 -1
     (nil))

(jump_insn 15 14 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 -1
     (int_list:REG_BR_PROB 9100 (nil)))

;; Generating RTL for gimple basic block 3

;; __j_22 = &this_6(D)->_M_impl._M_header;

(insn 17 16 0 (parallel [
            (set (reg/f:SI 86 [ __j ])
                (plus:SI (reg/f:SI 93 [ this ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:529 -1
     (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 20 19 21 66 "" [0 uses])

(note 21 20 0 NOTE_INSN_BASIC_BLOCK)

;; _24 = MEM[(const long long unsigned int &)__k_8(D)];

(insn 22 21 0 (set (reg:DI 87 [ D.83085 ])
        (mem:DI (reg/v/f:SI 94 [ __k ]) [34 MEM[(const long long unsigned int &)__k_8(D)]+0 S8 A64])) -1
     (nil))

;; Generating RTL for gimple basic block 5

;; _10 = MEM[(const long long unsigned int &)__j_43 + 16];

(insn 24 23 0 (set (reg:DI 89 [ D.83085 ])
        (mem:DI (plus:SI (reg/f:SI 86 [ __j ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__j_43 + 16]+0 S8 A64])) -1
     (nil))

;; if (_10 > _24)

(insn 25 24 26 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 89 [ D.83085 ]) 4)
            (subreg:SI (reg:DI 87 [ D.83085 ]) 4))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 -1
     (nil))

(jump_insn 26 25 27 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 -1
     (nil))

(insn 27 26 28 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 89 [ D.83085 ]) 4)
            (subreg:SI (reg:DI 87 [ D.83085 ]) 4))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 -1
     (nil))

(jump_insn 28 27 29 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 31)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 -1
     (nil))

(insn 29 28 30 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 89 [ D.83085 ]) 0)
            (subreg:SI (reg:DI 87 [ D.83085 ]) 0))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 -1
     (nil))

(jump_insn 30 29 31 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 -1
     (nil))

(code_label 31 30 0 69 "" [0 uses])

;; Generating RTL for gimple basic block 6

;; __j_11 = MEM[(struct _Rb_tree_node_base * *)__j_43 + 8B];

(insn 33 32 0 (set (reg/f:SI 84 [ __j ])
        (mem/f:SI (plus:SI (reg/f:SI 86 [ __j ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__j_43 + 8B]+0 S4 A32])) -1
     (nil))

;; Generating RTL for gimple basic block 7

;; 

(code_label 36 35 37 68 "" [0 uses])

(note 37 36 0 NOTE_INSN_BASIC_BLOCK)

;; __j_12 = MEM[(struct _Rb_tree_node_base * *)__j_43 + 12B];

(insn 38 37 0 (set (reg/f:SI 84 [ __j ])
        (mem/f:SI (plus:SI (reg/f:SI 86 [ __j ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__j_43 + 12B]+0 S4 A32])) -1
     (nil))

;; Generating RTL for gimple basic block 8

;; 

(code_label 39 38 40 70 "" [0 uses])

(note 40 39 0 NOTE_INSN_BASIC_BLOCK)

;; if (__j_34 != 0B)

(insn 42 40 43 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 84 [ __j ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 -1
     (nil))

(jump_insn 43 42 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 41)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 -1
     (int_list:REG_BR_PROB 9100 (nil)))

;; Generating RTL for gimple basic block 9

;; if (__comp_13 != 0)

(insn 45 44 46 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 83 [ __comp ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1449 -1
     (nil))

(jump_insn 46 45 0 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1449 -1
     (int_list:REG_BR_PROB 5495 (nil)))

;; Generating RTL for gimple basic block 10

;; 

(code_label 47 46 48 67 "" [0 uses])

(note 48 47 0 NOTE_INSN_BASIC_BLOCK)

;; _14 = MEM[(struct _Rb_tree_node_base * *)this_6(D) + 12B];

(insn 49 48 0 (set (reg/f:SI 85 [ D.83084 ])
        (mem/f:SI (plus:SI (reg/f:SI 93 [ this ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)this_6(D) + 12B]+0 S4 A32])) -1
     (nil))

;; if (_14 == __j_38)

(insn 50 49 51 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 85 [ D.83084 ])
            (reg/f:SI 86 [ __j ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1451 -1
     (nil))

(jump_insn 51 50 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1451 -1
     (int_list:REG_BR_PROB 8986 (nil)))

;; Generating RTL for gimple basic block 11

;; MEM[(struct pair *)&D.81357] = 0B;

(insn 53 52 0 (set (subreg:SI (reg:DI 91 [ D.81357 ]) 0)
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1452 -1
     (nil))

;; MEM[(struct pair *)&D.81357 + 4B] = _14;

(insn 54 53 0 (set (subreg:SI (reg:DI 91 [ D.81357 ]) 4)
        (reg/f:SI 85 [ D.83084 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1452 -1
     (nil))

;; Generating RTL for gimple basic block 12

;; 

(code_label 57 56 58 73 "" [0 uses])

(note 58 57 0 NOTE_INSN_BASIC_BLOCK)

;; __j_25 = std::_Rb_tree_decrement (__j_38);

(insn 59 58 60 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/f:SI 86 [ __j ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 -1
     (nil))

(call_insn/i 60 59 61 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base") [flags 0x43]  <function_decl 06b62500 _Rb_tree_decrement>) [0 _Rb_tree_decrement S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))

(insn 61 60 0 (set (reg/f:SI 88 [ __j ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 -1
     (nil))

;; _23 = MEM[(const long long unsigned int &)__k_8(D)];

(insn 62 61 0 (set (reg:DI 87 [ D.83085 ])
        (mem:DI (reg/v/f:SI 94 [ __k ]) [34 MEM[(const long long unsigned int &)__k_8(D)]+0 S8 A64])) -1
     (nil))

;; _42 = MEM[(const long long unsigned int &)__j_25 + 16];

(insn 63 62 0 (set (reg:DI 89 [ D.83085 ])
        (mem:DI (plus:SI (reg/f:SI 88 [ __j ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__j_25 + 16]+0 S8 A64])) -1
     (nil))

;; Generating RTL for gimple basic block 13

;; 

(code_label 64 63 65 72 "" [0 uses])

(note 65 64 0 NOTE_INSN_BASIC_BLOCK)

;; if (_26 < _46)

(insn 66 65 67 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 89 [ D.83085 ]) 4)
            (subreg:SI (reg:DI 87 [ D.83085 ]) 4))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 -1
     (nil))

(jump_insn 67 66 68 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 -1
     (nil))

(insn 68 67 69 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 89 [ D.83085 ]) 4)
            (subreg:SI (reg:DI 87 [ D.83085 ]) 4))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 -1
     (nil))

(jump_insn 69 68 70 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 72)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 -1
     (nil))

(insn 70 69 71 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 89 [ D.83085 ]) 0)
            (subreg:SI (reg:DI 87 [ D.83085 ]) 0))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 -1
     (nil))

(jump_insn 71 70 72 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 -1
     (nil))

(code_label 72 71 0 76 "" [0 uses])

;; Generating RTL for gimple basic block 14

;; MEM[(struct pair *)&D.81357] = 0B;

(insn 74 73 0 (set (subreg:SI (reg:DI 91 [ D.81357 ]) 0)
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1457 -1
     (nil))

;; MEM[(struct pair *)&D.81357 + 4B] = __j_33;

(insn 75 74 0 (set (subreg:SI (reg:DI 91 [ D.81357 ]) 4)
        (reg/f:SI 90 [ __j ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1457 -1
     (nil))

;; Generating RTL for gimple basic block 15

;; 

(code_label 78 77 79 75 "" [0 uses])

(note 79 78 0 NOTE_INSN_BASIC_BLOCK)

;; MEM[(struct pair *)&D.81357] = __j_21;

(insn 80 79 0 (set (subreg:SI (reg:DI 91 [ D.81357 ]) 0)
        (reg/f:SI 86 [ __j ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1458 -1
     (nil))

;; MEM[(struct pair *)&D.81357 + 4B] = 0B;

(insn 81 80 0 (set (subreg:SI (reg:DI 91 [ D.81357 ]) 4)
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1458 -1
     (nil))

;; Generating RTL for gimple basic block 16

;; 

(code_label 82 81 83 74 "" [0 uses])

(note 83 82 0 NOTE_INSN_BASIC_BLOCK)

;; return D.81357;

(insn 84 83 85 (set (reg:DI 92 [ <retval> ])
        (reg:DI 91 [ D.81357 ])) -1
     (nil))

(jump_insn 85 84 86 (set (pc)
        (label_ref 0)) -1
     (nil))

(barrier 86 85 0)
Edge 8->5 redirected to 19
Edge 9->13 redirected to 20
Purged non-fallthru edges from bb 23
Purged non-fallthru edges from bb 26
Predictions for insn 26 bb 5
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 28 bb 21
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 30 bb 22
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 67 bb 13
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 69 bb 24
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 71 bb 25
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 8->10 redirected to 11
Forwarding edge 9->10 to 11 failed.
Deleted label in block 10.
Edge 20->22 redirected to 23
Forwarding edge 21->22 to 23 failed.
Deleted label in block 22.
Removing jump 85.
Merging block 26 into block 25...
Merged blocks 25 and 26.
Merged 25 and 26 without moving.


try_optimize_cfg iteration 2

Forwarding edge 9->10 to 11 failed.
Forwarding edge 21->22 to 23 failed.


;;
;; Full RTL generated for this function:
;;
(note 1 0 11 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 0, next block 4, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 11 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 11 3 2 (set (reg/f:SI 93 [ this ])
        (reg:SI 2 cx [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1435 -1
     (nil))
(insn 3 2 4 2 (set (reg/v/f:SI 94 [ __k ])
        (mem/f/c:SI (reg/f:SI 77 virtual-incoming-args) [6 __k+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1435 -1
     (expr_list:REG_EQUIV (mem/f/c:SI (reg/f:SI 77 virtual-incoming-args) [6 __k+0 S4 A32])
        (nil)))
(note 4 3 13 2 NOTE_INSN_FUNCTION_BEG)
(insn 13 4 14 2 (set (reg/f:SI 86 [ __j ])
        (mem/f:SI (plus:SI (reg/f:SI 93 [ this ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)this_6(D) + 8B]+0 S4 A32])) -1
     (nil))
(insn 14 13 15 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 86 [ __j ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 -1
     (nil))
(jump_insn 15 14 16 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 20)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 -1
     (int_list:REG_BR_PROB 9100 (nil))
 -> 20)
;;  succ:       5 [91.0%] 
;;              4 [9.0%]  (FALLTHRU)

;; basic block 4, loop depth 0, count 0, freq 81, maybe hot
;;  prev block 2, next block 5, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 [9.0%]  (FALLTHRU)
(note 16 15 17 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 17 16 18 4 (parallel [
            (set (reg/f:SI 86 [ __j ])
                (plus:SI (reg/f:SI 93 [ this ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:529 -1
     (nil))
(jump_insn 18 17 19 4 (set (pc)
        (label_ref 47)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:529 -1
     (nil)
 -> 47)
;;  succ:       15 [100.0%] 

(barrier 19 18 20)
;; basic block 5, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 [91.0%] 
(code_label 20 19 21 5 66 "" [1 uses])
(note 21 20 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 22 21 91 5 (set (reg:DI 87 [ D.83085 ])
        (mem:DI (reg/v/f:SI 94 [ __k ]) [34 MEM[(const long long unsigned int &)__k_8(D)]+0 S8 A64])) -1
     (nil))
(jump_insn 91 22 92 5 (set (pc)
        (label_ref 41)) -1
     (nil)
 -> 41)
;;  succ:       7 [100.0%] 

(barrier 92 91 94)
;; basic block 6, loop depth 1, count 0, freq 8281, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13 [91.0%]  (DFS_BACK)
(code_label 94 92 93 6 77 "" [1 uses])
(note 93 94 5 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 5 93 41 6 (set (reg/f:SI 86 [ __j ])
        (reg/f:SI 84 [ __j ])) -1
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)

;; basic block 7, loop depth 1, count 0, freq 9100, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [100.0%]  (FALLTHRU)
;;              5 [100.0%] 
(code_label 41 5 23 7 71 "" [1 uses])
(note 23 41 24 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 24 23 25 7 (set (reg:DI 89 [ D.83085 ])
        (mem:DI (plus:SI (reg/f:SI 86 [ __j ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__j_43 + 16]+0 S8 A64])) -1
     (nil))
(insn 25 24 26 7 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 89 [ D.83085 ]) 4)
            (subreg:SI (reg:DI 87 [ D.83085 ]) 4))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 -1
     (nil))
(jump_insn 26 25 99 7 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 36)
;;  succ:       12 [50.0%] 
;;              8 [50.0%]  (FALLTHRU)

;; basic block 8, loop depth 1, count 0, freq 4550, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 [50.0%]  (FALLTHRU)
(note 99 26 27 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(insn 27 99 28 8 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 89 [ D.83085 ]) 4)
            (subreg:SI (reg:DI 87 [ D.83085 ]) 4))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 -1
     (nil))
(jump_insn 28 27 100 8 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 105)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 105)
;;  succ:       11 [50.0%] 
;;              9 [50.0%]  (FALLTHRU)

;; basic block 9, loop depth 1, count 0, freq 2275, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       8 [50.0%]  (FALLTHRU)
(note 100 28 29 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 29 100 30 9 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 89 [ D.83085 ]) 0)
            (subreg:SI (reg:DI 87 [ D.83085 ]) 0))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 -1
     (nil))
(jump_insn 30 29 101 9 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 36)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 36)
;;  succ:       12 [50.0%] 
;;              10 [50.0%]  (FALLTHRU)

;; basic block 10, loop depth 1, count 0, freq 1138, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       9 [50.0%]  (FALLTHRU)
(note 101 30 105 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
;;  succ:       11 [100.0%]  (FALLTHRU)

;; basic block 11, loop depth 1, count 0, freq 4550, maybe hot
;; Invalid sum of incoming frequencies 3413, should be 4550
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL)
;;  pred:       10 [100.0%]  (FALLTHRU)
;;              8 [50.0%] 
(code_label 105 101 32 11 79 "" [1 uses])
(note 32 105 33 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 33 32 6 11 (set (reg/f:SI 84 [ __j ])
        (mem/f:SI (plus:SI (reg/f:SI 86 [ __j ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__j_43 + 8B]+0 S4 A32])) -1
     (nil))
(insn 6 33 34 11 (set (reg/v:QI 83 [ __comp ])
        (const_int 1 [0x1])) -1
     (nil))
(jump_insn 34 6 35 11 (set (pc)
        (label_ref 39)) -1
     (nil)
 -> 39)
;;  succ:       13 [100.0%] 

(barrier 35 34 36)
;; basic block 12, loop depth 1, count 0, freq 4550, maybe hot
;; Invalid sum of incoming frequencies 5688, should be 4550
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 [50.0%] 
;;              9 [50.0%] 
(code_label 36 35 37 12 68 "" [2 uses])
(note 37 36 38 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 38 37 7 12 (set (reg/f:SI 84 [ __j ])
        (mem/f:SI (plus:SI (reg/f:SI 86 [ __j ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__j_43 + 12B]+0 S4 A32])) -1
     (nil))
(insn 7 38 39 12 (set (reg/v:QI 83 [ __comp ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1446 -1
     (nil))
;;  succ:       13 [100.0%]  (FALLTHRU)

;; basic block 13, loop depth 1, count 0, freq 9100, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 [100.0%] 
;;              12 [100.0%]  (FALLTHRU)
(code_label 39 7 40 13 70 "" [1 uses])
(note 40 39 42 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 42 40 43 13 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 84 [ __j ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 -1
     (nil))
(jump_insn 43 42 44 13 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 94)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1442 596 {*jcc_1}
     (int_list:REG_BR_PROB 9100 (nil))
 -> 94)
;;  succ:       6 [91.0%]  (DFS_BACK)
;;              14 [9.0%]  (FALLTHRU)

;; basic block 14, loop depth 0, count 0, freq 819, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       13 [9.0%]  (FALLTHRU)
(note 44 43 45 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 45 44 46 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 83 [ __comp ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1449 -1
     (nil))
(jump_insn 46 45 47 14 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 98)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1449 596 {*jcc_1}
     (int_list:REG_BR_PROB 5495 (nil))
 -> 98)
;;  succ:       15 [45.0%]  (FALLTHRU)
;;              18 [55.0%] 

;; basic block 15, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL)
;;  pred:       14 [45.0%]  (FALLTHRU)
;;              4 [100.0%] 
(code_label 47 46 48 15 67 "" [1 uses])
(note 48 47 49 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 49 48 50 15 (set (reg/f:SI 85 [ D.83084 ])
        (mem/f:SI (plus:SI (reg/f:SI 93 [ this ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)this_6(D) + 12B]+0 S4 A32])) -1
     (nil))
(insn 50 49 51 15 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 85 [ D.83084 ])
            (reg/f:SI 86 [ __j ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1451 -1
     (nil))
(jump_insn 51 50 52 15 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 57)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1451 -1
     (int_list:REG_BR_PROB 8986 (nil))
 -> 57)
;;  succ:       16 [10.1%]  (FALLTHRU)
;;              17 [89.9%] 

;; basic block 16, loop depth 0, count 0, freq 46, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL)
;;  pred:       15 [10.1%]  (FALLTHRU)
(note 52 51 53 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 53 52 54 16 (set (subreg:SI (reg:DI 91 [ D.81357 ]) 0)
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1452 -1
     (nil))
(insn 54 53 55 16 (set (subreg:SI (reg:DI 91 [ D.81357 ]) 4)
        (reg/f:SI 85 [ D.83084 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1452 -1
     (nil))
(jump_insn 55 54 56 16 (set (pc)
        (label_ref 82)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1452 -1
     (nil)
 -> 82)
;;  succ:       25 [100.0%] 

(barrier 56 55 57)
;; basic block 17, loop depth 0, count 0, freq 404, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL)
;;  pred:       15 [89.9%] 
(code_label 57 56 58 17 73 "" [1 uses])
(note 58 57 59 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 59 58 60 17 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/f:SI 86 [ __j ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 -1
     (nil))
(call_insn/i 60 59 61 17 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base") [flags 0x43]  <function_decl 06b62500 _Rb_tree_decrement>) [0 _Rb_tree_decrement S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))
(insn 61 60 62 17 (set (reg/f:SI 88 [ __j ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 -1
     (nil))
(insn 62 61 63 17 (set (reg:DI 87 [ D.83085 ])
        (mem:DI (reg/v/f:SI 94 [ __k ]) [34 MEM[(const long long unsigned int &)__k_8(D)]+0 S8 A64])) -1
     (nil))
(insn 63 62 9 17 (set (reg:DI 89 [ D.83085 ])
        (mem:DI (plus:SI (reg/f:SI 88 [ __j ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__j_25 + 16]+0 S8 A64])) -1
     (nil))
(insn 9 63 10 17 (set (reg/f:SI 90 [ __j ])
        (reg/f:SI 86 [ __j ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 -1
     (nil))
(insn 10 9 95 17 (set (reg/f:SI 86 [ __j ])
        (reg/f:SI 88 [ __j ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 -1
     (nil))
(jump_insn 95 10 96 17 (set (pc)
        (label_ref 64)) -1
     (nil)
 -> 64)
;;  succ:       19 [100.0%] 

(barrier 96 95 98)
;; basic block 18, loop depth 0, count 0, freq 450, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 [55.0%] 
(code_label 98 96 97 18 78 "" [1 uses])
(note 97 98 8 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 8 97 64 18 (set (reg/f:SI 90 [ __j ])
        (reg/f:SI 86 [ __j ])) -1
     (nil))
;;  succ:       19 [100.0%]  (FALLTHRU)

;; basic block 19, loop depth 0, count 0, freq 854, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 [100.0%]  (FALLTHRU)
;;              17 [100.0%] 
(code_label 64 8 65 19 72 "" [1 uses])
(note 65 64 66 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 66 65 67 19 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 89 [ D.83085 ]) 4)
            (subreg:SI (reg:DI 87 [ D.83085 ]) 4))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 -1
     (nil))
(jump_insn 67 66 102 19 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 78)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 78)
;;  succ:       24 [50.0%] 
;;              20 [50.0%]  (FALLTHRU)

;; basic block 20, loop depth 0, count 0, freq 427, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       19 [50.0%]  (FALLTHRU)
(note 102 67 68 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 68 102 69 20 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 89 [ D.83085 ]) 4)
            (subreg:SI (reg:DI 87 [ D.83085 ]) 4))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 -1
     (nil))
(jump_insn 69 68 103 20 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 106)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 106)
;;  succ:       23 [50.0%] 
;;              21 [50.0%]  (FALLTHRU)

;; basic block 21, loop depth 0, count 0, freq 214, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20 [50.0%]  (FALLTHRU)
(note 103 69 70 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 70 103 71 21 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 89 [ D.83085 ]) 0)
            (subreg:SI (reg:DI 87 [ D.83085 ]) 0))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 -1
     (nil))
(jump_insn 71 70 104 21 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 78)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1456 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 78)
;;  succ:       24 [50.0%] 
;;              22 [50.0%]  (FALLTHRU)

;; basic block 22, loop depth 0, count 0, freq 107, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       21 [50.0%]  (FALLTHRU)
(note 104 71 106 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
;;  succ:       23 [100.0%]  (FALLTHRU)

;; basic block 23, loop depth 0, count 0, freq 333, maybe hot
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL)
;;  pred:       22 [100.0%]  (FALLTHRU)
;;              20 [50.0%] 
(code_label 106 104 73 23 80 "" [1 uses])
(note 73 106 74 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 74 73 75 23 (set (subreg:SI (reg:DI 91 [ D.81357 ]) 0)
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1457 -1
     (nil))
(insn 75 74 76 23 (set (subreg:SI (reg:DI 91 [ D.81357 ]) 4)
        (reg/f:SI 90 [ __j ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1457 -1
     (nil))
(jump_insn 76 75 77 23 (set (pc)
        (label_ref 82)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1457 -1
     (nil)
 -> 82)
;;  succ:       25 [100.0%] 

(barrier 77 76 78)
;; basic block 24, loop depth 0, count 0, freq 521, maybe hot
;;  prev block 23, next block 25, flags: (NEW, REACHABLE, RTL)
;;  pred:       19 [50.0%] 
;;              21 [50.0%] 
(code_label 78 77 79 24 75 "" [2 uses])
(note 79 78 80 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 80 79 81 24 (set (subreg:SI (reg:DI 91 [ D.81357 ]) 0)
        (reg/f:SI 86 [ __j ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1458 -1
     (nil))
(insn 81 80 82 24 (set (subreg:SI (reg:DI 91 [ D.81357 ]) 4)
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1458 -1
     (nil))
;;  succ:       25 [100.0%]  (FALLTHRU)

;; basic block 25, loop depth 0, count 0, freq 900, maybe hot
;;  prev block 24, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       16 [100.0%] 
;;              23 [100.0%] 
;;              24 [100.0%]  (FALLTHRU)
(code_label 82 81 83 25 74 "" [2 uses])
(note 83 82 84 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 84 83 88 25 (set (reg:DI 92 [ <retval> ])
        (reg:DI 91 [ D.81357 ])) -1
     (nil))
(insn 88 84 89 25 (set (reg/i:DI 0 ax)
        (reg:DI 92 [ <retval> ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 -1
     (nil))
(insn 89 88 0 25 (use (reg/i:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1459 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function std::pair<std::_Rb_tree_node_base*, std::_Rb_tree_node_base*> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_get_insert_hint_unique_pos(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_iterator, const key_type&) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_iterator = std::_Rb_tree_const_iterator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::key_type = long long unsigned int] (_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_, funcdef_no=5939, decl_uid=70248, symbol_order=3443)

std::pair<std::_Rb_tree_node_base*, std::_Rb_tree_node_base*> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_get_insert_hint_unique_pos(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_iterator, const key_type&) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_iterator = std::_Rb_tree_const_iterator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::key_type = long long unsigned int] (struct _Rb_tree * const this, struct const_iterator __position, const key_type & __k)
{
  struct pair D.81243;
  struct _Rb_tree_node * _4;
  const size_type _6;
  struct _Rb_tree_node_base * _7;
  const long long unsigned int _8;
  const long long unsigned int _10;
  const long long unsigned int _12;
  const long long unsigned int _13;
  struct _Rb_tree_node_base * _15;
  const long long unsigned int _17;
  struct _Rb_tree_node_base * _18;
  struct _Rb_tree_node_base * _23;
  const long long unsigned int _26;
  struct _Rb_tree_node_base * _27;
  const struct _Rb_tree_node_base * _33;
  struct _Rb_tree_node_base * _35;
  struct _Rb_tree_node_base * _36;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  _33 = __position._M_node;
  _4 = &this_5(D)->_M_impl._M_header;
  if (_4 == _33)
    goto <bb 3>;
  else
    goto <bb 5>;
;;    succ:       3
;;                5

;;   basic block 3, loop depth 0
;;    pred:       2
  _6 = MEM[(unsigned int *)this_5(D) + 20B];
  if (_6 != 0)
    goto <bb 4>;
  else
    goto <bb 12>;
;;    succ:       4
;;                12

;;   basic block 4, loop depth 0
;;    pred:       3
  _7 = MEM[(struct _Rb_tree_node_base * &)this_5(D) + 16];
  _8 = MEM[(const long long unsigned int &)_7 + 16];
  _10 = MEM[(const long long unsigned int &)__k_9(D)];
  if (_8 < _10)
    goto <bb 22>;
  else
    goto <bb 12>;
;;    succ:       22
;;                12

;;   basic block 5, loop depth 0
;;    pred:       2
  _12 = MEM[(const long long unsigned int &)__k_9(D)];
  _13 = MEM[(const long long unsigned int &)_33 + 16];
  if (_12 < _13)
    goto <bb 6>;
  else
    goto <bb 13>;
;;    succ:       6
;;                13

;;   basic block 6, loop depth 0
;;    pred:       5
  _15 = MEM[(struct _Rb_tree_node_base * &)this_5(D) + 12];
  if (_15 == _33)
    goto <bb 7>;
  else
    goto <bb 8>;
;;    succ:       7
;;                8

;;   basic block 7, loop depth 0
;;    pred:       6
  MEM[(struct pair *)&D.81243] = _15;
  MEM[(struct pair *)&D.81243 + 4B] = _15;
  goto <bb 21>;
;;    succ:       21

;;   basic block 8, loop depth 0
;;    pred:       6
  _35 = std::_Rb_tree_decrement (_33);
  _17 = MEM[(const long long unsigned int &)_35 + 16];
  if (_12 > _17)
    goto <bb 9>;
  else
    goto <bb 12>;
;;    succ:       9
;;                12

;;   basic block 9, loop depth 0
;;    pred:       8
  _18 = MEM[(struct _Rb_tree_node_base * *)_35 + 12B];
  if (_18 == 0B)
    goto <bb 10>;
  else
    goto <bb 11>;
;;    succ:       10
;;                11

;;   basic block 10, loop depth 0
;;    pred:       9
  MEM[(struct pair *)&D.81243] = 0B;
  MEM[(struct pair *)&D.81243 + 4B] = _35;
  goto <bb 21>;
;;    succ:       21

;;   basic block 11, loop depth 0
;;    pred:       9
  MEM[(struct pair *)&D.81243] = _33;
  MEM[(struct pair *)&D.81243 + 4B] = _33;
  goto <bb 21>;
;;    succ:       21

;;   basic block 12, loop depth 0
;;    pred:       8
;;                16
;;                4
;;                3
  D.81243 = std::_Rb_tree<long long unsigned int, std::pair<const long long unsigned int, int>, std::_Select1st<std::pair<const long long unsigned int, int> >, std::less<long long unsigned int>, std::allocator<std::pair<const long long unsigned int, int> > >::_M_get_insert_unique_pos (this_5(D), __k_9(D));
  goto <bb 21>;
;;    succ:       21

;;   basic block 13, loop depth 0
;;    pred:       5
  if (_12 > _13)
    goto <bb 14>;
  else
    goto <bb 20>;
;;    succ:       14
;;                20

;;   basic block 14, loop depth 0
;;    pred:       13
  _23 = MEM[(struct _Rb_tree_node_base * &)this_5(D) + 16];
  if (_23 == _33)
    goto <bb 15>;
  else
    goto <bb 16>;
;;    succ:       15
;;                16

;;   basic block 15, loop depth 0
;;    pred:       14
  MEM[(struct pair *)&D.81243] = 0B;
  MEM[(struct pair *)&D.81243 + 4B] = _23;
  goto <bb 21>;
;;    succ:       21

;;   basic block 16, loop depth 0
;;    pred:       14
  _36 = std::_Rb_tree_increment (_33);
  _26 = MEM[(const long long unsigned int &)_36 + 16];
  if (_12 < _26)
    goto <bb 17>;
  else
    goto <bb 12>;
;;    succ:       17
;;                12

;;   basic block 17, loop depth 0
;;    pred:       16
  _27 = MEM[(struct _Rb_tree_node_base * *)_33 + 12B];
  if (_27 == 0B)
    goto <bb 18>;
  else
    goto <bb 19>;
;;    succ:       18
;;                19

;;   basic block 18, loop depth 0
;;    pred:       17
  MEM[(struct pair *)&D.81243] = 0B;
  MEM[(struct pair *)&D.81243 + 4B] = _33;
  goto <bb 21>;
;;    succ:       21

;;   basic block 19, loop depth 0
;;    pred:       17
  MEM[(struct pair *)&D.81243] = _36;
  MEM[(struct pair *)&D.81243 + 4B] = _36;
  goto <bb 21>;
;;    succ:       21

;;   basic block 20, loop depth 0
;;    pred:       13
  MEM[(struct pair *)&D.81243] = _33;
  MEM[(struct pair *)&D.81243 + 4B] = 0B;
;;    succ:       21

;;   basic block 21, loop depth 0
;;    pred:       22
;;                12
;;                10
;;                18
;;                20
;;                15
;;                11
;;                19
;;                7
  return D.81243;
;;    succ:       EXIT

;;   basic block 22, loop depth 0
;;    pred:       4
  MEM[(struct pair *)&D.81243] = 0B;
  MEM[(struct pair *)&D.81243 + 4B] = _7;
  goto <bb 21>;
;;    succ:       21

}



Partition map 

Partition 4 (_4 - 4 )
Partition 5 (this_5(D) - 5 )
Partition 6 (_6 - 6 )
Partition 7 (_7 - 7 )
Partition 8 (_8 - 8 )
Partition 9 (__k_9(D) - 9 )
Partition 10 (_10 - 10 )
Partition 12 (_12 - 12 )
Partition 13 (_13 - 13 )
Partition 15 (_15 - 15 )
Partition 17 (_17 - 17 )
Partition 18 (_18 - 18 )
Partition 23 (_23 - 23 )
Partition 26 (_26 - 26 )
Partition 27 (_27 - 27 )
Partition 33 (_33 - 33 )
Partition 35 (_35 - 35 )
Partition 36 (_36 - 36 )


Partition map 

Partition 0 (this_5(D) - 5 )
Partition 1 (__k_9(D) - 9 )


Live on entry to BB2 : this_5(D)  __k_9(D)  

Live on entry to BB3 : this_5(D)  __k_9(D)  

Live on entry to BB4 : this_5(D)  __k_9(D)  

Live on entry to BB5 : this_5(D)  __k_9(D)  

Live on entry to BB6 : this_5(D)  __k_9(D)  

Live on entry to BB7 : 

Live on entry to BB8 : this_5(D)  __k_9(D)  

Live on entry to BB9 : 

Live on entry to BB10 : 

Live on entry to BB11 : 

Live on entry to BB12 : this_5(D)  __k_9(D)  

Live on entry to BB13 : this_5(D)  __k_9(D)  

Live on entry to BB14 : this_5(D)  __k_9(D)  

Live on entry to BB15 : 

Live on entry to BB16 : this_5(D)  __k_9(D)  

Live on entry to BB17 : 

Live on entry to BB18 : 

Live on entry to BB19 : 

Live on entry to BB20 : 

Live on entry to BB21 : 

Live on entry to BB22 : 

Conflict graph:

After sorting:
Coalesce List:

Partition map 

Partition 0 (this_5(D) - 5 )
Partition 1 (__k_9(D) - 9 )

After Coalescing:

Partition map 

Partition 0 (_4 - 4 )
Partition 1 (this_5(D) - 5 )
Partition 2 (_6 - 6 )
Partition 3 (_7 - 7 )
Partition 4 (_8 - 8 )
Partition 5 (__k_9(D) - 9 )
Partition 6 (_10 - 10 )
Partition 7 (_12 - 12 )
Partition 8 (_13 - 13 )
Partition 9 (_15 - 15 )
Partition 10 (_17 - 17 )
Partition 11 (_18 - 18 )
Partition 12 (_23 - 23 )
Partition 13 (_26 - 26 )
Partition 14 (_27 - 27 )
Partition 15 (_33 - 33 )
Partition 16 (_35 - 35 )
Partition 17 (_36 - 36 )


Replacing Expressions
_4 replace with --> _4 = &this_5(D)->_M_impl._M_header;

_6 replace with --> _6 = MEM[(unsigned int *)this_5(D) + 20B];

_8 replace with --> _8 = MEM[(const long long unsigned int &)_7 + 16];

_10 replace with --> _10 = MEM[(const long long unsigned int &)__k_9(D)];

_17 replace with --> _17 = MEM[(const long long unsigned int &)_35 + 16];

_18 replace with --> _18 = MEM[(struct _Rb_tree_node_base * *)_35 + 12B];

_26 replace with --> _26 = MEM[(const long long unsigned int &)_36 + 16];

_27 replace with --> _27 = MEM[(struct _Rb_tree_node_base * *)_33 + 12B];


std::pair<std::_Rb_tree_node_base*, std::_Rb_tree_node_base*> std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::_M_get_insert_hint_unique_pos(std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_iterator, const key_type&) [with _Key = long long unsigned int; _Val = std::pair<const long long unsigned int, int>; _KeyOfValue = std::_Select1st<std::pair<const long long unsigned int, int> >; _Compare = std::less<long long unsigned int>; _Alloc = std::allocator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::const_iterator = std::_Rb_tree_const_iterator<std::pair<const long long unsigned int, int> >; std::_Rb_tree<_Key, _Val, _KeyOfValue, _Compare, _Alloc>::key_type = long long unsigned int] (struct _Rb_tree * const this, struct const_iterator __position, const key_type & __k)
{
  struct pair D.81243;
  struct _Rb_tree_node * _4;
  const size_type _6;
  struct _Rb_tree_node_base * _7;
  const long long unsigned int _8;
  const long long unsigned int _10;
  const long long unsigned int _12;
  const long long unsigned int _13;
  struct _Rb_tree_node_base * _15;
  const long long unsigned int _17;
  struct _Rb_tree_node_base * _18;
  struct _Rb_tree_node_base * _23;
  const long long unsigned int _26;
  struct _Rb_tree_node_base * _27;
  const struct _Rb_tree_node_base * _33;
  struct _Rb_tree_node_base * _35;
  struct _Rb_tree_node_base * _36;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  _33 = __position._M_node;
  _4 = &this_5(D)->_M_impl._M_header;
  if (_4 == _33)
    goto <bb 3>;
  else
    goto <bb 5>;
;;    succ:       3
;;                5

;;   basic block 3, loop depth 0
;;    pred:       2
  _6 = MEM[(unsigned int *)this_5(D) + 20B];
  if (_6 != 0)
    goto <bb 4>;
  else
    goto <bb 12>;
;;    succ:       4
;;                12

;;   basic block 4, loop depth 0
;;    pred:       3
  _7 = MEM[(struct _Rb_tree_node_base * &)this_5(D) + 16];
  _8 = MEM[(const long long unsigned int &)_7 + 16];
  _10 = MEM[(const long long unsigned int &)__k_9(D)];
  if (_8 < _10)
    goto <bb 22>;
  else
    goto <bb 12>;
;;    succ:       22
;;                12

;;   basic block 5, loop depth 0
;;    pred:       2
  _12 = MEM[(const long long unsigned int &)__k_9(D)];
  _13 = MEM[(const long long unsigned int &)_33 + 16];
  if (_12 < _13)
    goto <bb 6>;
  else
    goto <bb 13>;
;;    succ:       6
;;                13

;;   basic block 6, loop depth 0
;;    pred:       5
  _15 = MEM[(struct _Rb_tree_node_base * &)this_5(D) + 12];
  if (_15 == _33)
    goto <bb 7>;
  else
    goto <bb 8>;
;;    succ:       7
;;                8

;;   basic block 7, loop depth 0
;;    pred:       6
  MEM[(struct pair *)&D.81243] = _15;
  MEM[(struct pair *)&D.81243 + 4B] = _15;
  goto <bb 21>;
;;    succ:       21

;;   basic block 8, loop depth 0
;;    pred:       6
  _35 = std::_Rb_tree_decrement (_33);
  _17 = MEM[(const long long unsigned int &)_35 + 16];
  if (_12 > _17)
    goto <bb 9>;
  else
    goto <bb 12>;
;;    succ:       9
;;                12

;;   basic block 9, loop depth 0
;;    pred:       8
  _18 = MEM[(struct _Rb_tree_node_base * *)_35 + 12B];
  if (_18 == 0B)
    goto <bb 10>;
  else
    goto <bb 11>;
;;    succ:       10
;;                11

;;   basic block 10, loop depth 0
;;    pred:       9
  MEM[(struct pair *)&D.81243] = 0B;
  MEM[(struct pair *)&D.81243 + 4B] = _35;
  goto <bb 21>;
;;    succ:       21

;;   basic block 11, loop depth 0
;;    pred:       9
  MEM[(struct pair *)&D.81243] = _33;
  MEM[(struct pair *)&D.81243 + 4B] = _33;
  goto <bb 21>;
;;    succ:       21

;;   basic block 12, loop depth 0
;;    pred:       8
;;                16
;;                4
;;                3
  D.81243 = std::_Rb_tree<long long unsigned int, std::pair<const long long unsigned int, int>, std::_Select1st<std::pair<const long long unsigned int, int> >, std::less<long long unsigned int>, std::allocator<std::pair<const long long unsigned int, int> > >::_M_get_insert_unique_pos (this_5(D), __k_9(D));
  goto <bb 21>;
;;    succ:       21

;;   basic block 13, loop depth 0
;;    pred:       5
  if (_12 > _13)
    goto <bb 14>;
  else
    goto <bb 20>;
;;    succ:       14
;;                20

;;   basic block 14, loop depth 0
;;    pred:       13
  _23 = MEM[(struct _Rb_tree_node_base * &)this_5(D) + 16];
  if (_23 == _33)
    goto <bb 15>;
  else
    goto <bb 16>;
;;    succ:       15
;;                16

;;   basic block 15, loop depth 0
;;    pred:       14
  MEM[(struct pair *)&D.81243] = 0B;
  MEM[(struct pair *)&D.81243 + 4B] = _23;
  goto <bb 21>;
;;    succ:       21

;;   basic block 16, loop depth 0
;;    pred:       14
  _36 = std::_Rb_tree_increment (_33);
  _26 = MEM[(const long long unsigned int &)_36 + 16];
  if (_12 < _26)
    goto <bb 17>;
  else
    goto <bb 12>;
;;    succ:       17
;;                12

;;   basic block 17, loop depth 0
;;    pred:       16
  _27 = MEM[(struct _Rb_tree_node_base * *)_33 + 12B];
  if (_27 == 0B)
    goto <bb 18>;
  else
    goto <bb 19>;
;;    succ:       18
;;                19

;;   basic block 18, loop depth 0
;;    pred:       17
  MEM[(struct pair *)&D.81243] = 0B;
  MEM[(struct pair *)&D.81243 + 4B] = _33;
  goto <bb 21>;
;;    succ:       21

;;   basic block 19, loop depth 0
;;    pred:       17
  MEM[(struct pair *)&D.81243] = _36;
  MEM[(struct pair *)&D.81243 + 4B] = _36;
  goto <bb 21>;
;;    succ:       21

;;   basic block 20, loop depth 0
;;    pred:       13
  MEM[(struct pair *)&D.81243] = _33;
  MEM[(struct pair *)&D.81243 + 4B] = 0B;
;;    succ:       21

;;   basic block 21, loop depth 0
;;    pred:       22
;;                12
;;                10
;;                18
;;                20
;;                15
;;                11
;;                19
;;                7
  return D.81243;
;;    succ:       EXIT

;;   basic block 22, loop depth 0
;;    pred:       4
  MEM[(struct pair *)&D.81243] = 0B;
  MEM[(struct pair *)&D.81243 + 4B] = _7;
  goto <bb 21>;
;;    succ:       21

}



;; Generating RTL for gimple basic block 2

;; _33 = __position._M_node;

(insn 8 7 0 (set (reg/f:SI 96 [ D.83093 ])
        (reg/v:SI 102 [ __position ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:270 -1
     (nil))

;; if (_4 == _33)

(insn 9 8 10 (parallel [
            (set (reg:SI 104 [ D.83088 ])
                (plus:SI (reg/f:SI 101 [ this ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:529 -1
     (nil))

(insn 10 9 11 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 96 [ D.83093 ])
            (reg:SI 104 [ D.83088 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1540 -1
     (nil))

(jump_insn 11 10 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1540 -1
     (int_list:REG_BR_PROB 8500 (nil)))

;; Generating RTL for gimple basic block 3

;; if (_6 != 0)

(insn 13 12 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:SI (reg/f:SI 101 [ this ])
                    (const_int 20 [0x14])) [21 MEM[(unsigned int *)this_5(D) + 20B]+0 S4 A32])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 -1
     (nil))

(jump_insn 14 13 0 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 -1
     (int_list:REG_BR_PROB 5000 (nil)))

;; Generating RTL for gimple basic block 4

;; _7 = MEM[(struct _Rb_tree_node_base * &)this_5(D) + 16];

(insn 16 15 0 (set (reg/f:SI 85 [ D.83090 ])
        (mem/f:SI (plus:SI (reg/f:SI 101 [ this ])
                (const_int 16 [0x10])) [6 MEM[(struct _Rb_tree_node_base * &)this_5(D) + 16]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1543 -1
     (nil))

;; if (_8 < _10)

(insn 17 16 18 4 (set (reg:DI 105)
        (mem:DI (plus:SI (reg/f:SI 85 [ D.83090 ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)_7 + 16]+0 S8 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 -1
     (nil))

(insn 18 17 19 4 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 105) 4)
            (mem:SI (plus:SI (reg/v/f:SI 103 [ __k ])
                    (const_int 4 [0x4])) [34 MEM[(const long long unsigned int &)__k_9(D)]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 -1
     (nil))

(jump_insn 19 18 20 4 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 -1
     (nil))

(insn 20 19 21 4 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 105) 4)
            (mem:SI (plus:SI (reg/v/f:SI 103 [ __k ])
                    (const_int 4 [0x4])) [34 MEM[(const long long unsigned int &)__k_9(D)]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 -1
     (nil))

(jump_insn 21 20 22 4 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 24)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 -1
     (nil))

(insn 22 21 23 4 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 105) 0)
            (mem:SI (reg/v/f:SI 103 [ __k ]) [34 MEM[(const long long unsigned int &)__k_9(D)]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 -1
     (nil))

(jump_insn 23 22 24 4 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 -1
     (nil))

(code_label 24 23 27 4 92 "" [0 uses])

(note 27 24 25 24 [bb 24] NOTE_INSN_BASIC_BLOCK)

(jump_insn 25 27 26 24 (set (pc)
        (label_ref 0)) -1
     (nil))

(barrier 26 25 0)

;; Generating RTL for gimple basic block 5

;; 

(code_label 28 26 29 89 "" [0 uses])

(note 29 28 0 NOTE_INSN_BASIC_BLOCK)

;; _12 = MEM[(const long long unsigned int &)__k_9(D)];

(insn 30 29 0 (set (reg:DI 88 [ D.83091 ])
        (mem:DI (reg/v/f:SI 103 [ __k ]) [34 MEM[(const long long unsigned int &)__k_9(D)]+0 S8 A64])) -1
     (nil))

;; _13 = MEM[(const long long unsigned int &)_33 + 16];

(insn 31 30 0 (set (reg:DI 89 [ D.83091 ])
        (mem:DI (plus:SI (reg/f:SI 96 [ D.83093 ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)_33 + 16]+0 S8 A64])) -1
     (nil))

;; if (_12 < _13)

(insn 32 31 33 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 4)
            (subreg:SI (reg:DI 89 [ D.83091 ]) 4))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 -1
     (nil))

(jump_insn 33 32 34 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 -1
     (nil))

(insn 34 33 35 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 4)
            (subreg:SI (reg:DI 89 [ D.83091 ]) 4))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 -1
     (nil))

(jump_insn 35 34 36 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 38)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 -1
     (nil))

(insn 36 35 37 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 0)
            (subreg:SI (reg:DI 89 [ D.83091 ]) 0))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 -1
     (nil))

(jump_insn 37 36 38 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 -1
     (nil))

(code_label 38 37 0 94 "" [0 uses])

;; Generating RTL for gimple basic block 6

;; _15 = MEM[(struct _Rb_tree_node_base * &)this_5(D) + 12];

(insn 40 39 0 (set (reg/f:SI 90 [ D.83090 ])
        (mem/f:SI (plus:SI (reg/f:SI 101 [ this ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * &)this_5(D) + 12]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1552 -1
     (nil))

;; if (_15 == _33)

(insn 41 40 42 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 90 [ D.83090 ])
            (reg/f:SI 96 [ D.83093 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1552 -1
     (nil))

(jump_insn 42 41 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1552 -1
     (int_list:REG_BR_PROB 8986 (nil)))

;; Generating RTL for gimple basic block 7

;; MEM[(struct pair *)&D.81243] = _15;

(insn 44 43 0 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 0)
        (reg/f:SI 90 [ D.83090 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1553 -1
     (nil))

;; MEM[(struct pair *)&D.81243 + 4B] = _15;

(insn 45 44 0 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 4)
        (reg/f:SI 90 [ D.83090 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1553 -1
     (nil))

;; Generating RTL for gimple basic block 8

;; 

(code_label 48 47 49 95 "" [0 uses])

(note 49 48 0 NOTE_INSN_BASIC_BLOCK)

;; _35 = std::_Rb_tree_decrement (_33);

(insn 50 49 51 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/f:SI 96 [ D.83093 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 -1
     (nil))

(call_insn/i 51 50 52 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base") [flags 0x43]  <function_decl 06b62500 _Rb_tree_decrement>) [0 _Rb_tree_decrement S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))

(insn 52 51 0 (set (reg/f:SI 97 [ D.83090 ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 -1
     (nil))

;; if (_12 > _17)

(insn 53 52 54 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 97 [ D.83090 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_35 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 -1
     (nil))

(jump_insn 54 53 55 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 -1
     (nil))

(insn 55 54 56 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 97 [ D.83090 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_35 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 -1
     (nil))

(jump_insn 56 55 57 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 59)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 -1
     (nil))

(insn 57 56 58 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 97 [ D.83090 ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)_35 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 -1
     (nil))

(jump_insn 58 57 59 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 -1
     (nil))

(code_label 59 58 0 97 "" [0 uses])

;; Generating RTL for gimple basic block 9

;; if (_18 == 0B)

(insn 61 60 62 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:SI (plus:SI (reg/f:SI 97 [ D.83090 ])
                    (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)_35 + 12B]+0 S4 A32])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1556 -1
     (nil))

(jump_insn 62 61 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1556 -1
     (int_list:REG_BR_PROB 8500 (nil)))

;; Generating RTL for gimple basic block 10

;; MEM[(struct pair *)&D.81243] = 0B;

(insn 64 63 0 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 0)
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 -1
     (nil))

;; MEM[(struct pair *)&D.81243 + 4B] = _35;

(insn 65 64 0 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 4)
        (reg/f:SI 97 [ D.83090 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 -1
     (nil))

;; Generating RTL for gimple basic block 11

;; 

(code_label 68 67 69 98 "" [0 uses])

(note 69 68 0 NOTE_INSN_BASIC_BLOCK)

;; MEM[(struct pair *)&D.81243] = _33;

(insn 70 69 0 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 0)
        (reg/f:SI 96 [ D.83093 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1559 -1
     (nil))

;; MEM[(struct pair *)&D.81243 + 4B] = _33;

(insn 71 70 0 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 4)
        (reg/f:SI 96 [ D.83093 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1559 -1
     (nil))

;; Generating RTL for gimple basic block 12

;; 

(code_label 74 73 75 90 "" [0 uses])

(note 75 74 0 NOTE_INSN_BASIC_BLOCK)

;; D.81243 = std::_Rb_tree<long long unsigned int, std::pair<const long long unsigned int, int>, std::_Select1st<std::pair<const long long unsigned int, int> >, std::less<long long unsigned int>, std::allocator<std::pair<const long long unsigned int, int> > >::_M_get_insert_unique_pos (this_5(D), __k_9(D));

(insn 76 75 77 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/v/f:SI 103 [ __k ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 -1
     (nil))

(insn 77 76 78 (set (reg:SI 2 cx)
        (reg/f:SI 101 [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 -1
     (nil))

(call_insn 78 77 79 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE24_M_get_insert_unique_posERS1_") [flags 0x3]  <function_decl 06e17c80 _M_get_insert_unique_pos>) [0 _M_get_insert_unique_pos S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
            (nil))))

(insn 79 78 80 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))

(insn 80 79 0 (set (reg:DI 99 [ D.81243 ])
        (reg:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 -1
     (nil))

;; Generating RTL for gimple basic block 13

;; 

(code_label 83 82 84 93 "" [0 uses])

(note 84 83 0 NOTE_INSN_BASIC_BLOCK)

;; if (_12 > _13)

(insn 85 84 86 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 4)
            (subreg:SI (reg:DI 89 [ D.83091 ]) 4))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 -1
     (nil))

(jump_insn 86 85 87 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 -1
     (nil))

(insn 87 86 88 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 4)
            (subreg:SI (reg:DI 89 [ D.83091 ]) 4))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 -1
     (nil))

(jump_insn 88 87 89 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 91)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 -1
     (nil))

(insn 89 88 90 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 0)
            (subreg:SI (reg:DI 89 [ D.83091 ]) 0))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 -1
     (nil))

(jump_insn 90 89 91 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 -1
     (nil))

(code_label 91 90 0 100 "" [0 uses])

;; Generating RTL for gimple basic block 14

;; _23 = MEM[(struct _Rb_tree_node_base * &)this_5(D) + 16];

(insn 93 92 0 (set (reg/f:SI 93 [ D.83090 ])
        (mem/f:SI (plus:SI (reg/f:SI 101 [ this ])
                (const_int 16 [0x10])) [6 MEM[(struct _Rb_tree_node_base * &)this_5(D) + 16]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1568 -1
     (nil))

;; if (_23 == _33)

(insn 94 93 95 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 93 [ D.83090 ])
            (reg/f:SI 96 [ D.83093 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1568 -1
     (nil))

(jump_insn 95 94 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1568 -1
     (int_list:REG_BR_PROB 8986 (nil)))

;; Generating RTL for gimple basic block 15

;; MEM[(struct pair *)&D.81243] = 0B;

(insn 97 96 0 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 0)
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1569 -1
     (nil))

;; MEM[(struct pair *)&D.81243 + 4B] = _23;

(insn 98 97 0 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 4)
        (reg/f:SI 93 [ D.83090 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1569 -1
     (nil))

;; Generating RTL for gimple basic block 16

;; 

(code_label 101 100 102 101 "" [0 uses])

(note 102 101 0 NOTE_INSN_BASIC_BLOCK)

;; _36 = std::_Rb_tree_increment (_33);

(insn 103 102 104 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/f:SI 96 [ D.83093 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:203 -1
     (nil))

(call_insn/i 104 103 105 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base") [flags 0x43]  <function_decl 06b62400 _Rb_tree_increment>) [0 _Rb_tree_increment S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:203 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))

(insn 105 104 0 (set (reg/f:SI 98 [ D.83090 ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:203 -1
     (nil))

;; if (_12 < _26)

(insn 106 105 107 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 98 [ D.83090 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_36 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 -1
     (nil))

(jump_insn 107 106 108 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 -1
     (nil))

(insn 108 107 109 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 98 [ D.83090 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_36 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 -1
     (nil))

(jump_insn 109 108 110 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 112)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 -1
     (nil))

(insn 110 109 111 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 98 [ D.83090 ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)_36 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 -1
     (nil))

(jump_insn 111 110 112 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 -1
     (nil))

(code_label 112 111 0 102 "" [0 uses])

;; Generating RTL for gimple basic block 17

;; if (_27 == 0B)

(insn 114 113 115 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:SI (plus:SI (reg/f:SI 96 [ D.83093 ])
                    (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)_33 + 12B]+0 S4 A32])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1572 -1
     (nil))

(jump_insn 115 114 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1572 -1
     (int_list:REG_BR_PROB 8500 (nil)))

;; Generating RTL for gimple basic block 18

;; MEM[(struct pair *)&D.81243] = 0B;

(insn 117 116 0 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 0)
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1573 -1
     (nil))

;; MEM[(struct pair *)&D.81243 + 4B] = _33;

(insn 118 117 0 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 4)
        (reg/f:SI 96 [ D.83093 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1573 -1
     (nil))

;; Generating RTL for gimple basic block 19

;; 

(code_label 121 120 122 103 "" [0 uses])

(note 122 121 0 NOTE_INSN_BASIC_BLOCK)

;; MEM[(struct pair *)&D.81243] = _36;

(insn 123 122 0 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 0)
        (reg/f:SI 98 [ D.83090 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1575 -1
     (nil))

;; MEM[(struct pair *)&D.81243 + 4B] = _36;

(insn 124 123 0 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 4)
        (reg/f:SI 98 [ D.83090 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1575 -1
     (nil))

;; Generating RTL for gimple basic block 20

;; 

(code_label 127 126 128 99 "" [0 uses])

(note 128 127 0 NOTE_INSN_BASIC_BLOCK)

;; MEM[(struct pair *)&D.81243] = _33;

(insn 129 128 0 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 0)
        (reg/f:SI 96 [ D.83093 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1582 -1
     (nil))

;; MEM[(struct pair *)&D.81243 + 4B] = 0B;

(insn 130 129 0 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 4)
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1582 -1
     (nil))

;; Generating RTL for gimple basic block 21

;; 

(code_label 131 130 132 96 "" [0 uses])

(note 132 131 0 NOTE_INSN_BASIC_BLOCK)

;; return D.81243;

(insn 133 132 134 (set (reg:DI 100 [ <retval> ])
        (reg:DI 99 [ D.81243 ])) -1
     (nil))

(jump_insn 134 133 135 (set (pc)
        (label_ref 0)) -1
     (nil))

(barrier 135 134 0)

;; Generating RTL for gimple basic block 22

;; 

(code_label 136 135 137 91 "" [0 uses])

(note 137 136 0 NOTE_INSN_BASIC_BLOCK)

;; MEM[(struct pair *)&D.81243] = 0B;

(insn 138 137 0 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 0)
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1544 -1
     (nil))

;; MEM[(struct pair *)&D.81243 + 4B] = _7;

(insn 139 138 0 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 4)
        (reg/f:SI 85 [ D.83090 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1544 -1
     (nil))
Purged non-fallthru edges from bb 28
Purged non-fallthru edges from bb 31
Purged non-fallthru edges from bb 34
Purged non-fallthru edges from bb 37
Purged non-fallthru edges from bb 40
Predictions for insn 19 bb 4
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 21 bb 26
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 23 bb 27
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 33 bb 5
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 35 bb 29
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 37 bb 30
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 54 bb 8
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 56 bb 32
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 58 bb 33
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 86 bb 13
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 88 bb 35
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 90 bb 36
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 107 bb 16
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 109 bb 38
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 111 bb 39
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Edge 6->8 redirected to 23
Forwarding edge 7->8 to 23 failed.
Deleted label in block 8.
Merging block 9 into block 8...
Merged blocks 8 and 9.
Merged 8 and 9 without moving.
Forwarding edge 7->8 to 23 failed.
Forwarding edge 7->8 to 23 failed.
Edge 11->13 redirected to 14
Forwarding edge 12->13 to 14 failed.
Deleted label in block 13.
Edge 17->19 redirected to 20
Forwarding edge 18->19 to 20 failed.
Deleted label in block 19.
Edge 25->27 redirected to 28
Forwarding edge 26->27 to 28 failed.
Deleted label in block 27.
Edge 31->33 redirected to 34
Forwarding edge 32->33 to 34 failed.
Deleted label in block 33.


try_optimize_cfg iteration 2

Forwarding edge 7->8 to 23 failed.
Forwarding edge 12->13 to 14 failed.
Forwarding edge 18->19 to 20 failed.
Forwarding edge 26->27 to 28 failed.
Forwarding edge 32->33 to 34 failed.


;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 4, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 2 6 3 2 (set (reg/f:SI 101 [ this ])
        (reg:SI 2 cx [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1532 -1
     (nil))
(insn 3 2 4 2 (set (reg/v:SI 102 [ __position ])
        (mem/c:SI (reg/f:SI 77 virtual-incoming-args) [36 __position+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1532 -1
     (expr_list:REG_EQUIV (mem/c:SI (reg/f:SI 77 virtual-incoming-args) [36 __position+0 S4 A32])
        (nil)))
(insn 4 3 5 2 (set (reg/v/f:SI 103 [ __k ])
        (mem/f/c:SI (plus:SI (reg/f:SI 77 virtual-incoming-args)
                (const_int 4 [0x4])) [6 __k+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1532 -1
     (expr_list:REG_EQUIV (mem/f/c:SI (plus:SI (reg/f:SI 77 virtual-incoming-args)
                (const_int 4 [0x4])) [6 __k+0 S4 A32])
        (nil)))
(note 5 4 8 2 NOTE_INSN_FUNCTION_BEG)
(insn 8 5 9 2 (set (reg/f:SI 96 [ D.83093 ])
        (reg/v:SI 102 [ __position ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:270 -1
     (nil))
(insn 9 8 10 2 (parallel [
            (set (reg:SI 104 [ D.83088 ])
                (plus:SI (reg/f:SI 101 [ this ])
                    (const_int 4 [0x4])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:529 -1
     (nil))
(insn 10 9 11 2 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 96 [ D.83093 ])
            (reg:SI 104 [ D.83088 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1540 -1
     (nil))
(jump_insn 11 10 12 2 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 28)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1540 -1
     (int_list:REG_BR_PROB 8500 (nil))
 -> 28)
;;  succ:       4 [15.0%]  (FALLTHRU)
;;              10 [85.0%] 

;; basic block 4, loop depth 0, count 0, freq 1500, maybe hot
;;  prev block 2, next block 5, flags: (NEW, REACHABLE, RTL)
;;  pred:       2 [15.0%]  (FALLTHRU)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 13 12 14 4 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:SI (reg/f:SI 101 [ this ])
                    (const_int 20 [0x14])) [21 MEM[(unsigned int *)this_5(D) + 20B]+0 S4 A32])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 -1
     (nil))
(jump_insn 14 13 15 4 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 74)
;;  succ:       5 [50.0%]  (FALLTHRU)
;;              23 [50.0%] 

;; basic block 5, loop depth 0, count 0, freq 750, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       4 [50.0%]  (FALLTHRU)
(note 15 14 16 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 16 15 17 5 (set (reg/f:SI 85 [ D.83090 ])
        (mem/f:SI (plus:SI (reg/f:SI 101 [ this ])
                (const_int 16 [0x10])) [6 MEM[(struct _Rb_tree_node_base * &)this_5(D) + 16]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1543 -1
     (nil))
(insn 17 16 18 5 (set (reg:DI 105)
        (mem:DI (plus:SI (reg/f:SI 85 [ D.83090 ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)_7 + 16]+0 S8 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 -1
     (nil))
(insn 18 17 19 5 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 105) 4)
            (mem:SI (plus:SI (reg/v/f:SI 103 [ __k ])
                    (const_int 4 [0x4])) [34 MEM[(const long long unsigned int &)__k_9(D)]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 -1
     (nil))
(jump_insn 19 18 146 5 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 136)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 136)
;;  succ:       39 [50.0%] 
;;              6 [50.0%]  (FALLTHRU)

;; basic block 6, loop depth 0, count 0, freq 375, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [50.0%]  (FALLTHRU)
(note 146 19 20 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 20 146 21 6 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 105) 4)
            (mem:SI (plus:SI (reg/v/f:SI 103 [ __k ])
                    (const_int 4 [0x4])) [34 MEM[(const long long unsigned int &)__k_9(D)]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 -1
     (nil))
(jump_insn 21 20 147 6 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 74)
;;  succ:       23 [50.0%] 
;;              7 [50.0%]  (FALLTHRU)

;; basic block 7, loop depth 0, count 0, freq 188, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       6 [50.0%]  (FALLTHRU)
(note 147 21 22 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(insn 22 147 23 7 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 105) 0)
            (mem:SI (reg/v/f:SI 103 [ __k ]) [34 MEM[(const long long unsigned int &)__k_9(D)]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 -1
     (nil))
(jump_insn 23 22 148 7 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 136)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1542 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 136)
;;  succ:       39 [50.0%] 
;;              8 [50.0%]  (FALLTHRU)

;; basic block 8, loop depth 0, count 0, freq 94, maybe hot
;;  prev block 7, next block 10, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       7 [50.0%]  (FALLTHRU)
(note 148 23 25 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(jump_insn 25 148 26 8 (set (pc)
        (label_ref 74)) -1
     (nil)
 -> 74)
;;  succ:       23 [100.0%] 

(barrier 26 25 28)
;; basic block 10, loop depth 0, count 0, freq 8500, maybe hot
;;  prev block 8, next block 11, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [85.0%] 
(code_label 28 26 29 10 89 "" [1 uses])
(note 29 28 30 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 30 29 31 10 (set (reg:DI 88 [ D.83091 ])
        (mem:DI (reg/v/f:SI 103 [ __k ]) [34 MEM[(const long long unsigned int &)__k_9(D)]+0 S8 A64])) -1
     (nil))
(insn 31 30 32 10 (set (reg:DI 89 [ D.83091 ])
        (mem:DI (plus:SI (reg/f:SI 96 [ D.83093 ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)_33 + 16]+0 S8 A64])) -1
     (nil))
(insn 32 31 33 10 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 4)
            (subreg:SI (reg:DI 89 [ D.83091 ]) 4))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 -1
     (nil))
(jump_insn 33 32 149 10 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 83)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 83)
;;  succ:       24 [50.0%] 
;;              11 [50.0%]  (FALLTHRU)

;; basic block 11, loop depth 0, count 0, freq 4250, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 [50.0%]  (FALLTHRU)
(note 149 33 34 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 34 149 35 11 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 4)
            (subreg:SI (reg:DI 89 [ D.83091 ]) 4))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 -1
     (nil))
(jump_insn 35 34 150 11 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 161)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 161)
;;  succ:       14 [50.0%] 
;;              12 [50.0%]  (FALLTHRU)

;; basic block 12, loop depth 0, count 0, freq 2125, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 [50.0%]  (FALLTHRU)
(note 150 35 36 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(insn 36 150 37 12 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 0)
            (subreg:SI (reg:DI 89 [ D.83091 ]) 0))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 -1
     (nil))
(jump_insn 37 36 151 12 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 83)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1548 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 83)
;;  succ:       24 [50.0%] 
;;              13 [50.0%]  (FALLTHRU)

;; basic block 13, loop depth 0, count 0, freq 1063, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 [50.0%]  (FALLTHRU)
(note 151 37 161 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;;  succ:       14 [100.0%]  (FALLTHRU)

;; basic block 14, loop depth 0, count 0, freq 4250, maybe hot
;; Invalid sum of incoming frequencies 3188, should be 4250
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL)
;;  pred:       13 [100.0%]  (FALLTHRU)
;;              11 [50.0%] 
(code_label 161 151 39 14 104 "" [1 uses])
(note 39 161 40 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 40 39 41 14 (set (reg/f:SI 90 [ D.83090 ])
        (mem/f:SI (plus:SI (reg/f:SI 101 [ this ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * &)this_5(D) + 12]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1552 -1
     (nil))
(insn 41 40 42 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 90 [ D.83090 ])
            (reg/f:SI 96 [ D.83093 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1552 -1
     (nil))
(jump_insn 42 41 43 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 48)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1552 -1
     (int_list:REG_BR_PROB 8986 (nil))
 -> 48)
;;  succ:       15 [10.1%]  (FALLTHRU)
;;              16 [89.9%] 

;; basic block 15, loop depth 0, count 0, freq 431, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL)
;;  pred:       14 [10.1%]  (FALLTHRU)
(note 43 42 44 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 44 43 45 15 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 0)
        (reg/f:SI 90 [ D.83090 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1553 -1
     (nil))
(insn 45 44 46 15 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 4)
        (reg/f:SI 90 [ D.83090 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1553 -1
     (nil))
(jump_insn 46 45 47 15 (set (pc)
        (label_ref 131)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1553 -1
     (nil)
 -> 131)
;;  succ:       38 [100.0%] 

(barrier 47 46 48)
;; basic block 16, loop depth 0, count 0, freq 3819, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 [89.9%] 
(code_label 48 47 49 16 95 "" [1 uses])
(note 49 48 50 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(insn 50 49 51 16 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/f:SI 96 [ D.83093 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 -1
     (nil))
(call_insn/i 51 50 52 16 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base") [flags 0x43]  <function_decl 06b62500 _Rb_tree_decrement>) [0 _Rb_tree_decrement S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))
(insn 52 51 53 16 (set (reg/f:SI 97 [ D.83090 ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:218 -1
     (nil))
(insn 53 52 54 16 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 97 [ D.83090 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_35 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 -1
     (nil))
(jump_insn 54 53 152 16 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 74)
;;  succ:       23 [50.0%] 
;;              17 [50.0%]  (FALLTHRU)

;; basic block 17, loop depth 0, count 0, freq 1910, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       16 [50.0%]  (FALLTHRU)
(note 152 54 55 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(insn 55 152 56 17 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 97 [ D.83090 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_35 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 -1
     (nil))
(jump_insn 56 55 153 17 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 162)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 162)
;;  succ:       20 [50.0%] 
;;              18 [50.0%]  (FALLTHRU)

;; basic block 18, loop depth 0, count 0, freq 955, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       17 [50.0%]  (FALLTHRU)
(note 153 56 57 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 57 153 58 18 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 97 [ D.83090 ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)_35 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 -1
     (nil))
(jump_insn 58 57 154 18 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1554 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 74)
;;  succ:       23 [50.0%] 
;;              19 [50.0%]  (FALLTHRU)

;; basic block 19, loop depth 0, count 0, freq 478, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       18 [50.0%]  (FALLTHRU)
(note 154 58 162 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
;;  succ:       20 [100.0%]  (FALLTHRU)

;; basic block 20, loop depth 0, count 0, freq 3028, maybe hot
;; Invalid sum of incoming frequencies 1433, should be 3028
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL)
;;  pred:       19 [100.0%]  (FALLTHRU)
;;              17 [50.0%] 
(code_label 162 154 60 20 105 "" [1 uses])
(note 60 162 61 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 20 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:SI (plus:SI (reg/f:SI 97 [ D.83090 ])
                    (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)_35 + 12B]+0 S4 A32])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1556 -1
     (nil))
(jump_insn 62 61 63 20 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 68)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1556 -1
     (int_list:REG_BR_PROB 8500 (nil))
 -> 68)
;;  succ:       21 [15.0%]  (FALLTHRU)
;;              22 [85.0%] 

;; basic block 21, loop depth 0, count 0, freq 454, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL)
;;  pred:       20 [15.0%]  (FALLTHRU)
(note 63 62 64 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 64 63 65 21 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 0)
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 -1
     (nil))
(insn 65 64 66 21 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 4)
        (reg/f:SI 97 [ D.83090 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 -1
     (nil))
(jump_insn 66 65 67 21 (set (pc)
        (label_ref 131)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1557 -1
     (nil)
 -> 131)
;;  succ:       38 [100.0%] 

(barrier 67 66 68)
;; basic block 22, loop depth 0, count 0, freq 2574, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL)
;;  pred:       20 [85.0%] 
(code_label 68 67 69 22 98 "" [1 uses])
(note 69 68 70 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 70 69 71 22 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 0)
        (reg/f:SI 96 [ D.83093 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1559 -1
     (nil))
(insn 71 70 72 22 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 4)
        (reg/f:SI 96 [ D.83093 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1559 -1
     (nil))
(jump_insn 72 71 73 22 (set (pc)
        (label_ref 131)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1559 -1
     (nil)
 -> 131)
;;  succ:       38 [100.0%] 

(barrier 73 72 74)
;; basic block 23, loop depth 0, count 0, freq 2311, maybe hot
;; Invalid sum of incoming frequencies 4614, should be 2311
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL)
;;  pred:       8 [100.0%] 
;;              4 [50.0%] 
;;              16 [50.0%] 
;;              18 [50.0%] 
;;              30 [50.0%] 
;;              32 [50.0%] 
;;              6 [50.0%] 
(code_label 74 73 75 23 90 "" [7 uses])
(note 75 74 76 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 76 75 77 23 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/v/f:SI 103 [ __k ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 -1
     (nil))
(insn 77 76 78 23 (set (reg:SI 2 cx)
        (reg/f:SI 101 [ this ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 -1
     (nil))
(call_insn 78 77 79 23 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE24_M_get_insert_unique_posERS1_") [flags 0x3]  <function_decl 06e17c80 _M_get_insert_unique_pos>) [0 _M_get_insert_unique_pos S1 A8])
                    (const_int 4 [0x4])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
            (nil))))
(insn 79 78 80 23 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 80 79 81 23 (set (reg:DI 99 [ D.81243 ])
        (reg:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 -1
     (nil))
(jump_insn 81 80 82 23 (set (pc)
        (label_ref 131)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1562 -1
     (nil)
 -> 131)
;;  succ:       38 [100.0%] 

(barrier 82 81 83)
;; basic block 24, loop depth 0, count 0, freq 4250, maybe hot
;; Invalid sum of incoming frequencies 5313, should be 4250
;;  prev block 23, next block 25, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 [50.0%] 
;;              12 [50.0%] 
(code_label 83 82 84 24 93 "" [2 uses])
(note 84 83 85 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 85 84 86 24 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 4)
            (subreg:SI (reg:DI 89 [ D.83091 ]) 4))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 -1
     (nil))
(jump_insn 86 85 155 24 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 127)
;;  succ:       37 [50.0%] 
;;              25 [50.0%]  (FALLTHRU)

;; basic block 25, loop depth 0, count 0, freq 2125, maybe hot
;;  prev block 24, next block 26, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       24 [50.0%]  (FALLTHRU)
(note 155 86 87 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 87 155 88 25 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 4)
            (subreg:SI (reg:DI 89 [ D.83091 ]) 4))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 -1
     (nil))
(jump_insn 88 87 156 25 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 163)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 163)
;;  succ:       28 [50.0%] 
;;              26 [50.0%]  (FALLTHRU)

;; basic block 26, loop depth 0, count 0, freq 1063, maybe hot
;;  prev block 25, next block 27, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       25 [50.0%]  (FALLTHRU)
(note 156 88 89 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 89 156 90 26 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 0)
            (subreg:SI (reg:DI 89 [ D.83091 ]) 0))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 -1
     (nil))
(jump_insn 90 89 157 26 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 127)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1564 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 127)
;;  succ:       37 [50.0%] 
;;              27 [50.0%]  (FALLTHRU)

;; basic block 27, loop depth 0, count 0, freq 532, maybe hot
;;  prev block 26, next block 28, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       26 [50.0%]  (FALLTHRU)
(note 157 90 163 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
;;  succ:       28 [100.0%]  (FALLTHRU)

;; basic block 28, loop depth 0, count 0, freq 2125, maybe hot
;; Invalid sum of incoming frequencies 1595, should be 2125
;;  prev block 27, next block 29, flags: (NEW, REACHABLE, RTL)
;;  pred:       27 [100.0%]  (FALLTHRU)
;;              25 [50.0%] 
(code_label 163 157 92 28 106 "" [1 uses])
(note 92 163 93 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 93 92 94 28 (set (reg/f:SI 93 [ D.83090 ])
        (mem/f:SI (plus:SI (reg/f:SI 101 [ this ])
                (const_int 16 [0x10])) [6 MEM[(struct _Rb_tree_node_base * &)this_5(D) + 16]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1568 -1
     (nil))
(insn 94 93 95 28 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 93 [ D.83090 ])
            (reg/f:SI 96 [ D.83093 ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1568 -1
     (nil))
(jump_insn 95 94 96 28 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 101)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1568 -1
     (int_list:REG_BR_PROB 8986 (nil))
 -> 101)
;;  succ:       29 [10.1%]  (FALLTHRU)
;;              30 [89.9%] 

;; basic block 29, loop depth 0, count 0, freq 215, maybe hot
;;  prev block 28, next block 30, flags: (NEW, REACHABLE, RTL)
;;  pred:       28 [10.1%]  (FALLTHRU)
(note 96 95 97 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 97 96 98 29 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 0)
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1569 -1
     (nil))
(insn 98 97 99 29 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 4)
        (reg/f:SI 93 [ D.83090 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1569 -1
     (nil))
(jump_insn 99 98 100 29 (set (pc)
        (label_ref 131)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1569 -1
     (nil)
 -> 131)
;;  succ:       38 [100.0%] 

(barrier 100 99 101)
;; basic block 30, loop depth 0, count 0, freq 1910, maybe hot
;;  prev block 29, next block 31, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       28 [89.9%] 
(code_label 101 100 102 30 101 "" [1 uses])
(note 102 101 103 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 103 102 104 30 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/f:SI 96 [ D.83093 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:203 -1
     (nil))
(call_insn/i 104 103 105 30 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base") [flags 0x43]  <function_decl 06b62400 _Rb_tree_increment>) [0 _Rb_tree_increment S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:203 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))
(insn 105 104 106 30 (set (reg/f:SI 98 [ D.83090 ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:203 -1
     (nil))
(insn 106 105 107 30 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 98 [ D.83090 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_36 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 -1
     (nil))
(jump_insn 107 106 158 30 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 74)
;;  succ:       23 [50.0%] 
;;              31 [50.0%]  (FALLTHRU)

;; basic block 31, loop depth 0, count 0, freq 955, maybe hot
;;  prev block 30, next block 32, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       30 [50.0%]  (FALLTHRU)
(note 158 107 108 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 108 158 109 31 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 98 [ D.83090 ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)_36 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 -1
     (nil))
(jump_insn 109 108 159 31 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 164)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 164)
;;  succ:       34 [50.0%] 
;;              32 [50.0%]  (FALLTHRU)

;; basic block 32, loop depth 0, count 0, freq 478, maybe hot
;;  prev block 31, next block 33, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       31 [50.0%]  (FALLTHRU)
(note 159 109 110 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 110 159 111 32 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 88 [ D.83091 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 98 [ D.83090 ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)_36 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 -1
     (nil))
(jump_insn 111 110 160 32 (set (pc)
        (if_then_else (geu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 74)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1570 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 74)
;;  succ:       23 [50.0%] 
;;              33 [50.0%]  (FALLTHRU)

;; basic block 33, loop depth 0, count 0, freq 239, maybe hot
;;  prev block 32, next block 34, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       32 [50.0%]  (FALLTHRU)
(note 160 111 164 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
;;  succ:       34 [100.0%]  (FALLTHRU)

;; basic block 34, loop depth 0, count 0, freq 1514, maybe hot
;; Invalid sum of incoming frequencies 717, should be 1514
;;  prev block 33, next block 35, flags: (NEW, REACHABLE, RTL)
;;  pred:       33 [100.0%]  (FALLTHRU)
;;              31 [50.0%] 
(code_label 164 160 113 34 107 "" [1 uses])
(note 113 164 114 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(insn 114 113 115 34 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem/f:SI (plus:SI (reg/f:SI 96 [ D.83093 ])
                    (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)_33 + 12B]+0 S4 A32])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1572 -1
     (nil))
(jump_insn 115 114 116 34 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 121)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1572 -1
     (int_list:REG_BR_PROB 8500 (nil))
 -> 121)
;;  succ:       35 [15.0%]  (FALLTHRU)
;;              36 [85.0%] 

;; basic block 35, loop depth 0, count 0, freq 227, maybe hot
;;  prev block 34, next block 36, flags: (NEW, REACHABLE, RTL)
;;  pred:       34 [15.0%]  (FALLTHRU)
(note 116 115 117 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 117 116 118 35 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 0)
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1573 -1
     (nil))
(insn 118 117 119 35 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 4)
        (reg/f:SI 96 [ D.83093 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1573 -1
     (nil))
(jump_insn 119 118 120 35 (set (pc)
        (label_ref 131)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1573 -1
     (nil)
 -> 131)
;;  succ:       38 [100.0%] 

(barrier 120 119 121)
;; basic block 36, loop depth 0, count 0, freq 1287, maybe hot
;;  prev block 35, next block 37, flags: (NEW, REACHABLE, RTL)
;;  pred:       34 [85.0%] 
(code_label 121 120 122 36 103 "" [1 uses])
(note 122 121 123 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 123 122 124 36 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 0)
        (reg/f:SI 98 [ D.83090 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1575 -1
     (nil))
(insn 124 123 125 36 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 4)
        (reg/f:SI 98 [ D.83090 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1575 -1
     (nil))
(jump_insn 125 124 126 36 (set (pc)
        (label_ref 131)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1575 -1
     (nil)
 -> 131)
;;  succ:       38 [100.0%] 

(barrier 126 125 127)
;; basic block 37, loop depth 0, count 0, freq 2125, maybe hot
;; Invalid sum of incoming frequencies 2657, should be 2125
;;  prev block 36, next block 38, flags: (NEW, REACHABLE, RTL)
;;  pred:       24 [50.0%] 
;;              26 [50.0%] 
(code_label 127 126 128 37 99 "" [2 uses])
(note 128 127 129 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 129 128 130 37 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 0)
        (reg/f:SI 96 [ D.83093 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1582 -1
     (nil))
(insn 130 129 131 37 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 4)
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1582 -1
     (nil))
;;  succ:       38 [100.0%]  (FALLTHRU)

;; basic block 38, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 37, next block 39, flags: (NEW, REACHABLE, RTL)
;;  pred:       39 [100.0%] 
;;              23 [100.0%] 
;;              21 [100.0%] 
;;              35 [100.0%] 
;;              37 [100.0%]  (FALLTHRU)
;;              29 [100.0%] 
;;              22 [100.0%] 
;;              36 [100.0%] 
;;              15 [100.0%] 
(code_label 131 130 132 38 96 "" [8 uses])
(note 132 131 133 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 133 132 134 38 (set (reg:DI 100 [ <retval> ])
        (reg:DI 99 [ D.81243 ])) -1
     (nil))
(jump_insn 134 133 135 38 (set (pc)
        (label_ref 142)) -1
     (nil)
 -> 142)
;;  succ:       40 [100.0%] 

(barrier 135 134 136)
;; basic block 39, loop depth 0, count 0, freq 375, maybe hot
;;  prev block 38, next block 40, flags: (NEW, REACHABLE, RTL)
;;  pred:       5 [50.0%] 
;;              7 [50.0%] 
(code_label 136 135 137 39 91 "" [2 uses])
(note 137 136 138 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 138 137 139 39 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 0)
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1544 -1
     (nil))
(insn 139 138 140 39 (set (subreg:SI (reg:DI 99 [ D.81243 ]) 4)
        (reg/f:SI 85 [ D.83090 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1544 -1
     (nil))
(jump_insn 140 139 141 39 (set (pc)
        (label_ref 131)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1544 -1
     (nil)
 -> 131)
;;  succ:       38 [100.0%] 

(barrier 141 140 142)
;; basic block 40, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 39, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       38 [100.0%] 
(code_label 142 141 145 40 88 "" [1 uses])
(note 145 142 143 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 143 145 144 40 (set (reg/i:DI 0 ax)
        (reg:DI 100 [ <retval> ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 -1
     (nil))
(insn 144 143 0 40 (use (reg/i:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1583 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function int main() (main, funcdef_no=5706, decl_uid=72670, symbol_order=3172) (executed once)

int main() ()
{
  struct _Rb_tree_node_base * const __i$_M_node;
  struct _Rb_tree_node_base * const __i$_M_node;
  struct _Rb_tree_node_base * const __i$_M_node;
  bool __insert_left;
  struct pair __res;
  struct _Rb_tree_node_base * __res$second;
  struct const_iterator __pos;
  bool __insert_left;
  struct pair __res;
  struct _Rb_tree_node_base * __res$second;
  struct const_iterator __pos;
  bool __insert_left;
  struct pair __res;
  struct _Rb_tree_node_base * __res$second;
  struct const_iterator __pos;
  long long int re;
  long long int flag;
  char ch;
  long long int re;
  long long int flag;
  char ch;
  long long unsigned int a;
  long long unsigned int b;
  long long unsigned int tmod;
  long long unsigned int t2;
  long long unsigned int t1;
  int tmp;
  int j;
  int i;
  int _20;
  int n.0_22;
  int _27;
  sizetype _30;
  long long unsigned int _31;
  long long unsigned int _32;
  int _33;
  long long unsigned int _34;
  long long unsigned int _35;
  sizetype _39;
  long long unsigned int _40;
  long long unsigned int _41;
  int _42;
  long long unsigned int _43;
  long long unsigned int _44;
  int n.1_49;
  int _50;
  int j.2_53;
  int _56;
  int _57;
  int n.1_58;
  long long unsigned int _59;
  int _60;
  long long unsigned int _61;
  long long unsigned int _62;
  long long unsigned int _65;
  int _67;
  long long unsigned int _68;
  long long unsigned int _69;
  bool _73;
  int _74;
  int _77;
  int j.2_82;
  int ans.3_84;
  int j.2_88;
  int j.8_89;
  int * const _91;
  int * const _92;
  unsigned int i.9_95;
  int * const _96;
  int * const _97;
  int _98;
  struct _Rb_tree_node_base * _104;
  long long unsigned int _105;
  int * _113;
  int _114;
  int _115;
  int _116;
  int _117;
  size_type _118;
  value_type & _120;
  int _121;
  int _122;
  int _123;
  int _124;
  size_type _125;
  int _132;
  int _135;
  unsigned char ch.11_137;
  unsigned char _138;
  long long int _140;
  long long int _141;
  long long int _142;
  long long int _144;
  long long int _145;
  int _147;
  unsigned char ch.11_149;
  unsigned char _150;
  long long int _152;
  int _158;
  unsigned char ch.11_160;
  unsigned char _161;
  long long int _163;
  long long int _164;
  long long int _165;
  long long int _167;
  long long int _168;
  int _170;
  unsigned char ch.11_172;
  unsigned char _173;
  long long int _175;
  const long long unsigned int _181;
  const long long unsigned int _190;
  unsigned int _195;
  void * _198;
  unsigned int _200;
  unsigned char ch.11_206;
  const long long unsigned int _207;
  const long long unsigned int _208;
  unsigned char _209;
  int _211;
  unsigned int _212;
  unsigned int _213;
  const long long unsigned int _217;
  const long long unsigned int _226;
  void * _234;
  int _235;
  bool _240;
  const long long unsigned int _243;
  const long long unsigned int _244;
  int _247;
  unsigned int _248;
  unsigned int _249;
  unsigned char ch.11_250;
  const long long unsigned int _253;
  const long long unsigned int _262;
  int _263;
  unsigned char _265;
  void * _270;
  int _271;
  bool _276;
  const long long unsigned int _279;
  const long long unsigned int _280;
  int _283;
  unsigned int _284;
  unsigned int _285;
  int * const _308;
  bool _327;
  int * const _329;
  int _346;
  int _350;
  int n.1_378;
  unsigned int _380;
  bool _382;
  int _384;
  bool _385;
  bool _386;
  bool _387;
  bool _388;
  unsigned int _406;
  int j.2_407;
  int n.1_408;
  int _410;
  sizetype _411;
  int * const _412;
  int _449;
  int prephitmp_451;
  int * const _454;
  int pretmp_466;
  int pretmp_467;
  int prephitmp_468;
  int prephitmp_470;
  struct _Rb_tree_node_base * pretmp_472;
  int pretmp_483;
  int prephitmp_484;
  int pretmp_485;
  int prephitmp_486;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  _132 = getchar ();
  ch_133 = (char) _132;
  ch.11_206 = (unsigned char) _132;
  _209 = ch.11_206 + 208;
  if (_209 > 9)
    goto <bb 3>;
  else
    goto <bb 87>;
;;    succ:       3
;;                87

;;   basic block 3, loop depth 0
;;    pred:       2
  # ch_348 = PHI <ch_133(2)>
;;    succ:       4

;;   basic block 4, loop depth 1
;;    pred:       3
;;                6
  # ch_415 = PHI <ch_348(3), ch_136(6)>
  # flag_418 = PHI <1(3), flag_153(6)>
  if (ch_415 == 45)
    goto <bb 5>;
  else
    goto <bb 6>;
;;    succ:       5
;;                6

;;   basic block 5, loop depth 1
;;    pred:       4
;;    succ:       6

;;   basic block 6, loop depth 1
;;    pred:       4
;;                5
  # flag_153 = PHI <flag_418(4), -1(5)>
  _135 = getchar ();
  ch_136 = (char) _135;
  ch.11_137 = (unsigned char) _135;
  _138 = ch.11_137 + 208;
  if (_138 > 9)
    goto <bb 4>;
  else
    goto <bb 87>;
;;    succ:       4
;;                87

;;   basic block 7, loop depth 1
;;    pred:       87
;;                7
  # re_416 = PHI <0(87), re_146(7)>
  # ch_417 = PHI <ch_289(87), ch_148(7)>
  _140 = re_416 << 1;
  _141 = re_416 << 3;
  _142 = _140 + _141;
  _144 = (long long int) ch_417;
  _145 = _142 + _144;
  re_146 = _145 + -48;
  _147 = getchar ();
  ch_148 = (char) _147;
  ch.11_149 = (unsigned char) _147;
  _150 = ch.11_149 + 208;
  if (_150 <= 9)
    goto <bb 7>;
  else
    goto <bb 8>;
;;    succ:       7
;;                8

;;   basic block 8, loop depth 0
;;    pred:       7
  # re_453 = PHI <re_146(7)>
  _152 = flag_166 * re_453;
  n.0_22 = (int) _152;
  n = n.0_22;
  if (n.0_22 > 0)
    goto <bb 9>;
  else
    goto <bb 89>;
;;    succ:       9
;;                89

;;   basic block 9, loop depth 1
;;    pred:       8
;;                15
  # i_389 = PHI <1(8), i_29(15)>
  _20 = getchar ();
  ch_156 = (char) _20;
  ch.11_250 = (unsigned char) _20;
  _265 = ch.11_250 + 208;
  if (_265 > 9)
    goto <bb 10>;
  else
    goto <bb 88>;
;;    succ:       10
;;                88

;;   basic block 10, loop depth 1
;;    pred:       9
  # ch_381 = PHI <ch_156(9)>
;;    succ:       11

;;   basic block 11, loop depth 2
;;    pred:       10
;;                13
  # ch_419 = PHI <ch_381(10), ch_159(13)>
  # flag_422 = PHI <1(10), flag_176(13)>
  if (ch_419 == 45)
    goto <bb 12>;
  else
    goto <bb 13>;
;;    succ:       12
;;                13

;;   basic block 12, loop depth 2
;;    pred:       11
;;    succ:       13

;;   basic block 13, loop depth 2
;;    pred:       11
;;                12
  # flag_176 = PHI <flag_422(11), -1(12)>
  _158 = getchar ();
  ch_159 = (char) _158;
  ch.11_160 = (unsigned char) _158;
  _161 = ch.11_160 + 208;
  if (_161 > 9)
    goto <bb 11>;
  else
    goto <bb 88>;
;;    succ:       11
;;                88

;;   basic block 14, loop depth 2
;;    pred:       88
;;                14
  # re_420 = PHI <0(88), re_169(14)>
  # ch_421 = PHI <ch_242(88), ch_171(14)>
  _163 = re_420 << 1;
  _164 = re_420 << 3;
  _165 = _163 + _164;
  _167 = (long long int) ch_421;
  _168 = _165 + _167;
  re_169 = _168 + -48;
  _170 = getchar ();
  ch_171 = (char) _170;
  ch.11_172 = (unsigned char) _170;
  _173 = ch.11_172 + 208;
  if (_173 <= 9)
    goto <bb 14>;
  else
    goto <bb 15>;
;;    succ:       14
;;                15

;;   basic block 15, loop depth 1
;;    pred:       14
  # re_450 = PHI <re_169(14)>
  _175 = flag_21 * re_450;
  _27 = (int) _175;
  _30 = (sizetype) i_389;
  MEM[symbol: a, index: _30, step: 4, offset: 0B] = _27;
  i_29 = i_389 + 1;
  i_24 = n;
  if (i_24 >= i_29)
    goto <bb 9>;
  else
    goto <bb 16>;
;;    succ:       9
;;                16

;;   basic block 16, loop depth 0
;;    pred:       15
  # i_456 = PHI <i_24(15)>
  # i_432 = PHI <i_24(15)>
  if (i_456 > 0)
    goto <bb 17>;
  else
    goto <bb 20>;
;;    succ:       17
;;                20

;;   basic block 17, loop depth 0
;;    pred:       16
  _195 = (unsigned int) i_456;
  _406 = _195 + 1;
  _384 = (int) _406;
;;    succ:       18

;;   basic block 18, loop depth 1
;;    pred:       17
;;                18
  # i_390 = PHI <1(17), i_37(18)>
  _39 = (sizetype) i_390;
  _31 = MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B];
  _32 = _31 * 19260817;
  _33 = MEM[symbol: a, index: _39, step: 4, offset: 0B];
  _34 = (long long unsigned int) _33;
  _35 = _34 + _32;
  MEM[symbol: pre, index: _39, step: 8, offset: 0B] = _35;
  i_37 = i_390 + 1;
  if (i_37 != _384)
    goto <bb 18>;
  else
    goto <bb 19>;
;;    succ:       18
;;                19

;;   basic block 19, loop depth 1
;;    pred:       18
;;                19
  # i_391 = PHI <i_432(18), i_46(19)>
  _411 = (sizetype) i_391;
  _40 = MEM[symbol: suf, index: _411, step: 8, offset: 8B];
  _41 = _40 * 19260817;
  _42 = MEM[symbol: a, index: _411, step: 4, offset: 0B];
  _43 = (long long unsigned int) _42;
  _44 = _43 + _41;
  MEM[symbol: suf, index: _411, step: 8, offset: 0B] = _44;
  i_46 = i_391 + -1;
  if (i_46 > 0)
    goto <bb 19>;
  else
    goto <bb 20>;
;;    succ:       19
;;                20

;;   basic block 20, loop depth 0
;;    pred:       19
;;                16
  # i_482 = PHI <i_432(19), i_432(16)>
  j = 1;
  if (i_482 > 0)
    goto <bb 22>;
  else
    goto <bb 21>;
;;    succ:       22
;;                21

;;   basic block 21, loop depth 0
;;    pred:       20
;;                89
  pretmp_483 = ans;
  goto <bb 78>;
;;    succ:       78

;;   basic block 22, loop depth 0
;;    pred:       20
  pretmp_485 = ans;
;;    succ:       23

;;   basic block 23, loop depth 1
;;    pred:       22
;;                77
  # j.2_407 = PHI <1(22), j.8_89(77)>
  # n.1_408 = PHI <i_482(22), n.1_49(77)>
  # prephitmp_486 = PHI <pretmp_485(22), prephitmp_468(77)>
  _50 = n.1_408 / j.2_407;
  if (_50 < prephitmp_486)
    goto <bb 77>;
  else
    goto <bb 24>;
;;    succ:       77
;;                24

;;   basic block 24, loop depth 1
;;    pred:       23
  _104 = MEM[(struct _Rb_tree_node_base * *)&s + 8B];
  std::_Rb_tree<long long unsigned int, std::pair<const long long unsigned int, int>, std::_Select1st<std::pair<const long long unsigned int, int> >, std::less<long long unsigned int>, std::allocator<std::pair<const long long unsigned int, int> > >::_M_erase (&s._M_t, _104);
  MEM[(struct _Rb_tree_node_base * &)&s + 12] = &MEM[(struct _Rb_tree *)&s]._M_impl._M_header;
  MEM[(struct _Rb_tree_node_base * &)&s + 8] = 0B;
  MEM[(struct _Rb_tree_node_base * &)&s + 16] = &MEM[(struct _Rb_tree *)&s]._M_impl._M_header;
  MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count = 0;
  j.2_53 = j;
  b_54 = (long long unsigned int) j.2_53;
  if (b_54 != 0)
    goto <bb 25>;
  else
    goto <bb 29>;
;;    succ:       25
;;                29

;;   basic block 25, loop depth 1
;;    pred:       24
  # b_293 = PHI <b_54(24)>
;;    succ:       26

;;   basic block 26, loop depth 2
;;    pred:       25
;;                28
  # b_409 = PHI <b_293(25), b_110(28)>
  # tmod_413 = PHI <1(25), tmod_112(28)>
  # a_414 = PHI <19260817(25), a_109(28)>
  _105 = b_409 & 1;
  if (_105 != 0)
    goto <bb 27>;
  else
    goto <bb 28>;
;;    succ:       27
;;                28

;;   basic block 27, loop depth 2
;;    pred:       26
  tmod_108 = a_414 * tmod_413;
;;    succ:       28

;;   basic block 28, loop depth 2
;;    pred:       26
;;                27
  # tmod_112 = PHI <tmod_413(26), tmod_108(27)>
  a_109 = a_414 * a_414;
  b_110 = b_409 >> 1;
  if (b_110 != 0)
    goto <bb 26>;
  else
    goto <bb 29>;
;;    succ:       26
;;                29

;;   basic block 29, loop depth 1
;;    pred:       28
;;                24
  # tmod_72 = PHI <tmod_112(28), 1(24)>
  n.1_378 = n;
  if (j.2_53 <= n.1_378)
    goto <bb 30>;
  else
    goto <bb 73>;
;;    succ:       30
;;                73

;;   basic block 30, loop depth 1
;;    pred:       29
  # _449 = PHI <j.2_53(29)>
  # prephitmp_451 = PHI <j.2_53(29)>
;;    succ:       31

;;   basic block 31, loop depth 2
;;    pred:       30
;;                72
  # i_392 = PHI <1(30), i_83(72)>
  # tmp_394 = PHI <0(30), tmp_6(72)>
  # _410 = PHI <_449(30), _57(72)>
  # prephitmp_470 = PHI <prephitmp_451(30), j.2_82(72)>
  # __i$_M_node_473 = PHI <0B(30), __i$_M_node_366(72)>
  _59 = pre[_410];
  _60 = i_392 + -1;
  _61 = pre[_60];
  _62 = _61 * tmod_72;
  t1_63 = _59 - _62;
  _65 = suf[i_392];
  _67 = i_392 + prephitmp_470;
  _68 = suf[_67];
  if (__i$_M_node_473 != 0B)
    goto <bb 32>;
  else
    goto <bb 82>;
;;    succ:       32
;;                82

;;   basic block 32, loop depth 2
;;    pred:       31
  # __i$_M_node_199 = PHI <__i$_M_node_473(31)>
;;    succ:       33

;;   basic block 33, loop depth 3
;;    pred:       32
;;                36
  # __i$_M_node_423 = PHI <__i$_M_node_199(32), __i$_M_node_233(36)>
  # __i$_M_node_424 = PHI <&MEM[(struct _Rb_tree *)&s]._M_impl._M_header(32), __i$_M_node_232(36)>
  _181 = MEM[(const long long unsigned int &)__i$_M_node_423 + 16];
  if (t1_63 <= _181)
    goto <bb 34>;
  else
    goto <bb 35>;
;;    succ:       34
;;                35

;;   basic block 34, loop depth 3
;;    pred:       33
  __i$_M_node_183 = MEM[(struct _Rb_tree_node_base * *)__i$_M_node_423 + 8B];
  goto <bb 36>;
;;    succ:       36

;;   basic block 35, loop depth 3
;;    pred:       33
  __i$_M_node_184 = MEM[(struct _Rb_tree_node_base * *)__i$_M_node_423 + 12B];
;;    succ:       36

;;   basic block 36, loop depth 3
;;    pred:       34
;;                35
  # __i$_M_node_233 = PHI <__i$_M_node_183(34), __i$_M_node_184(35)>
  # __i$_M_node_232 = PHI <__i$_M_node_423(34), __i$_M_node_424(35)>
  if (__i$_M_node_233 != 0B)
    goto <bb 33>;
  else
    goto <bb 37>;
;;    succ:       33
;;                37

;;   basic block 37, loop depth 2
;;    pred:       36
  # __i$_M_node_446 = PHI <__i$_M_node_232(36)>
  # __i$_M_node_295 = PHI <__i$_M_node_232(36)>
  if (__i$_M_node_446 == &MEM[(struct _Rb_tree *)&s]._M_impl._M_header)
    goto <bb 82>;
  else
    goto <bb 38>;
;;    succ:       82
;;                38

;;   basic block 38, loop depth 2
;;    pred:       37
  _190 = MEM[(const long long unsigned int &)__i$_M_node_446 + 16];
  if (t1_63 < _190)
    goto <bb 82>;
  else
    goto <bb 44>;
;;    succ:       82
;;                44

;;   basic block 39, loop depth 2
;;   Invalid sum of incoming frequencies 122, should be 18
;;    pred:       82
  _382 = __res$second_203 == &MEM[(struct _Rb_tree *)&s]._M_impl._M_header;
  _388 = __i$_M_node_202 != 0B;
  _385 = _388 | _382;
  if (_385 != 0)
    goto <bb 41>;
  else
    goto <bb 40>;
;;    succ:       41
;;                40

;;   basic block 40, loop depth 2
;;    pred:       39
  _207 = MEM[(const long long unsigned int &)__i$_M_node_205 + 16];
  _208 = MEM[(const long long unsigned int &)__res$second_203 + 16];
  __insert_left_75 = _207 < _208;
;;    succ:       41

;;   basic block 41, loop depth 2
;;    pred:       40
;;                39
  # __insert_left_210 = PHI <__insert_left_75(40), 1(39)>
  _211 = (int) __insert_left_210;
  std::_Rb_tree_insert_and_rebalance (_211, __i$_M_node_205, __res$second_203, &MEM[(struct _Rb_tree *)&s]._M_impl._M_header);
  _212 = MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count;
  _213 = _212 + 1;
  MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count = _213;
  goto <bb 43>;
;;    succ:       43

;;   basic block 42, loop depth 2
;;    pred:       82
  operator delete (__i$_M_node_205);
;;    succ:       43

;;   basic block 43, loop depth 2
;;    pred:       41
;;                42
  # __i$_M_node_330 = PHI <__i$_M_node_205(41), __i$_M_node_202(42)>
;;    succ:       44

;;   basic block 44, loop depth 2
;;    pred:       38
;;                43
  # __i$_M_node_351 = PHI <__i$_M_node_295(38), __i$_M_node_330(43)>
  _74 = MEM[(mapped_type &)__i$_M_node_351 + 24];
  if (_74 == 0)
    goto <bb 45>;
  else
    goto <bb 85>;
;;    succ:       45
;;                85

;;   basic block 45, loop depth 2
;;    pred:       44
  _69 = _68 * tmod_72;
  t2_70 = _65 - _69;
  __i$_M_node_215 = MEM[(struct _Rb_tree_node_base * *)&s + 8B];
  if (__i$_M_node_215 != 0B)
    goto <bb 46>;
  else
    goto <bb 83>;
;;    succ:       46
;;                83

;;   basic block 46, loop depth 2
;;    pred:       45
  # __i$_M_node_373 = PHI <__i$_M_node_215(45)>
;;    succ:       47

;;   basic block 47, loop depth 3
;;    pred:       46
;;                50
  # __i$_M_node_425 = PHI <__i$_M_node_373(46), __i$_M_node_197(50)>
  # __i$_M_node_426 = PHI <&MEM[(struct _Rb_tree *)&s]._M_impl._M_header(46), __i$_M_node_196(50)>
  _217 = MEM[(const long long unsigned int &)__i$_M_node_425 + 16];
  if (t2_70 <= _217)
    goto <bb 48>;
  else
    goto <bb 49>;
;;    succ:       48
;;                49

;;   basic block 48, loop depth 3
;;    pred:       47
  __i$_M_node_219 = MEM[(struct _Rb_tree_node_base * *)__i$_M_node_425 + 8B];
  goto <bb 50>;
;;    succ:       50

;;   basic block 49, loop depth 3
;;    pred:       47
  __i$_M_node_220 = MEM[(struct _Rb_tree_node_base * *)__i$_M_node_425 + 12B];
;;    succ:       50

;;   basic block 50, loop depth 3
;;    pred:       48
;;                49
  # __i$_M_node_197 = PHI <__i$_M_node_219(48), __i$_M_node_220(49)>
  # __i$_M_node_196 = PHI <__i$_M_node_425(48), __i$_M_node_426(49)>
  if (__i$_M_node_197 != 0B)
    goto <bb 47>;
  else
    goto <bb 51>;
;;    succ:       47
;;                51

;;   basic block 51, loop depth 2
;;    pred:       50
  # __i$_M_node_447 = PHI <__i$_M_node_196(50)>
  # __i$_M_node_309 = PHI <__i$_M_node_196(50)>
  if (__i$_M_node_447 == &MEM[(struct _Rb_tree *)&s]._M_impl._M_header)
    goto <bb 83>;
  else
    goto <bb 52>;
;;    succ:       83
;;                52

;;   basic block 52, loop depth 2
;;    pred:       51
  _226 = MEM[(const long long unsigned int &)__i$_M_node_447 + 16];
  if (t2_70 < _226)
    goto <bb 83>;
  else
    goto <bb 91>;
;;    succ:       83
;;                91

;;   basic block 53, loop depth 2
;;    pred:       83
  _386 = __res$second_239 == &MEM[(struct _Rb_tree *)&s]._M_impl._M_header;
  _387 = __i$_M_node_238 != 0B;
  _276 = _387 | _386;
  if (_276 != 0)
    goto <bb 55>;
  else
    goto <bb 54>;
;;    succ:       55
;;                54

;;   basic block 54, loop depth 2
;;    pred:       53
  _243 = MEM[(const long long unsigned int &)__i$_M_node_241 + 16];
  _244 = MEM[(const long long unsigned int &)__res$second_239 + 16];
  __insert_left_273 = _243 < _244;
;;    succ:       55

;;   basic block 55, loop depth 2
;;    pred:       54
;;                53
  # __insert_left_246 = PHI <__insert_left_273(54), 1(53)>
  _247 = (int) __insert_left_246;
  std::_Rb_tree_insert_and_rebalance (_247, __i$_M_node_241, __res$second_239, &MEM[(struct _Rb_tree *)&s]._M_impl._M_header);
  _248 = MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count;
  _249 = _248 + 1;
  MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count = _249;
  goto <bb 57>;
;;    succ:       57

;;   basic block 56, loop depth 2
;;    pred:       83
  operator delete (__i$_M_node_241);
;;    succ:       57

;;   basic block 57, loop depth 2
;;    pred:       55
;;                56
  # __i$_M_node_368 = PHI <__i$_M_node_241(55), __i$_M_node_238(56)>
  _77 = MEM[(mapped_type &)__i$_M_node_368 + 24];
  if (_77 == 0)
    goto <bb 84>;
  else
    goto <bb 85>;
;;    succ:       84
;;                85

;;   basic block 58, loop depth 2
;;    pred:       84
;;                90
  # __i$_M_node_343 = PHI <__i$_M_node_251(84), __i$_M_node_349(90)>
;;    succ:       59

;;   basic block 59, loop depth 3
;;    pred:       58
;;                62
  # __i$_M_node_427 = PHI <__i$_M_node_343(58), __i$_M_node_155(62)>
  # __i$_M_node_428 = PHI <&MEM[(struct _Rb_tree *)&s]._M_impl._M_header(58), __i$_M_node_178(62)>
  _253 = MEM[(const long long unsigned int &)__i$_M_node_427 + 16];
  if (t1_63 <= _253)
    goto <bb 60>;
  else
    goto <bb 61>;
;;    succ:       60
;;                61

;;   basic block 60, loop depth 3
;;    pred:       59
  __i$_M_node_255 = MEM[(struct _Rb_tree_node_base * *)__i$_M_node_427 + 8B];
  goto <bb 62>;
;;    succ:       62

;;   basic block 61, loop depth 3
;;    pred:       59
  __i$_M_node_256 = MEM[(struct _Rb_tree_node_base * *)__i$_M_node_427 + 12B];
;;    succ:       62

;;   basic block 62, loop depth 3
;;    pred:       60
;;                61
  # __i$_M_node_155 = PHI <__i$_M_node_255(60), __i$_M_node_256(61)>
  # __i$_M_node_178 = PHI <__i$_M_node_427(60), __i$_M_node_428(61)>
  if (__i$_M_node_155 != 0B)
    goto <bb 59>;
  else
    goto <bb 63>;
;;    succ:       59
;;                63

;;   basic block 63, loop depth 2
;;    pred:       62
  # __i$_M_node_448 = PHI <__i$_M_node_178(62)>
  # __i$_M_node_434 = PHI <__i$_M_node_178(62)>
  if (__i$_M_node_448 == &MEM[(struct _Rb_tree *)&s]._M_impl._M_header)
    goto <bb 86>;
  else
    goto <bb 64>;
;;    succ:       86
;;                64

;;   basic block 64, loop depth 2
;;    pred:       63
  _262 = MEM[(const long long unsigned int &)__i$_M_node_448 + 16];
  if (t1_63 < _262)
    goto <bb 86>;
  else
    goto <bb 70>;
;;    succ:       86
;;                70

;;   basic block 65, loop depth 2
;;    pred:       86
  _327 = __res$second_275 == &MEM[(struct _Rb_tree *)&s]._M_impl._M_header;
  _240 = __i$_M_node_274 != 0B;
  _73 = _240 | _327;
  if (_73 != 0)
    goto <bb 67>;
  else
    goto <bb 66>;
;;    succ:       67
;;                66

;;   basic block 66, loop depth 2
;;    pred:       65
  _279 = MEM[(const long long unsigned int &)__i$_M_node_277 + 16];
  _280 = MEM[(const long long unsigned int &)__res$second_275 + 16];
  __insert_left_79 = _279 < _280;
;;    succ:       67

;;   basic block 67, loop depth 2
;;    pred:       66
;;                65
  # __insert_left_282 = PHI <__insert_left_79(66), 1(65)>
  _283 = (int) __insert_left_282;
  std::_Rb_tree_insert_and_rebalance (_283, __i$_M_node_277, __res$second_275, &MEM[(struct _Rb_tree *)&s]._M_impl._M_header);
  _284 = MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count;
  _285 = _284 + 1;
  MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count = _285;
  goto <bb 69>;
;;    succ:       69

;;   basic block 68, loop depth 2
;;    pred:       86
  operator delete (__i$_M_node_277);
;;    succ:       69

;;   basic block 69, loop depth 2
;;    pred:       67
;;                68
  # __i$_M_node_364 = PHI <__i$_M_node_277(67), __i$_M_node_274(68)>
;;    succ:       70

;;   basic block 70, loop depth 2
;;    pred:       64
;;                69
  # __i$_M_node_365 = PHI <__i$_M_node_434(64), __i$_M_node_364(69)>
  MEM[(mapped_type &)__i$_M_node_365 + 24] = 1;
  tmp_81 = tmp_394 + 1;
;;    succ:       71

;;   basic block 71, loop depth 2
;;    pred:       85
;;                70
  # tmp_6 = PHI <tmp_394(85), tmp_81(70)>
  j.2_82 = j;
  i_83 = i_392 + j.2_82;
  _56 = j.2_82 + i_83;
  _57 = _56 + -1;
  n.1_58 = n;
  if (_57 <= n.1_58)
    goto <bb 72>;
  else
    goto <bb 73>;
;;    succ:       72
;;                73

;;   basic block 72, loop depth 2
;;    pred:       71
  pretmp_472 = MEM[(struct _Rb_tree_node_base * *)&s + 8B];
  __i$_M_node_366 = pretmp_472;
  goto <bb 31>;
;;    succ:       31

;;   basic block 73, loop depth 1
;;    pred:       71
;;                29
  # tmp_201 = PHI <tmp_6(71), 0(29)>
  ans.3_84 = ans;
  if (ans.3_84 < tmp_201)
    goto <bb 74>;
  else
    goto <bb 75>;
;;    succ:       74
;;                75

;;   basic block 74, loop depth 1
;;    pred:       73
  ans = tmp_201;
  _113 = num.D.72607._M_impl._M_start;
  MEM[(int * *)&num + 4B] = _113;
  std::vector<int>::push_back (&num, &j);
  pretmp_466 = ans;
  goto <bb 77>;
;;    succ:       77

;;   basic block 75, loop depth 1
;;    pred:       73
  if (tmp_201 == ans.3_84)
    goto <bb 76>;
  else
    goto <bb 77>;
;;    succ:       76
;;                77

;;   basic block 76, loop depth 1
;;    pred:       75
  std::vector<int>::push_back (&num, &j);
  pretmp_467 = ans;
;;    succ:       77

;;   basic block 77, loop depth 1
;;    pred:       23
;;                74
;;                75
;;                76
  # prephitmp_468 = PHI <prephitmp_486(23), pretmp_466(74), ans.3_84(75), pretmp_467(76)>
  j.2_88 = j;
  j.8_89 = j.2_88 + 1;
  j = j.8_89;
  n.1_49 = n;
  if (n.1_49 >= j.8_89)
    goto <bb 23>;
  else
    goto <bb 78>;
;;    succ:       23
;;                78

;;   basic block 78, loop depth 0
;;    pred:       77
;;                21
  # prephitmp_484 = PHI <prephitmp_468(77), pretmp_483(21)>
  _91 = MEM[(int * *)&num];
  _92 = MEM[(int * *)&num + 4B];
  _114 = (int) _92;
  _115 = (int) _91;
  _116 = _114 - _115;
  _117 = _116 /[ex] 4;
  _118 = (size_type) _117;
  printf ("%d %d\n", prephitmp_484, _118);
  _308 = MEM[(int * *)&num];
  _329 = MEM[(int * *)&num + 4B];
  _235 = (int) _329;
  _350 = (int) _308;
  _271 = _235 - _350;
  _263 = _271 /[ex] 4;
  if (_263 != 0)
    goto <bb 80>;
  else
    goto <bb 79>;
;;    succ:       80
;;                79

;;   basic block 79, loop depth 0
;;    pred:       78
;;                81
  j ={v} {CLOBBER};
  return 0;
;;    succ:       EXIT

;;   basic block 80, loop depth 0
;;    pred:       78
  # _454 = PHI <_308(78)>
;;    succ:       81

;;   basic block 81, loop depth 1
;;    pred:       80
;;                81
  # i_393 = PHI <0(80), i_100(81)>
  # _412 = PHI <_454(80), _96(81)>
  _380 = (unsigned int) i_393;
  _200 = _380 * 4;
  _120 = _412 + _200;
  _98 = *_120;
  printf ("%d ", _98);
  i_100 = i_393 + 1;
  i.9_95 = (unsigned int) i_100;
  _96 = MEM[(int * *)&num];
  _97 = MEM[(int * *)&num + 4B];
  _121 = (int) _97;
  _122 = (int) _96;
  _123 = _121 - _122;
  _124 = _123 /[ex] 4;
  _125 = (size_type) _124;
  if (i.9_95 < _125)
    goto <bb 81>;
  else
    goto <bb 79>;
;;    succ:       81
;;                79

;;   basic block 82, loop depth 2
;;    pred:       38
;;                37
;;                31
  # __i$_M_node_10 = PHI <__i$_M_node_295(38), __i$_M_node_446(37), &MEM[(struct _Rb_tree *)&s]._M_impl._M_header(31)>
  MEM[(struct _Rb_tree_const_iterator *)&__pos] = __i$_M_node_10;
  __i$_M_node_205 = operator new (32);
  _198 = &MEM[(struct __aligned_buffer *)__i$_M_node_205 + 16B]._M_storage;
  MEM[(struct pair *)__i$_M_node_205 + 16B].first = t1_63;
  MEM[(struct pair *)__i$_M_node_205 + 16B].second = 0;
  __res = std::_Rb_tree<long long unsigned int, std::pair<const long long unsigned int, int>, std::_Select1st<std::pair<const long long unsigned int, int> >, std::less<long long unsigned int>, std::allocator<std::pair<const long long unsigned int, int> > >::_M_get_insert_hint_unique_pos (&s._M_t, __pos, _198);
  __i$_M_node_202 = MEM[(struct pair *)&__res];
  __res$second_203 = MEM[(struct pair *)&__res + 4B];
  if (__res$second_203 != 0B)
    goto <bb 39>;
  else
    goto <bb 42>;
;;    succ:       39
;;                42

;;   basic block 83, loop depth 2
;;    pred:       52
;;                51
;;                45
  # __i$_M_node_325 = PHI <__i$_M_node_309(52), __i$_M_node_447(51), &MEM[(struct _Rb_tree *)&s]._M_impl._M_header(45)>
  MEM[(struct _Rb_tree_const_iterator *)&__pos] = __i$_M_node_325;
  __i$_M_node_241 = operator new (32);
  _234 = &MEM[(struct __aligned_buffer *)__i$_M_node_241 + 16B]._M_storage;
  MEM[(struct pair *)__i$_M_node_241 + 16B].first = t2_70;
  MEM[(struct pair *)__i$_M_node_241 + 16B].second = 0;
  __res = std::_Rb_tree<long long unsigned int, std::pair<const long long unsigned int, int>, std::_Select1st<std::pair<const long long unsigned int, int> >, std::less<long long unsigned int>, std::allocator<std::pair<const long long unsigned int, int> > >::_M_get_insert_hint_unique_pos (&s._M_t, __pos, _234);
  __i$_M_node_238 = MEM[(struct pair *)&__res];
  __res$second_239 = MEM[(struct pair *)&__res + 4B];
  if (__res$second_239 != 0B)
    goto <bb 53>;
  else
    goto <bb 56>;
;;    succ:       53
;;                56

;;   basic block 84, loop depth 2
;;    pred:       57
  __i$_M_node_251 = MEM[(struct _Rb_tree_node_base * *)&s + 8B];
  if (__i$_M_node_251 != 0B)
    goto <bb 58>;
  else
    goto <bb 86>;
;;    succ:       58
;;                86

;;   basic block 85, loop depth 2
;;    pred:       44
;;                57
;;                91
  goto <bb 71>;
;;    succ:       71

;;   basic block 86, loop depth 2
;;    pred:       64
;;                63
;;                84
  # __i$_M_node_372 = PHI <__i$_M_node_434(64), __i$_M_node_448(63), &MEM[(struct _Rb_tree *)&s]._M_impl._M_header(84)>
  MEM[(struct _Rb_tree_const_iterator *)&__pos] = __i$_M_node_372;
  __i$_M_node_277 = operator new (32);
  _270 = &MEM[(struct __aligned_buffer *)__i$_M_node_277 + 16B]._M_storage;
  MEM[(struct pair *)__i$_M_node_277 + 16B].first = t1_63;
  MEM[(struct pair *)__i$_M_node_277 + 16B].second = 0;
  __res = std::_Rb_tree<long long unsigned int, std::pair<const long long unsigned int, int>, std::_Select1st<std::pair<const long long unsigned int, int> >, std::less<long long unsigned int>, std::allocator<std::pair<const long long unsigned int, int> > >::_M_get_insert_hint_unique_pos (&s._M_t, __pos, _270);
  __i$_M_node_274 = MEM[(struct pair *)&__res];
  __res$second_275 = MEM[(struct pair *)&__res + 4B];
  if (__res$second_275 != 0B)
    goto <bb 65>;
  else
    goto <bb 68>;
;;    succ:       65
;;                68

;;   basic block 87, loop depth 0
;;    pred:       2
;;                6
  # ch_289 = PHI <ch_133(2), ch_136(6)>
  # flag_166 = PHI <1(2), flag_153(6)>
  goto <bb 7>;
;;    succ:       7

;;   basic block 88, loop depth 1
;;    pred:       9
;;                13
  # ch_242 = PHI <ch_156(9), ch_159(13)>
  # flag_21 = PHI <1(9), flag_176(13)>
  goto <bb 14>;
;;    succ:       14

;;   basic block 89, loop depth 0
;;    pred:       8
  j = 1;
  goto <bb 21>;
;;    succ:       21

;;   basic block 90, loop depth 2
;;    pred:       91
  __i$_M_node_349 = MEM[(struct _Rb_tree_node_base * *)&s + 8B];
  goto <bb 58>;
;;    succ:       58

;;   basic block 91, loop depth 2
;;    pred:       52
  # __i$_M_node_347 = PHI <__i$_M_node_309(52)>
  _346 = MEM[(mapped_type &)__i$_M_node_347 + 24];
  if (_346 == 0)
    goto <bb 90>;
  else
    goto <bb 85>;
;;    succ:       90
;;                85

}



Partition map 

Partition 6 (tmp_6 - 6 )
Partition 10 (__i$_M_node_10 - 10 )
Partition 20 (_20 - 20 )
Partition 21 (flag_21 - 21 )
Partition 22 (n.0_22 - 22 )
Partition 24 (i_24 - 24 )
Partition 27 (_27 - 27 )
Partition 29 (i_29 - 29 )
Partition 30 (_30 - 30 )
Partition 31 (_31 - 31 )
Partition 32 (_32 - 32 )
Partition 33 (_33 - 33 )
Partition 34 (_34 - 34 )
Partition 35 (_35 - 35 )
Partition 37 (i_37 - 37 )
Partition 39 (_39 - 39 )
Partition 40 (_40 - 40 )
Partition 41 (_41 - 41 )
Partition 42 (_42 - 42 )
Partition 43 (_43 - 43 )
Partition 44 (_44 - 44 )
Partition 46 (i_46 - 46 )
Partition 49 (n.1_49 - 49 )
Partition 50 (_50 - 50 )
Partition 53 (j.2_53 - 53 )
Partition 54 (b_54 - 54 )
Partition 56 (_56 - 56 )
Partition 57 (_57 - 57 )
Partition 58 (n.1_58 - 58 )
Partition 59 (_59 - 59 )
Partition 60 (_60 - 60 )
Partition 61 (_61 - 61 )
Partition 62 (_62 - 62 )
Partition 63 (t1_63 - 63 )
Partition 65 (_65 - 65 )
Partition 67 (_67 - 67 )
Partition 68 (_68 - 68 )
Partition 69 (_69 - 69 )
Partition 70 (t2_70 - 70 )
Partition 72 (tmod_72 - 72 )
Partition 73 (_73 - 73 )
Partition 74 (_74 - 74 )
Partition 75 (__insert_left_75 - 75 )
Partition 77 (_77 - 77 )
Partition 79 (__insert_left_79 - 79 )
Partition 81 (tmp_81 - 81 )
Partition 82 (j.2_82 - 82 )
Partition 83 (i_83 - 83 )
Partition 84 (ans.3_84 - 84 )
Partition 88 (j.2_88 - 88 )
Partition 89 (j.8_89 - 89 )
Partition 91 (_91 - 91 )
Partition 92 (_92 - 92 )
Partition 95 (i.9_95 - 95 )
Partition 96 (_96 - 96 )
Partition 97 (_97 - 97 )
Partition 98 (_98 - 98 )
Partition 100 (i_100 - 100 )
Partition 104 (_104 - 104 )
Partition 105 (_105 - 105 )
Partition 108 (tmod_108 - 108 )
Partition 109 (a_109 - 109 )
Partition 110 (b_110 - 110 )
Partition 112 (tmod_112 - 112 )
Partition 113 (_113 - 113 )
Partition 114 (_114 - 114 )
Partition 115 (_115 - 115 )
Partition 116 (_116 - 116 )
Partition 117 (_117 - 117 )
Partition 118 (_118 - 118 )
Partition 120 (_120 - 120 )
Partition 121 (_121 - 121 )
Partition 122 (_122 - 122 )
Partition 123 (_123 - 123 )
Partition 124 (_124 - 124 )
Partition 125 (_125 - 125 )
Partition 132 (_132 - 132 )
Partition 133 (ch_133 - 133 )
Partition 135 (_135 - 135 )
Partition 136 (ch_136 - 136 )
Partition 137 (ch.11_137 - 137 )
Partition 138 (_138 - 138 )
Partition 140 (_140 - 140 )
Partition 141 (_141 - 141 )
Partition 142 (_142 - 142 )
Partition 144 (_144 - 144 )
Partition 145 (_145 - 145 )
Partition 146 (re_146 - 146 )
Partition 147 (_147 - 147 )
Partition 148 (ch_148 - 148 )
Partition 149 (ch.11_149 - 149 )
Partition 150 (_150 - 150 )
Partition 152 (_152 - 152 )
Partition 153 (flag_153 - 153 )
Partition 155 (__i$_M_node_155 - 155 )
Partition 156 (ch_156 - 156 )
Partition 158 (_158 - 158 )
Partition 159 (ch_159 - 159 )
Partition 160 (ch.11_160 - 160 )
Partition 161 (_161 - 161 )
Partition 163 (_163 - 163 )
Partition 164 (_164 - 164 )
Partition 165 (_165 - 165 )
Partition 166 (flag_166 - 166 )
Partition 167 (_167 - 167 )
Partition 168 (_168 - 168 )
Partition 169 (re_169 - 169 )
Partition 170 (_170 - 170 )
Partition 171 (ch_171 - 171 )
Partition 172 (ch.11_172 - 172 )
Partition 173 (_173 - 173 )
Partition 175 (_175 - 175 )
Partition 176 (flag_176 - 176 )
Partition 178 (__i$_M_node_178 - 178 )
Partition 181 (_181 - 181 )
Partition 183 (__i$_M_node_183 - 183 )
Partition 184 (__i$_M_node_184 - 184 )
Partition 190 (_190 - 190 )
Partition 195 (_195 - 195 )
Partition 196 (__i$_M_node_196 - 196 )
Partition 197 (__i$_M_node_197 - 197 )
Partition 198 (_198 - 198 )
Partition 199 (__i$_M_node_199 - 199 )
Partition 200 (_200 - 200 )
Partition 201 (tmp_201 - 201 )
Partition 202 (__i$_M_node_202 - 202 )
Partition 203 (__res$second_203 - 203 )
Partition 205 (__i$_M_node_205 - 205 )
Partition 206 (ch.11_206 - 206 )
Partition 207 (_207 - 207 )
Partition 208 (_208 - 208 )
Partition 209 (_209 - 209 )
Partition 210 (__insert_left_210 - 210 )
Partition 211 (_211 - 211 )
Partition 212 (_212 - 212 )
Partition 213 (_213 - 213 )
Partition 215 (__i$_M_node_215 - 215 )
Partition 217 (_217 - 217 )
Partition 219 (__i$_M_node_219 - 219 )
Partition 220 (__i$_M_node_220 - 220 )
Partition 226 (_226 - 226 )
Partition 232 (__i$_M_node_232 - 232 )
Partition 233 (__i$_M_node_233 - 233 )
Partition 234 (_234 - 234 )
Partition 235 (_235 - 235 )
Partition 238 (__i$_M_node_238 - 238 )
Partition 239 (__res$second_239 - 239 )
Partition 240 (_240 - 240 )
Partition 241 (__i$_M_node_241 - 241 )
Partition 242 (ch_242 - 242 )
Partition 243 (_243 - 243 )
Partition 244 (_244 - 244 )
Partition 246 (__insert_left_246 - 246 )
Partition 247 (_247 - 247 )
Partition 248 (_248 - 248 )
Partition 249 (_249 - 249 )
Partition 250 (ch.11_250 - 250 )
Partition 251 (__i$_M_node_251 - 251 )
Partition 253 (_253 - 253 )
Partition 255 (__i$_M_node_255 - 255 )
Partition 256 (__i$_M_node_256 - 256 )
Partition 262 (_262 - 262 )
Partition 263 (_263 - 263 )
Partition 265 (_265 - 265 )
Partition 270 (_270 - 270 )
Partition 271 (_271 - 271 )
Partition 273 (__insert_left_273 - 273 )
Partition 274 (__i$_M_node_274 - 274 )
Partition 275 (__res$second_275 - 275 )
Partition 276 (_276 - 276 )
Partition 277 (__i$_M_node_277 - 277 )
Partition 279 (_279 - 279 )
Partition 280 (_280 - 280 )
Partition 282 (__insert_left_282 - 282 )
Partition 283 (_283 - 283 )
Partition 284 (_284 - 284 )
Partition 285 (_285 - 285 )
Partition 289 (ch_289 - 289 )
Partition 293 (b_293 - 293 )
Partition 295 (__i$_M_node_295 - 295 )
Partition 308 (_308 - 308 )
Partition 309 (__i$_M_node_309 - 309 )
Partition 325 (__i$_M_node_325 - 325 )
Partition 327 (_327 - 327 )
Partition 329 (_329 - 329 )
Partition 330 (__i$_M_node_330 - 330 )
Partition 343 (__i$_M_node_343 - 343 )
Partition 346 (_346 - 346 )
Partition 347 (__i$_M_node_347 - 347 )
Partition 348 (ch_348 - 348 )
Partition 349 (__i$_M_node_349 - 349 )
Partition 350 (_350 - 350 )
Partition 351 (__i$_M_node_351 - 351 )
Partition 364 (__i$_M_node_364 - 364 )
Partition 365 (__i$_M_node_365 - 365 )
Partition 366 (__i$_M_node_366 - 366 )
Partition 368 (__i$_M_node_368 - 368 )
Partition 372 (__i$_M_node_372 - 372 )
Partition 373 (__i$_M_node_373 - 373 )
Partition 378 (n.1_378 - 378 )
Partition 380 (_380 - 380 )
Partition 381 (ch_381 - 381 )
Partition 382 (_382 - 382 )
Partition 384 (_384 - 384 )
Partition 385 (_385 - 385 )
Partition 386 (_386 - 386 )
Partition 387 (_387 - 387 )
Partition 388 (_388 - 388 )
Partition 389 (i_389 - 389 )
Partition 390 (i_390 - 390 )
Partition 391 (i_391 - 391 )
Partition 392 (i_392 - 392 )
Partition 393 (i_393 - 393 )
Partition 394 (tmp_394 - 394 )
Partition 406 (_406 - 406 )
Partition 407 (j.2_407 - 407 )
Partition 408 (n.1_408 - 408 )
Partition 409 (b_409 - 409 )
Partition 410 (_410 - 410 )
Partition 411 (_411 - 411 )
Partition 412 (_412 - 412 )
Partition 413 (tmod_413 - 413 )
Partition 414 (a_414 - 414 )
Partition 415 (ch_415 - 415 )
Partition 416 (re_416 - 416 )
Partition 417 (ch_417 - 417 )
Partition 418 (flag_418 - 418 )
Partition 419 (ch_419 - 419 )
Partition 420 (re_420 - 420 )
Partition 421 (ch_421 - 421 )
Partition 422 (flag_422 - 422 )
Partition 423 (__i$_M_node_423 - 423 )
Partition 424 (__i$_M_node_424 - 424 )
Partition 425 (__i$_M_node_425 - 425 )
Partition 426 (__i$_M_node_426 - 426 )
Partition 427 (__i$_M_node_427 - 427 )
Partition 428 (__i$_M_node_428 - 428 )
Partition 432 (i_432 - 432 )
Partition 434 (__i$_M_node_434 - 434 )
Partition 446 (__i$_M_node_446 - 446 )
Partition 447 (__i$_M_node_447 - 447 )
Partition 448 (__i$_M_node_448 - 448 )
Partition 449 (_449 - 449 )
Partition 450 (re_450 - 450 )
Partition 451 (prephitmp_451 - 451 )
Partition 453 (re_453 - 453 )
Partition 454 (_454 - 454 )
Partition 456 (i_456 - 456 )
Partition 466 (pretmp_466 - 466 )
Partition 467 (pretmp_467 - 467 )
Partition 468 (prephitmp_468 - 468 )
Partition 470 (prephitmp_470 - 470 )
Partition 472 (pretmp_472 - 472 )
Partition 473 (__i$_M_node_473 - 473 )
Partition 482 (i_482 - 482 )
Partition 483 (pretmp_483 - 483 )
Partition 484 (prephitmp_484 - 484 )
Partition 485 (pretmp_485 - 485 )
Partition 486 (prephitmp_486 - 486 )


Partition map 

Partition 0 (tmp_6 - 6 )
Partition 1 (__i$_M_node_10 - 10 )
Partition 2 (flag_21 - 21 )
Partition 3 (i_24 - 24 )
Partition 4 (i_29 - 29 )
Partition 5 (i_37 - 37 )
Partition 6 (i_46 - 46 )
Partition 7 (n.1_49 - 49 )
Partition 8 (j.2_53 - 53 )
Partition 9 (b_54 - 54 )
Partition 10 (_57 - 57 )
Partition 11 (tmod_72 - 72 )
Partition 12 (__insert_left_75 - 75 )
Partition 13 (__insert_left_79 - 79 )
Partition 14 (tmp_81 - 81 )
Partition 15 (j.2_82 - 82 )
Partition 16 (i_83 - 83 )
Partition 17 (ans.3_84 - 84 )
Partition 18 (j.8_89 - 89 )
Partition 19 (_96 - 96 )
Partition 20 (i_100 - 100 )
Partition 21 (tmod_108 - 108 )
Partition 22 (a_109 - 109 )
Partition 23 (b_110 - 110 )
Partition 24 (tmod_112 - 112 )
Partition 25 (ch_133 - 133 )
Partition 26 (ch_136 - 136 )
Partition 27 (re_146 - 146 )
Partition 28 (ch_148 - 148 )
Partition 29 (flag_153 - 153 )
Partition 30 (__i$_M_node_155 - 155 )
Partition 31 (ch_156 - 156 )
Partition 32 (ch_159 - 159 )
Partition 33 (flag_166 - 166 )
Partition 34 (re_169 - 169 )
Partition 35 (ch_171 - 171 )
Partition 36 (flag_176 - 176 )
Partition 37 (__i$_M_node_178 - 178 )
Partition 38 (__i$_M_node_183 - 183 )
Partition 39 (__i$_M_node_184 - 184 )
Partition 40 (__i$_M_node_196 - 196 )
Partition 41 (__i$_M_node_197 - 197 )
Partition 42 (__i$_M_node_199 - 199 )
Partition 43 (tmp_201 - 201 )
Partition 44 (__i$_M_node_202 - 202 )
Partition 45 (__i$_M_node_205 - 205 )
Partition 46 (__insert_left_210 - 210 )
Partition 47 (__i$_M_node_215 - 215 )
Partition 48 (__i$_M_node_219 - 219 )
Partition 49 (__i$_M_node_220 - 220 )
Partition 50 (__i$_M_node_232 - 232 )
Partition 51 (__i$_M_node_233 - 233 )
Partition 52 (__i$_M_node_238 - 238 )
Partition 53 (__i$_M_node_241 - 241 )
Partition 54 (ch_242 - 242 )
Partition 55 (__insert_left_246 - 246 )
Partition 56 (__i$_M_node_251 - 251 )
Partition 57 (__i$_M_node_255 - 255 )
Partition 58 (__i$_M_node_256 - 256 )
Partition 59 (__insert_left_273 - 273 )
Partition 60 (__i$_M_node_274 - 274 )
Partition 61 (__i$_M_node_277 - 277 )
Partition 62 (__insert_left_282 - 282 )
Partition 63 (ch_289 - 289 )
Partition 64 (b_293 - 293 )
Partition 65 (__i$_M_node_295 - 295 )
Partition 66 (_308 - 308 )
Partition 67 (__i$_M_node_309 - 309 )
Partition 68 (__i$_M_node_325 - 325 )
Partition 69 (__i$_M_node_330 - 330 )
Partition 70 (__i$_M_node_343 - 343 )
Partition 71 (__i$_M_node_347 - 347 )
Partition 72 (ch_348 - 348 )
Partition 73 (__i$_M_node_349 - 349 )
Partition 74 (__i$_M_node_351 - 351 )
Partition 75 (__i$_M_node_364 - 364 )
Partition 76 (__i$_M_node_365 - 365 )
Partition 77 (__i$_M_node_366 - 366 )
Partition 78 (__i$_M_node_368 - 368 )
Partition 79 (__i$_M_node_372 - 372 )
Partition 80 (__i$_M_node_373 - 373 )
Partition 81 (ch_381 - 381 )
Partition 82 (i_389 - 389 )
Partition 83 (i_390 - 390 )
Partition 84 (i_391 - 391 )
Partition 85 (i_392 - 392 )
Partition 86 (i_393 - 393 )
Partition 87 (tmp_394 - 394 )
Partition 88 (j.2_407 - 407 )
Partition 89 (n.1_408 - 408 )
Partition 90 (b_409 - 409 )
Partition 91 (_410 - 410 )
Partition 92 (_412 - 412 )
Partition 93 (tmod_413 - 413 )
Partition 94 (a_414 - 414 )
Partition 95 (ch_415 - 415 )
Partition 96 (re_416 - 416 )
Partition 97 (ch_417 - 417 )
Partition 98 (flag_418 - 418 )
Partition 99 (ch_419 - 419 )
Partition 100 (re_420 - 420 )
Partition 101 (ch_421 - 421 )
Partition 102 (flag_422 - 422 )
Partition 103 (__i$_M_node_423 - 423 )
Partition 104 (__i$_M_node_424 - 424 )
Partition 105 (__i$_M_node_425 - 425 )
Partition 106 (__i$_M_node_426 - 426 )
Partition 107 (__i$_M_node_427 - 427 )
Partition 108 (__i$_M_node_428 - 428 )
Partition 109 (i_432 - 432 )
Partition 110 (__i$_M_node_434 - 434 )
Partition 111 (__i$_M_node_446 - 446 )
Partition 112 (__i$_M_node_447 - 447 )
Partition 113 (__i$_M_node_448 - 448 )
Partition 114 (_449 - 449 )
Partition 115 (re_450 - 450 )
Partition 116 (prephitmp_451 - 451 )
Partition 117 (re_453 - 453 )
Partition 118 (_454 - 454 )
Partition 119 (i_456 - 456 )
Partition 120 (pretmp_466 - 466 )
Partition 121 (pretmp_467 - 467 )
Partition 122 (prephitmp_468 - 468 )
Partition 123 (prephitmp_470 - 470 )
Partition 124 (__i$_M_node_473 - 473 )
Partition 125 (i_482 - 482 )
Partition 126 (pretmp_483 - 483 )
Partition 127 (prephitmp_484 - 484 )
Partition 128 (pretmp_485 - 485 )
Partition 129 (prephitmp_486 - 486 )


Live on entry to BB2 : 

Live on entry to BB3 : 

Live on entry to BB4 : 

Live on entry to BB5 : 

Live on entry to BB6 : 

Live on entry to BB7 : flag_166  

Live on entry to BB8 : flag_166  

Live on entry to BB9 : 

Live on entry to BB10 : i_389  

Live on entry to BB11 : i_389  

Live on entry to BB12 : i_389  

Live on entry to BB13 : i_389  

Live on entry to BB14 : flag_21  i_389  

Live on entry to BB15 : flag_21  i_389  

Live on entry to BB16 : 

Live on entry to BB17 : i_432  i_456  

Live on entry to BB18 : i_432  

Live on entry to BB19 : i_432  

Live on entry to BB20 : 

Live on entry to BB21 : 

Live on entry to BB22 : i_482  

Live on entry to BB23 : 

Live on entry to BB24 : 

Live on entry to BB25 : j.2_53  

Live on entry to BB26 : j.2_53  

Live on entry to BB27 : j.2_53  b_409  tmod_413  a_414  

Live on entry to BB28 : j.2_53  b_409  a_414  

Live on entry to BB29 : j.2_53  

Live on entry to BB30 : tmod_72  

Live on entry to BB31 : tmod_72  

Live on entry to BB32 : tmod_72  i_392  tmp_394  

Live on entry to BB33 : tmod_72  i_392  tmp_394  

Live on entry to BB34 : tmod_72  i_392  tmp_394  __i$_M_node_423  

Live on entry to BB35 : tmod_72  i_392  tmp_394  __i$_M_node_423  __i$_M_node_424  

Live on entry to BB36 : tmod_72  i_392  tmp_394  

Live on entry to BB37 : tmod_72  i_392  tmp_394  

Live on entry to BB38 : tmod_72  __i$_M_node_295  i_392  tmp_394  __i$_M_node_446  

Live on entry to BB39 : tmod_72  __i$_M_node_202  __i$_M_node_205  i_392  tmp_394  

Live on entry to BB40 : tmod_72  __i$_M_node_205  i_392  tmp_394  

Live on entry to BB41 : tmod_72  __i$_M_node_205  i_392  tmp_394  

Live on entry to BB42 : tmod_72  __i$_M_node_202  __i$_M_node_205  i_392  tmp_394  

Live on entry to BB43 : tmod_72  i_392  tmp_394  

Live on entry to BB44 : tmod_72  i_392  tmp_394  

Live on entry to BB45 : tmod_72  i_392  tmp_394  

Live on entry to BB46 : tmod_72  i_392  tmp_394  

Live on entry to BB47 : tmod_72  i_392  tmp_394  

Live on entry to BB48 : tmod_72  i_392  tmp_394  __i$_M_node_425  

Live on entry to BB49 : tmod_72  i_392  tmp_394  __i$_M_node_425  __i$_M_node_426  

Live on entry to BB50 : tmod_72  i_392  tmp_394  

Live on entry to BB51 : tmod_72  i_392  tmp_394  

Live on entry to BB52 : tmod_72  __i$_M_node_309  i_392  tmp_394  __i$_M_node_447  

Live on entry to BB53 : tmod_72  __i$_M_node_238  __i$_M_node_241  i_392  tmp_394  

Live on entry to BB54 : tmod_72  __i$_M_node_241  i_392  tmp_394  

Live on entry to BB55 : tmod_72  __i$_M_node_241  i_392  tmp_394  

Live on entry to BB56 : tmod_72  __i$_M_node_238  __i$_M_node_241  i_392  tmp_394  

Live on entry to BB57 : tmod_72  i_392  tmp_394  

Live on entry to BB58 : tmod_72  i_392  tmp_394  

Live on entry to BB59 : tmod_72  i_392  tmp_394  

Live on entry to BB60 : tmod_72  i_392  tmp_394  __i$_M_node_427  

Live on entry to BB61 : tmod_72  i_392  tmp_394  __i$_M_node_427  __i$_M_node_428  

Live on entry to BB62 : tmod_72  i_392  tmp_394  

Live on entry to BB63 : tmod_72  i_392  tmp_394  

Live on entry to BB64 : tmod_72  i_392  tmp_394  __i$_M_node_434  __i$_M_node_448  

Live on entry to BB65 : tmod_72  __i$_M_node_274  __i$_M_node_277  i_392  tmp_394  

Live on entry to BB66 : tmod_72  __i$_M_node_277  i_392  tmp_394  

Live on entry to BB67 : tmod_72  __i$_M_node_277  i_392  tmp_394  

Live on entry to BB68 : tmod_72  __i$_M_node_274  __i$_M_node_277  i_392  tmp_394  

Live on entry to BB69 : tmod_72  i_392  tmp_394  

Live on entry to BB70 : tmod_72  i_392  tmp_394  

Live on entry to BB71 : tmod_72  i_392  

Live on entry to BB72 : tmp_6  _57  tmod_72  j.2_82  i_83  

Live on entry to BB73 : 

Live on entry to BB74 : tmp_201  

Live on entry to BB75 : ans.3_84  tmp_201  

Live on entry to BB76 : 

Live on entry to BB77 : 

Live on entry to BB78 : 

Live on entry to BB79 : 

Live on entry to BB80 : 

Live on entry to BB81 : 

Live on entry to BB82 : tmod_72  i_392  tmp_394  

Live on entry to BB83 : tmod_72  i_392  tmp_394  

Live on entry to BB84 : tmod_72  i_392  tmp_394  

Live on entry to BB85 : tmod_72  i_392  tmp_394  

Live on entry to BB86 : tmod_72  i_392  tmp_394  

Live on entry to BB87 : 

Live on entry to BB88 : i_389  

Live on entry to BB89 : 

Live on entry to BB90 : tmod_72  i_392  tmp_394  

Live on entry to BB91 : tmod_72  i_392  tmp_394  

Conflict graph:
3: 4
4: 3
5: 109
6: 109
7: 18, 122
10: 15
15: 10
18: 7, 122
30: 37
37: 30
38: 103
39: 104
40: 41
41: 40
44: 45
45: 44
48: 105
49: 106
50: 51
51: 50
52: 53
53: 52
57: 107
58: 108
60: 61
61: 60
65: 111
67: 112
83: 109
84: 109
88: 89, 129
89: 88, 129
91: 123
103: 38, 104
104: 39, 103
105: 48, 106
106: 49, 105
107: 57, 108
108: 58, 107
109: 5, 6, 83, 84, 119
110: 113
111: 65
112: 67
113: 110
114: 116
116: 114
119: 109
122: 7, 18
123: 91
129: 88, 89

After sorting:
Sorted Coalesce list:
(29666) flag_176 <-> flag_422
(16562) ch_159 <-> ch_419
(16562) re_169 <-> re_420
(16562) ch_171 <-> ch_421
(6323) __i$_M_node_232 <-> __i$_M_node_424
(4960) __i$_M_node_233 <-> __i$_M_node_423
(1833) __i$_M_node_178 <-> __i$_M_node_428
(1833) __i$_M_node_196 <-> __i$_M_node_426
(1782) i_37 <-> i_390
(1782) i_46 <-> i_391
(1638) flag_21 <-> flag_176
(1638) ch_159 <-> ch_242
(1622) i_29 <-> i_389
(1438) __i$_M_node_155 <-> __i$_M_node_427
(1438) __i$_M_node_197 <-> __i$_M_node_425
(1363) __i$_M_node_183 <-> __i$_M_node_233
(1363) __i$_M_node_184 <-> __i$_M_node_233
(1363) __i$_M_node_232 <-> __i$_M_node_423
(900) ch_242 <-> ch_421
(819) ch_156 <-> ch_381
(819) re_169 <-> re_450
(819) ch_381 <-> ch_419
(762) tmod_112 <-> tmod_413
(492) a_109 <-> a_414
(492) b_110 <-> b_409
(477) tmp_6 <-> tmp_394
(395) __i$_M_node_155 <-> __i$_M_node_255
(395) __i$_M_node_155 <-> __i$_M_node_256
(395) __i$_M_node_178 <-> __i$_M_node_427
(395) __i$_M_node_196 <-> __i$_M_node_425
(395) __i$_M_node_197 <-> __i$_M_node_219
(395) __i$_M_node_197 <-> __i$_M_node_220
(300) flag_153 <-> flag_418
(298) prephitmp_468 <-> prephitmp_486
(246) _57 <-> _410
(246) j.2_82 <-> prephitmp_470
(246) i_83 <-> i_392
(246) __i$_M_node_199 <-> __i$_M_node_473
(246) __i$_M_node_366 <-> __i$_M_node_473
(245) __i$_M_node_199 <-> __i$_M_node_423
(245) __i$_M_node_232 <-> __i$_M_node_295
(245) __i$_M_node_232 <-> __i$_M_node_446
(230) __i$_M_node_10 <-> __i$_M_node_295
(230) __i$_M_node_295 <-> __i$_M_node_351
(168) n.1_49 <-> n.1_408
(168) j.8_89 <-> j.2_407
(168) _96 <-> _412
(168) i_100 <-> i_393
(168) ch_136 <-> ch_415
(168) re_146 <-> re_416
(168) ch_148 <-> ch_417
(162) ch_156 <-> ch_242
(135) tmod_108 <-> tmod_112
(105) __i$_M_node_330 <-> __i$_M_node_351
(82) __i$_M_node_205 <-> __i$_M_node_330
(78) tmp_6 <-> tmp_81
(71) __i$_M_node_178 <-> __i$_M_node_434
(71) __i$_M_node_178 <-> __i$_M_node_448
(71) __i$_M_node_196 <-> __i$_M_node_309
(71) __i$_M_node_196 <-> __i$_M_node_447
(71) __i$_M_node_215 <-> __i$_M_node_373
(71) __i$_M_node_343 <-> __i$_M_node_427
(71) __i$_M_node_373 <-> __i$_M_node_425
(70) __i$_M_node_251 <-> __i$_M_node_343
(66) __i$_M_node_309 <-> __i$_M_node_325
(66) __i$_M_node_365 <-> __i$_M_node_434
(66) __i$_M_node_372 <-> __i$_M_node_434
(48) tmp_6 <-> tmp_201
(48) tmod_72 <-> tmod_112
(33) __i$_M_node_309 <-> __i$_M_node_347
(32) __i$_M_node_10 <-> __i$_M_node_446
(32) ans.3_84 <-> prephitmp_468
(30) __i$_M_node_364 <-> __i$_M_node_365
(25) j.2_53 <-> _449
(25) j.2_53 <-> prephitmp_451
(25) b_54 <-> b_293
(24) __i$_M_node_241 <-> __i$_M_node_368
(24) __i$_M_node_277 <-> __i$_M_node_364
(24) b_293 <-> b_409
(24) _410 <-> _449
(24) prephitmp_451 <-> prephitmp_470
(23) __i$_M_node_202 <-> __i$_M_node_330
(20) i_432 <-> i_482
(18) i_391 <-> i_432
(16) __insert_left_75 <-> __insert_left_210
(16) ch_136 <-> ch_289
(16) flag_153 <-> flag_166
(16) prephitmp_468 <-> prephitmp_484
(14) __i$_M_node_372 <-> __i$_M_node_448
(9) ch_289 <-> ch_417
(8) i_24 <-> i_432
(8) i_24 <-> i_456
(8) ch_133 <-> ch_348
(8) re_146 <-> re_453
(8) _308 <-> _454
(8) ch_348 <-> ch_415
(8) _412 <-> _454
(8) pretmp_466 <-> prephitmp_468
(8) pretmp_485 <-> prephitmp_486
(7) __i$_M_node_238 <-> __i$_M_node_368
(7) __i$_M_node_274 <-> __i$_M_node_364
(2) ch_133 <-> ch_289
(2) __i$_M_node_325 <-> __i$_M_node_447

Partition map 

Partition 0 (tmp_6 - 6 )
Partition 1 (__i$_M_node_10 - 10 )
Partition 2 (flag_21 - 21 )
Partition 3 (i_24 - 24 )
Partition 4 (i_29 - 29 )
Partition 5 (i_37 - 37 )
Partition 6 (i_46 - 46 )
Partition 7 (n.1_49 - 49 )
Partition 8 (j.2_53 - 53 )
Partition 9 (b_54 - 54 )
Partition 10 (_57 - 57 )
Partition 11 (tmod_72 - 72 )
Partition 12 (__insert_left_75 - 75 )
Partition 13 (__insert_left_79 - 79 )
Partition 14 (tmp_81 - 81 )
Partition 15 (j.2_82 - 82 )
Partition 16 (i_83 - 83 )
Partition 17 (ans.3_84 - 84 )
Partition 18 (j.8_89 - 89 )
Partition 19 (_96 - 96 )
Partition 20 (i_100 - 100 )
Partition 21 (tmod_108 - 108 )
Partition 22 (a_109 - 109 )
Partition 23 (b_110 - 110 )
Partition 24 (tmod_112 - 112 )
Partition 25 (ch_133 - 133 )
Partition 26 (ch_136 - 136 )
Partition 27 (re_146 - 146 )
Partition 28 (ch_148 - 148 )
Partition 29 (flag_153 - 153 )
Partition 30 (__i$_M_node_155 - 155 )
Partition 31 (ch_156 - 156 )
Partition 32 (ch_159 - 159 )
Partition 33 (flag_166 - 166 )
Partition 34 (re_169 - 169 )
Partition 35 (ch_171 - 171 )
Partition 36 (flag_176 - 176 )
Partition 37 (__i$_M_node_178 - 178 )
Partition 38 (__i$_M_node_183 - 183 )
Partition 39 (__i$_M_node_184 - 184 )
Partition 40 (__i$_M_node_196 - 196 )
Partition 41 (__i$_M_node_197 - 197 )
Partition 42 (__i$_M_node_199 - 199 )
Partition 43 (tmp_201 - 201 )
Partition 44 (__i$_M_node_202 - 202 )
Partition 45 (__i$_M_node_205 - 205 )
Partition 46 (__insert_left_210 - 210 )
Partition 47 (__i$_M_node_215 - 215 )
Partition 48 (__i$_M_node_219 - 219 )
Partition 49 (__i$_M_node_220 - 220 )
Partition 50 (__i$_M_node_232 - 232 )
Partition 51 (__i$_M_node_233 - 233 )
Partition 52 (__i$_M_node_238 - 238 )
Partition 53 (__i$_M_node_241 - 241 )
Partition 54 (ch_242 - 242 )
Partition 55 (__insert_left_246 - 246 )
Partition 56 (__i$_M_node_251 - 251 )
Partition 57 (__i$_M_node_255 - 255 )
Partition 58 (__i$_M_node_256 - 256 )
Partition 59 (__insert_left_273 - 273 )
Partition 60 (__i$_M_node_274 - 274 )
Partition 61 (__i$_M_node_277 - 277 )
Partition 62 (__insert_left_282 - 282 )
Partition 63 (ch_289 - 289 )
Partition 64 (b_293 - 293 )
Partition 65 (__i$_M_node_295 - 295 )
Partition 66 (_308 - 308 )
Partition 67 (__i$_M_node_309 - 309 )
Partition 68 (__i$_M_node_325 - 325 )
Partition 69 (__i$_M_node_330 - 330 )
Partition 70 (__i$_M_node_343 - 343 )
Partition 71 (__i$_M_node_347 - 347 )
Partition 72 (ch_348 - 348 )
Partition 73 (__i$_M_node_349 - 349 )
Partition 74 (__i$_M_node_351 - 351 )
Partition 75 (__i$_M_node_364 - 364 )
Partition 76 (__i$_M_node_365 - 365 )
Partition 77 (__i$_M_node_366 - 366 )
Partition 78 (__i$_M_node_368 - 368 )
Partition 79 (__i$_M_node_372 - 372 )
Partition 80 (__i$_M_node_373 - 373 )
Partition 81 (ch_381 - 381 )
Partition 82 (i_389 - 389 )
Partition 83 (i_390 - 390 )
Partition 84 (i_391 - 391 )
Partition 85 (i_392 - 392 )
Partition 86 (i_393 - 393 )
Partition 87 (tmp_394 - 394 )
Partition 88 (j.2_407 - 407 )
Partition 89 (n.1_408 - 408 )
Partition 90 (b_409 - 409 )
Partition 91 (_410 - 410 )
Partition 92 (_412 - 412 )
Partition 93 (tmod_413 - 413 )
Partition 94 (a_414 - 414 )
Partition 95 (ch_415 - 415 )
Partition 96 (re_416 - 416 )
Partition 97 (ch_417 - 417 )
Partition 98 (flag_418 - 418 )
Partition 99 (ch_419 - 419 )
Partition 100 (re_420 - 420 )
Partition 101 (ch_421 - 421 )
Partition 102 (flag_422 - 422 )
Partition 103 (__i$_M_node_423 - 423 )
Partition 104 (__i$_M_node_424 - 424 )
Partition 105 (__i$_M_node_425 - 425 )
Partition 106 (__i$_M_node_426 - 426 )
Partition 107 (__i$_M_node_427 - 427 )
Partition 108 (__i$_M_node_428 - 428 )
Partition 109 (i_432 - 432 )
Partition 110 (__i$_M_node_434 - 434 )
Partition 111 (__i$_M_node_446 - 446 )
Partition 112 (__i$_M_node_447 - 447 )
Partition 113 (__i$_M_node_448 - 448 )
Partition 114 (_449 - 449 )
Partition 115 (re_450 - 450 )
Partition 116 (prephitmp_451 - 451 )
Partition 117 (re_453 - 453 )
Partition 118 (_454 - 454 )
Partition 119 (i_456 - 456 )
Partition 120 (pretmp_466 - 466 )
Partition 121 (pretmp_467 - 467 )
Partition 122 (prephitmp_468 - 468 )
Partition 123 (prephitmp_470 - 470 )
Partition 124 (__i$_M_node_473 - 473 )
Partition 125 (i_482 - 482 )
Partition 126 (pretmp_483 - 483 )
Partition 127 (prephitmp_484 - 484 )
Partition 128 (pretmp_485 - 485 )
Partition 129 (prephitmp_486 - 486 )

Coalesce list: (176)flag_176 & (422)flag_422 [map: 36, 102] : Success -> 36
Coalesce list: (159)ch_159 & (419)ch_419 [map: 32, 99] : Success -> 32
Coalesce list: (169)re_169 & (420)re_420 [map: 34, 100] : Success -> 34
Coalesce list: (171)ch_171 & (421)ch_421 [map: 35, 101] : Success -> 35
Coalesce list: (232)__i$_M_node_232 & (424)__i$_M_node_424 [map: 50, 104] : Success -> 50
Coalesce list: (233)__i$_M_node_233 & (423)__i$_M_node_423 [map: 51, 103] : Success -> 51
Coalesce list: (178)__i$_M_node_178 & (428)__i$_M_node_428 [map: 37, 108] : Success -> 37
Coalesce list: (196)__i$_M_node_196 & (426)__i$_M_node_426 [map: 40, 106] : Success -> 40
Coalesce list: (37)i_37 & (390)i_390 [map: 5, 83] : Success -> 5
Coalesce list: (46)i_46 & (391)i_391 [map: 6, 84] : Success -> 6
Coalesce list: (21)flag_21 & (176)flag_176 [map: 2, 36] : Success -> 36
Coalesce list: (159)ch_159 & (242)ch_242 [map: 32, 54] : Success -> 32
Coalesce list: (29)i_29 & (389)i_389 [map: 4, 82] : Success -> 4
Coalesce list: (155)__i$_M_node_155 & (427)__i$_M_node_427 [map: 30, 107] : Success -> 30
Coalesce list: (197)__i$_M_node_197 & (425)__i$_M_node_425 [map: 41, 105] : Success -> 41
Coalesce list: (183)__i$_M_node_183 & (233)__i$_M_node_233 [map: 38, 51] : Fail due to conflict
Coalesce list: (184)__i$_M_node_184 & (233)__i$_M_node_233 [map: 39, 51] : Success -> 51
Coalesce list: (232)__i$_M_node_232 & (423)__i$_M_node_233 [map: 50, 51] : Fail due to conflict
Coalesce list: (242)ch_159 & (421)ch_171 [map: 32, 35] : Success -> 32
Coalesce list: (156)ch_156 & (381)ch_381 [map: 31, 81] : Success -> 31
Coalesce list: (169)re_169 & (450)re_450 [map: 34, 115] : Success -> 34
Coalesce list: (381)ch_156 & (419)ch_159 [map: 31, 32] : Success -> 32
Coalesce list: (112)tmod_112 & (413)tmod_413 [map: 24, 93] : Success -> 24
Coalesce list: (109)a_109 & (414)a_414 [map: 22, 94] : Success -> 22
Coalesce list: (110)b_110 & (409)b_409 [map: 23, 90] : Success -> 23
Coalesce list: (6)tmp_6 & (394)tmp_394 [map: 0, 87] : Success -> 0
Coalesce list: (155)__i$_M_node_155 & (255)__i$_M_node_255 [map: 30, 57] : Fail due to conflict
Coalesce list: (155)__i$_M_node_155 & (256)__i$_M_node_256 [map: 30, 58] : Success -> 30
Coalesce list: (178)__i$_M_node_178 & (427)__i$_M_node_155 [map: 37, 30] : Fail due to conflict
Coalesce list: (196)__i$_M_node_196 & (425)__i$_M_node_197 [map: 40, 41] : Fail due to conflict
Coalesce list: (197)__i$_M_node_197 & (219)__i$_M_node_219 [map: 41, 48] : Fail due to conflict
Coalesce list: (197)__i$_M_node_197 & (220)__i$_M_node_220 [map: 41, 49] : Success -> 41
Coalesce list: (153)flag_153 & (418)flag_418 [map: 29, 98] : Success -> 29
Coalesce list: (468)prephitmp_468 & (486)prephitmp_486 [map: 122, 129] : Success -> 122
Coalesce list: (57)_57 & (410)_410 [map: 10, 91] : Success -> 10
Coalesce list: (82)j.2_82 & (470)prephitmp_470 [map: 15, 123] : Success -> 15
Coalesce list: (83)i_83 & (392)i_392 [map: 16, 85] : Success -> 16
Coalesce list: (199)__i$_M_node_199 & (473)__i$_M_node_473 [map: 42, 124] : Success -> 42
Coalesce list: (366)__i$_M_node_366 & (473)__i$_M_node_199 [map: 77, 42] : Success -> 42
Coalesce list: (199)__i$_M_node_199 & (423)__i$_M_node_233 [map: 42, 51] : Success -> 42
Coalesce list: (232)__i$_M_node_232 & (295)__i$_M_node_295 [map: 50, 65] : Success -> 50
Coalesce list: (232)__i$_M_node_232 & (446)__i$_M_node_446 [map: 50, 111] : Fail due to conflict
Coalesce list: (10)__i$_M_node_10 & (295)__i$_M_node_232 [map: 1, 50] : Success -> 50
Coalesce list: (295)__i$_M_node_232 & (351)__i$_M_node_351 [map: 50, 74] : Success -> 50
Coalesce list: (49)n.1_49 & (408)n.1_408 [map: 7, 89] : Success -> 7
Coalesce list: (89)j.8_89 & (407)j.2_407 [map: 18, 88] : Success -> 18
Coalesce list: (96)_96 & (412)_412 [map: 19, 92] : Success -> 19
Coalesce list: (100)i_100 & (393)i_393 [map: 20, 86] : Success -> 20
Coalesce list: (136)ch_136 & (415)ch_415 [map: 26, 95] : Success -> 26
Coalesce list: (146)re_146 & (416)re_416 [map: 27, 96] : Success -> 27
Coalesce list: (148)ch_148 & (417)ch_417 [map: 28, 97] : Success -> 28
Coalesce list: (156)ch_159 & (242)ch_159: Already Coalesced.
Coalesce list: (108)tmod_108 & (112)tmod_112 [map: 21, 24] : Success -> 24
Coalesce list: (330)__i$_M_node_330 & (351)__i$_M_node_232 [map: 69, 50] : Success -> 50
Coalesce list: (205)__i$_M_node_205 & (330)__i$_M_node_232 [map: 45, 50] : Success -> 50
Coalesce list: (6)tmp_6 & (81)tmp_81 [map: 0, 14] : Success -> 0
Coalesce list: (178)__i$_M_node_178 & (434)__i$_M_node_434 [map: 37, 110] : Success -> 37
Coalesce list: (178)__i$_M_node_178 & (448)__i$_M_node_448 [map: 37, 113] : Fail due to conflict
Coalesce list: (196)__i$_M_node_196 & (309)__i$_M_node_309 [map: 40, 67] : Success -> 40
Coalesce list: (196)__i$_M_node_196 & (447)__i$_M_node_447 [map: 40, 112] : Fail due to conflict
Coalesce list: (215)__i$_M_node_215 & (373)__i$_M_node_373 [map: 47, 80] : Success -> 47
Coalesce list: (343)__i$_M_node_343 & (427)__i$_M_node_155 [map: 70, 30] : Success -> 30
Coalesce list: (373)__i$_M_node_215 & (425)__i$_M_node_197 [map: 47, 41] : Success -> 41
Coalesce list: (251)__i$_M_node_251 & (343)__i$_M_node_155 [map: 56, 30] : Success -> 30
Coalesce list: (309)__i$_M_node_196 & (325)__i$_M_node_325 [map: 40, 68] : Success -> 40
Coalesce list: (365)__i$_M_node_365 & (434)__i$_M_node_178 [map: 76, 37] : Success -> 37
Coalesce list: (372)__i$_M_node_372 & (434)__i$_M_node_178 [map: 79, 37] : Success -> 37
Coalesce list: (6)tmp_6 & (201)tmp_201 [map: 0, 43] : Success -> 0
Coalesce list: (72)tmod_72 & (112)tmod_112 [map: 11, 24] : Success -> 24
Coalesce list: (309)__i$_M_node_196 & (347)__i$_M_node_347 [map: 40, 71] : Success -> 40
Coalesce list: (10)__i$_M_node_232 & (446)__i$_M_node_446 [map: 50, 111] : Fail due to conflict
Coalesce list: (84)ans.3_84 & (468)prephitmp_468 [map: 17, 122] : Success -> 122
Coalesce list: (364)__i$_M_node_364 & (365)__i$_M_node_178 [map: 75, 37] : Success -> 37
Coalesce list: (53)j.2_53 & (449)_449 [map: 8, 114] : Success -> 8
Coalesce list: (53)j.2_53 & (451)prephitmp_451 [map: 8, 116] : Fail due to conflict
Coalesce list: (54)b_54 & (293)b_293 [map: 9, 64] : Success -> 9
Coalesce list: (241)__i$_M_node_241 & (368)__i$_M_node_368 [map: 53, 78] : Success -> 53
Coalesce list: (277)__i$_M_node_277 & (364)__i$_M_node_178 [map: 61, 37] : Success -> 37
Coalesce list: (293)b_54 & (409)b_110 [map: 9, 23] : Success -> 9
Coalesce list: (410)_57 & (449)j.2_53 [map: 10, 8] : Success -> 10
Coalesce list: (451)prephitmp_451 & (470)j.2_82 [map: 116, 15] : Success -> 15
Coalesce list: (202)__i$_M_node_202 & (330)__i$_M_node_232 [map: 44, 50] : Fail due to conflict
Coalesce list: (432)i_432 & (482)i_482 [map: 109, 125] : Success -> 109
Coalesce list: (391)i_46 & (432)i_432 [map: 6, 109] : Fail due to conflict
Coalesce list: (75)__insert_left_75 & (210)__insert_left_210 [map: 12, 46] : Success -> 12
Coalesce list: (136)ch_136 & (289)ch_289 [map: 26, 63] : Success -> 26
Coalesce list: (153)flag_153 & (166)flag_166 [map: 29, 33] : Success -> 29
Coalesce list: (468)prephitmp_468 & (484)prephitmp_484 [map: 122, 127] : Success -> 122
Coalesce list: (372)__i$_M_node_178 & (448)__i$_M_node_448 [map: 37, 113] : Fail due to conflict
Coalesce list: (289)ch_136 & (417)ch_148 [map: 26, 28] : Success -> 26
Coalesce list: (24)i_24 & (432)i_432 [map: 3, 109] : Success -> 109
Coalesce list: (24)i_432 & (456)i_456 [map: 109, 119] : Fail due to conflict
Coalesce list: (133)ch_133 & (348)ch_348 [map: 25, 72] : Success -> 25
Coalesce list: (146)re_146 & (453)re_453 [map: 27, 117] : Success -> 27
Coalesce list: (308)_308 & (454)_454 [map: 66, 118] : Success -> 66
Coalesce list: (348)ch_133 & (415)ch_136 [map: 25, 26] : Success -> 26
Coalesce list: (412)_96 & (454)_308 [map: 19, 66] : Success -> 19
Coalesce list: (466)pretmp_466 & (468)prephitmp_468 [map: 120, 122] : Success -> 122
Coalesce list: (485)pretmp_485 & (486)prephitmp_468 [map: 128, 122] : Success -> 122
Coalesce list: (238)__i$_M_node_238 & (368)__i$_M_node_241 [map: 52, 53] : Fail due to conflict
Coalesce list: (274)__i$_M_node_274 & (364)__i$_M_node_178 [map: 60, 37] : Fail due to conflict
Coalesce list: (133)ch_136 & (289)ch_136: Already Coalesced.
Coalesce list: (325)__i$_M_node_196 & (447)__i$_M_node_447 [map: 40, 112] : Fail due to conflict
Coalesce list: (484)prephitmp_468 & (483)pretmp_483 [map: 122, 126] : Success -> 122
Coalesce list: (468)prephitmp_468 & (467)pretmp_467 [map: 122, 121] : Success -> 122
Coalesce list: (282)__insert_left_282 & (79)__insert_left_79 [map: 62, 13] : Success -> 62
Coalesce list: (343)__i$_M_node_155 & (349)__i$_M_node_349 [map: 30, 73] : Success -> 30
Coalesce list: (246)__insert_left_246 & (273)__insert_left_273 [map: 55, 59] : Success -> 55
After Coalescing:

Partition map 

Partition 0 (tmp_6 - 6 81 201 394 )
Partition 1 (_20 - 20 )
Partition 2 (n.0_22 - 22 )
Partition 3 (_27 - 27 )
Partition 4 (i_29 - 29 389 )
Partition 5 (_30 - 30 )
Partition 6 (_31 - 31 )
Partition 7 (_32 - 32 )
Partition 8 (_33 - 33 )
Partition 9 (_34 - 34 )
Partition 10 (_35 - 35 )
Partition 11 (i_37 - 37 390 )
Partition 12 (_39 - 39 )
Partition 13 (_40 - 40 )
Partition 14 (_41 - 41 )
Partition 15 (_42 - 42 )
Partition 16 (_43 - 43 )
Partition 17 (_44 - 44 )
Partition 18 (i_46 - 46 391 )
Partition 19 (n.1_49 - 49 408 )
Partition 20 (_50 - 50 )
Partition 21 (b_54 - 54 110 293 409 )
Partition 22 (_56 - 56 )
Partition 23 (_57 - 53 57 410 449 )
Partition 24 (n.1_58 - 58 )
Partition 25 (_59 - 59 )
Partition 26 (_60 - 60 )
Partition 27 (_61 - 61 )
Partition 28 (_62 - 62 )
Partition 29 (t1_63 - 63 )
Partition 30 (_65 - 65 )
Partition 31 (_67 - 67 )
Partition 32 (_68 - 68 )
Partition 33 (_69 - 69 )
Partition 34 (t2_70 - 70 )
Partition 35 (_73 - 73 )
Partition 36 (_74 - 74 )
Partition 37 (__insert_left_75 - 75 210 )
Partition 38 (_77 - 77 )
Partition 39 (j.2_82 - 82 451 470 )
Partition 40 (i_83 - 83 392 )
Partition 41 (j.2_88 - 88 )
Partition 42 (j.8_89 - 89 407 )
Partition 43 (_91 - 91 )
Partition 44 (_92 - 92 )
Partition 45 (i.9_95 - 95 )
Partition 46 (_96 - 96 308 412 454 )
Partition 47 (_97 - 97 )
Partition 48 (_98 - 98 )
Partition 49 (i_100 - 100 393 )
Partition 50 (_104 - 104 )
Partition 51 (_105 - 105 )
Partition 52 (a_109 - 109 414 )
Partition 53 (tmod_112 - 72 108 112 413 )
Partition 54 (_113 - 113 )
Partition 55 (_114 - 114 )
Partition 56 (_115 - 115 )
Partition 57 (_116 - 116 )
Partition 58 (_117 - 117 )
Partition 59 (_118 - 118 )
Partition 60 (_120 - 120 )
Partition 61 (_121 - 121 )
Partition 62 (_122 - 122 )
Partition 63 (_123 - 123 )
Partition 64 (_124 - 124 )
Partition 65 (_125 - 125 )
Partition 66 (_132 - 132 )
Partition 67 (_135 - 135 )
Partition 68 (ch_136 - 133 136 148 289 348 415 417 )
Partition 69 (ch.11_137 - 137 )
Partition 70 (_138 - 138 )
Partition 71 (_140 - 140 )
Partition 72 (_141 - 141 )
Partition 73 (_142 - 142 )
Partition 74 (_144 - 144 )
Partition 75 (_145 - 145 )
Partition 76 (re_146 - 146 416 453 )
Partition 77 (_147 - 147 )
Partition 78 (ch.11_149 - 149 )
Partition 79 (_150 - 150 )
Partition 80 (_152 - 152 )
Partition 81 (flag_153 - 153 166 418 )
Partition 82 (__i$_M_node_155 - 155 251 256 343 349 427 )
Partition 83 (_158 - 158 )
Partition 84 (ch_159 - 156 159 171 242 381 419 421 )
Partition 85 (ch.11_160 - 160 )
Partition 86 (_161 - 161 )
Partition 87 (_163 - 163 )
Partition 88 (_164 - 164 )
Partition 89 (_165 - 165 )
Partition 90 (_167 - 167 )
Partition 91 (_168 - 168 )
Partition 92 (re_169 - 169 420 450 )
Partition 93 (_170 - 170 )
Partition 94 (ch.11_172 - 172 )
Partition 95 (_173 - 173 )
Partition 96 (_175 - 175 )
Partition 97 (flag_176 - 21 176 422 )
Partition 98 (__i$_M_node_178 - 178 277 364 365 372 428 434 )
Partition 99 (_181 - 181 )
Partition 100 (__i$_M_node_183 - 183 )
Partition 101 (_190 - 190 )
Partition 102 (_195 - 195 )
Partition 103 (__i$_M_node_196 - 196 309 325 347 426 )
Partition 104 (__i$_M_node_197 - 197 215 220 373 425 )
Partition 105 (_198 - 198 )
Partition 106 (__i$_M_node_199 - 184 199 233 366 423 473 )
Partition 107 (_200 - 200 )
Partition 108 (__i$_M_node_202 - 202 )
Partition 109 (__res$second_203 - 203 )
Partition 110 (ch.11_206 - 206 )
Partition 111 (_207 - 207 )
Partition 112 (_208 - 208 )
Partition 113 (_209 - 209 )
Partition 114 (_211 - 211 )
Partition 115 (_212 - 212 )
Partition 116 (_213 - 213 )
Partition 117 (_217 - 217 )
Partition 118 (__i$_M_node_219 - 219 )
Partition 119 (_226 - 226 )
Partition 120 (__i$_M_node_232 - 10 205 232 295 330 351 424 )
Partition 121 (_234 - 234 )
Partition 122 (_235 - 235 )
Partition 123 (__i$_M_node_238 - 238 )
Partition 124 (__res$second_239 - 239 )
Partition 125 (_240 - 240 )
Partition 126 (__i$_M_node_241 - 241 368 )
Partition 127 (_243 - 243 )
Partition 128 (_244 - 244 )
Partition 129 (__insert_left_246 - 246 273 )
Partition 130 (_247 - 247 )
Partition 131 (_248 - 248 )
Partition 132 (_249 - 249 )
Partition 133 (ch.11_250 - 250 )
Partition 134 (_253 - 253 )
Partition 135 (__i$_M_node_255 - 255 )
Partition 136 (_262 - 262 )
Partition 137 (_263 - 263 )
Partition 138 (_265 - 265 )
Partition 139 (_270 - 270 )
Partition 140 (_271 - 271 )
Partition 141 (__i$_M_node_274 - 274 )
Partition 142 (__res$second_275 - 275 )
Partition 143 (_276 - 276 )
Partition 144 (_279 - 279 )
Partition 145 (_280 - 280 )
Partition 146 (__insert_left_282 - 79 282 )
Partition 147 (_283 - 283 )
Partition 148 (_284 - 284 )
Partition 149 (_285 - 285 )
Partition 150 (_327 - 327 )
Partition 151 (_329 - 329 )
Partition 152 (_346 - 346 )
Partition 153 (_350 - 350 )
Partition 154 (n.1_378 - 378 )
Partition 155 (_380 - 380 )
Partition 156 (_382 - 382 )
Partition 157 (_384 - 384 )
Partition 158 (_385 - 385 )
Partition 159 (_386 - 386 )
Partition 160 (_387 - 387 )
Partition 161 (_388 - 388 )
Partition 162 (_406 - 406 )
Partition 163 (_411 - 411 )
Partition 164 (i_432 - 24 432 482 )
Partition 165 (__i$_M_node_446 - 446 )
Partition 166 (__i$_M_node_447 - 447 )
Partition 167 (__i$_M_node_448 - 448 )
Partition 168 (i_456 - 456 )
Partition 169 (prephitmp_468 - 84 466 467 468 483 484 485 486 )
Partition 170 (pretmp_472 - 472 )


Replacing Expressions
_27 replace with --> _27 = (int) _175;

_30 replace with --> _30 = (sizetype) i_389;

_31 replace with --> _31 = MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B];

_32 replace with --> _32 = _31 * 19260817;

_33 replace with --> _33 = MEM[symbol: a, index: _39, step: 4, offset: 0B];

_34 replace with --> _34 = (long long unsigned int) _33;

_35 replace with --> _35 = _34 + _32;

_40 replace with --> _40 = MEM[symbol: suf, index: _411, step: 8, offset: 8B];

_41 replace with --> _41 = _40 * 19260817;

_42 replace with --> _42 = MEM[symbol: a, index: _411, step: 4, offset: 0B];

_43 replace with --> _43 = (long long unsigned int) _42;

_44 replace with --> _44 = _43 + _41;

_50 replace with --> _50 = n.1_408 / j.2_407;

_56 replace with --> _56 = j.2_82 + i_83;

n.1_58 replace with --> n.1_58 = n;

_59 replace with --> _59 = pre[_410];

_60 replace with --> _60 = i_392 + -1;

_61 replace with --> _61 = pre[_60];

_62 replace with --> _62 = _61 * tmod_72;

_67 replace with --> _67 = i_392 + prephitmp_470;

_69 replace with --> _69 = _68 * tmod_72;

_73 replace with --> _73 = _240 | _327;

_74 replace with --> _74 = MEM[(mapped_type &)__i$_M_node_351 + 24];

_77 replace with --> _77 = MEM[(mapped_type &)__i$_M_node_368 + 24];

j.2_88 replace with --> j.2_88 = j;

_91 replace with --> _91 = MEM[(int * *)&num];

_92 replace with --> _92 = MEM[(int * *)&num + 4B];

i.9_95 replace with --> i.9_95 = (unsigned int) i_100;

_97 replace with --> _97 = MEM[(int * *)&num + 4B];

_98 replace with --> _98 = *_120;

_104 replace with --> _104 = MEM[(struct _Rb_tree_node_base * *)&s + 8B];

_105 replace with --> _105 = b_409 & 1;

_113 replace with --> _113 = num.D.72607._M_impl._M_start;

_114 replace with --> _114 = (int) _92;

_115 replace with --> _115 = (int) _91;

_116 replace with --> _116 = _114 - _115;

_117 replace with --> _117 = _116 /[ex] 4;

_118 replace with --> _118 = (size_type) _117;

_120 replace with --> _120 = _412 + _200;

_121 replace with --> _121 = (int) _97;

_122 replace with --> _122 = (int) _96;

_123 replace with --> _123 = _121 - _122;

_124 replace with --> _124 = _123 /[ex] 4;

_125 replace with --> _125 = (size_type) _124;

ch.11_137 replace with --> ch.11_137 = (unsigned char) _135;

_138 replace with --> _138 = ch.11_137 + 208;

_140 replace with --> _140 = re_416 << 1;

_141 replace with --> _141 = re_416 << 3;

_142 replace with --> _142 = _140 + _141;

_144 replace with --> _144 = (long long int) ch_417;

ch.11_149 replace with --> ch.11_149 = (unsigned char) _147;

_150 replace with --> _150 = ch.11_149 + 208;

_152 replace with --> _152 = flag_166 * re_453;

ch.11_160 replace with --> ch.11_160 = (unsigned char) _158;

_161 replace with --> _161 = ch.11_160 + 208;

_163 replace with --> _163 = re_420 << 1;

_164 replace with --> _164 = re_420 << 3;

_165 replace with --> _165 = _163 + _164;

_167 replace with --> _167 = (long long int) ch_421;

ch.11_172 replace with --> ch.11_172 = (unsigned char) _170;

_173 replace with --> _173 = ch.11_172 + 208;

_175 replace with --> _175 = flag_21 * re_450;

_181 replace with --> _181 = MEM[(const long long unsigned int &)__i$_M_node_423 + 16];

_190 replace with --> _190 = MEM[(const long long unsigned int &)__i$_M_node_446 + 16];

_195 replace with --> _195 = (unsigned int) i_456;

_198 replace with --> _198 = &MEM[(struct __aligned_buffer *)__i$_M_node_205 + 16B]._M_storage;

_200 replace with --> _200 = _380 * 4;

ch.11_206 replace with --> ch.11_206 = (unsigned char) _132;

_207 replace with --> _207 = MEM[(const long long unsigned int &)__i$_M_node_205 + 16];

_208 replace with --> _208 = MEM[(const long long unsigned int &)__res$second_203 + 16];

_209 replace with --> _209 = ch.11_206 + 208;

_211 replace with --> _211 = (int) __insert_left_210;

_212 replace with --> _212 = MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count;

_213 replace with --> _213 = _212 + 1;

_217 replace with --> _217 = MEM[(const long long unsigned int &)__i$_M_node_425 + 16];

_226 replace with --> _226 = MEM[(const long long unsigned int &)__i$_M_node_447 + 16];

_234 replace with --> _234 = &MEM[(struct __aligned_buffer *)__i$_M_node_241 + 16B]._M_storage;

_235 replace with --> _235 = (int) _329;

_240 replace with --> _240 = __i$_M_node_274 != 0B;

_243 replace with --> _243 = MEM[(const long long unsigned int &)__i$_M_node_241 + 16];

_244 replace with --> _244 = MEM[(const long long unsigned int &)__res$second_239 + 16];

_247 replace with --> _247 = (int) __insert_left_246;

_248 replace with --> _248 = MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count;

_249 replace with --> _249 = _248 + 1;

ch.11_250 replace with --> ch.11_250 = (unsigned char) _20;

_253 replace with --> _253 = MEM[(const long long unsigned int &)__i$_M_node_427 + 16];

_262 replace with --> _262 = MEM[(const long long unsigned int &)__i$_M_node_448 + 16];

_263 replace with --> _263 = _271 /[ex] 4;

_265 replace with --> _265 = ch.11_250 + 208;

_270 replace with --> _270 = &MEM[(struct __aligned_buffer *)__i$_M_node_277 + 16B]._M_storage;

_271 replace with --> _271 = _235 - _350;

_276 replace with --> _276 = _387 | _386;

_279 replace with --> _279 = MEM[(const long long unsigned int &)__i$_M_node_277 + 16];

_280 replace with --> _280 = MEM[(const long long unsigned int &)__res$second_275 + 16];

_283 replace with --> _283 = (int) __insert_left_282;

_284 replace with --> _284 = MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count;

_285 replace with --> _285 = _284 + 1;

_327 replace with --> _327 = __res$second_275 == &MEM[(struct _Rb_tree *)&s]._M_impl._M_header;

_329 replace with --> _329 = MEM[(int * *)&num + 4B];

_346 replace with --> _346 = MEM[(mapped_type &)__i$_M_node_347 + 24];

_350 replace with --> _350 = (int) _308;

n.1_378 replace with --> n.1_378 = n;

_380 replace with --> _380 = (unsigned int) i_393;

_382 replace with --> _382 = __res$second_203 == &MEM[(struct _Rb_tree *)&s]._M_impl._M_header;

_385 replace with --> _385 = _388 | _382;

_386 replace with --> _386 = __res$second_239 == &MEM[(struct _Rb_tree *)&s]._M_impl._M_header;

_387 replace with --> _387 = __i$_M_node_238 != 0B;

_388 replace with --> _388 = __i$_M_node_202 != 0B;

_406 replace with --> _406 = _195 + 1;

pretmp_472 replace with --> pretmp_472 = MEM[(struct _Rb_tree_node_base * *)&s + 8B];


int main() ()
{
  struct _Rb_tree_node_base * const __i$_M_node;
  struct _Rb_tree_node_base * const __i$_M_node;
  struct _Rb_tree_node_base * const __i$_M_node;
  bool __insert_left;
  struct pair __res;
  struct _Rb_tree_node_base * __res$second;
  struct const_iterator __pos;
  bool __insert_left;
  struct pair __res;
  struct _Rb_tree_node_base * __res$second;
  struct const_iterator __pos;
  bool __insert_left;
  struct pair __res;
  struct _Rb_tree_node_base * __res$second;
  struct const_iterator __pos;
  long long int re;
  long long int flag;
  char ch;
  long long int re;
  long long int flag;
  char ch;
  long long unsigned int a;
  long long unsigned int b;
  long long unsigned int tmod;
  long long unsigned int t2;
  long long unsigned int t1;
  int tmp;
  int j;
  int i;
  int _20;
  int n.0_22;
  int _27;
  sizetype _30;
  long long unsigned int _31;
  long long unsigned int _32;
  int _33;
  long long unsigned int _34;
  long long unsigned int _35;
  sizetype _39;
  long long unsigned int _40;
  long long unsigned int _41;
  int _42;
  long long unsigned int _43;
  long long unsigned int _44;
  int n.1_49;
  int _50;
  int j.2_53;
  int _56;
  int _57;
  int n.1_58;
  long long unsigned int _59;
  int _60;
  long long unsigned int _61;
  long long unsigned int _62;
  long long unsigned int _65;
  int _67;
  long long unsigned int _68;
  long long unsigned int _69;
  bool _73;
  int _74;
  int _77;
  int j.2_82;
  int ans.3_84;
  int j.2_88;
  int j.8_89;
  int * const _91;
  int * const _92;
  unsigned int i.9_95;
  int * const _96;
  int * const _97;
  int _98;
  struct _Rb_tree_node_base * _104;
  long long unsigned int _105;
  int * _113;
  int _114;
  int _115;
  int _116;
  int _117;
  size_type _118;
  value_type & _120;
  int _121;
  int _122;
  int _123;
  int _124;
  size_type _125;
  int _132;
  int _135;
  unsigned char ch.11_137;
  unsigned char _138;
  long long int _140;
  long long int _141;
  long long int _142;
  long long int _144;
  long long int _145;
  int _147;
  unsigned char ch.11_149;
  unsigned char _150;
  long long int _152;
  int _158;
  unsigned char ch.11_160;
  unsigned char _161;
  long long int _163;
  long long int _164;
  long long int _165;
  long long int _167;
  long long int _168;
  int _170;
  unsigned char ch.11_172;
  unsigned char _173;
  long long int _175;
  const long long unsigned int _181;
  const long long unsigned int _190;
  unsigned int _195;
  void * _198;
  unsigned int _200;
  unsigned char ch.11_206;
  const long long unsigned int _207;
  const long long unsigned int _208;
  unsigned char _209;
  int _211;
  unsigned int _212;
  unsigned int _213;
  const long long unsigned int _217;
  const long long unsigned int _226;
  void * _234;
  int _235;
  bool _240;
  const long long unsigned int _243;
  const long long unsigned int _244;
  int _247;
  unsigned int _248;
  unsigned int _249;
  unsigned char ch.11_250;
  const long long unsigned int _253;
  const long long unsigned int _262;
  int _263;
  unsigned char _265;
  void * _270;
  int _271;
  bool _276;
  const long long unsigned int _279;
  const long long unsigned int _280;
  int _283;
  unsigned int _284;
  unsigned int _285;
  int * const _308;
  bool _327;
  int * const _329;
  int _346;
  int _350;
  int n.1_378;
  unsigned int _380;
  bool _382;
  int _384;
  bool _385;
  bool _386;
  bool _387;
  bool _388;
  unsigned int _406;
  int j.2_407;
  int n.1_408;
  int _410;
  sizetype _411;
  int * const _412;
  int _449;
  int prephitmp_451;
  int * const _454;
  int pretmp_466;
  int pretmp_467;
  int prephitmp_468;
  int prephitmp_470;
  struct _Rb_tree_node_base * pretmp_472;
  int pretmp_483;
  int prephitmp_484;
  int pretmp_485;
  int prephitmp_486;

;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  _132 = getchar ();
  ch_133 = (char) _132;
  ch.11_206 = (unsigned char) _132;
  _209 = ch.11_206 + 208;
  if (_209 > 9)
    goto <bb 3>;
  else
    goto <bb 87>;
;;    succ:       3
;;                87

;;   basic block 3, loop depth 0
;;    pred:       2
  # ch_348 = PHI <ch_133(2)>
;;    succ:       4

;;   basic block 4, loop depth 1
;;    pred:       3
;;                6
  # ch_415 = PHI <ch_348(3), ch_136(6)>
  # flag_418 = PHI <1(3), flag_153(6)>
  if (ch_415 == 45)
    goto <bb 5>;
  else
    goto <bb 6>;
;;    succ:       5
;;                6

;;   basic block 5, loop depth 1
;;    pred:       4
;;    succ:       6

;;   basic block 6, loop depth 1
;;    pred:       4
;;                5
  # flag_153 = PHI <flag_418(4), -1(5)>
  _135 = getchar ();
  ch_136 = (char) _135;
  ch.11_137 = (unsigned char) _135;
  _138 = ch.11_137 + 208;
  if (_138 > 9)
    goto <bb 4>;
  else
    goto <bb 87>;
;;    succ:       4
;;                87

;;   basic block 7, loop depth 1
;;    pred:       87
;;                7
  # re_416 = PHI <0(87), re_146(7)>
  # ch_417 = PHI <ch_289(87), ch_148(7)>
  _140 = re_416 << 1;
  _141 = re_416 << 3;
  _142 = _140 + _141;
  _144 = (long long int) ch_417;
  _145 = _142 + _144;
  re_146 = _145 + -48;
  _147 = getchar ();
  ch_148 = (char) _147;
  ch.11_149 = (unsigned char) _147;
  _150 = ch.11_149 + 208;
  if (_150 <= 9)
    goto <bb 7>;
  else
    goto <bb 8>;
;;    succ:       7
;;                8

;;   basic block 8, loop depth 0
;;    pred:       7
  # re_453 = PHI <re_146(7)>
  _152 = flag_166 * re_453;
  n.0_22 = (int) _152;
  n = n.0_22;
  if (n.0_22 > 0)
    goto <bb 9>;
  else
    goto <bb 89>;
;;    succ:       9
;;                89

;;   basic block 9, loop depth 1
;;    pred:       8
;;                15
  # i_389 = PHI <1(8), i_29(15)>
  _20 = getchar ();
  ch_156 = (char) _20;
  ch.11_250 = (unsigned char) _20;
  _265 = ch.11_250 + 208;
  if (_265 > 9)
    goto <bb 10>;
  else
    goto <bb 88>;
;;    succ:       10
;;                88

;;   basic block 10, loop depth 1
;;    pred:       9
  # ch_381 = PHI <ch_156(9)>
;;    succ:       11

;;   basic block 11, loop depth 2
;;    pred:       10
;;                13
  # ch_419 = PHI <ch_381(10), ch_159(13)>
  # flag_422 = PHI <1(10), flag_176(13)>
  if (ch_419 == 45)
    goto <bb 12>;
  else
    goto <bb 13>;
;;    succ:       12
;;                13

;;   basic block 12, loop depth 2
;;    pred:       11
;;    succ:       13

;;   basic block 13, loop depth 2
;;    pred:       11
;;                12
  # flag_176 = PHI <flag_422(11), -1(12)>
  _158 = getchar ();
  ch_159 = (char) _158;
  ch.11_160 = (unsigned char) _158;
  _161 = ch.11_160 + 208;
  if (_161 > 9)
    goto <bb 11>;
  else
    goto <bb 88>;
;;    succ:       11
;;                88

;;   basic block 14, loop depth 2
;;    pred:       88
;;                14
  # re_420 = PHI <0(88), re_169(14)>
  # ch_421 = PHI <ch_242(88), ch_171(14)>
  _163 = re_420 << 1;
  _164 = re_420 << 3;
  _165 = _163 + _164;
  _167 = (long long int) ch_421;
  _168 = _165 + _167;
  re_169 = _168 + -48;
  _170 = getchar ();
  ch_171 = (char) _170;
  ch.11_172 = (unsigned char) _170;
  _173 = ch.11_172 + 208;
  if (_173 <= 9)
    goto <bb 14>;
  else
    goto <bb 15>;
;;    succ:       14
;;                15

;;   basic block 15, loop depth 1
;;    pred:       14
  # re_450 = PHI <re_169(14)>
  _175 = flag_21 * re_450;
  _27 = (int) _175;
  _30 = (sizetype) i_389;
  MEM[symbol: a, index: _30, step: 4, offset: 0B] = _27;
  i_29 = i_389 + 1;
  i_24 = n;
  if (i_24 >= i_29)
    goto <bb 9>;
  else
    goto <bb 16>;
;;    succ:       9
;;                16

;;   basic block 16, loop depth 0
;;    pred:       15
  # i_456 = PHI <i_24(15)>
  # i_432 = PHI <i_24(15)>
  if (i_456 > 0)
    goto <bb 17>;
  else
    goto <bb 20>;
;;    succ:       17
;;                20

;;   basic block 17, loop depth 0
;;    pred:       16
  _195 = (unsigned int) i_456;
  _406 = _195 + 1;
  _384 = (int) _406;
;;    succ:       18

;;   basic block 18, loop depth 1
;;    pred:       17
;;                18
  # i_390 = PHI <1(17), i_37(18)>
  _39 = (sizetype) i_390;
  _31 = MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B];
  _32 = _31 * 19260817;
  _33 = MEM[symbol: a, index: _39, step: 4, offset: 0B];
  _34 = (long long unsigned int) _33;
  _35 = _34 + _32;
  MEM[symbol: pre, index: _39, step: 8, offset: 0B] = _35;
  i_37 = i_390 + 1;
  if (i_37 != _384)
    goto <bb 18>;
  else
    goto <bb 19>;
;;    succ:       18
;;                19

;;   basic block 19, loop depth 1
;;    pred:       18
;;                19
  # i_391 = PHI <i_432(18), i_46(19)>
  _411 = (sizetype) i_391;
  _40 = MEM[symbol: suf, index: _411, step: 8, offset: 8B];
  _41 = _40 * 19260817;
  _42 = MEM[symbol: a, index: _411, step: 4, offset: 0B];
  _43 = (long long unsigned int) _42;
  _44 = _43 + _41;
  MEM[symbol: suf, index: _411, step: 8, offset: 0B] = _44;
  i_46 = i_391 + -1;
  if (i_46 > 0)
    goto <bb 19>;
  else
    goto <bb 20>;
;;    succ:       19
;;                20

;;   basic block 20, loop depth 0
;;    pred:       19
;;                16
  # i_482 = PHI <i_432(19), i_432(16)>
  j = 1;
  if (i_482 > 0)
    goto <bb 22>;
  else
    goto <bb 21>;
;;    succ:       22
;;                21

;;   basic block 21, loop depth 0
;;    pred:       20
;;                89
  pretmp_483 = ans;
  goto <bb 78>;
;;    succ:       78

;;   basic block 22, loop depth 0
;;    pred:       20
  pretmp_485 = ans;
;;    succ:       23

;;   basic block 23, loop depth 1
;;    pred:       22
;;                77
  # j.2_407 = PHI <1(22), j.8_89(77)>
  # n.1_408 = PHI <i_482(22), n.1_49(77)>
  # prephitmp_486 = PHI <pretmp_485(22), prephitmp_468(77)>
  _50 = n.1_408 / j.2_407;
  if (_50 < prephitmp_486)
    goto <bb 77>;
  else
    goto <bb 24>;
;;    succ:       77
;;                24

;;   basic block 24, loop depth 1
;;    pred:       23
  _104 = MEM[(struct _Rb_tree_node_base * *)&s + 8B];
  std::_Rb_tree<long long unsigned int, std::pair<const long long unsigned int, int>, std::_Select1st<std::pair<const long long unsigned int, int> >, std::less<long long unsigned int>, std::allocator<std::pair<const long long unsigned int, int> > >::_M_erase (&s._M_t, _104);
  MEM[(struct _Rb_tree_node_base * &)&s + 12] = &MEM[(struct _Rb_tree *)&s]._M_impl._M_header;
  MEM[(struct _Rb_tree_node_base * &)&s + 8] = 0B;
  MEM[(struct _Rb_tree_node_base * &)&s + 16] = &MEM[(struct _Rb_tree *)&s]._M_impl._M_header;
  MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count = 0;
  j.2_53 = j;
  b_54 = (long long unsigned int) j.2_53;
  if (b_54 != 0)
    goto <bb 25>;
  else
    goto <bb 29>;
;;    succ:       25
;;                29

;;   basic block 25, loop depth 1
;;    pred:       24
  # b_293 = PHI <b_54(24)>
;;    succ:       26

;;   basic block 26, loop depth 2
;;    pred:       25
;;                28
  # b_409 = PHI <b_293(25), b_110(28)>
  # tmod_413 = PHI <1(25), tmod_112(28)>
  # a_414 = PHI <19260817(25), a_109(28)>
  _105 = b_409 & 1;
  if (_105 != 0)
    goto <bb 27>;
  else
    goto <bb 28>;
;;    succ:       27
;;                28

;;   basic block 27, loop depth 2
;;    pred:       26
  tmod_108 = a_414 * tmod_413;
;;    succ:       28

;;   basic block 28, loop depth 2
;;    pred:       26
;;                27
  # tmod_112 = PHI <tmod_413(26), tmod_108(27)>
  a_109 = a_414 * a_414;
  b_110 = b_409 >> 1;
  if (b_110 != 0)
    goto <bb 26>;
  else
    goto <bb 29>;
;;    succ:       26
;;                29

;;   basic block 29, loop depth 1
;;    pred:       28
;;                24
  # tmod_72 = PHI <tmod_112(28), 1(24)>
  n.1_378 = n;
  if (j.2_53 <= n.1_378)
    goto <bb 30>;
  else
    goto <bb 73>;
;;    succ:       30
;;                73

;;   basic block 30, loop depth 1
;;    pred:       29
  # _449 = PHI <j.2_53(29)>
  # prephitmp_451 = PHI <j.2_53(29)>
;;    succ:       31

;;   basic block 31, loop depth 2
;;    pred:       30
;;                72
  # i_392 = PHI <1(30), i_83(72)>
  # tmp_394 = PHI <0(30), tmp_6(72)>
  # _410 = PHI <_449(30), _57(72)>
  # prephitmp_470 = PHI <prephitmp_451(30), j.2_82(72)>
  # __i$_M_node_473 = PHI <0B(30), __i$_M_node_366(72)>
  _59 = pre[_410];
  _60 = i_392 + -1;
  _61 = pre[_60];
  _62 = _61 * tmod_72;
  t1_63 = _59 - _62;
  _65 = suf[i_392];
  _67 = i_392 + prephitmp_470;
  _68 = suf[_67];
  if (__i$_M_node_473 != 0B)
    goto <bb 32>;
  else
    goto <bb 82>;
;;    succ:       32
;;                82

;;   basic block 32, loop depth 2
;;    pred:       31
  # __i$_M_node_199 = PHI <__i$_M_node_473(31)>
;;    succ:       33

;;   basic block 33, loop depth 3
;;    pred:       32
;;                36
  # __i$_M_node_423 = PHI <__i$_M_node_199(32), __i$_M_node_233(36)>
  # __i$_M_node_424 = PHI <&MEM[(struct _Rb_tree *)&s]._M_impl._M_header(32), __i$_M_node_232(36)>
  _181 = MEM[(const long long unsigned int &)__i$_M_node_423 + 16];
  if (t1_63 <= _181)
    goto <bb 34>;
  else
    goto <bb 35>;
;;    succ:       34
;;                35

;;   basic block 34, loop depth 3
;;    pred:       33
  __i$_M_node_183 = MEM[(struct _Rb_tree_node_base * *)__i$_M_node_423 + 8B];
  goto <bb 36>;
;;    succ:       36

;;   basic block 35, loop depth 3
;;    pred:       33
  __i$_M_node_184 = MEM[(struct _Rb_tree_node_base * *)__i$_M_node_423 + 12B];
;;    succ:       36

;;   basic block 36, loop depth 3
;;    pred:       34
;;                35
  # __i$_M_node_233 = PHI <__i$_M_node_183(34), __i$_M_node_184(35)>
  # __i$_M_node_232 = PHI <__i$_M_node_423(34), __i$_M_node_424(35)>
  if (__i$_M_node_233 != 0B)
    goto <bb 33>;
  else
    goto <bb 37>;
;;    succ:       33
;;                37

;;   basic block 37, loop depth 2
;;    pred:       36
  # __i$_M_node_446 = PHI <__i$_M_node_232(36)>
  # __i$_M_node_295 = PHI <__i$_M_node_232(36)>
  if (__i$_M_node_446 == &MEM[(struct _Rb_tree *)&s]._M_impl._M_header)
    goto <bb 82>;
  else
    goto <bb 38>;
;;    succ:       82
;;                38

;;   basic block 38, loop depth 2
;;    pred:       37
  _190 = MEM[(const long long unsigned int &)__i$_M_node_446 + 16];
  if (t1_63 < _190)
    goto <bb 82>;
  else
    goto <bb 44>;
;;    succ:       82
;;                44

;;   basic block 39, loop depth 2
;;   Invalid sum of incoming frequencies 122, should be 18
;;    pred:       82
  _382 = __res$second_203 == &MEM[(struct _Rb_tree *)&s]._M_impl._M_header;
  _388 = __i$_M_node_202 != 0B;
  _385 = _388 | _382;
  if (_385 != 0)
    goto <bb 41>;
  else
    goto <bb 40>;
;;    succ:       41
;;                40

;;   basic block 40, loop depth 2
;;    pred:       39
  _207 = MEM[(const long long unsigned int &)__i$_M_node_205 + 16];
  _208 = MEM[(const long long unsigned int &)__res$second_203 + 16];
  __insert_left_75 = _207 < _208;
;;    succ:       41

;;   basic block 41, loop depth 2
;;    pred:       40
;;                39
  # __insert_left_210 = PHI <__insert_left_75(40), 1(39)>
  _211 = (int) __insert_left_210;
  std::_Rb_tree_insert_and_rebalance (_211, __i$_M_node_205, __res$second_203, &MEM[(struct _Rb_tree *)&s]._M_impl._M_header);
  _212 = MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count;
  _213 = _212 + 1;
  MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count = _213;
  goto <bb 43>;
;;    succ:       43

;;   basic block 42, loop depth 2
;;    pred:       82
  operator delete (__i$_M_node_205);
;;    succ:       43

;;   basic block 43, loop depth 2
;;    pred:       41
;;                42
  # __i$_M_node_330 = PHI <__i$_M_node_205(41), __i$_M_node_202(42)>
;;    succ:       44

;;   basic block 44, loop depth 2
;;    pred:       38
;;                43
  # __i$_M_node_351 = PHI <__i$_M_node_295(38), __i$_M_node_330(43)>
  _74 = MEM[(mapped_type &)__i$_M_node_351 + 24];
  if (_74 == 0)
    goto <bb 45>;
  else
    goto <bb 85>;
;;    succ:       45
;;                85

;;   basic block 45, loop depth 2
;;    pred:       44
  _69 = _68 * tmod_72;
  t2_70 = _65 - _69;
  __i$_M_node_215 = MEM[(struct _Rb_tree_node_base * *)&s + 8B];
  if (__i$_M_node_215 != 0B)
    goto <bb 46>;
  else
    goto <bb 83>;
;;    succ:       46
;;                83

;;   basic block 46, loop depth 2
;;    pred:       45
  # __i$_M_node_373 = PHI <__i$_M_node_215(45)>
;;    succ:       47

;;   basic block 47, loop depth 3
;;    pred:       46
;;                50
  # __i$_M_node_425 = PHI <__i$_M_node_373(46), __i$_M_node_197(50)>
  # __i$_M_node_426 = PHI <&MEM[(struct _Rb_tree *)&s]._M_impl._M_header(46), __i$_M_node_196(50)>
  _217 = MEM[(const long long unsigned int &)__i$_M_node_425 + 16];
  if (t2_70 <= _217)
    goto <bb 48>;
  else
    goto <bb 49>;
;;    succ:       48
;;                49

;;   basic block 48, loop depth 3
;;    pred:       47
  __i$_M_node_219 = MEM[(struct _Rb_tree_node_base * *)__i$_M_node_425 + 8B];
  goto <bb 50>;
;;    succ:       50

;;   basic block 49, loop depth 3
;;    pred:       47
  __i$_M_node_220 = MEM[(struct _Rb_tree_node_base * *)__i$_M_node_425 + 12B];
;;    succ:       50

;;   basic block 50, loop depth 3
;;    pred:       48
;;                49
  # __i$_M_node_197 = PHI <__i$_M_node_219(48), __i$_M_node_220(49)>
  # __i$_M_node_196 = PHI <__i$_M_node_425(48), __i$_M_node_426(49)>
  if (__i$_M_node_197 != 0B)
    goto <bb 47>;
  else
    goto <bb 51>;
;;    succ:       47
;;                51

;;   basic block 51, loop depth 2
;;    pred:       50
  # __i$_M_node_447 = PHI <__i$_M_node_196(50)>
  # __i$_M_node_309 = PHI <__i$_M_node_196(50)>
  if (__i$_M_node_447 == &MEM[(struct _Rb_tree *)&s]._M_impl._M_header)
    goto <bb 83>;
  else
    goto <bb 52>;
;;    succ:       83
;;                52

;;   basic block 52, loop depth 2
;;    pred:       51
  _226 = MEM[(const long long unsigned int &)__i$_M_node_447 + 16];
  if (t2_70 < _226)
    goto <bb 83>;
  else
    goto <bb 91>;
;;    succ:       83
;;                91

;;   basic block 53, loop depth 2
;;    pred:       83
  _386 = __res$second_239 == &MEM[(struct _Rb_tree *)&s]._M_impl._M_header;
  _387 = __i$_M_node_238 != 0B;
  _276 = _387 | _386;
  if (_276 != 0)
    goto <bb 55>;
  else
    goto <bb 54>;
;;    succ:       55
;;                54

;;   basic block 54, loop depth 2
;;    pred:       53
  _243 = MEM[(const long long unsigned int &)__i$_M_node_241 + 16];
  _244 = MEM[(const long long unsigned int &)__res$second_239 + 16];
  __insert_left_273 = _243 < _244;
;;    succ:       55

;;   basic block 55, loop depth 2
;;    pred:       54
;;                53
  # __insert_left_246 = PHI <__insert_left_273(54), 1(53)>
  _247 = (int) __insert_left_246;
  std::_Rb_tree_insert_and_rebalance (_247, __i$_M_node_241, __res$second_239, &MEM[(struct _Rb_tree *)&s]._M_impl._M_header);
  _248 = MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count;
  _249 = _248 + 1;
  MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count = _249;
  goto <bb 57>;
;;    succ:       57

;;   basic block 56, loop depth 2
;;    pred:       83
  operator delete (__i$_M_node_241);
;;    succ:       57

;;   basic block 57, loop depth 2
;;    pred:       55
;;                56
  # __i$_M_node_368 = PHI <__i$_M_node_241(55), __i$_M_node_238(56)>
  _77 = MEM[(mapped_type &)__i$_M_node_368 + 24];
  if (_77 == 0)
    goto <bb 84>;
  else
    goto <bb 85>;
;;    succ:       84
;;                85

;;   basic block 58, loop depth 2
;;    pred:       84
;;                90
  # __i$_M_node_343 = PHI <__i$_M_node_251(84), __i$_M_node_349(90)>
;;    succ:       59

;;   basic block 59, loop depth 3
;;    pred:       58
;;                62
  # __i$_M_node_427 = PHI <__i$_M_node_343(58), __i$_M_node_155(62)>
  # __i$_M_node_428 = PHI <&MEM[(struct _Rb_tree *)&s]._M_impl._M_header(58), __i$_M_node_178(62)>
  _253 = MEM[(const long long unsigned int &)__i$_M_node_427 + 16];
  if (t1_63 <= _253)
    goto <bb 60>;
  else
    goto <bb 61>;
;;    succ:       60
;;                61

;;   basic block 60, loop depth 3
;;    pred:       59
  __i$_M_node_255 = MEM[(struct _Rb_tree_node_base * *)__i$_M_node_427 + 8B];
  goto <bb 62>;
;;    succ:       62

;;   basic block 61, loop depth 3
;;    pred:       59
  __i$_M_node_256 = MEM[(struct _Rb_tree_node_base * *)__i$_M_node_427 + 12B];
;;    succ:       62

;;   basic block 62, loop depth 3
;;    pred:       60
;;                61
  # __i$_M_node_155 = PHI <__i$_M_node_255(60), __i$_M_node_256(61)>
  # __i$_M_node_178 = PHI <__i$_M_node_427(60), __i$_M_node_428(61)>
  if (__i$_M_node_155 != 0B)
    goto <bb 59>;
  else
    goto <bb 63>;
;;    succ:       59
;;                63

;;   basic block 63, loop depth 2
;;    pred:       62
  # __i$_M_node_448 = PHI <__i$_M_node_178(62)>
  # __i$_M_node_434 = PHI <__i$_M_node_178(62)>
  if (__i$_M_node_448 == &MEM[(struct _Rb_tree *)&s]._M_impl._M_header)
    goto <bb 86>;
  else
    goto <bb 64>;
;;    succ:       86
;;                64

;;   basic block 64, loop depth 2
;;    pred:       63
  _262 = MEM[(const long long unsigned int &)__i$_M_node_448 + 16];
  if (t1_63 < _262)
    goto <bb 86>;
  else
    goto <bb 70>;
;;    succ:       86
;;                70

;;   basic block 65, loop depth 2
;;    pred:       86
  _327 = __res$second_275 == &MEM[(struct _Rb_tree *)&s]._M_impl._M_header;
  _240 = __i$_M_node_274 != 0B;
  _73 = _240 | _327;
  if (_73 != 0)
    goto <bb 67>;
  else
    goto <bb 66>;
;;    succ:       67
;;                66

;;   basic block 66, loop depth 2
;;    pred:       65
  _279 = MEM[(const long long unsigned int &)__i$_M_node_277 + 16];
  _280 = MEM[(const long long unsigned int &)__res$second_275 + 16];
  __insert_left_79 = _279 < _280;
;;    succ:       67

;;   basic block 67, loop depth 2
;;    pred:       66
;;                65
  # __insert_left_282 = PHI <__insert_left_79(66), 1(65)>
  _283 = (int) __insert_left_282;
  std::_Rb_tree_insert_and_rebalance (_283, __i$_M_node_277, __res$second_275, &MEM[(struct _Rb_tree *)&s]._M_impl._M_header);
  _284 = MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count;
  _285 = _284 + 1;
  MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count = _285;
  goto <bb 69>;
;;    succ:       69

;;   basic block 68, loop depth 2
;;    pred:       86
  operator delete (__i$_M_node_277);
;;    succ:       69

;;   basic block 69, loop depth 2
;;    pred:       67
;;                68
  # __i$_M_node_364 = PHI <__i$_M_node_277(67), __i$_M_node_274(68)>
;;    succ:       70

;;   basic block 70, loop depth 2
;;    pred:       64
;;                69
  # __i$_M_node_365 = PHI <__i$_M_node_434(64), __i$_M_node_364(69)>
  MEM[(mapped_type &)__i$_M_node_365 + 24] = 1;
  tmp_81 = tmp_394 + 1;
;;    succ:       71

;;   basic block 71, loop depth 2
;;    pred:       85
;;                70
  # tmp_6 = PHI <tmp_394(85), tmp_81(70)>
  j.2_82 = j;
  i_83 = i_392 + j.2_82;
  _56 = j.2_82 + i_83;
  _57 = _56 + -1;
  n.1_58 = n;
  if (_57 <= n.1_58)
    goto <bb 72>;
  else
    goto <bb 73>;
;;    succ:       72
;;                73

;;   basic block 72, loop depth 2
;;    pred:       71
  pretmp_472 = MEM[(struct _Rb_tree_node_base * *)&s + 8B];
  __i$_M_node_366 = pretmp_472;
  goto <bb 31>;
;;    succ:       31

;;   basic block 73, loop depth 1
;;    pred:       71
;;                29
  # tmp_201 = PHI <tmp_6(71), 0(29)>
  ans.3_84 = ans;
  if (ans.3_84 < tmp_201)
    goto <bb 74>;
  else
    goto <bb 75>;
;;    succ:       74
;;                75

;;   basic block 74, loop depth 1
;;    pred:       73
  ans = tmp_201;
  _113 = num.D.72607._M_impl._M_start;
  MEM[(int * *)&num + 4B] = _113;
  std::vector<int>::push_back (&num, &j);
  pretmp_466 = ans;
  goto <bb 77>;
;;    succ:       77

;;   basic block 75, loop depth 1
;;    pred:       73
  if (tmp_201 == ans.3_84)
    goto <bb 76>;
  else
    goto <bb 77>;
;;    succ:       76
;;                77

;;   basic block 76, loop depth 1
;;    pred:       75
  std::vector<int>::push_back (&num, &j);
  pretmp_467 = ans;
;;    succ:       77

;;   basic block 77, loop depth 1
;;    pred:       23
;;                74
;;                75
;;                76
  # prephitmp_468 = PHI <prephitmp_486(23), pretmp_466(74), ans.3_84(75), pretmp_467(76)>
  j.2_88 = j;
  j.8_89 = j.2_88 + 1;
  j = j.8_89;
  n.1_49 = n;
  if (n.1_49 >= j.8_89)
    goto <bb 23>;
  else
    goto <bb 78>;
;;    succ:       23
;;                78

;;   basic block 78, loop depth 0
;;    pred:       77
;;                21
  # prephitmp_484 = PHI <prephitmp_468(77), pretmp_483(21)>
  _91 = MEM[(int * *)&num];
  _92 = MEM[(int * *)&num + 4B];
  _114 = (int) _92;
  _115 = (int) _91;
  _116 = _114 - _115;
  _117 = _116 /[ex] 4;
  _118 = (size_type) _117;
  printf ("%d %d\n", prephitmp_484, _118);
  _308 = MEM[(int * *)&num];
  _329 = MEM[(int * *)&num + 4B];
  _235 = (int) _329;
  _350 = (int) _308;
  _271 = _235 - _350;
  _263 = _271 /[ex] 4;
  if (_263 != 0)
    goto <bb 80>;
  else
    goto <bb 79>;
;;    succ:       80
;;                79

;;   basic block 79, loop depth 0
;;    pred:       78
;;                81
  j ={v} {CLOBBER};
  return 0;
;;    succ:       EXIT

;;   basic block 80, loop depth 0
;;    pred:       78
  # _454 = PHI <_308(78)>
;;    succ:       81

;;   basic block 81, loop depth 1
;;    pred:       80
;;                81
  # i_393 = PHI <0(80), i_100(81)>
  # _412 = PHI <_454(80), _96(81)>
  _380 = (unsigned int) i_393;
  _200 = _380 * 4;
  _120 = _412 + _200;
  _98 = *_120;
  printf ("%d ", _98);
  i_100 = i_393 + 1;
  i.9_95 = (unsigned int) i_100;
  _96 = MEM[(int * *)&num];
  _97 = MEM[(int * *)&num + 4B];
  _121 = (int) _97;
  _122 = (int) _96;
  _123 = _121 - _122;
  _124 = _123 /[ex] 4;
  _125 = (size_type) _124;
  if (i.9_95 < _125)
    goto <bb 81>;
  else
    goto <bb 79>;
;;    succ:       81
;;                79

;;   basic block 82, loop depth 2
;;    pred:       38
;;                37
;;                31
  # __i$_M_node_10 = PHI <__i$_M_node_295(38), __i$_M_node_446(37), &MEM[(struct _Rb_tree *)&s]._M_impl._M_header(31)>
  MEM[(struct _Rb_tree_const_iterator *)&__pos] = __i$_M_node_10;
  __i$_M_node_205 = operator new (32);
  _198 = &MEM[(struct __aligned_buffer *)__i$_M_node_205 + 16B]._M_storage;
  MEM[(struct pair *)__i$_M_node_205 + 16B].first = t1_63;
  MEM[(struct pair *)__i$_M_node_205 + 16B].second = 0;
  __res = std::_Rb_tree<long long unsigned int, std::pair<const long long unsigned int, int>, std::_Select1st<std::pair<const long long unsigned int, int> >, std::less<long long unsigned int>, std::allocator<std::pair<const long long unsigned int, int> > >::_M_get_insert_hint_unique_pos (&s._M_t, __pos, _198);
  __i$_M_node_202 = MEM[(struct pair *)&__res];
  __res$second_203 = MEM[(struct pair *)&__res + 4B];
  if (__res$second_203 != 0B)
    goto <bb 39>;
  else
    goto <bb 42>;
;;    succ:       39
;;                42

;;   basic block 83, loop depth 2
;;    pred:       52
;;                51
;;                45
  # __i$_M_node_325 = PHI <__i$_M_node_309(52), __i$_M_node_447(51), &MEM[(struct _Rb_tree *)&s]._M_impl._M_header(45)>
  MEM[(struct _Rb_tree_const_iterator *)&__pos] = __i$_M_node_325;
  __i$_M_node_241 = operator new (32);
  _234 = &MEM[(struct __aligned_buffer *)__i$_M_node_241 + 16B]._M_storage;
  MEM[(struct pair *)__i$_M_node_241 + 16B].first = t2_70;
  MEM[(struct pair *)__i$_M_node_241 + 16B].second = 0;
  __res = std::_Rb_tree<long long unsigned int, std::pair<const long long unsigned int, int>, std::_Select1st<std::pair<const long long unsigned int, int> >, std::less<long long unsigned int>, std::allocator<std::pair<const long long unsigned int, int> > >::_M_get_insert_hint_unique_pos (&s._M_t, __pos, _234);
  __i$_M_node_238 = MEM[(struct pair *)&__res];
  __res$second_239 = MEM[(struct pair *)&__res + 4B];
  if (__res$second_239 != 0B)
    goto <bb 53>;
  else
    goto <bb 56>;
;;    succ:       53
;;                56

;;   basic block 84, loop depth 2
;;    pred:       57
  __i$_M_node_251 = MEM[(struct _Rb_tree_node_base * *)&s + 8B];
  if (__i$_M_node_251 != 0B)
    goto <bb 58>;
  else
    goto <bb 86>;
;;    succ:       58
;;                86

;;   basic block 85, loop depth 2
;;    pred:       44
;;                57
;;                91
  goto <bb 71>;
;;    succ:       71

;;   basic block 86, loop depth 2
;;    pred:       64
;;                63
;;                84
  # __i$_M_node_372 = PHI <__i$_M_node_434(64), __i$_M_node_448(63), &MEM[(struct _Rb_tree *)&s]._M_impl._M_header(84)>
  MEM[(struct _Rb_tree_const_iterator *)&__pos] = __i$_M_node_372;
  __i$_M_node_277 = operator new (32);
  _270 = &MEM[(struct __aligned_buffer *)__i$_M_node_277 + 16B]._M_storage;
  MEM[(struct pair *)__i$_M_node_277 + 16B].first = t1_63;
  MEM[(struct pair *)__i$_M_node_277 + 16B].second = 0;
  __res = std::_Rb_tree<long long unsigned int, std::pair<const long long unsigned int, int>, std::_Select1st<std::pair<const long long unsigned int, int> >, std::less<long long unsigned int>, std::allocator<std::pair<const long long unsigned int, int> > >::_M_get_insert_hint_unique_pos (&s._M_t, __pos, _270);
  __i$_M_node_274 = MEM[(struct pair *)&__res];
  __res$second_275 = MEM[(struct pair *)&__res + 4B];
  if (__res$second_275 != 0B)
    goto <bb 65>;
  else
    goto <bb 68>;
;;    succ:       65
;;                68

;;   basic block 87, loop depth 0
;;    pred:       2
;;                6
  # ch_289 = PHI <ch_133(2), ch_136(6)>
  # flag_166 = PHI <1(2), flag_153(6)>
  goto <bb 7>;
;;    succ:       7

;;   basic block 88, loop depth 1
;;    pred:       9
;;                13
  # ch_242 = PHI <ch_156(9), ch_159(13)>
  # flag_21 = PHI <1(9), flag_176(13)>
  goto <bb 14>;
;;    succ:       14

;;   basic block 89, loop depth 0
;;    pred:       8
  j = 1;
  goto <bb 21>;
;;    succ:       21

;;   basic block 90, loop depth 2
;;    pred:       91
  __i$_M_node_349 = MEM[(struct _Rb_tree_node_base * *)&s + 8B];
  goto <bb 58>;
;;    succ:       58

;;   basic block 91, loop depth 2
;;    pred:       52
  # __i$_M_node_347 = PHI <__i$_M_node_309(52)>
  _346 = MEM[(mapped_type &)__i$_M_node_347 + 24];
  if (_346 == 0)
    goto <bb 90>;
  else
    goto <bb 85>;
;;    succ:       90
;;                85

}


Partition 0: size 4 align 4
	j
Inserting a value copy on edge BB3->BB4 : PART.81 = 1
Inserting a value copy on edge BB5->BB6 : PART.81 = -1
Inserting a value copy on edge BB87->BB7 : PART.76 = 0
Inserting a value copy on edge BB8->BB9 : PART.4 = 1
Inserting a value copy on edge BB10->BB11 : PART.97 = 1
Inserting a value copy on edge BB12->BB13 : PART.97 = -1
Inserting a value copy on edge BB88->BB14 : PART.92 = 0
Inserting a partition copy on edge BB15->BB16 :PART.168 = PART.164
Inserting a value copy on edge BB17->BB18 : PART.11 = 1
Inserting a partition copy on edge BB18->BB19 :PART.18 = PART.164
Inserting a partition copy on edge BB22->BB23 :PART.19 = PART.164
Inserting a value copy on edge BB22->BB23 : PART.42 = 1
Inserting a value copy on edge BB25->BB26 : PART.52 = 19260817
Inserting a value copy on edge BB25->BB26 : PART.53 = 1
Inserting a value copy on edge BB24->BB29 : PART.53 = 1
Inserting a partition copy on edge BB29->BB30 :PART.39 = PART.23
Inserting a value copy on edge BB30->BB31 : PART.106 = 0B
Inserting a value copy on edge BB30->BB31 : PART.0 = 0
Inserting a value copy on edge BB30->BB31 : PART.40 = 1
Inserting a value copy on edge BB32->BB33 : PART.120 = &MEM[(struct _Rb_tree *)&s]._M_impl._M_header
Inserting a partition copy on edge BB34->BB36 :PART.120 = PART.106
Inserting a partition copy on edge BB34->BB36 :PART.106 = PART.100
Inserting a partition copy on edge BB36->BB37 :PART.165 = PART.120
Inserting a value copy on edge BB39->BB41 : PART.37 = 1
Inserting a partition copy on edge BB42->BB43 :PART.120 = PART.108
Inserting a value copy on edge BB46->BB47 : PART.103 = &MEM[(struct _Rb_tree *)&s]._M_impl._M_header
Inserting a partition copy on edge BB48->BB50 :PART.103 = PART.104
Inserting a partition copy on edge BB48->BB50 :PART.104 = PART.118
Inserting a partition copy on edge BB50->BB51 :PART.166 = PART.103
Inserting a value copy on edge BB53->BB55 : PART.129 = 1
Inserting a partition copy on edge BB56->BB57 :PART.126 = PART.123
Inserting a value copy on edge BB58->BB59 : PART.98 = &MEM[(struct _Rb_tree *)&s]._M_impl._M_header
Inserting a partition copy on edge BB60->BB62 :PART.98 = PART.82
Inserting a partition copy on edge BB60->BB62 :PART.82 = PART.135
Inserting a partition copy on edge BB62->BB63 :PART.167 = PART.98
Inserting a value copy on edge BB65->BB67 : PART.146 = 1
Inserting a partition copy on edge BB68->BB69 :PART.98 = PART.141
Inserting a value copy on edge BB29->BB73 : PART.0 = 0
Inserting a value copy on edge BB80->BB81 : PART.49 = 0
Inserting a partition copy on edge BB37->BB82 :PART.120 = PART.165
Inserting a value copy on edge BB31->BB82 : PART.120 = &MEM[(struct _Rb_tree *)&s]._M_impl._M_header
Inserting a partition copy on edge BB51->BB83 :PART.103 = PART.166
Inserting a value copy on edge BB45->BB83 : PART.103 = &MEM[(struct _Rb_tree *)&s]._M_impl._M_header
Inserting a partition copy on edge BB63->BB86 :PART.98 = PART.167
Inserting a value copy on edge BB84->BB86 : PART.98 = &MEM[(struct _Rb_tree *)&s]._M_impl._M_header
Inserting a value copy on edge BB2->BB87 : PART.81 = 1
Inserting a value copy on edge BB9->BB88 : PART.97 = 1

;; Generating RTL for gimple basic block 2

;; _132 = getchar ();

(call_insn 53 52 54 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:11 -1
     (nil)
    (nil))

(insn 54 53 0 (set (reg:SI 149 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:11 -1
     (nil))

;; ch_133 = (char) _132;

(insn 55 54 0 (set (reg/v:QI 151 [ ch ])
        (subreg:QI (reg:SI 149 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:11 -1
     (nil))

;; if (_209 > 9)

(insn 56 55 57 (parallel [
            (set (reg:QI 261 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 149 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 -1
     (nil))

(insn 57 56 58 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 261 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 -1
     (nil))

(jump_insn 58 57 0 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 -1
     (int_list:REG_BR_PROB 900 (nil)))

;; Generating RTL for gimple basic block 3

;; Generating RTL for gimple basic block 4

;; if (ch_415 == 45)

(insn 61 60 62 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 151 [ ch ])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 -1
     (nil))

(jump_insn 62 61 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:\LHX\7.5 contest\t1.cpp:13 -1
     (int_list:REG_BR_PROB 7200 (nil)))

;; Generating RTL for gimple basic block 5

;; Generating RTL for gimple basic block 6

;; 

(code_label 64 63 65 116 "" [0 uses])

(note 65 64 0 NOTE_INSN_BASIC_BLOCK)

;; _135 = getchar ();

(call_insn 66 65 67 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:14 -1
     (nil)
    (nil))

(insn 67 66 0 (set (reg:SI 150 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:14 -1
     (nil))

;; ch_136 = (char) _135;

(insn 68 67 0 (set (reg/v:QI 151 [ ch ])
        (subreg:QI (reg:SI 150 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:14 -1
     (nil))

;; if (_138 > 9)

(insn 70 68 71 6 (parallel [
            (set (reg:QI 262 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 150 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 -1
     (nil))

(insn 71 70 72 6 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 262 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 -1
     (nil))

(jump_insn 72 71 75 6 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 69)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 -1
     (int_list:REG_BR_PROB 9100 (nil)))

(note 75 72 73 93 [bb 93] NOTE_INSN_BASIC_BLOCK)

(jump_insn 73 75 74 93 (set (pc)
        (label_ref 0)) D:\LHX\7.5 contest\t1.cpp:12 -1
     (nil))

(barrier 74 73 0)

;; Generating RTL for gimple basic block 7

;; _145 = _142 + _144;

(insn 77 76 78 (parallel [
            (set (reg:DI 263 [ D.83229 ])
                (ashift:DI (reg/v:DI 159 [ re ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))

(insn 78 77 79 (parallel [
            (set (reg:DI 264 [ D.83229 ])
                (ashift:DI (reg/v:DI 159 [ re ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))

(insn 79 78 80 (parallel [
            (set (reg:DI 265 [ D.83229 ])
                (plus:DI (reg:DI 263 [ D.83229 ])
                    (reg:DI 264 [ D.83229 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))

(insn 80 79 81 (clobber (reg:DI 266 [ D.83229 ])) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))

(insn 81 80 82 (set (reg:SI 267)
        (sign_extend:SI (reg/v:QI 151 [ ch ]))) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))

(insn 82 81 83 (parallel [
            (set (reg:DI 266 [ D.83229 ])
                (sign_extend:DI (reg:SI 267)))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))

(insn 83 82 0 (parallel [
            (set (reg:DI 158 [ D.83229 ])
                (plus:DI (reg:DI 265 [ D.83229 ])
                    (reg:DI 266 [ D.83229 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))

;; re_146 = _145 + -48;

(insn 84 83 0 (parallel [
            (set (reg/v:DI 159 [ re ])
                (plus:DI (reg:DI 158 [ D.83229 ])
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))

;; _147 = getchar ();

(call_insn 85 84 86 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil)
    (nil))

(insn 86 85 0 (set (reg:SI 160 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))

;; ch_148 = (char) _147;

(insn 87 86 0 (set (reg/v:QI 151 [ ch ])
        (subreg:QI (reg:SI 160 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))

;; if (_150 <= 9)

(insn 89 87 90 (parallel [
            (set (reg:QI 268 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 160 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))

(insn 90 89 91 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 268 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))

(jump_insn 91 90 0 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) D:\LHX\7.5 contest\t1.cpp:16 -1
     (int_list:REG_BR_PROB 9100 (nil)))

;; Generating RTL for gimple basic block 8

;; _22 = (int) _152;

(insn 93 92 94 (parallel [
            (set (reg:SI 269)
                (mult:SI (subreg:SI (reg/v:DI 164 [ flag ]) 4)
                    (subreg:SI (reg/v:DI 159 [ re ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 -1
     (nil))

(insn 94 93 95 (parallel [
            (set (reg:SI 270)
                (mult:SI (subreg:SI (reg/v:DI 159 [ re ]) 4)
                    (subreg:SI (reg/v:DI 164 [ flag ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 -1
     (nil))

(insn 95 94 96 (parallel [
            (set (reg:SI 271)
                (plus:SI (reg:SI 269)
                    (reg:SI 270)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 -1
     (nil))

(insn 96 95 97 (parallel [
            (set (reg:DI 272 [ D.83229 ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 164 [ flag ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 159 [ re ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 -1
     (nil))

(insn 97 96 98 (parallel [
            (set (reg:SI 273)
                (plus:SI (reg:SI 271)
                    (subreg:SI (reg:DI 272 [ D.83229 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 -1
     (nil))

(insn 98 97 99 (set (subreg:SI (reg:DI 272 [ D.83229 ]) 4)
        (reg:SI 273)) D:\LHX\7.5 contest\t1.cpp:17 -1
     (nil))

(insn 99 98 100 (set (reg:DI 272 [ D.83229 ])
        (reg:DI 272 [ D.83229 ])) D:\LHX\7.5 contest\t1.cpp:17 -1
     (expr_list:REG_EQUAL (mult:DI (reg/v:DI 164 [ flag ])
            (reg/v:DI 159 [ re ]))
        (nil)))

(insn 100 99 0 (set (reg:SI 85 [ D.83218 ])
        (subreg:SI (reg:DI 272 [ D.83229 ]) 0)) D:\LHX\7.5 contest\t1.cpp:37 -1
     (nil))

;; n = _22;

(insn 101 100 0 (set (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])
        (reg:SI 85 [ D.83218 ])) D:\LHX\7.5 contest\t1.cpp:37 -1
     (nil))

;; if (_22 > 0)

(insn 102 101 103 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 85 [ D.83218 ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:38 -1
     (nil))

(jump_insn 103 102 0 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:\LHX\7.5 contest\t1.cpp:38 -1
     (int_list:REG_BR_PROB 100 (nil)))

;; Generating RTL for gimple basic block 9

;; _20 = getchar ();

(call_insn 105 104 106 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:11 -1
     (nil)
    (nil))

(insn 106 105 0 (set (reg:SI 84 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:11 -1
     (nil))

;; ch_156 = (char) _20;

(insn 107 106 0 (set (reg/v:QI 167 [ ch ])
        (subreg:QI (reg:SI 84 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:11 -1
     (nil))

;; if (_265 > 9)

(insn 108 107 109 (parallel [
            (set (reg:QI 274 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 84 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 -1
     (nil))

(insn 109 108 110 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 274 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 -1
     (nil))

(jump_insn 110 109 0 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 -1
     (int_list:REG_BR_PROB 900 (nil)))

;; Generating RTL for gimple basic block 10

;; Generating RTL for gimple basic block 11

;; if (ch_419 == 45)

(insn 113 112 114 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 167 [ ch ])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 -1
     (nil))

(jump_insn 114 113 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:\LHX\7.5 contest\t1.cpp:13 -1
     (int_list:REG_BR_PROB 7200 (nil)))

;; Generating RTL for gimple basic block 12

;; Generating RTL for gimple basic block 13

;; 

(code_label 116 115 117 121 "" [0 uses])

(note 117 116 0 NOTE_INSN_BASIC_BLOCK)

;; _158 = getchar ();

(call_insn 118 117 119 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:14 -1
     (nil)
    (nil))

(insn 119 118 0 (set (reg:SI 166 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:14 -1
     (nil))

;; ch_159 = (char) _158;

(insn 120 119 0 (set (reg/v:QI 167 [ ch ])
        (subreg:QI (reg:SI 166 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:14 -1
     (nil))

;; if (_161 > 9)

(insn 122 120 123 13 (parallel [
            (set (reg:QI 275 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 166 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 -1
     (nil))

(insn 123 122 124 13 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 275 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 -1
     (nil))

(jump_insn 124 123 127 13 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 121)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 -1
     (int_list:REG_BR_PROB 9100 (nil)))

(note 127 124 125 94 [bb 94] NOTE_INSN_BASIC_BLOCK)

(jump_insn 125 127 126 94 (set (pc)
        (label_ref 0)) D:\LHX\7.5 contest\t1.cpp:12 -1
     (nil))

(barrier 126 125 0)

;; Generating RTL for gimple basic block 14

;; _168 = _165 + _167;

(insn 129 128 130 (parallel [
            (set (reg:DI 276 [ D.83229 ])
                (ashift:DI (reg/v:DI 175 [ re ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))

(insn 130 129 131 (parallel [
            (set (reg:DI 277 [ D.83229 ])
                (ashift:DI (reg/v:DI 175 [ re ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))

(insn 131 130 132 (parallel [
            (set (reg:DI 278 [ D.83229 ])
                (plus:DI (reg:DI 276 [ D.83229 ])
                    (reg:DI 277 [ D.83229 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))

(insn 132 131 133 (clobber (reg:DI 279 [ D.83229 ])) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))

(insn 133 132 134 (set (reg:SI 280)
        (sign_extend:SI (reg/v:QI 167 [ ch ]))) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))

(insn 134 133 135 (parallel [
            (set (reg:DI 279 [ D.83229 ])
                (sign_extend:DI (reg:SI 280)))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))

(insn 135 134 0 (parallel [
            (set (reg:DI 174 [ D.83229 ])
                (plus:DI (reg:DI 278 [ D.83229 ])
                    (reg:DI 279 [ D.83229 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))

;; re_169 = _168 + -48;

(insn 136 135 0 (parallel [
            (set (reg/v:DI 175 [ re ])
                (plus:DI (reg:DI 174 [ D.83229 ])
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))

;; _170 = getchar ();

(call_insn 137 136 138 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil)
    (nil))

(insn 138 137 0 (set (reg:SI 176 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))

;; ch_171 = (char) _170;

(insn 139 138 0 (set (reg/v:QI 167 [ ch ])
        (subreg:QI (reg:SI 176 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))

;; if (_173 <= 9)

(insn 141 139 142 (parallel [
            (set (reg:QI 281 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 176 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))

(insn 142 141 143 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 281 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))

(jump_insn 143 142 0 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 140)
            (pc))) D:\LHX\7.5 contest\t1.cpp:16 -1
     (int_list:REG_BR_PROB 9100 (nil)))

;; Generating RTL for gimple basic block 15

;; MEM[symbol: a, index: _30, step: 4, offset: 0B] = _27;

(insn 145 144 146 (set (reg/f:SI 282)
        (symbol_ref:SI ("a") [flags 0x2]  <var_decl 06e5d780 a>)) D:\LHX\7.5 contest\t1.cpp:38 -1
     (nil))

(insn 146 145 147 (parallel [
            (set (reg:SI 283)
                (mult:SI (subreg:SI (reg/v:DI 180 [ flag ]) 4)
                    (subreg:SI (reg/v:DI 175 [ re ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 -1
     (nil))

(insn 147 146 148 (parallel [
            (set (reg:SI 284)
                (mult:SI (subreg:SI (reg/v:DI 175 [ re ]) 4)
                    (subreg:SI (reg/v:DI 180 [ flag ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 -1
     (nil))

(insn 148 147 149 (parallel [
            (set (reg:SI 285)
                (plus:SI (reg:SI 283)
                    (reg:SI 284)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 -1
     (nil))

(insn 149 148 150 (parallel [
            (set (reg:DI 286 [ D.83229 ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 180 [ flag ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 175 [ re ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 -1
     (nil))

(insn 150 149 151 (parallel [
            (set (reg:SI 287)
                (plus:SI (reg:SI 285)
                    (subreg:SI (reg:DI 286 [ D.83229 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 -1
     (nil))

(insn 151 150 152 (set (subreg:SI (reg:DI 286 [ D.83229 ]) 4)
        (reg:SI 287)) D:\LHX\7.5 contest\t1.cpp:17 -1
     (nil))

(insn 152 151 153 (set (reg:DI 286 [ D.83229 ])
        (reg:DI 286 [ D.83229 ])) D:\LHX\7.5 contest\t1.cpp:17 -1
     (expr_list:REG_EQUAL (mult:DI (reg/v:DI 180 [ flag ])
            (reg/v:DI 175 [ re ]))
        (nil)))

(insn 153 152 0 (set (mem:SI (plus:SI (mult:SI (reg/v:SI 87 [ i ])
                    (const_int 4 [0x4]))
                (reg/f:SI 282)) [21 MEM[symbol: a, index: _30, step: 4, offset: 0B]+0 S4 A32])
        (subreg:SI (reg:DI 286 [ D.83229 ]) 0)) D:\LHX\7.5 contest\t1.cpp:38 -1
     (nil))

;; i_29 = i_389 + 1;

(insn 154 153 0 (parallel [
            (set (reg/v:SI 87 [ i ])
                (plus:SI (reg/v:SI 87 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:38 -1
     (nil))

;; i_24 = n;

(insn 155 154 0 (set (reg/v:SI 247 [ i ])
        (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:38 -1
     (nil))

;; if (i_24 >= i_29)

(insn 157 155 158 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 247 [ i ])
            (reg/v:SI 87 [ i ]))) D:\LHX\7.5 contest\t1.cpp:38 -1
     (nil))

(jump_insn 158 157 0 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 156)
            (pc))) D:\LHX\7.5 contest\t1.cpp:38 -1
     (int_list:REG_BR_PROB 9900 (nil)))

;; Generating RTL for gimple basic block 16

;; if (i_456 > 0)

(insn 160 159 161 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 251 [ i ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:39 -1
     (nil))

(jump_insn 161 160 0 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:\LHX\7.5 contest\t1.cpp:39 -1
     (int_list:REG_BR_PROB 100 (nil)))

;; Generating RTL for gimple basic block 17

;; _384 = (int) _406;

(insn 163 162 0 (parallel [
            (set (reg:SI 240 [ D.83218 ])
                (plus:SI (reg/v:SI 251 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))

;; Generating RTL for gimple basic block 18

;; _39 = (sizetype) i_390;

(insn 165 164 0 (set (reg:SI 95 [ D.83219 ])
        (reg/v:SI 94 [ i ])) -1
     (nil))

;; MEM[symbol: pre, index: _39, step: 8, offset: 0B] = _35;

(insn 166 165 167 (set (reg/f:SI 288)
        (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))

(insn 167 166 168 (set (reg/f:SI 289)
        (symbol_ref:SI ("a") [flags 0x2]  <var_decl 06e5d780 a>)) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))

(insn 168 167 169 (set (reg:SI 291)
        (mem:SI (plus:SI (mult:SI (reg:SI 95 [ D.83219 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 289)) [21 MEM[symbol: a, index: _39, step: 4, offset: 0B]+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))

(insn 169 168 170 (parallel [
            (set (reg:DI 290 [ D.83220 ])
                (sign_extend:DI (reg:SI 291)))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))

(insn 170 169 171 (set (reg/f:SI 292)
        (const:SI (plus:SI (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)
                (const_int -8 [0xfffffffffffffff8])))) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))

(insn 171 170 172 (set (reg:SI 294)
        (mem:SI (plus:SI (plus:SI (mult:SI (reg:SI 95 [ D.83219 ])
                        (const_int 8 [0x8]))
                    (reg/f:SI 292))
                (const_int 4 [0x4])) [34 MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+4 S4 A32])) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))

(insn 172 171 173 (parallel [
            (set (reg:SI 293)
                (mult:SI (reg:SI 294)
                    (const_int 19260817 [0x125e591])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))

(insn 173 172 174 (set (reg:SI 296)
        (mem:SI (plus:SI (mult:SI (reg:SI 95 [ D.83219 ])
                    (const_int 8 [0x8]))
                (reg/f:SI 292)) [34 MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+0 S4 A64])) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))

(insn 174 173 175 (parallel [
            (set (reg:SI 295)
                (mult:SI (reg:SI 296)
                    (const_int 0 [0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))

(insn 175 174 176 (parallel [
            (set (reg:SI 297)
                (plus:SI (reg:SI 293)
                    (reg:SI 295)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))

(insn 176 175 177 (set (reg:SI 299)
        (const_int 19260817 [0x125e591])) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))

(insn 177 176 178 (parallel [
            (set (reg:DI 298 [ D.83220 ])
                (mult:DI (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg:SI 95 [ D.83219 ])
                                    (const_int 8 [0x8]))
                                (reg/f:SI 292)) [34 MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+0 S4 A64]))
                    (zero_extend:DI (reg:SI 299))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))

(insn 178 177 179 (parallel [
            (set (reg:SI 300)
                (plus:SI (reg:SI 297)
                    (subreg:SI (reg:DI 298 [ D.83220 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))

(insn 179 178 180 (set (subreg:SI (reg:DI 298 [ D.83220 ]) 4)
        (reg:SI 300)) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))

(insn 180 179 181 (set (reg:DI 298 [ D.83220 ])
        (reg:DI 298 [ D.83220 ])) D:\LHX\7.5 contest\t1.cpp:40 -1
     (expr_list:REG_EQUAL (mult:DI (mem:DI (plus:SI (mult:SI (reg:SI 95 [ D.83219 ])
                        (const_int 8 [0x8]))
                    (reg/f:SI 292)) [34 MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+0 S8 A64])
            (const_int 19260817 [0x125e591]))
        (nil)))

(insn 181 180 182 (parallel [
            (set (reg:DI 301)
                (plus:DI (reg:DI 290 [ D.83220 ])
                    (reg:DI 298 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))

(insn 182 181 0 (set (mem:DI (plus:SI (mult:SI (reg:SI 95 [ D.83219 ])
                    (const_int 8 [0x8]))
                (reg/f:SI 288)) [34 MEM[symbol: pre, index: _39, step: 8, offset: 0B]+0 S8 A64])
        (reg:DI 301)) D:\LHX\7.5 contest\t1.cpp:40 -1
     (expr_list:REG_EQUAL (plus:DI (reg:DI 290 [ D.83220 ])
            (reg:DI 298 [ D.83220 ]))
        (nil)))

;; i_37 = i_390 + 1;

(insn 183 182 0 (parallel [
            (set (reg/v:SI 94 [ i ])
                (plus:SI (reg/v:SI 94 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:39 -1
     (nil))

;; if (i_37 != _384)

(insn 185 183 186 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 94 [ i ])
            (reg:SI 240 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:39 -1
     (nil))

(jump_insn 186 185 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 184)
            (pc))) D:\LHX\7.5 contest\t1.cpp:39 -1
     (int_list:REG_BR_PROB 9900 (nil)))

;; Generating RTL for gimple basic block 19

;; _411 = (sizetype) i_391;

(insn 188 187 0 (set (reg:SI 246 [ D.83219 ])
        (reg/v:SI 101 [ i ])) -1
     (nil))

;; MEM[symbol: suf, index: _411, step: 8, offset: 0B] = _44;

(insn 189 188 190 (set (reg/f:SI 302)
        (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))

(insn 190 189 191 (set (reg/f:SI 303)
        (symbol_ref:SI ("a") [flags 0x2]  <var_decl 06e5d780 a>)) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))

(insn 191 190 192 (set (reg:SI 305)
        (mem:SI (plus:SI (mult:SI (reg:SI 246 [ D.83219 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 303)) [21 MEM[symbol: a, index: _411, step: 4, offset: 0B]+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))

(insn 192 191 193 (parallel [
            (set (reg:DI 304 [ D.83220 ])
                (sign_extend:DI (reg:SI 305)))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))

(insn 193 192 194 (set (reg/f:SI 306)
        (const:SI (plus:SI (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)
                (const_int 8 [0x8])))) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))

(insn 194 193 195 (set (reg:SI 308)
        (mem:SI (plus:SI (plus:SI (mult:SI (reg:SI 246 [ D.83219 ])
                        (const_int 8 [0x8]))
                    (reg/f:SI 306))
                (const_int 4 [0x4])) [34 MEM[symbol: suf, index: _411, step: 8, offset: 8B]+4 S4 A32])) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))

(insn 195 194 196 (parallel [
            (set (reg:SI 307)
                (mult:SI (reg:SI 308)
                    (const_int 19260817 [0x125e591])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))

(insn 196 195 197 (set (reg:SI 310)
        (mem:SI (plus:SI (mult:SI (reg:SI 246 [ D.83219 ])
                    (const_int 8 [0x8]))
                (reg/f:SI 306)) [34 MEM[symbol: suf, index: _411, step: 8, offset: 8B]+0 S4 A64])) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))

(insn 197 196 198 (parallel [
            (set (reg:SI 309)
                (mult:SI (reg:SI 310)
                    (const_int 0 [0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))

(insn 198 197 199 (parallel [
            (set (reg:SI 311)
                (plus:SI (reg:SI 307)
                    (reg:SI 309)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))

(insn 199 198 200 (set (reg:SI 313)
        (const_int 19260817 [0x125e591])) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))

(insn 200 199 201 (parallel [
            (set (reg:DI 312 [ D.83220 ])
                (mult:DI (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg:SI 246 [ D.83219 ])
                                    (const_int 8 [0x8]))
                                (reg/f:SI 306)) [34 MEM[symbol: suf, index: _411, step: 8, offset: 8B]+0 S4 A64]))
                    (zero_extend:DI (reg:SI 313))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))

(insn 201 200 202 (parallel [
            (set (reg:SI 314)
                (plus:SI (reg:SI 311)
                    (subreg:SI (reg:DI 312 [ D.83220 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))

(insn 202 201 203 (set (subreg:SI (reg:DI 312 [ D.83220 ]) 4)
        (reg:SI 314)) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))

(insn 203 202 204 (set (reg:DI 312 [ D.83220 ])
        (reg:DI 312 [ D.83220 ])) D:\LHX\7.5 contest\t1.cpp:43 -1
     (expr_list:REG_EQUAL (mult:DI (mem:DI (plus:SI (mult:SI (reg:SI 246 [ D.83219 ])
                        (const_int 8 [0x8]))
                    (reg/f:SI 306)) [34 MEM[symbol: suf, index: _411, step: 8, offset: 8B]+0 S8 A64])
            (const_int 19260817 [0x125e591]))
        (nil)))

(insn 204 203 205 (parallel [
            (set (reg:DI 315)
                (plus:DI (reg:DI 304 [ D.83220 ])
                    (reg:DI 312 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))

(insn 205 204 0 (set (mem:DI (plus:SI (mult:SI (reg:SI 246 [ D.83219 ])
                    (const_int 8 [0x8]))
                (reg/f:SI 302)) [34 MEM[symbol: suf, index: _411, step: 8, offset: 0B]+0 S8 A64])
        (reg:DI 315)) D:\LHX\7.5 contest\t1.cpp:43 -1
     (expr_list:REG_EQUAL (plus:DI (reg:DI 304 [ D.83220 ])
            (reg:DI 312 [ D.83220 ]))
        (nil)))

;; i_46 = i_391 + -1;

(insn 206 205 0 (parallel [
            (set (reg/v:SI 101 [ i ])
                (plus:SI (reg/v:SI 101 [ i ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:42 -1
     (nil))

;; if (i_46 > 0)

(insn 208 206 209 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 101 [ i ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:42 -1
     (nil))

(jump_insn 209 208 0 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 207)
            (pc))) D:\LHX\7.5 contest\t1.cpp:42 -1
     (int_list:REG_BR_PROB 9900 (nil)))

;; Generating RTL for gimple basic block 20

;; 

(code_label 210 209 211 125 "" [0 uses])

(note 211 210 0 NOTE_INSN_BASIC_BLOCK)

;; j = 1;

(insn 212 211 0 (set (mem/c:SI (plus:SI (reg/f:SI 78 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:45 -1
     (nil))

;; if (i_482 > 0)

(insn 213 212 214 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 247 [ i ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:45 -1
     (nil))

(jump_insn 214 213 0 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:\LHX\7.5 contest\t1.cpp:45 -1
     (int_list:REG_BR_PROB 9100 (nil)))

;; Generating RTL for gimple basic block 21

;; _483 = ans;

(insn 216 215 0 (set (reg:SI 252 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) -1
     (nil))

;; Generating RTL for gimple basic block 22

;; 

(code_label 219 218 220 128 "" [0 uses])

(note 220 219 0 NOTE_INSN_BASIC_BLOCK)

;; _485 = ans;

(insn 221 220 0 (set (reg:SI 252 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) -1
     (nil))

;; Generating RTL for gimple basic block 23

;; if (_50 < _486)

(insn 223 222 224 (parallel [
            (set (reg:SI 317 [ D.83218 ])
                (div:SI (reg:SI 102 [ D.83218 ])
                    (reg:SI 125 [ D.83218 ])))
            (set (reg:SI 318)
                (mod:SI (reg:SI 102 [ D.83218 ])
                    (reg:SI 125 [ D.83218 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:46 -1
     (nil))

(insn 224 223 225 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 317 [ D.83218 ])
            (reg:SI 252 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:46 -1
     (nil))

(jump_insn 225 224 0 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:\LHX\7.5 contest\t1.cpp:46 -1
     (int_list:REG_BR_PROB 7100 (nil)))

;; Generating RTL for gimple basic block 24

;; std::_Rb_tree<long long unsigned int, std::pair<const long long unsigned int, int>, std::_Select1st<std::pair<const long long unsigned int, int> >, std::less<long long unsigned int>, std::allocator<std::pair<const long long unsigned int, int> > >::_M_erase (&s._M_t, _104);

(insn 227 226 228 (set (reg/f:SI 319)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) -1
     (nil))

(insn 228 227 229 (set (reg/f:SI 320)
        (mem/f/c:SI (plus:SI (reg/f:SI 319)
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 -1
     (nil))

(insn 229 228 230 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/f:SI 320)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 -1
     (nil))

(insn 230 229 231 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 -1
     (nil))

(call_insn 231 230 232 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 06e20200 _M_erase>) [0 _M_erase S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
            (nil))))

(insn 232 231 0 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))

;; MEM[(struct _Rb_tree_node_base * &)&s + 12] = &MEM[(struct _Rb_tree *)&s]._M_impl._M_header;

(insn 233 232 234 (set (reg/f:SI 321)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:909 -1
     (nil))

(insn 234 233 0 (set (mem/f/c:SI (plus:SI (reg/f:SI 321)
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * &)&s + 12]+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:909 -1
     (nil))

;; MEM[(struct _Rb_tree_node_base * &)&s + 8] = 0B;

(insn 235 234 236 (set (reg/f:SI 322)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:910 -1
     (nil))

(insn 236 235 0 (set (mem/f/c:SI (plus:SI (reg/f:SI 322)
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * &)&s + 8]+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:910 -1
     (nil))

;; MEM[(struct _Rb_tree_node_base * &)&s + 16] = &MEM[(struct _Rb_tree *)&s]._M_impl._M_header;

(insn 237 236 238 (set (reg/f:SI 323)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:911 -1
     (nil))

(insn 238 237 0 (set (mem/f/c:SI (plus:SI (reg/f:SI 323)
                (const_int 16 [0x10])) [6 MEM[(struct _Rb_tree_node_base * &)&s + 16]+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:911 -1
     (nil))

;; MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count = 0;

(insn 239 238 240 (set (reg/f:SI 324)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:912 -1
     (nil))

(insn 240 239 0 (set (mem/c:SI (plus:SI (reg/f:SI 324)
                (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:912 -1
     (nil))

;; _53 = j;

(insn 241 240 0 (set (reg:SI 106 [ D.83218 ])
        (mem/c:SI (plus:SI (reg/f:SI 78 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:47 -1
     (nil))

;; b_54 = (long long unsigned int) _53;

(insn 242 241 0 (parallel [
            (set (reg/v:DI 104 [ b ])
                (sign_extend:DI (reg:SI 106 [ D.83218 ])))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:47 -1
     (nil))

;; if (b_54 != 0)

(insn 243 242 244 (parallel [
            (set (reg:SI 325)
                (ior:SI (subreg:SI (reg/v:DI 104 [ b ]) 4)
                    (subreg:SI (reg/v:DI 104 [ b ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:26 -1
     (nil))

(insn 244 243 245 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 325)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:26 -1
     (nil))

(jump_insn 245 244 0 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 -1
     (int_list:REG_BR_PROB 900 (nil)))

;; Generating RTL for gimple basic block 25

;; Generating RTL for gimple basic block 26

;; if (_105 != 0)

(insn 248 247 249 (parallel [
            (set (subreg:SI (reg:DI 326 [ D.83220 ]) 0)
                (and:SI (subreg:SI (reg/v:DI 104 [ b ]) 0)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))

(insn 249 248 250 (parallel [
            (set (subreg:SI (reg:DI 326 [ D.83220 ]) 4)
                (and:SI (subreg:SI (reg/v:DI 104 [ b ]) 4)
                    (const_int 0 [0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))

(insn 250 249 251 (parallel [
            (set (reg:SI 327)
                (ior:SI (subreg:SI (reg:DI 326 [ D.83220 ]) 4)
                    (subreg:SI (reg:DI 326 [ D.83220 ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))

(insn 251 250 252 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 327)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))

(jump_insn 252 251 0 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:\LHX\7.5 contest\t1.cpp:27 -1
     (int_list:REG_BR_PROB 5000 (nil)))

;; Generating RTL for gimple basic block 27

;; tmod_108 = a_414 * tmod_413;

(insn 254 253 255 (parallel [
            (set (reg:SI 328)
                (mult:SI (subreg:SI (reg/v:DI 136 [ tmod ]) 4)
                    (subreg:SI (reg/v:DI 135 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))

(insn 255 254 256 (parallel [
            (set (reg:SI 329)
                (mult:SI (subreg:SI (reg/v:DI 135 [ a ]) 4)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))

(insn 256 255 257 (parallel [
            (set (reg:SI 330)
                (plus:SI (reg:SI 328)
                    (reg:SI 329)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))

(insn 257 256 258 (parallel [
            (set (reg/v:DI 136 [ tmod ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 136 [ tmod ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 135 [ a ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))

(insn 258 257 259 (parallel [
            (set (reg:SI 331)
                (plus:SI (reg:SI 330)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))

(insn 259 258 260 (set (subreg:SI (reg/v:DI 136 [ tmod ]) 4)
        (reg:SI 331)) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))

(insn 260 259 0 (set (reg/v:DI 136 [ tmod ])
        (reg/v:DI 136 [ tmod ])) D:\LHX\7.5 contest\t1.cpp:27 -1
     (expr_list:REG_EQUAL (mult:DI (reg/v:DI 136 [ tmod ])
            (reg/v:DI 135 [ a ]))
        (nil)))

;; Generating RTL for gimple basic block 28

;; 

(code_label 261 260 262 132 "" [0 uses])

(note 262 261 0 NOTE_INSN_BASIC_BLOCK)

;; a_109 = a_414 * a_414;

(insn 263 262 264 (parallel [
            (set (reg:SI 332)
                (mult:SI (subreg:SI (reg/v:DI 135 [ a ]) 4)
                    (subreg:SI (reg/v:DI 135 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 -1
     (nil))

(insn 264 263 265 (parallel [
            (set (reg:SI 333)
                (mult:SI (subreg:SI (reg/v:DI 135 [ a ]) 4)
                    (subreg:SI (reg/v:DI 135 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 -1
     (nil))

(insn 265 264 266 (parallel [
            (set (reg:SI 334)
                (plus:SI (reg:SI 332)
                    (reg:SI 333)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 -1
     (nil))

(insn 266 265 267 (parallel [
            (set (reg/v:DI 135 [ a ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 135 [ a ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 135 [ a ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 -1
     (nil))

(insn 267 266 268 (parallel [
            (set (reg:SI 335)
                (plus:SI (reg:SI 334)
                    (subreg:SI (reg/v:DI 135 [ a ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 -1
     (nil))

(insn 268 267 269 (set (subreg:SI (reg/v:DI 135 [ a ]) 4)
        (reg:SI 335)) D:\LHX\7.5 contest\t1.cpp:28 -1
     (nil))

(insn 269 268 0 (set (reg/v:DI 135 [ a ])
        (reg/v:DI 135 [ a ])) D:\LHX\7.5 contest\t1.cpp:28 -1
     (expr_list:REG_EQUAL (mult:DI (reg/v:DI 135 [ a ])
            (reg/v:DI 135 [ a ]))
        (nil)))

;; b_110 = b_409 >> 1;

(insn 270 269 0 (parallel [
            (set (reg/v:DI 104 [ b ])
                (lshiftrt:DI (reg/v:DI 104 [ b ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 -1
     (nil))

;; if (b_110 != 0)

(insn 272 270 273 (parallel [
            (set (reg:SI 336)
                (ior:SI (subreg:SI (reg/v:DI 104 [ b ]) 4)
                    (subreg:SI (reg/v:DI 104 [ b ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:26 -1
     (nil))

(insn 273 272 274 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 336)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:26 -1
     (nil))

(jump_insn 274 273 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 271)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 -1
     (int_list:REG_BR_PROB 9100 (nil)))

;; Generating RTL for gimple basic block 29

;; 

(code_label 275 274 276 131 "" [0 uses])

(note 276 275 0 NOTE_INSN_BASIC_BLOCK)

;; if (_53 <= _378)

(insn 277 276 278 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 106 [ D.83218 ])
            (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32]))) D:\LHX\7.5 contest\t1.cpp:49 -1
     (nil))

(jump_insn 278 277 0 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:\LHX\7.5 contest\t1.cpp:49 -1
     (int_list:REG_BR_PROB 900 (nil)))

;; Generating RTL for gimple basic block 30

;; Generating RTL for gimple basic block 31

;; t1_63 = _59 - _62;

(insn 281 280 282 (set (reg/f:SI 337)
        (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) D:\LHX\7.5 contest\t1.cpp:50 -1
     (nil))

(insn 282 281 283 (set (reg/f:SI 338)
        (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) D:\LHX\7.5 contest\t1.cpp:50 -1
     (nil))

(insn 283 282 284 (parallel [
            (set (reg:SI 339)
                (plus:SI (reg/v:SI 123 [ i ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 -1
     (nil))

(insn 284 283 285 (set (reg:SI 341)
        (mem:SI (plus:SI (mult:SI (reg:SI 339)
                    (const_int 8 [0x8]))
                (reg/f:SI 338)) [34 pre S4 A64])) D:\LHX\7.5 contest\t1.cpp:50 -1
     (nil))

(insn 285 284 286 (parallel [
            (set (reg:SI 340)
                (mult:SI (reg:SI 341)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 -1
     (nil))

(insn 286 285 287 (set (reg:SI 343)
        (mem:SI (plus:SI (plus:SI (mult:SI (reg:SI 339)
                        (const_int 8 [0x8]))
                    (reg/f:SI 338))
                (const_int 4 [0x4])) [34 pre S4 A32])) D:\LHX\7.5 contest\t1.cpp:50 -1
     (nil))

(insn 287 286 288 (parallel [
            (set (reg:SI 342)
                (mult:SI (reg:SI 343)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 -1
     (nil))

(insn 288 287 289 (parallel [
            (set (reg:SI 344)
                (plus:SI (reg:SI 340)
                    (reg:SI 342)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 -1
     (nil))

(insn 289 288 290 (parallel [
            (set (reg:DI 345 [ D.83220 ])
                (mult:DI (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg:SI 339)
                                    (const_int 8 [0x8]))
                                (reg/f:SI 338)) [34 pre S4 A64]))
                    (zero_extend:DI (subreg:SI (reg/v:DI 136 [ tmod ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 -1
     (nil))

(insn 290 289 291 (parallel [
            (set (reg:SI 346)
                (plus:SI (reg:SI 344)
                    (subreg:SI (reg:DI 345 [ D.83220 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 -1
     (nil))

(insn 291 290 292 (set (subreg:SI (reg:DI 345 [ D.83220 ]) 4)
        (reg:SI 346)) D:\LHX\7.5 contest\t1.cpp:50 -1
     (nil))

(insn 292 291 293 (set (reg:DI 345 [ D.83220 ])
        (reg:DI 345 [ D.83220 ])) D:\LHX\7.5 contest\t1.cpp:50 -1
     (expr_list:REG_EQUAL (mult:DI (reg/v:DI 136 [ tmod ])
            (mem:DI (plus:SI (mult:SI (reg:SI 339)
                        (const_int 8 [0x8]))
                    (reg/f:SI 338)) [34 pre S8 A64]))
        (nil)))

(insn 293 292 294 (set (reg:DI 347)
        (mem:DI (plus:SI (mult:SI (reg:SI 106 [ D.83218 ])
                    (const_int 8 [0x8]))
                (reg/f:SI 337)) [34 pre S8 A64])) D:\LHX\7.5 contest\t1.cpp:50 -1
     (nil))

(insn 294 293 0 (parallel [
            (set (reg/v:DI 112 [ t1 ])
                (minus:DI (reg:DI 347)
                    (reg:DI 345 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 -1
     (expr_list:REG_EQUAL (minus:DI (mem:DI (plus:SI (mult:SI (reg:SI 106 [ D.83218 ])
                        (const_int 8 [0x8]))
                    (reg/f:SI 337)) [34 pre S8 A64])
            (reg:DI 345 [ D.83220 ]))
        (nil)))

;; _65 = suf[i_392];

(insn 295 294 296 (set (reg/f:SI 348)
        (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)) D:\LHX\7.5 contest\t1.cpp:51 -1
     (nil))

(insn 296 295 0 (set (reg:DI 113 [ D.83220 ])
        (mem:DI (plus:SI (mult:SI (reg/v:SI 123 [ i ])
                    (const_int 8 [0x8]))
                (reg/f:SI 348)) [34 suf S8 A64])) D:\LHX\7.5 contest\t1.cpp:51 -1
     (nil))

;; _68 = suf[_67];

(insn 297 296 298 (set (reg/f:SI 349)
        (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)) D:\LHX\7.5 contest\t1.cpp:51 -1
     (nil))

(insn 298 297 299 (parallel [
            (set (reg:SI 350)
                (plus:SI (reg/v:SI 123 [ i ])
                    (reg:SI 122 [ D.83218 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 -1
     (nil))

(insn 299 298 0 (set (reg:DI 115 [ D.83220 ])
        (mem:DI (plus:SI (mult:SI (reg:SI 350)
                    (const_int 8 [0x8]))
                (reg/f:SI 349)) [34 suf S8 A64])) D:\LHX\7.5 contest\t1.cpp:51 -1
     (nil))

;; if (__i$_M_node_473 != 0B)

(insn 300 299 301 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 189 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (nil))

(jump_insn 301 300 0 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (int_list:REG_BR_PROB 900 (nil)))

;; Generating RTL for gimple basic block 32

;; Generating RTL for gimple basic block 33

;; if (t1_63 <= _181)

(insn 304 303 305 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_423 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))

(jump_insn 305 304 306 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))

(insn 306 305 307 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_423 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))

(jump_insn 307 306 308 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 310)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))

(insn 308 307 309 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_423 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))

(jump_insn 309 308 310 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))

(code_label 310 309 0 137 "" [0 uses])

;; Generating RTL for gimple basic block 34

;; __i$_M_node_183 = MEM[(struct _Rb_tree_node_base * *)__i$_M_node_423 + 8B];

(insn 312 311 0 (set (reg/f:SI 183 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_423 + 8B]+0 S4 A32])) -1
     (nil))

;; Generating RTL for gimple basic block 35

;; 

(code_label 315 314 316 136 "" [0 uses])

(note 316 315 0 NOTE_INSN_BASIC_BLOCK)

;; __i$_M_node_184 = MEM[(struct _Rb_tree_node_base * *)__i$_M_node_423 + 12B];

(insn 317 316 0 (set (reg/f:SI 189 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_423 + 12B]+0 S4 A32])) -1
     (nil))

;; Generating RTL for gimple basic block 36

;; 

(code_label 318 317 319 138 "" [0 uses])

(note 319 318 0 NOTE_INSN_BASIC_BLOCK)

;; if (__i$_M_node_233 != 0B)

(insn 321 319 322 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 189 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (nil))

(jump_insn 322 321 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 320)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (int_list:REG_BR_PROB 9100 (nil)))

;; Generating RTL for gimple basic block 37

;; if (__i$_M_node_446 == &MEM[(struct _Rb_tree *)&s]._M_impl._M_header)

(insn 324 323 325 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 248 [ __i$_M_node ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))

(jump_insn 325 324 0 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (int_list:REG_BR_PROB 671 (nil)))

;; Generating RTL for gimple basic block 38

;; if (t1_63 < _190)

(insn 327 326 328 38 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 248 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_446 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))

(jump_insn 328 327 329 38 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))

(insn 329 328 330 38 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 248 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_446 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))

(jump_insn 330 329 331 38 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 333)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))

(insn 331 330 332 38 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 248 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_446 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))

(jump_insn 332 331 333 38 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))

(code_label 333 332 336 38 140 "" [0 uses])

(note 336 333 334 95 [bb 95] NOTE_INSN_BASIC_BLOCK)

(jump_insn 334 336 335 95 (set (pc)
        (label_ref 0)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))

(barrier 335 334 0)

;; Generating RTL for gimple basic block 39

;; if (_385 != 0)

(insn 338 337 339 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 191 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(insn 339 338 340 (set (reg:QI 352 [ D.83221 ])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(insn 340 339 341 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 352 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(jump_insn 341 340 342 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (int_list:REG_BR_PROB 507 (nil)))

(insn 342 341 343 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 192 [ __res$second ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(insn 343 342 344 (set (reg:QI 354 [ D.83221 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(insn 344 343 345 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 354 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(jump_insn 345 344 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (int_list:REG_BR_PROB 534 (nil)))

;; Generating RTL for gimple basic block 40

;; __insert_left_75 = _207 < _208;

(insn 347 346 348 (set (reg/v:QI 120 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(insn 348 347 349 (set (reg:DI 355)
        (mem:DI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_205 + 16]+0 S8 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(insn 349 348 350 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 355) 4)
            (mem:SI (plus:SI (reg/f:SI 192 [ __res$second ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_203 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(jump_insn 350 349 351 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 357)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(insn 351 350 352 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 355) 4)
            (mem:SI (plus:SI (reg/f:SI 192 [ __res$second ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_203 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(jump_insn 352 351 353 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 355)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(insn 353 352 354 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 355) 0)
            (mem:SI (plus:SI (reg/f:SI 192 [ __res$second ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__res$second_203 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(jump_insn 354 353 355 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 357)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(code_label 355 354 356 144 "" [0 uses])

(insn 356 355 357 (set (reg/v:QI 120 [ __insert_left ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(code_label 357 356 0 143 "" [0 uses])

;; Generating RTL for gimple basic block 41

;; 

(code_label 358 357 359 142 "" [0 uses])

(note 359 358 0 NOTE_INSN_BASIC_BLOCK)

;; std::_Rb_tree_insert_and_rebalance (_211, __i$_M_node_205, __res$second_203, &MEM[(struct _Rb_tree *)&s]._M_impl._M_header);

(insn 360 359 361 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 12 [0xc])) [0  S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 -1
     (nil))

(insn 361 360 362 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg/f:SI 192 [ __res$second ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 -1
     (nil))

(insn 362 361 363 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 203 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 -1
     (nil))

(insn 363 362 364 (set (reg:SI 356)
        (zero_extend:SI (reg/v:QI 120 [ __insert_left ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 -1
     (nil))

(insn 364 363 365 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg:SI 356)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 -1
     (nil))

(call_insn 365 364 0 (call (mem:QI (symbol_ref:SI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x43]  <function_decl 06b77200 _Rb_tree_insert_and_rebalance>) [0 _Rb_tree_insert_and_rebalance S1 A8])
        (const_int 16 [0x10])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                                (const_int 12 [0xc])) [0  S4 A32]))
                    (nil))))))

;; MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count = _213;

(insn 366 365 367 (set (reg/f:SI 357)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (nil))

(insn 367 366 371 (set (reg/f:SI 358)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (nil))

(insn 371 367 372 (set (reg:SI 362)
        (mem/c:SI (plus:SI (reg/f:SI 358)
                (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (nil))

(insn 372 371 373 (parallel [
            (set (reg:SI 361 [ D.83223 ])
                (plus:SI (reg:SI 362)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 358)
                    (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))

(insn 373 372 0 (set (mem/c:SI (plus:SI (reg/f:SI 357)
                (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (reg:SI 361 [ D.83223 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (nil))

;; Generating RTL for gimple basic block 42

;; operator delete (__i$_M_node_205);

(insn 377 376 378 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/f:SI 203 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 -1
     (nil))

(call_insn 378 377 0 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))

;; Generating RTL for gimple basic block 43

;; 

(code_label 379 378 380 145 "" [0 uses])

(note 380 379 0 NOTE_INSN_BASIC_BLOCK)

;; Generating RTL for gimple basic block 44

;; 

(code_label 381 380 382 141 "" [0 uses])

(note 382 381 0 NOTE_INSN_BASIC_BLOCK)

;; if (_74 == 0)

(insn 383 382 384 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                    (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_351 + 24]+0 S4 A32])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:53 -1
     (nil))

(jump_insn 384 383 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:\LHX\7.5 contest\t1.cpp:53 -1
     (int_list:REG_BR_PROB 7100 (nil)))

;; Generating RTL for gimple basic block 45

;; t2_70 = _65 - _69;

(insn 386 385 387 (parallel [
            (set (reg:SI 363)
                (mult:SI (subreg:SI (reg:DI 115 [ D.83220 ]) 4)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 -1
     (nil))

(insn 387 386 388 (parallel [
            (set (reg:SI 364)
                (mult:SI (subreg:SI (reg/v:DI 136 [ tmod ]) 4)
                    (subreg:SI (reg:DI 115 [ D.83220 ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 -1
     (nil))

(insn 388 387 389 (parallel [
            (set (reg:SI 365)
                (plus:SI (reg:SI 363)
                    (reg:SI 364)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 -1
     (nil))

(insn 389 388 390 (parallel [
            (set (reg:DI 366 [ D.83220 ])
                (mult:DI (zero_extend:DI (subreg:SI (reg:DI 115 [ D.83220 ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 136 [ tmod ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 -1
     (nil))

(insn 390 389 391 (parallel [
            (set (reg:SI 367)
                (plus:SI (reg:SI 365)
                    (subreg:SI (reg:DI 366 [ D.83220 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 -1
     (nil))

(insn 391 390 392 (set (subreg:SI (reg:DI 366 [ D.83220 ]) 4)
        (reg:SI 367)) D:\LHX\7.5 contest\t1.cpp:51 -1
     (nil))

(insn 392 391 393 (set (reg:DI 366 [ D.83220 ])
        (reg:DI 366 [ D.83220 ])) D:\LHX\7.5 contest\t1.cpp:51 -1
     (expr_list:REG_EQUAL (mult:DI (reg:DI 115 [ D.83220 ])
            (reg/v:DI 136 [ tmod ]))
        (nil)))

(insn 393 392 0 (parallel [
            (set (reg/v:DI 117 [ t2 ])
                (minus:DI (reg:DI 113 [ D.83220 ])
                    (reg:DI 366 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 -1
     (nil))

;; __i$_M_node_215 = MEM[(struct _Rb_tree_node_base * *)&s + 8B];

(insn 394 393 395 (set (reg/f:SI 368)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) -1
     (nil))

(insn 395 394 0 (set (reg/f:SI 187 [ __i$_M_node ])
        (mem/f/c:SI (plus:SI (reg/f:SI 368)
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) -1
     (nil))

;; if (__i$_M_node_215 != 0B)

(insn 396 395 397 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 187 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (nil))

(jump_insn 397 396 0 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (int_list:REG_BR_PROB 900 (nil)))

;; Generating RTL for gimple basic block 46

;; Generating RTL for gimple basic block 47

;; if (t2_70 <= _217)

(insn 400 399 401 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_425 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))

(jump_insn 401 400 402 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))

(insn 402 401 403 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_425 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))

(jump_insn 403 402 404 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 406)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))

(insn 404 403 405 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_425 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))

(jump_insn 405 404 406 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))

(code_label 406 405 0 149 "" [0 uses])

;; Generating RTL for gimple basic block 48

;; __i$_M_node_219 = MEM[(struct _Rb_tree_node_base * *)__i$_M_node_425 + 8B];

(insn 408 407 0 (set (reg/f:SI 201 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_425 + 8B]+0 S4 A32])) -1
     (nil))

;; Generating RTL for gimple basic block 49

;; 

(code_label 411 410 412 148 "" [0 uses])

(note 412 411 0 NOTE_INSN_BASIC_BLOCK)

;; __i$_M_node_220 = MEM[(struct _Rb_tree_node_base * *)__i$_M_node_425 + 12B];

(insn 413 412 0 (set (reg/f:SI 187 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_425 + 12B]+0 S4 A32])) -1
     (nil))

;; Generating RTL for gimple basic block 50

;; 

(code_label 414 413 415 150 "" [0 uses])

(note 415 414 0 NOTE_INSN_BASIC_BLOCK)

;; if (__i$_M_node_197 != 0B)

(insn 417 415 418 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 187 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (nil))

(jump_insn 418 417 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 416)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (int_list:REG_BR_PROB 9100 (nil)))

;; Generating RTL for gimple basic block 51

;; if (__i$_M_node_447 == &MEM[(struct _Rb_tree *)&s]._M_impl._M_header)

(insn 420 419 421 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 249 [ __i$_M_node ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))

(jump_insn 421 420 0 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (int_list:REG_BR_PROB 662 (nil)))

;; Generating RTL for gimple basic block 52

;; if (t2_70 < _226)

(insn 423 422 424 52 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 249 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_447 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))

(jump_insn 424 423 425 52 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))

(insn 425 424 426 52 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 249 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_447 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))

(jump_insn 426 425 427 52 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 429)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))

(insn 427 426 428 52 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 249 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_447 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))

(jump_insn 428 427 429 52 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))

(code_label 429 428 432 52 152 "" [0 uses])

(note 432 429 430 96 [bb 96] NOTE_INSN_BASIC_BLOCK)

(jump_insn 430 432 431 96 (set (pc)
        (label_ref 0)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))

(barrier 431 430 0)

;; Generating RTL for gimple basic block 53

;; if (_276 != 0)

(insn 434 433 435 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 206 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(insn 435 434 436 (set (reg:QI 370 [ D.83221 ])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(insn 436 435 437 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 370 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(jump_insn 437 436 438 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (int_list:REG_BR_PROB 507 (nil)))

(insn 438 437 439 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 207 [ __res$second ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(insn 439 438 440 (set (reg:QI 372 [ D.83221 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(insn 440 439 441 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 372 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(jump_insn 441 440 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (int_list:REG_BR_PROB 534 (nil)))

;; Generating RTL for gimple basic block 54

;; __insert_left_273 = _243 < _244;

(insn 443 442 444 (set (reg/v:QI 212 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(insn 444 443 445 (set (reg:DI 373)
        (mem:DI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_241 + 16]+0 S8 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(insn 445 444 446 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 373) 4)
            (mem:SI (plus:SI (reg/f:SI 207 [ __res$second ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_239 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(jump_insn 446 445 447 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 453)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(insn 447 446 448 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 373) 4)
            (mem:SI (plus:SI (reg/f:SI 207 [ __res$second ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_239 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(jump_insn 448 447 449 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 451)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(insn 449 448 450 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 373) 0)
            (mem:SI (plus:SI (reg/f:SI 207 [ __res$second ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__res$second_239 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(jump_insn 450 449 451 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 453)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(code_label 451 450 452 156 "" [0 uses])

(insn 452 451 453 (set (reg/v:QI 212 [ __insert_left ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(code_label 453 452 0 155 "" [0 uses])

;; Generating RTL for gimple basic block 55

;; 

(code_label 454 453 455 154 "" [0 uses])

(note 455 454 0 NOTE_INSN_BASIC_BLOCK)

;; std::_Rb_tree_insert_and_rebalance (_247, __i$_M_node_241, __res$second_239, &MEM[(struct _Rb_tree *)&s]._M_impl._M_header);

(insn 456 455 457 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 12 [0xc])) [0  S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 -1
     (nil))

(insn 457 456 458 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg/f:SI 207 [ __res$second ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 -1
     (nil))

(insn 458 457 459 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 209 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 -1
     (nil))

(insn 459 458 460 (set (reg:SI 374)
        (zero_extend:SI (reg/v:QI 212 [ __insert_left ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 -1
     (nil))

(insn 460 459 461 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg:SI 374)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 -1
     (nil))

(call_insn 461 460 0 (call (mem:QI (symbol_ref:SI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x43]  <function_decl 06b77200 _Rb_tree_insert_and_rebalance>) [0 _Rb_tree_insert_and_rebalance S1 A8])
        (const_int 16 [0x10])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                                (const_int 12 [0xc])) [0  S4 A32]))
                    (nil))))))

;; MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count = _249;

(insn 462 461 463 (set (reg/f:SI 375)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (nil))

(insn 463 462 467 (set (reg/f:SI 376)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (nil))

(insn 467 463 468 (set (reg:SI 380)
        (mem/c:SI (plus:SI (reg/f:SI 376)
                (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (nil))

(insn 468 467 469 (parallel [
            (set (reg:SI 379 [ D.83223 ])
                (plus:SI (reg:SI 380)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 376)
                    (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))

(insn 469 468 0 (set (mem/c:SI (plus:SI (reg/f:SI 375)
                (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (reg:SI 379 [ D.83223 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (nil))

;; Generating RTL for gimple basic block 56

;; operator delete (__i$_M_node_241);

(insn 473 472 474 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/f:SI 209 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 -1
     (nil))

(call_insn 474 473 0 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))

;; Generating RTL for gimple basic block 57

;; 

(code_label 475 474 476 157 "" [0 uses])

(note 476 475 0 NOTE_INSN_BASIC_BLOCK)

;; if (_77 == 0)

(insn 477 476 478 57 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                    (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_368 + 24]+0 S4 A32])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:53 -1
     (nil))

(jump_insn 478 477 481 57 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:\LHX\7.5 contest\t1.cpp:53 -1
     (int_list:REG_BR_PROB 5000 (nil)))

(note 481 478 479 97 [bb 97] NOTE_INSN_BASIC_BLOCK)

(jump_insn 479 481 480 97 (set (pc)
        (label_ref 0)) -1
     (nil))

(barrier 480 479 0)

;; Generating RTL for gimple basic block 58

;; Generating RTL for gimple basic block 59

;; if (t1_63 <= _253)

(insn 484 483 485 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_427 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))

(jump_insn 485 484 486 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))

(insn 486 485 487 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_427 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))

(jump_insn 487 486 488 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 490)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))

(insn 488 487 489 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_427 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))

(jump_insn 489 488 490 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))

(code_label 490 489 0 160 "" [0 uses])

;; Generating RTL for gimple basic block 60

;; __i$_M_node_255 = MEM[(struct _Rb_tree_node_base * *)__i$_M_node_427 + 8B];

(insn 492 491 0 (set (reg/f:SI 218 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_427 + 8B]+0 S4 A32])) -1
     (nil))

;; Generating RTL for gimple basic block 61

;; 

(code_label 495 494 496 159 "" [0 uses])

(note 496 495 0 NOTE_INSN_BASIC_BLOCK)

;; __i$_M_node_256 = MEM[(struct _Rb_tree_node_base * *)__i$_M_node_427 + 12B];

(insn 497 496 0 (set (reg/f:SI 165 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_427 + 12B]+0 S4 A32])) -1
     (nil))

;; Generating RTL for gimple basic block 62

;; 

(code_label 498 497 499 161 "" [0 uses])

(note 499 498 0 NOTE_INSN_BASIC_BLOCK)

;; if (__i$_M_node_155 != 0B)

(insn 501 499 502 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 165 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (nil))

(jump_insn 502 501 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 500)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (int_list:REG_BR_PROB 9100 (nil)))

;; Generating RTL for gimple basic block 63

;; if (__i$_M_node_448 == &MEM[(struct _Rb_tree *)&s]._M_impl._M_header)

(insn 504 503 505 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 250 [ __i$_M_node ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))

(jump_insn 505 504 0 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (int_list:REG_BR_PROB 1040 (nil)))

;; Generating RTL for gimple basic block 64

;; if (t1_63 < _262)

(insn 507 506 508 64 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 250 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_448 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))

(jump_insn 508 507 509 64 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))

(insn 509 508 510 64 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 250 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_448 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))

(jump_insn 510 509 511 64 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 513)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))

(insn 511 510 512 64 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 250 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_448 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))

(jump_insn 512 511 513 64 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))

(code_label 513 512 516 64 164 "" [0 uses])

(note 516 513 514 98 [bb 98] NOTE_INSN_BASIC_BLOCK)

(jump_insn 514 516 515 98 (set (pc)
        (label_ref 0)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))

(barrier 515 514 0)

;; Generating RTL for gimple basic block 65

;; if (_73 != 0)

(insn 518 517 519 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 224 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(insn 519 518 520 (set (reg:QI 382 [ D.83221 ])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(insn 520 519 521 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 382 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(jump_insn 521 520 522 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (int_list:REG_BR_PROB 507 (nil)))

(insn 522 521 523 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 225 [ __res$second ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(insn 523 522 524 (set (reg:QI 384 [ D.83221 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(insn 524 523 525 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 384 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(jump_insn 525 524 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (int_list:REG_BR_PROB 534 (nil)))

;; Generating RTL for gimple basic block 66

;; __insert_left_79 = _279 < _280;

(insn 527 526 528 (set (reg/v:QI 229 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(insn 528 527 529 (set (reg:DI 385)
        (mem:DI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_277 + 16]+0 S8 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(insn 529 528 530 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 385) 4)
            (mem:SI (plus:SI (reg/f:SI 225 [ __res$second ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_275 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(jump_insn 530 529 531 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 537)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(insn 531 530 532 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 385) 4)
            (mem:SI (plus:SI (reg/f:SI 225 [ __res$second ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_275 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(jump_insn 532 531 533 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 535)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(insn 533 532 534 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 385) 0)
            (mem:SI (plus:SI (reg/f:SI 225 [ __res$second ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__res$second_275 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(jump_insn 534 533 535 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 537)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(code_label 535 534 536 168 "" [0 uses])

(insn 536 535 537 (set (reg/v:QI 229 [ __insert_left ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))

(code_label 537 536 0 167 "" [0 uses])

;; Generating RTL for gimple basic block 67

;; 

(code_label 538 537 539 166 "" [0 uses])

(note 539 538 0 NOTE_INSN_BASIC_BLOCK)

;; std::_Rb_tree_insert_and_rebalance (_283, __i$_M_node_277, __res$second_275, &MEM[(struct _Rb_tree *)&s]._M_impl._M_header);

(insn 540 539 541 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 12 [0xc])) [0  S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 -1
     (nil))

(insn 541 540 542 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg/f:SI 225 [ __res$second ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 -1
     (nil))

(insn 542 541 543 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 181 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 -1
     (nil))

(insn 543 542 544 (set (reg:SI 386)
        (zero_extend:SI (reg/v:QI 229 [ __insert_left ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 -1
     (nil))

(insn 544 543 545 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg:SI 386)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 -1
     (nil))

(call_insn 545 544 0 (call (mem:QI (symbol_ref:SI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x43]  <function_decl 06b77200 _Rb_tree_insert_and_rebalance>) [0 _Rb_tree_insert_and_rebalance S1 A8])
        (const_int 16 [0x10])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                                (const_int 12 [0xc])) [0  S4 A32]))
                    (nil))))))

;; MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count = _285;

(insn 546 545 547 (set (reg/f:SI 387)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (nil))

(insn 547 546 551 (set (reg/f:SI 388)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (nil))

(insn 551 547 552 (set (reg:SI 392)
        (mem/c:SI (plus:SI (reg/f:SI 388)
                (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (nil))

(insn 552 551 553 (parallel [
            (set (reg:SI 391 [ D.83223 ])
                (plus:SI (reg:SI 392)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 388)
                    (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))

(insn 553 552 0 (set (mem/c:SI (plus:SI (reg/f:SI 387)
                (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (reg:SI 391 [ D.83223 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (nil))

;; Generating RTL for gimple basic block 68

;; operator delete (__i$_M_node_277);

(insn 557 556 558 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/f:SI 181 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 -1
     (nil))

(call_insn 558 557 0 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))

;; Generating RTL for gimple basic block 69

;; 

(code_label 559 558 560 169 "" [0 uses])

(note 560 559 0 NOTE_INSN_BASIC_BLOCK)

;; Generating RTL for gimple basic block 70

;; 

(code_label 561 560 562 165 "" [0 uses])

(note 562 561 0 NOTE_INSN_BASIC_BLOCK)

;; MEM[(mapped_type &)__i$_M_node_365 + 24] = 1;

(insn 563 562 0 (set (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_365 + 24]+0 S4 A32])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:53 -1
     (nil))

;; tmp_81 = tmp_394 + 1;

(insn 564 563 0 (parallel [
            (set (reg/v:SI 83 [ tmp ])
                (plus:SI (reg/v:SI 83 [ tmp ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:53 -1
     (nil))

;; Generating RTL for gimple basic block 71

;; _82 = j;

(insn 566 565 0 (set (reg:SI 122 [ D.83218 ])
        (mem/c:SI (plus:SI (reg/f:SI 78 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:49 -1
     (nil))

;; i_83 = i_392 + _82;

(insn 567 566 0 (parallel [
            (set (reg/v:SI 123 [ i ])
                (plus:SI (reg/v:SI 123 [ i ])
                    (reg:SI 122 [ D.83218 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:49 -1
     (nil))

;; _57 = _56 + -1;

(insn 568 567 569 (parallel [
            (set (reg:SI 393 [ D.83218 ])
                (plus:SI (reg:SI 122 [ D.83218 ])
                    (reg/v:SI 123 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:49 -1
     (nil))

(insn 569 568 0 (parallel [
            (set (reg:SI 106 [ D.83218 ])
                (plus:SI (reg:SI 393 [ D.83218 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:49 -1
     (nil))

;; if (_57 <= _58)

(insn 570 569 571 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 106 [ D.83218 ])
            (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32]))) D:\LHX\7.5 contest\t1.cpp:49 -1
     (nil))

(jump_insn 571 570 0 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:\LHX\7.5 contest\t1.cpp:49 -1
     (int_list:REG_BR_PROB 900 (nil)))

;; Generating RTL for gimple basic block 72

;; __i$_M_node_366 = _472;

(insn 573 572 574 (set (reg/f:SI 394)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) -1
     (nil))

(insn 574 573 0 (set (reg/f:SI 189 [ __i$_M_node ])
        (mem/f/c:SI (plus:SI (reg/f:SI 394)
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) -1
     (nil))

;; Generating RTL for gimple basic block 73

;; 

(code_label 578 577 579 134 "" [0 uses])

(note 579 578 0 NOTE_INSN_BASIC_BLOCK)

;; _84 = ans;

(insn 580 579 0 (set (reg:SI 252 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:56 -1
     (nil))

;; if (_84 < tmp_201)

(insn 581 580 582 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 252 [ D.83218 ])
            (reg/v:SI 83 [ tmp ]))) D:\LHX\7.5 contest\t1.cpp:56 -1
     (nil))

(jump_insn 582 581 0 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:\LHX\7.5 contest\t1.cpp:56 -1
     (int_list:REG_BR_PROB 7100 (nil)))

;; Generating RTL for gimple basic block 74

;; ans = tmp_201;

(insn 584 583 0 (set (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])
        (reg/v:SI 83 [ tmp ])) D:\LHX\7.5 contest\t1.cpp:57 -1
     (nil))

;; MEM[(int * *)&num + 4B] = _113;

(insn 585 584 586 (set (reg/f:SI 395)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1439 -1
     (nil))

(insn 586 585 587 (set (reg/f:SI 396)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1212 -1
     (nil))

(insn 587 586 588 (set (reg/f:SI 397)
        (mem/f/c:SI (reg/f:SI 396) [6 num.D.72607._M_impl._M_start+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1439 -1
     (nil))

(insn 588 587 0 (set (mem/f/c:SI (plus:SI (reg/f:SI 395)
                (const_int 4 [0x4])) [6 MEM[(int * *)&num + 4B]+0 S4 A32])
        (reg/f:SI 397)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1439 -1
     (nil))

;; std::vector<int>::push_back (&num, &j);

(insn 589 588 590 (parallel [
            (set (reg:SI 398)
                (plus:SI (reg/f:SI 78 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:58 -1
     (nil))

(insn 590 589 591 (set (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg:SI 398)) D:\LHX\7.5 contest\t1.cpp:58 -1
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 78 virtual-stack-vars)
            (const_int -4 [0xfffffffffffffffc]))
        (nil)))

(insn 591 590 592 (set (reg:SI 2 cx)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:\LHX\7.5 contest\t1.cpp:58 -1
     (nil))

(call_insn 592 591 593 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt6vectorIiSaIiEE9push_backERKi") [flags 0x3]  <function_decl 06ec8400 push_back>) [0 push_back S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:\LHX\7.5 contest\t1.cpp:58 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (nil))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
            (nil))))

(insn 593 592 0 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:58 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))

;; _466 = ans;

(insn 594 593 0 (set (reg:SI 252 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) -1
     (nil))

;; Generating RTL for gimple basic block 75

;; 

(code_label 597 596 598 171 "" [0 uses])

(note 598 597 0 NOTE_INSN_BASIC_BLOCK)

;; if (tmp_201 == _84)

(insn 599 598 600 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 83 [ tmp ])
            (reg:SI 252 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:60 -1
     (nil))

(jump_insn 600 599 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:\LHX\7.5 contest\t1.cpp:60 -1
     (int_list:REG_BR_PROB 8629 (nil)))

;; Generating RTL for gimple basic block 76

;; std::vector<int>::push_back (&num, &j);

(insn 602 601 603 (parallel [
            (set (reg:SI 399)
                (plus:SI (reg/f:SI 78 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:60 -1
     (nil))

(insn 603 602 604 (set (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg:SI 399)) D:\LHX\7.5 contest\t1.cpp:60 -1
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 78 virtual-stack-vars)
            (const_int -4 [0xfffffffffffffffc]))
        (nil)))

(insn 604 603 605 (set (reg:SI 2 cx)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:\LHX\7.5 contest\t1.cpp:60 -1
     (nil))

(call_insn 605 604 606 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt6vectorIiSaIiEE9push_backERKi") [flags 0x3]  <function_decl 06ec8400 push_back>) [0 push_back S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:\LHX\7.5 contest\t1.cpp:60 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (nil))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
            (nil))))

(insn 606 605 0 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:60 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))

;; _467 = ans;

(insn 607 606 0 (set (reg:SI 252 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) -1
     (nil))

;; Generating RTL for gimple basic block 77

;; 

(code_label 608 607 609 130 "" [0 uses])

(note 609 608 0 NOTE_INSN_BASIC_BLOCK)

;; _89 = _88 + 1;

(insn 610 609 611 (set (reg:SI 400)
        (mem/c:SI (plus:SI (reg/f:SI 78 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:45 -1
     (nil))

(insn 611 610 0 (parallel [
            (set (reg:SI 125 [ D.83218 ])
                (plus:SI (reg:SI 400)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:45 -1
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 78 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))

;; j = _89;

(insn 612 611 0 (set (mem/c:SI (plus:SI (reg/f:SI 78 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])
        (reg:SI 125 [ D.83218 ])) D:\LHX\7.5 contest\t1.cpp:45 -1
     (nil))

;; _49 = n;

(insn 613 612 0 (set (reg:SI 102 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:45 -1
     (nil))

;; if (_49 >= _89)

(insn 615 613 616 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 102 [ D.83218 ])
            (reg:SI 125 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:45 -1
     (nil))

(jump_insn 616 615 0 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 614)
            (pc))) D:\LHX\7.5 contest\t1.cpp:45 -1
     (int_list:REG_BR_PROB 9100 (nil)))

;; Generating RTL for gimple basic block 78

;; 

(code_label 617 616 618 129 "" [0 uses])

(note 618 617 0 NOTE_INSN_BASIC_BLOCK)

;; printf ("%d %d\n", _484, _118);

(insn 619 618 620 (set (reg/f:SI 401)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) -1
     (nil))

(insn 620 619 621 (set (reg/f:SI 402)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) -1
     (nil))

(insn 621 620 622 (set (reg/f:SI 404)
        (mem/f/c:SI (plus:SI (reg/f:SI 401)
                (const_int 4 [0x4])) [6 MEM[(int * *)&num + 4B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 -1
     (nil))

(insn 622 621 623 (parallel [
            (set (reg:SI 403 [ D.83218 ])
                (minus:SI (reg/f:SI 404)
                    (mem/f/c:SI (reg/f:SI 402) [6 MEM[(int * *)&num]+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 -1
     (expr_list:REG_EQUAL (minus:SI (mem/f/c:SI (plus:SI (reg/f:SI 401)
                    (const_int 4 [0x4])) [6 MEM[(int * *)&num + 4B]+0 S4 A32])
            (mem/f/c:SI (reg/f:SI 402) [6 MEM[(int * *)&num]+0 S4 A32]))
        (nil)))

(insn 623 622 624 (parallel [
            (set (reg:SI 406 [ D.83218 ])
                (ashiftrt:SI (reg:SI 403 [ D.83218 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 -1
     (expr_list:REG_EQUAL (div:SI (reg:SI 403 [ D.83218 ])
            (const_int 4 [0x4]))
        (nil)))

(insn 624 623 625 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 406 [ D.83218 ])) D:\LHX\7.5 contest\t1.cpp:62 -1
     (nil))

(insn 625 624 626 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 252 [ D.83218 ])) D:\LHX\7.5 contest\t1.cpp:62 -1
     (nil))

(insn 626 625 627 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (symbol_ref/f:SI ("*LC0") [flags 0x2]  <var_decl 07609ae0 *LC0>)) D:\LHX\7.5 contest\t1.cpp:62 -1
     (nil))

(call_insn 627 626 0 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZL6printfPKcz") [flags 0x3]  <function_decl 018c8600 printf>) [0 printf S1 A8])
            (const_int 12 [0xc]))) D:\LHX\7.5 contest\t1.cpp:62 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (expr_list:SI (use (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (nil)))))

;; _308 = MEM[(int * *)&num];

(insn 628 627 629 (set (reg/f:SI 407)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) -1
     (nil))

(insn 629 628 0 (set (reg/f:SI 129 [ D.83222 ])
        (mem/f/c:SI (reg/f:SI 407) [6 MEM[(int * *)&num]+0 S4 A32])) -1
     (nil))

;; if (_263 != 0)

(insn 630 629 631 (set (reg/f:SI 408)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) -1
     (nil))

(insn 631 630 632 (set (reg/f:SI 410)
        (mem/f/c:SI (plus:SI (reg/f:SI 408)
                (const_int 4 [0x4])) [6 MEM[(int * *)&num + 4B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 -1
     (nil))

(insn 632 631 633 (parallel [
            (set (reg:SI 409 [ D.83218 ])
                (minus:SI (reg/f:SI 410)
                    (reg/f:SI 129 [ D.83222 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 -1
     (expr_list:REG_EQUAL (minus:SI (mem/f/c:SI (plus:SI (reg/f:SI 408)
                    (const_int 4 [0x4])) [6 MEM[(int * *)&num + 4B]+0 S4 A32])
            (reg/f:SI 129 [ D.83222 ]))
        (nil)))

(insn 633 632 634 (parallel [
            (set (reg:SI 412 [ D.83218 ])
                (ashiftrt:SI (reg:SI 409 [ D.83218 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 -1
     (expr_list:REG_EQUAL (div:SI (reg:SI 409 [ D.83218 ])
            (const_int 4 [0x4]))
        (nil)))

(insn 634 633 635 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 412 [ D.83218 ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:63 -1
     (nil))

(jump_insn 635 634 0 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 0)
            (pc))) D:\LHX\7.5 contest\t1.cpp:63 -1
     (int_list:REG_BR_PROB 9100 (nil)))

;; Generating RTL for gimple basic block 79

;; j ={v} {CLOBBER};

(nil)

;; return 0;

(insn 637 636 638 (set (reg:SI 260 [ <retval> ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:64 -1
     (nil))

(jump_insn 638 637 639 (set (pc)
        (label_ref 0)) D:\LHX\7.5 contest\t1.cpp:64 -1
     (nil))

(barrier 639 638 0)

;; Generating RTL for gimple basic block 80

;; 

(code_label 640 639 641 173 "" [0 uses])

(note 641 640 0 NOTE_INSN_BASIC_BLOCK)

;; Generating RTL for gimple basic block 81

;; printf ("%d ", _98);

(insn 643 642 644 (set (reg:SI 414)
        (mem:SI (plus:SI (mult:SI (reg/v:SI 132 [ i ])
                    (const_int 4 [0x4]))
                (reg/f:SI 129 [ D.83222 ])) [21 *_120+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:63 -1
     (nil))

(insn 644 643 645 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 414)) D:\LHX\7.5 contest\t1.cpp:63 -1
     (nil))

(insn 645 644 646 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (symbol_ref/f:SI ("*LC1") [flags 0x2]  <var_decl 07609b40 *LC1>)) D:\LHX\7.5 contest\t1.cpp:63 -1
     (nil))

(call_insn 646 645 0 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZL6printfPKcz") [flags 0x3]  <function_decl 018c8600 printf>) [0 printf S1 A8])
            (const_int 8 [0x8]))) D:\LHX\7.5 contest\t1.cpp:63 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (expr_list:SI (use (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))

;; i_100 = i_393 + 1;

(insn 647 646 0 (parallel [
            (set (reg/v:SI 132 [ i ])
                (plus:SI (reg/v:SI 132 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:63 -1
     (nil))

;; _96 = MEM[(int * *)&num];

(insn 648 647 649 (set (reg/f:SI 415)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) -1
     (nil))

(insn 649 648 0 (set (reg/f:SI 129 [ D.83222 ])
        (mem/f/c:SI (reg/f:SI 415) [6 MEM[(int * *)&num]+0 S4 A32])) -1
     (nil))

;; if (_95 < _125)

(insn 651 649 652 81 (set (reg/f:SI 416)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) -1
     (nil))

(insn 652 651 653 81 (set (reg/f:SI 418)
        (mem/f/c:SI (plus:SI (reg/f:SI 416)
                (const_int 4 [0x4])) [6 MEM[(int * *)&num + 4B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 -1
     (nil))

(insn 653 652 654 81 (parallel [
            (set (reg:SI 417 [ D.83218 ])
                (minus:SI (reg/f:SI 418)
                    (reg/f:SI 129 [ D.83222 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 -1
     (expr_list:REG_EQUAL (minus:SI (mem/f/c:SI (plus:SI (reg/f:SI 416)
                    (const_int 4 [0x4])) [6 MEM[(int * *)&num + 4B]+0 S4 A32])
            (reg/f:SI 129 [ D.83222 ]))
        (nil)))

(insn 654 653 655 81 (parallel [
            (set (reg:SI 420 [ D.83218 ])
                (ashiftrt:SI (reg:SI 417 [ D.83218 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 -1
     (expr_list:REG_EQUAL (div:SI (reg:SI 417 [ D.83218 ])
            (const_int 4 [0x4]))
        (nil)))

(insn 655 654 656 81 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 132 [ i ])
            (reg:SI 420 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:63 -1
     (nil))

(jump_insn 656 655 660 81 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 650)
            (pc))) D:\LHX\7.5 contest\t1.cpp:63 -1
     (int_list:REG_BR_PROB 9100 (nil)))

(note 660 656 658 99 [bb 99] NOTE_INSN_BASIC_BLOCK)

(jump_insn 658 660 659 99 (set (pc)
        (label_ref 657)) -1
     (nil))

(barrier 659 658 0)

;; Generating RTL for gimple basic block 82

;; 

(code_label 661 659 662 135 "" [0 uses])

(note 662 661 0 NOTE_INSN_BASIC_BLOCK)

;; MEM[(struct _Rb_tree_const_iterator *)&__pos] = __i$_M_node_10;

(insn 663 662 0 (set (reg/v:SI 258 [ __pos ])
        (reg/f:SI 203 [ __i$_M_node ])) -1
     (nil))

;; __i$_M_node_205 = operator new (32);

(insn 664 663 665 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (const_int 32 [0x20])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 -1
     (nil))

(call_insn 665 664 666 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 -1
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))

(insn 666 665 0 (set (reg/f:SI 203 [ __i$_M_node ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 -1
     (nil))

;; MEM[(struct pair *)__i$_M_node_205 + 16B].first = t1_63;

(insn 667 666 0 (set (mem:DI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(struct pair *)__i$_M_node_205 + 16B].first+0 S8 A64])
        (reg/v:DI 112 [ t1 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 -1
     (nil))

;; MEM[(struct pair *)__i$_M_node_205 + 16B].second = 0;

(insn 668 667 0 (set (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                (const_int 24 [0x18])) [21 MEM[(struct pair *)__i$_M_node_205 + 16B].second+0 S4 A64])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 -1
     (nil))

;; __res = std::_Rb_tree<long long unsigned int, std::pair<const long long unsigned int, int>, std::_Select1st<std::pair<const long long unsigned int, int> >, std::less<long long unsigned int>, std::allocator<std::pair<const long long unsigned int, int> > >::_M_get_insert_hint_unique_pos (&s._M_t, __pos, _198);

(insn 669 668 670 (parallel [
            (set (reg:SI 421 [ D.83232 ])
                (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/aligned_buffer.h:53 -1
     (nil))

(insn 670 669 671 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 421 [ D.83232 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))

(insn 671 670 672 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/v:SI 258 [ __pos ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))

(insn 672 671 673 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))

(call_insn 673 672 674 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_") [flags 0x3]  <function_decl 06e17d80 _M_get_insert_hint_unique_pos>) [0 _M_get_insert_hint_unique_pos S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                            (const_int 4 [0x4])) [0  S4 A32]))
                (nil)))))

(insn 674 673 675 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))

(insn 675 674 0 (set (reg/v:DI 259 [ __res ])
        (reg:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))

;; __i$_M_node_202 = MEM[(struct pair *)&__res];

(insn 676 675 0 (set (reg/f:SI 191 [ __i$_M_node ])
        (subreg:SI (reg/v:DI 259 [ __res ]) 0)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))

;; __res$second_203 = MEM[(struct pair *)&__res + 4B];

(insn 677 676 0 (set (reg/f:SI 192 [ __res$second ])
        (subreg:SI (reg/v:DI 259 [ __res ]) 4)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))

;; if (__res$second_203 != 0B)

(insn 679 677 680 82 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 192 [ __res$second ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 -1
     (nil))

(jump_insn 680 679 684 82 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 678)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 -1
     (int_list:REG_BR_PROB 7837 (nil)))

(note 684 680 682 100 [bb 100] NOTE_INSN_BASIC_BLOCK)

(jump_insn 682 684 683 100 (set (pc)
        (label_ref 681)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 -1
     (nil))

(barrier 683 682 0)

;; Generating RTL for gimple basic block 83

;; 

(code_label 685 683 686 147 "" [0 uses])

(note 686 685 0 NOTE_INSN_BASIC_BLOCK)

;; MEM[(struct _Rb_tree_const_iterator *)&__pos] = __i$_M_node_325;

(insn 687 686 0 (set (reg/v:SI 256 [ __pos ])
        (reg/f:SI 186 [ __i$_M_node ])) -1
     (nil))

;; __i$_M_node_241 = operator new (32);

(insn 688 687 689 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (const_int 32 [0x20])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 -1
     (nil))

(call_insn 689 688 690 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 -1
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))

(insn 690 689 0 (set (reg/f:SI 209 [ __i$_M_node ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 -1
     (nil))

;; MEM[(struct pair *)__i$_M_node_241 + 16B].first = t2_70;

(insn 691 690 0 (set (mem:DI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(struct pair *)__i$_M_node_241 + 16B].first+0 S8 A64])
        (reg/v:DI 117 [ t2 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 -1
     (nil))

;; MEM[(struct pair *)__i$_M_node_241 + 16B].second = 0;

(insn 692 691 0 (set (mem:SI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                (const_int 24 [0x18])) [21 MEM[(struct pair *)__i$_M_node_241 + 16B].second+0 S4 A64])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 -1
     (nil))

;; __res = std::_Rb_tree<long long unsigned int, std::pair<const long long unsigned int, int>, std::_Select1st<std::pair<const long long unsigned int, int> >, std::less<long long unsigned int>, std::allocator<std::pair<const long long unsigned int, int> > >::_M_get_insert_hint_unique_pos (&s._M_t, __pos, _234);

(insn 693 692 694 (parallel [
            (set (reg:SI 422 [ D.83232 ])
                (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/aligned_buffer.h:53 -1
     (nil))

(insn 694 693 695 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 422 [ D.83232 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))

(insn 695 694 696 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/v:SI 256 [ __pos ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))

(insn 696 695 697 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))

(call_insn 697 696 698 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_") [flags 0x3]  <function_decl 06e17d80 _M_get_insert_hint_unique_pos>) [0 _M_get_insert_hint_unique_pos S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                            (const_int 4 [0x4])) [0  S4 A32]))
                (nil)))))

(insn 698 697 699 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))

(insn 699 698 0 (set (reg/v:DI 257 [ __res ])
        (reg:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))

;; __i$_M_node_238 = MEM[(struct pair *)&__res];

(insn 700 699 0 (set (reg/f:SI 206 [ __i$_M_node ])
        (subreg:SI (reg/v:DI 257 [ __res ]) 0)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))

;; __res$second_239 = MEM[(struct pair *)&__res + 4B];

(insn 701 700 0 (set (reg/f:SI 207 [ __res$second ])
        (subreg:SI (reg/v:DI 257 [ __res ]) 4)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))

;; if (__res$second_239 != 0B)

(insn 703 701 704 83 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 207 [ __res$second ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 -1
     (nil))

(jump_insn 704 703 708 83 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 702)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 -1
     (int_list:REG_BR_PROB 7837 (nil)))

(note 708 704 706 101 [bb 101] NOTE_INSN_BASIC_BLOCK)

(jump_insn 706 708 707 101 (set (pc)
        (label_ref 705)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 -1
     (nil))

(barrier 707 706 0)

;; Generating RTL for gimple basic block 84

;; 

(code_label 709 707 710 158 "" [0 uses])

(note 710 709 0 NOTE_INSN_BASIC_BLOCK)

;; __i$_M_node_251 = MEM[(struct _Rb_tree_node_base * *)&s + 8B];

(insn 711 710 712 (set (reg/f:SI 423)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) -1
     (nil))

(insn 712 711 0 (set (reg/f:SI 165 [ __i$_M_node ])
        (mem/f/c:SI (plus:SI (reg/f:SI 423)
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) -1
     (nil))

;; if (__i$_M_node_251 != 0B)

(insn 714 712 715 84 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 165 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (nil))

(jump_insn 715 714 718 84 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 713)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (int_list:REG_BR_PROB 9100 (nil)))

(note 718 715 716 102 [bb 102] NOTE_INSN_BASIC_BLOCK)

(jump_insn 716 718 717 102 (set (pc)
        (label_ref 0)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (nil))

(barrier 717 716 0)

;; Generating RTL for gimple basic block 85

;; 

(code_label 719 717 720 146 "" [0 uses])

(note 720 719 0 NOTE_INSN_BASIC_BLOCK)

;; Generating RTL for gimple basic block 86

;; 

(code_label 724 723 725 163 "" [0 uses])

(note 725 724 0 NOTE_INSN_BASIC_BLOCK)

;; MEM[(struct _Rb_tree_const_iterator *)&__pos] = __i$_M_node_372;

(insn 726 725 0 (set (reg/v:SI 254 [ __pos ])
        (reg/f:SI 181 [ __i$_M_node ])) -1
     (nil))

;; __i$_M_node_277 = operator new (32);

(insn 727 726 728 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (const_int 32 [0x20])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 -1
     (nil))

(call_insn 728 727 729 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 -1
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))

(insn 729 728 0 (set (reg/f:SI 181 [ __i$_M_node ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 -1
     (nil))

;; MEM[(struct pair *)__i$_M_node_277 + 16B].first = t1_63;

(insn 730 729 0 (set (mem:DI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(struct pair *)__i$_M_node_277 + 16B].first+0 S8 A64])
        (reg/v:DI 112 [ t1 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 -1
     (nil))

;; MEM[(struct pair *)__i$_M_node_277 + 16B].second = 0;

(insn 731 730 0 (set (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 24 [0x18])) [21 MEM[(struct pair *)__i$_M_node_277 + 16B].second+0 S4 A64])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 -1
     (nil))

;; __res = std::_Rb_tree<long long unsigned int, std::pair<const long long unsigned int, int>, std::_Select1st<std::pair<const long long unsigned int, int> >, std::less<long long unsigned int>, std::allocator<std::pair<const long long unsigned int, int> > >::_M_get_insert_hint_unique_pos (&s._M_t, __pos, _270);

(insn 732 731 733 (parallel [
            (set (reg:SI 424 [ D.83232 ])
                (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/aligned_buffer.h:53 -1
     (nil))

(insn 733 732 734 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 424 [ D.83232 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))

(insn 734 733 735 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/v:SI 254 [ __pos ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))

(insn 735 734 736 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))

(call_insn 736 735 737 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_") [flags 0x3]  <function_decl 06e17d80 _M_get_insert_hint_unique_pos>) [0 _M_get_insert_hint_unique_pos S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                            (const_int 4 [0x4])) [0  S4 A32]))
                (nil)))))

(insn 737 736 738 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))

(insn 738 737 0 (set (reg/v:DI 255 [ __res ])
        (reg:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))

;; __i$_M_node_274 = MEM[(struct pair *)&__res];

(insn 739 738 0 (set (reg/f:SI 224 [ __i$_M_node ])
        (subreg:SI (reg/v:DI 255 [ __res ]) 0)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))

;; __res$second_275 = MEM[(struct pair *)&__res + 4B];

(insn 740 739 0 (set (reg/f:SI 225 [ __res$second ])
        (subreg:SI (reg/v:DI 255 [ __res ]) 4)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))

;; if (__res$second_275 != 0B)

(insn 742 740 743 86 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 225 [ __res$second ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 -1
     (nil))

(jump_insn 743 742 747 86 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 741)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 -1
     (int_list:REG_BR_PROB 7837 (nil)))

(note 747 743 745 103 [bb 103] NOTE_INSN_BASIC_BLOCK)

(jump_insn 745 747 746 103 (set (pc)
        (label_ref 744)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 -1
     (nil))

(barrier 746 745 0)

;; Generating RTL for gimple basic block 87

;; 

(code_label 748 746 749 115 "" [0 uses])

(note 749 748 0 NOTE_INSN_BASIC_BLOCK)

;; Generating RTL for gimple basic block 88

;; 

(code_label 752 751 753 120 "" [0 uses])

(note 753 752 0 NOTE_INSN_BASIC_BLOCK)

;; Generating RTL for gimple basic block 89

;; 

(code_label 756 755 757 119 "" [0 uses])

(note 757 756 0 NOTE_INSN_BASIC_BLOCK)

;; j = 1;

(insn 758 757 0 (set (mem/c:SI (plus:SI (reg/f:SI 78 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:45 -1
     (nil))

;; Generating RTL for gimple basic block 90

;; __i$_M_node_349 = MEM[(struct _Rb_tree_node_base * *)&s + 8B];

(insn 763 762 764 (set (reg/f:SI 425)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) -1
     (nil))

(insn 764 763 0 (set (reg/f:SI 165 [ __i$_M_node ])
        (mem/f/c:SI (plus:SI (reg/f:SI 425)
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) -1
     (nil))

;; Generating RTL for gimple basic block 91

;; 

(code_label 767 766 768 153 "" [0 uses])

(note 768 767 0 NOTE_INSN_BASIC_BLOCK)

;; if (_346 == 0)

(insn 770 768 771 91 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:SI (reg/f:SI 186 [ __i$_M_node ])
                    (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_347 + 24]+0 S4 A32])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:53 -1
     (nil))

(jump_insn 771 770 774 91 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 769)
            (pc))) D:\LHX\7.5 contest\t1.cpp:53 -1
     (int_list:REG_BR_PROB 5000 (nil)))

(note 774 771 772 104 [bb 104] NOTE_INSN_BASIC_BLOCK)

(jump_insn 772 774 773 104 (set (pc)
        (label_ref 719)) D:\LHX\7.5 contest\t1.cpp:53 -1
     (nil))

(barrier 773 772 0)
Edge 2->87 redirected to 106
Edge 9->88 redirected to 108
Edge 24->29 redirected to 111
Edge 29->73 redirected to 112
Edge 31->82 redirected to 113
Edge 37->82 redirected to 114
Edge 39->41 redirected to 115
Edge 45->83 redirected to 116
Edge 51->83 redirected to 117
Edge 53->55 redirected to 118
Edge 63->86 redirected to 119
Edge 65->67 redirected to 120
Purged non-fallthru edges from bb 123
Purged non-fallthru edges from bb 126
Purged non-fallthru edges from bb 134
Purged non-fallthru edges from bb 137
Purged non-fallthru edges from bb 145
Purged non-fallthru edges from bb 148
Predictions for insn 305 bb 33
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 307 bb 121
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 309 bb 122
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 328 bb 38
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 330 bb 124
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 332 bb 125
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 350 bb 40
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 352 bb 128
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 354 bb 129
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 401 bb 47
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 403 bb 132
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 405 bb 133
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 424 bb 52
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 426 bb 135
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 428 bb 136
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 446 bb 54
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 448 bb 139
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 450 bb 140
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 485 bb 59
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 487 bb 143
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 489 bb 144
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 508 bb 64
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 510 bb 146
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 512 bb 147
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 530 bb 66
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 532 bb 150
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%
Predictions for insn 534 bb 151
  no prediction heuristics: 50.0%
  combined heuristics: 50.0%


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Forwarding edge 7->8 to 146 failed.
Forwarding edge 16->17 to 148 failed.
Forwarding edge 33->34 to 36 failed.
Edge 41->43 redirected to 44
Forwarding edge 42->43 to 44 failed.
Deleted label in block 43.
Edge 49->51 redirected to 64
Forwarding edge 50->51 to 64 failed.
Deleted label in block 51.
Merging block 52 into block 51...
Merged blocks 51 and 52.
Merged 51 and 52 without moving.
Forwarding edge 50->51 to 64 failed.
Forwarding edge 50->51 to 64 failed.
Edge 55->59 redirected to 61
Edge 57->59 redirected to 61
Merging block 59 into block 58...
Merged blocks 58 and 59.
Merged 58 and 59 without moving.
Redirecting jump 374 from 63 to 64.
Merging block 63 into block 62...
Merged blocks 62 and 63.
Merged 62 and 63 without moving.
Edge 64->141 redirected to 118
Edge 68->70 redirected to 71
Forwarding edge 69->70 to 71 failed.
Deleted label in block 70.
Edge 76->78 redirected to 151
Forwarding edge 77->78 to 151 failed.
Deleted label in block 78.
Merging block 79 into block 78...
Merged blocks 78 and 79.
Merged 78 and 79 without moving.
Forwarding edge 77->78 to 151 failed.
Forwarding edge 77->78 to 151 failed.
Edge 82->86 redirected to 88
Edge 84->86 redirected to 88
Merging block 86 into block 85...
Merged blocks 85 and 86.
Merged 85 and 86 without moving.
Forwarding edge 90->91 to 118 failed.
Redirecting jump 479 from 141 to 118.
Edge 94->96 redirected to 97
Forwarding edge 95->96 to 97 failed.
Deleted label in block 96.
Edge 102->104 redirected to 117
Forwarding edge 103->104 to 117 failed.
Deleted label in block 104.
Merging block 105 into block 104...
Merged blocks 104 and 105.
Merged 104 and 105 without moving.
Forwarding edge 103->104 to 117 failed.
Forwarding edge 103->104 to 117 failed.
Edge 108->112 redirected to 114
Edge 110->112 redirected to 114
Merging block 112 into block 111...
Merged blocks 111 and 112.
Merged 111 and 112 without moving.
Redirecting jump 554 from 116 to 117.
Merging block 116 into block 115...
Merged blocks 115 and 116.
Merged 115 and 116 without moving.
Forwarding edge 129->130 to 127 failed.
Forwarding edge 133->134 to 62 failed.
Forwarding edge 137->138 to 89 failed.
Forwarding edge 143->144 to 115 failed.
Forwarding edge 151->152 to 118 failed.
Redirecting jump 772 from 141 to 118.


try_optimize_cfg iteration 2

Forwarding edge 7->8 to 146 failed.
Forwarding edge 16->17 to 148 failed.
Forwarding edge 33->34 to 36 failed.
Forwarding edge 42->43 to 44 failed.
Forwarding edge 50->51 to 64 failed.
Forwarding edge 69->70 to 71 failed.
Forwarding edge 77->78 to 151 failed.
Forwarding edge 90->91 to 118 failed.
Forwarding edge 95->96 to 97 failed.
Forwarding edge 103->104 to 117 failed.
Forwarding edge 129->130 to 127 failed.
Forwarding edge 133->134 to 62 failed.
Forwarding edge 137->138 to 89 failed.
deleting block 141
Forwarding edge 143->144 to 115 failed.
Forwarding edge 151->152 to 118 failed.


try_optimize_cfg iteration 3

Forwarding edge 7->8 to 146 failed.
Forwarding edge 16->17 to 148 failed.
Forwarding edge 33->34 to 36 failed.
Forwarding edge 42->43 to 44 failed.
Forwarding edge 50->51 to 64 failed.
Forwarding edge 69->70 to 71 failed.
Forwarding edge 77->78 to 151 failed.
Forwarding edge 90->91 to 118 failed.
Forwarding edge 95->96 to 97 failed.
Forwarding edge 103->104 to 117 failed.
Forwarding edge 129->130 to 127 failed.
Forwarding edge 133->134 to 62 failed.
Forwarding edge 137->138 to 89 failed.
Forwarding edge 143->144 to 115 failed.
Forwarding edge 151->152 to 118 failed.


;;
;; Full RTL generated for this function:
;;
(note 1 0 51 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 0, next block 4, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 51 1 851 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(insn 851 51 2 2 (set (reg:SI 426)
        (reg:SI 2 cx)) -1
     (nil))
(note 2 851 3 2 NOTE_INSN_FUNCTION_BEG)
(call_insn 3 2 53 2 (call (mem:QI (symbol_ref:SI ("__main") [flags 0x43]) [0  S1 A8])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:32 -1
     (expr_list:REG_EH_REGION (const_int -2147483648 [0xffffffff80000000])
        (nil))
    (nil))
(call_insn 53 3 54 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:11 -1
     (nil)
    (nil))
(insn 54 53 55 2 (set (reg:SI 149 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:11 -1
     (nil))
(insn 55 54 56 2 (set (reg/v:QI 151 [ ch ])
        (subreg:QI (reg:SI 149 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:11 -1
     (nil))
(insn 56 55 57 2 (parallel [
            (set (reg:QI 261 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 149 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 -1
     (nil))
(insn 57 56 58 2 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 261 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 -1
     (nil))
(jump_insn 58 57 59 2 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 780)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 596 {*jcc_1}
     (int_list:REG_BR_PROB 900 (nil))
 -> 780)
;;  succ:       4 [91.0%]  (FALLTHRU)
;;              145 [9.0%] 

;; basic block 4, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 2, next block 5, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [91.0%]  (FALLTHRU)
(note 59 58 4 4 [bb 4] NOTE_INSN_BASIC_BLOCK)
(insn 4 59 69 4 (set (reg/v:DI 164 [ flag ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:12 -1
     (nil))
;;  succ:       5 [100.0%]  (FALLTHRU)

;; basic block 5, loop depth 1, count 0, freq 92, maybe hot
;;  prev block 4, next block 6, flags: (NEW, REACHABLE, RTL)
;;  pred:       4 [100.0%]  (FALLTHRU)
;;              7 [91.0%]  (DFS_BACK)
(code_label 69 4 60 5 117 "" [1 uses])
(note 60 69 61 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
(insn 61 60 62 5 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 151 [ ch ])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 -1
     (nil))
(jump_insn 62 61 63 5 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 64)
            (pc))) D:\LHX\7.5 contest\t1.cpp:13 -1
     (int_list:REG_BR_PROB 7200 (nil))
 -> 64)
;;  succ:       6 [28.0%]  (FALLTHRU)
;;              7 [72.0%] 

;; basic block 6, loop depth 1, count 0, freq 26, maybe hot
;;  prev block 5, next block 7, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       5 [28.0%]  (FALLTHRU)
(note 63 62 5 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
(insn 5 63 64 6 (set (reg/v:DI 164 [ flag ])
        (const_int -1 [0xffffffffffffffff])) D:\LHX\7.5 contest\t1.cpp:13 -1
     (nil))
;;  succ:       7 [100.0%]  (FALLTHRU)

;; basic block 7, loop depth 1, count 0, freq 92, maybe hot
;;  prev block 6, next block 8, flags: (NEW, REACHABLE, RTL)
;;  pred:       5 [72.0%] 
;;              6 [100.0%]  (FALLTHRU)
(code_label 64 5 65 7 116 "" [1 uses])
(note 65 64 66 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
(call_insn 66 65 67 7 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:14 -1
     (nil)
    (nil))
(insn 67 66 68 7 (set (reg:SI 150 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:14 -1
     (nil))
(insn 68 67 70 7 (set (reg/v:QI 151 [ ch ])
        (subreg:QI (reg:SI 150 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:14 -1
     (nil))
(insn 70 68 71 7 (parallel [
            (set (reg:QI 262 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 150 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 -1
     (nil))
(insn 71 70 72 7 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 262 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 -1
     (nil))
(jump_insn 72 71 75 7 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 69)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 -1
     (int_list:REG_BR_PROB 9100 (nil))
 -> 69)
;;  succ:       5 [91.0%]  (DFS_BACK)
;;              8 [9.0%]  (FALLTHRU)

;; basic block 8, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 7, next block 9, flags: (NEW, REACHABLE, RTL)
;;  pred:       7 [9.0%]  (FALLTHRU)
(note 75 72 73 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
(jump_insn 73 75 74 8 (set (pc)
        (label_ref 748)) D:\LHX\7.5 contest\t1.cpp:12 -1
     (nil)
 -> 748)
;;  succ:       146 [100.0%] 

(barrier 74 73 88)
;; basic block 9, loop depth 1, count 0, freq 92, maybe hot
;;  prev block 8, next block 10, flags: (NEW, REACHABLE, RTL)
;;  pred:       146 [100.0%] 
;;              9 [91.0%]  (DFS_BACK)
(code_label 88 74 76 9 118 "" [2 uses])
(note 76 88 77 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
(insn 77 76 78 9 (parallel [
            (set (reg:DI 263 [ D.83229 ])
                (ashift:DI (reg/v:DI 159 [ re ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))
(insn 78 77 79 9 (parallel [
            (set (reg:DI 264 [ D.83229 ])
                (ashift:DI (reg/v:DI 159 [ re ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))
(insn 79 78 80 9 (parallel [
            (set (reg:DI 265 [ D.83229 ])
                (plus:DI (reg:DI 263 [ D.83229 ])
                    (reg:DI 264 [ D.83229 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))
(insn 80 79 81 9 (clobber (reg:DI 266 [ D.83229 ])) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))
(insn 81 80 82 9 (set (reg:SI 267)
        (sign_extend:SI (reg/v:QI 151 [ ch ]))) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))
(insn 82 81 83 9 (parallel [
            (set (reg:DI 266 [ D.83229 ])
                (sign_extend:DI (reg:SI 267)))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))
(insn 83 82 84 9 (parallel [
            (set (reg:DI 158 [ D.83229 ])
                (plus:DI (reg:DI 265 [ D.83229 ])
                    (reg:DI 266 [ D.83229 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))
(insn 84 83 85 9 (parallel [
            (set (reg/v:DI 159 [ re ])
                (plus:DI (reg:DI 158 [ D.83229 ])
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))
(call_insn 85 84 86 9 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil)
    (nil))
(insn 86 85 87 9 (set (reg:SI 160 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))
(insn 87 86 89 9 (set (reg/v:QI 151 [ ch ])
        (subreg:QI (reg:SI 160 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))
(insn 89 87 90 9 (parallel [
            (set (reg:QI 268 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 160 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))
(insn 90 89 91 9 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 268 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))
(jump_insn 91 90 92 9 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 88)
            (pc))) D:\LHX\7.5 contest\t1.cpp:16 -1
     (int_list:REG_BR_PROB 9100 (nil))
 -> 88)
;;  succ:       9 [91.0%]  (DFS_BACK)
;;              10 [9.0%]  (FALLTHRU)

;; basic block 10, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 9, next block 11, flags: (NEW, REACHABLE, RTL)
;;  pred:       9 [9.0%]  (FALLTHRU)
(note 92 91 93 10 [bb 10] NOTE_INSN_BASIC_BLOCK)
(insn 93 92 94 10 (parallel [
            (set (reg:SI 269)
                (mult:SI (subreg:SI (reg/v:DI 164 [ flag ]) 4)
                    (subreg:SI (reg/v:DI 159 [ re ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 -1
     (nil))
(insn 94 93 95 10 (parallel [
            (set (reg:SI 270)
                (mult:SI (subreg:SI (reg/v:DI 159 [ re ]) 4)
                    (subreg:SI (reg/v:DI 164 [ flag ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 -1
     (nil))
(insn 95 94 96 10 (parallel [
            (set (reg:SI 271)
                (plus:SI (reg:SI 269)
                    (reg:SI 270)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 -1
     (nil))
(insn 96 95 97 10 (parallel [
            (set (reg:DI 272 [ D.83229 ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 164 [ flag ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 159 [ re ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 -1
     (nil))
(insn 97 96 98 10 (parallel [
            (set (reg:SI 273)
                (plus:SI (reg:SI 271)
                    (subreg:SI (reg:DI 272 [ D.83229 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 -1
     (nil))
(insn 98 97 99 10 (set (subreg:SI (reg:DI 272 [ D.83229 ]) 4)
        (reg:SI 273)) D:\LHX\7.5 contest\t1.cpp:17 -1
     (nil))
(insn 99 98 100 10 (set (reg:DI 272 [ D.83229 ])
        (reg:DI 272 [ D.83229 ])) D:\LHX\7.5 contest\t1.cpp:17 -1
     (expr_list:REG_EQUAL (mult:DI (reg/v:DI 164 [ flag ])
            (reg/v:DI 159 [ re ]))
        (nil)))
(insn 100 99 101 10 (set (reg:SI 85 [ D.83218 ])
        (subreg:SI (reg:DI 272 [ D.83229 ]) 0)) D:\LHX\7.5 contest\t1.cpp:37 -1
     (nil))
(insn 101 100 102 10 (set (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])
        (reg:SI 85 [ D.83218 ])) D:\LHX\7.5 contest\t1.cpp:37 -1
     (nil))
(insn 102 101 103 10 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg:SI 85 [ D.83218 ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:38 -1
     (nil))
(jump_insn 103 102 781 10 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 756)
            (pc))) D:\LHX\7.5 contest\t1.cpp:38 -1
     (int_list:REG_BR_PROB 100 (nil))
 -> 756)
;;  succ:       11 [99.0%]  (FALLTHRU)
;;              149 [1.0%] 

;; basic block 11, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 10, next block 12, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       10 [99.0%]  (FALLTHRU)
(note 781 103 7 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
(insn 7 781 156 11 (set (reg/v:SI 87 [ i ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:38 -1
     (nil))
;;  succ:       12 [100.0%]  (FALLTHRU)

;; basic block 12, loop depth 1, count 0, freq 900, maybe hot
;;  prev block 11, next block 13, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       11 [100.0%]  (FALLTHRU)
;;              19 [99.0%]  (DFS_BACK)
(code_label 156 7 104 12 124 "" [1 uses])
(note 104 156 105 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
(call_insn 105 104 106 12 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:11 -1
     (nil)
    (nil))
(insn 106 105 107 12 (set (reg:SI 84 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:11 -1
     (nil))
(insn 107 106 108 12 (set (reg/v:QI 167 [ ch ])
        (subreg:QI (reg:SI 84 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:11 -1
     (nil))
(insn 108 107 109 12 (parallel [
            (set (reg:QI 274 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 84 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 -1
     (nil))
(insn 109 108 110 12 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 274 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 -1
     (nil))
(jump_insn 110 109 111 12 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 783)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 596 {*jcc_1}
     (int_list:REG_BR_PROB 900 (nil))
 -> 783)
;;  succ:       13 [91.0%]  (FALLTHRU)
;;              147 [9.0%] 

;; basic block 13, loop depth 1, count 0, freq 819, maybe hot
;;  prev block 12, next block 14, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 [91.0%]  (FALLTHRU)
(note 111 110 8 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
(insn 8 111 121 13 (set (reg/v:DI 180 [ flag ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:12 -1
     (nil))
;;  succ:       14 [100.0%]  (FALLTHRU)

;; basic block 14, loop depth 2, count 0, freq 9100, maybe hot
;;  prev block 13, next block 15, flags: (NEW, REACHABLE, RTL)
;;  pred:       13 [100.0%]  (FALLTHRU)
;;              16 [91.0%]  (DFS_BACK)
(code_label 121 8 112 14 122 "" [1 uses])
(note 112 121 113 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
(insn 113 112 114 14 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:QI 167 [ ch ])
            (const_int 45 [0x2d]))) D:\LHX\7.5 contest\t1.cpp:13 -1
     (nil))
(jump_insn 114 113 115 14 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 116)
            (pc))) D:\LHX\7.5 contest\t1.cpp:13 -1
     (int_list:REG_BR_PROB 7200 (nil))
 -> 116)
;;  succ:       15 [28.0%]  (FALLTHRU)
;;              16 [72.0%] 

;; basic block 15, loop depth 2, count 0, freq 2548, maybe hot
;;  prev block 14, next block 16, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       14 [28.0%]  (FALLTHRU)
(note 115 114 9 15 [bb 15] NOTE_INSN_BASIC_BLOCK)
(insn 9 115 116 15 (set (reg/v:DI 180 [ flag ])
        (const_int -1 [0xffffffffffffffff])) D:\LHX\7.5 contest\t1.cpp:13 -1
     (nil))
;;  succ:       16 [100.0%]  (FALLTHRU)

;; basic block 16, loop depth 2, count 0, freq 9100, maybe hot
;;  prev block 15, next block 17, flags: (NEW, REACHABLE, RTL)
;;  pred:       14 [72.0%] 
;;              15 [100.0%]  (FALLTHRU)
(code_label 116 9 117 16 121 "" [1 uses])
(note 117 116 118 16 [bb 16] NOTE_INSN_BASIC_BLOCK)
(call_insn 118 117 119 16 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:14 -1
     (nil)
    (nil))
(insn 119 118 120 16 (set (reg:SI 166 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:14 -1
     (nil))
(insn 120 119 122 16 (set (reg/v:QI 167 [ ch ])
        (subreg:QI (reg:SI 166 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:14 -1
     (nil))
(insn 122 120 123 16 (parallel [
            (set (reg:QI 275 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 166 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:12 -1
     (nil))
(insn 123 122 124 16 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 275 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:12 -1
     (nil))
(jump_insn 124 123 127 16 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 121)
            (pc))) D:\LHX\7.5 contest\t1.cpp:12 -1
     (int_list:REG_BR_PROB 9100 (nil))
 -> 121)
;;  succ:       14 [91.0%]  (DFS_BACK)
;;              17 [9.0%]  (FALLTHRU)

;; basic block 17, loop depth 1, count 0, freq 819, maybe hot
;;  prev block 16, next block 18, flags: (NEW, REACHABLE, RTL)
;;  pred:       16 [9.0%]  (FALLTHRU)
(note 127 124 125 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
(jump_insn 125 127 126 17 (set (pc)
        (label_ref 752)) D:\LHX\7.5 contest\t1.cpp:12 -1
     (nil)
 -> 752)
;;  succ:       148 [100.0%] 

(barrier 126 125 140)
;; basic block 18, loop depth 2, count 0, freq 9100, maybe hot
;;  prev block 17, next block 19, flags: (NEW, REACHABLE, RTL)
;;  pred:       148 [100.0%] 
;;              18 [91.0%]  (DFS_BACK)
(code_label 140 126 128 18 123 "" [2 uses])
(note 128 140 129 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
(insn 129 128 130 18 (parallel [
            (set (reg:DI 276 [ D.83229 ])
                (ashift:DI (reg/v:DI 175 [ re ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))
(insn 130 129 131 18 (parallel [
            (set (reg:DI 277 [ D.83229 ])
                (ashift:DI (reg/v:DI 175 [ re ])
                    (const_int 3 [0x3])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))
(insn 131 130 132 18 (parallel [
            (set (reg:DI 278 [ D.83229 ])
                (plus:DI (reg:DI 276 [ D.83229 ])
                    (reg:DI 277 [ D.83229 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))
(insn 132 131 133 18 (clobber (reg:DI 279 [ D.83229 ])) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))
(insn 133 132 134 18 (set (reg:SI 280)
        (sign_extend:SI (reg/v:QI 167 [ ch ]))) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))
(insn 134 133 135 18 (parallel [
            (set (reg:DI 279 [ D.83229 ])
                (sign_extend:DI (reg:SI 280)))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))
(insn 135 134 136 18 (parallel [
            (set (reg:DI 174 [ D.83229 ])
                (plus:DI (reg:DI 278 [ D.83229 ])
                    (reg:DI 279 [ D.83229 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))
(insn 136 135 137 18 (parallel [
            (set (reg/v:DI 175 [ re ])
                (plus:DI (reg:DI 174 [ D.83229 ])
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))
(call_insn 137 136 138 18 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("getchar") [flags 0x43]  <function_decl 0267a780 getchar>) [0 getchar S1 A8])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil)
    (nil))
(insn 138 137 139 18 (set (reg:SI 176 [ D.83218 ])
        (reg:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))
(insn 139 138 141 18 (set (reg/v:QI 167 [ ch ])
        (subreg:QI (reg:SI 176 [ D.83218 ]) 0)) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))
(insn 141 139 142 18 (parallel [
            (set (reg:QI 281 [ D.83228 ])
                (plus:QI (subreg:QI (reg:SI 176 [ D.83218 ]) 0)
                    (const_int -48 [0xffffffffffffffd0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))
(insn 142 141 143 18 (set (reg:CC 17 flags)
        (compare:CC (reg:QI 281 [ D.83228 ])
            (const_int 9 [0x9]))) D:\LHX\7.5 contest\t1.cpp:16 -1
     (nil))
(jump_insn 143 142 144 18 (set (pc)
        (if_then_else (leu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 140)
            (pc))) D:\LHX\7.5 contest\t1.cpp:16 -1
     (int_list:REG_BR_PROB 9100 (nil))
 -> 140)
;;  succ:       18 [91.0%]  (DFS_BACK)
;;              19 [9.0%]  (FALLTHRU)

;; basic block 19, loop depth 1, count 0, freq 819, maybe hot
;;  prev block 18, next block 20, flags: (NEW, REACHABLE, RTL)
;;  pred:       18 [9.0%]  (FALLTHRU)
(note 144 143 145 19 [bb 19] NOTE_INSN_BASIC_BLOCK)
(insn 145 144 146 19 (set (reg/f:SI 282)
        (symbol_ref:SI ("a") [flags 0x2]  <var_decl 06e5d780 a>)) D:\LHX\7.5 contest\t1.cpp:38 -1
     (nil))
(insn 146 145 147 19 (parallel [
            (set (reg:SI 283)
                (mult:SI (subreg:SI (reg/v:DI 180 [ flag ]) 4)
                    (subreg:SI (reg/v:DI 175 [ re ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 -1
     (nil))
(insn 147 146 148 19 (parallel [
            (set (reg:SI 284)
                (mult:SI (subreg:SI (reg/v:DI 175 [ re ]) 4)
                    (subreg:SI (reg/v:DI 180 [ flag ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 -1
     (nil))
(insn 148 147 149 19 (parallel [
            (set (reg:SI 285)
                (plus:SI (reg:SI 283)
                    (reg:SI 284)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 -1
     (nil))
(insn 149 148 150 19 (parallel [
            (set (reg:DI 286 [ D.83229 ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 180 [ flag ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 175 [ re ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 -1
     (nil))
(insn 150 149 151 19 (parallel [
            (set (reg:SI 287)
                (plus:SI (reg:SI 285)
                    (subreg:SI (reg:DI 286 [ D.83229 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:17 -1
     (nil))
(insn 151 150 152 19 (set (subreg:SI (reg:DI 286 [ D.83229 ]) 4)
        (reg:SI 287)) D:\LHX\7.5 contest\t1.cpp:17 -1
     (nil))
(insn 152 151 153 19 (set (reg:DI 286 [ D.83229 ])
        (reg:DI 286 [ D.83229 ])) D:\LHX\7.5 contest\t1.cpp:17 -1
     (expr_list:REG_EQUAL (mult:DI (reg/v:DI 180 [ flag ])
            (reg/v:DI 175 [ re ]))
        (nil)))
(insn 153 152 154 19 (set (mem:SI (plus:SI (mult:SI (reg/v:SI 87 [ i ])
                    (const_int 4 [0x4]))
                (reg/f:SI 282)) [21 MEM[symbol: a, index: _30, step: 4, offset: 0B]+0 S4 A32])
        (subreg:SI (reg:DI 286 [ D.83229 ]) 0)) D:\LHX\7.5 contest\t1.cpp:38 -1
     (nil))
(insn 154 153 155 19 (parallel [
            (set (reg/v:SI 87 [ i ])
                (plus:SI (reg/v:SI 87 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:38 -1
     (nil))
(insn 155 154 157 19 (set (reg/v:SI 247 [ i ])
        (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:38 -1
     (nil))
(insn 157 155 158 19 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg/v:SI 247 [ i ])
            (reg/v:SI 87 [ i ]))) D:\LHX\7.5 contest\t1.cpp:38 -1
     (nil))
(jump_insn 158 157 159 19 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 156)
            (pc))) D:\LHX\7.5 contest\t1.cpp:38 -1
     (int_list:REG_BR_PROB 9900 (nil))
 -> 156)
;;  succ:       12 [99.0%]  (DFS_BACK)
;;              20 [1.0%]  (FALLTHRU)

;; basic block 20, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 19, next block 21, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       19 [1.0%]  (FALLTHRU)
(note 159 158 11 20 [bb 20] NOTE_INSN_BASIC_BLOCK)
(insn 11 159 160 20 (set (reg/v:SI 251 [ i ])
        (reg/v:SI 247 [ i ])) -1
     (nil))
(insn 160 11 161 20 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 251 [ i ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:39 -1
     (nil))
(jump_insn 161 160 162 20 (set (pc)
        (if_then_else (le (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 210)
            (pc))) D:\LHX\7.5 contest\t1.cpp:39 -1
     (int_list:REG_BR_PROB 100 (nil))
 -> 210)
;;  succ:       21 [99.0%]  (FALLTHRU)
;;              25 [1.0%] 

;; basic block 21, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 20, next block 22, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       20 [99.0%]  (FALLTHRU)
(note 162 161 163 21 [bb 21] NOTE_INSN_BASIC_BLOCK)
(insn 163 162 12 21 (parallel [
            (set (reg:SI 240 [ D.83218 ])
                (plus:SI (reg/v:SI 251 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) -1
     (nil))
(insn 12 163 184 21 (set (reg/v:SI 94 [ i ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:39 -1
     (nil))
;;  succ:       22 [100.0%]  (FALLTHRU)

;; basic block 22, loop depth 1, count 0, freq 900, maybe hot
;;  prev block 21, next block 23, flags: (NEW, REACHABLE, RTL)
;;  pred:       21 [100.0%]  (FALLTHRU)
;;              22 [99.0%]  (DFS_BACK)
(code_label 184 12 164 22 126 "" [1 uses])
(note 164 184 165 22 [bb 22] NOTE_INSN_BASIC_BLOCK)
(insn 165 164 166 22 (set (reg:SI 95 [ D.83219 ])
        (reg/v:SI 94 [ i ])) -1
     (nil))
(insn 166 165 167 22 (set (reg/f:SI 288)
        (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))
(insn 167 166 168 22 (set (reg/f:SI 289)
        (symbol_ref:SI ("a") [flags 0x2]  <var_decl 06e5d780 a>)) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))
(insn 168 167 169 22 (set (reg:SI 291)
        (mem:SI (plus:SI (mult:SI (reg:SI 95 [ D.83219 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 289)) [21 MEM[symbol: a, index: _39, step: 4, offset: 0B]+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))
(insn 169 168 170 22 (parallel [
            (set (reg:DI 290 [ D.83220 ])
                (sign_extend:DI (reg:SI 291)))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))
(insn 170 169 171 22 (set (reg/f:SI 292)
        (const:SI (plus:SI (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)
                (const_int -8 [0xfffffffffffffff8])))) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))
(insn 171 170 172 22 (set (reg:SI 294)
        (mem:SI (plus:SI (plus:SI (mult:SI (reg:SI 95 [ D.83219 ])
                        (const_int 8 [0x8]))
                    (reg/f:SI 292))
                (const_int 4 [0x4])) [34 MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+4 S4 A32])) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))
(insn 172 171 173 22 (parallel [
            (set (reg:SI 293)
                (mult:SI (reg:SI 294)
                    (const_int 19260817 [0x125e591])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))
(insn 173 172 174 22 (set (reg:SI 296)
        (mem:SI (plus:SI (mult:SI (reg:SI 95 [ D.83219 ])
                    (const_int 8 [0x8]))
                (reg/f:SI 292)) [34 MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+0 S4 A64])) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))
(insn 174 173 175 22 (parallel [
            (set (reg:SI 295)
                (mult:SI (reg:SI 296)
                    (const_int 0 [0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))
(insn 175 174 176 22 (parallel [
            (set (reg:SI 297)
                (plus:SI (reg:SI 293)
                    (reg:SI 295)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))
(insn 176 175 177 22 (set (reg:SI 299)
        (const_int 19260817 [0x125e591])) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))
(insn 177 176 178 22 (parallel [
            (set (reg:DI 298 [ D.83220 ])
                (mult:DI (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg:SI 95 [ D.83219 ])
                                    (const_int 8 [0x8]))
                                (reg/f:SI 292)) [34 MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+0 S4 A64]))
                    (zero_extend:DI (reg:SI 299))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))
(insn 178 177 179 22 (parallel [
            (set (reg:SI 300)
                (plus:SI (reg:SI 297)
                    (subreg:SI (reg:DI 298 [ D.83220 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))
(insn 179 178 180 22 (set (subreg:SI (reg:DI 298 [ D.83220 ]) 4)
        (reg:SI 300)) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))
(insn 180 179 181 22 (set (reg:DI 298 [ D.83220 ])
        (reg:DI 298 [ D.83220 ])) D:\LHX\7.5 contest\t1.cpp:40 -1
     (expr_list:REG_EQUAL (mult:DI (mem:DI (plus:SI (mult:SI (reg:SI 95 [ D.83219 ])
                        (const_int 8 [0x8]))
                    (reg/f:SI 292)) [34 MEM[symbol: pre, index: _39, step: 8, offset: 4294967288B]+0 S8 A64])
            (const_int 19260817 [0x125e591]))
        (nil)))
(insn 181 180 182 22 (parallel [
            (set (reg:DI 301)
                (plus:DI (reg:DI 290 [ D.83220 ])
                    (reg:DI 298 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:40 -1
     (nil))
(insn 182 181 183 22 (set (mem:DI (plus:SI (mult:SI (reg:SI 95 [ D.83219 ])
                    (const_int 8 [0x8]))
                (reg/f:SI 288)) [34 MEM[symbol: pre, index: _39, step: 8, offset: 0B]+0 S8 A64])
        (reg:DI 301)) D:\LHX\7.5 contest\t1.cpp:40 -1
     (expr_list:REG_EQUAL (plus:DI (reg:DI 290 [ D.83220 ])
            (reg:DI 298 [ D.83220 ]))
        (nil)))
(insn 183 182 185 22 (parallel [
            (set (reg/v:SI 94 [ i ])
                (plus:SI (reg/v:SI 94 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:39 -1
     (nil))
(insn 185 183 186 22 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 94 [ i ])
            (reg:SI 240 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:39 -1
     (nil))
(jump_insn 186 185 784 22 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 184)
            (pc))) D:\LHX\7.5 contest\t1.cpp:39 -1
     (int_list:REG_BR_PROB 9900 (nil))
 -> 184)
;;  succ:       22 [99.0%]  (DFS_BACK)
;;              23 [1.0%]  (FALLTHRU)

;; basic block 23, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 22, next block 24, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       22 [1.0%]  (FALLTHRU)
(note 784 186 13 23 [bb 23] NOTE_INSN_BASIC_BLOCK)
(insn 13 784 207 23 (set (reg/v:SI 101 [ i ])
        (reg/v:SI 247 [ i ])) D:\LHX\7.5 contest\t1.cpp:38 -1
     (nil))
;;  succ:       24 [100.0%]  (FALLTHRU)

;; basic block 24, loop depth 1, count 0, freq 900, maybe hot
;;  prev block 23, next block 25, flags: (NEW, REACHABLE, RTL)
;;  pred:       23 [100.0%]  (FALLTHRU)
;;              24 [99.0%]  (DFS_BACK)
(code_label 207 13 187 24 127 "" [1 uses])
(note 187 207 188 24 [bb 24] NOTE_INSN_BASIC_BLOCK)
(insn 188 187 189 24 (set (reg:SI 246 [ D.83219 ])
        (reg/v:SI 101 [ i ])) -1
     (nil))
(insn 189 188 190 24 (set (reg/f:SI 302)
        (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))
(insn 190 189 191 24 (set (reg/f:SI 303)
        (symbol_ref:SI ("a") [flags 0x2]  <var_decl 06e5d780 a>)) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))
(insn 191 190 192 24 (set (reg:SI 305)
        (mem:SI (plus:SI (mult:SI (reg:SI 246 [ D.83219 ])
                    (const_int 4 [0x4]))
                (reg/f:SI 303)) [21 MEM[symbol: a, index: _411, step: 4, offset: 0B]+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))
(insn 192 191 193 24 (parallel [
            (set (reg:DI 304 [ D.83220 ])
                (sign_extend:DI (reg:SI 305)))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))
(insn 193 192 194 24 (set (reg/f:SI 306)
        (const:SI (plus:SI (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)
                (const_int 8 [0x8])))) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))
(insn 194 193 195 24 (set (reg:SI 308)
        (mem:SI (plus:SI (plus:SI (mult:SI (reg:SI 246 [ D.83219 ])
                        (const_int 8 [0x8]))
                    (reg/f:SI 306))
                (const_int 4 [0x4])) [34 MEM[symbol: suf, index: _411, step: 8, offset: 8B]+4 S4 A32])) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))
(insn 195 194 196 24 (parallel [
            (set (reg:SI 307)
                (mult:SI (reg:SI 308)
                    (const_int 19260817 [0x125e591])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))
(insn 196 195 197 24 (set (reg:SI 310)
        (mem:SI (plus:SI (mult:SI (reg:SI 246 [ D.83219 ])
                    (const_int 8 [0x8]))
                (reg/f:SI 306)) [34 MEM[symbol: suf, index: _411, step: 8, offset: 8B]+0 S4 A64])) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))
(insn 197 196 198 24 (parallel [
            (set (reg:SI 309)
                (mult:SI (reg:SI 310)
                    (const_int 0 [0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))
(insn 198 197 199 24 (parallel [
            (set (reg:SI 311)
                (plus:SI (reg:SI 307)
                    (reg:SI 309)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))
(insn 199 198 200 24 (set (reg:SI 313)
        (const_int 19260817 [0x125e591])) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))
(insn 200 199 201 24 (parallel [
            (set (reg:DI 312 [ D.83220 ])
                (mult:DI (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg:SI 246 [ D.83219 ])
                                    (const_int 8 [0x8]))
                                (reg/f:SI 306)) [34 MEM[symbol: suf, index: _411, step: 8, offset: 8B]+0 S4 A64]))
                    (zero_extend:DI (reg:SI 313))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))
(insn 201 200 202 24 (parallel [
            (set (reg:SI 314)
                (plus:SI (reg:SI 311)
                    (subreg:SI (reg:DI 312 [ D.83220 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))
(insn 202 201 203 24 (set (subreg:SI (reg:DI 312 [ D.83220 ]) 4)
        (reg:SI 314)) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))
(insn 203 202 204 24 (set (reg:DI 312 [ D.83220 ])
        (reg:DI 312 [ D.83220 ])) D:\LHX\7.5 contest\t1.cpp:43 -1
     (expr_list:REG_EQUAL (mult:DI (mem:DI (plus:SI (mult:SI (reg:SI 246 [ D.83219 ])
                        (const_int 8 [0x8]))
                    (reg/f:SI 306)) [34 MEM[symbol: suf, index: _411, step: 8, offset: 8B]+0 S8 A64])
            (const_int 19260817 [0x125e591]))
        (nil)))
(insn 204 203 205 24 (parallel [
            (set (reg:DI 315)
                (plus:DI (reg:DI 304 [ D.83220 ])
                    (reg:DI 312 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:43 -1
     (nil))
(insn 205 204 206 24 (set (mem:DI (plus:SI (mult:SI (reg:SI 246 [ D.83219 ])
                    (const_int 8 [0x8]))
                (reg/f:SI 302)) [34 MEM[symbol: suf, index: _411, step: 8, offset: 0B]+0 S8 A64])
        (reg:DI 315)) D:\LHX\7.5 contest\t1.cpp:43 -1
     (expr_list:REG_EQUAL (plus:DI (reg:DI 304 [ D.83220 ])
            (reg:DI 312 [ D.83220 ]))
        (nil)))
(insn 206 205 208 24 (parallel [
            (set (reg/v:SI 101 [ i ])
                (plus:SI (reg/v:SI 101 [ i ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:42 -1
     (nil))
(insn 208 206 209 24 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 101 [ i ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:42 -1
     (nil))
(jump_insn 209 208 210 24 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 207)
            (pc))) D:\LHX\7.5 contest\t1.cpp:42 -1
     (int_list:REG_BR_PROB 9900 (nil))
 -> 207)
;;  succ:       24 [99.0%]  (DFS_BACK)
;;              25 [1.0%]  (FALLTHRU)

;; basic block 25, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 24, next block 26, flags: (NEW, REACHABLE, RTL)
;;  pred:       24 [1.0%]  (FALLTHRU)
;;              20 [1.0%] 
(code_label 210 209 211 25 125 "" [1 uses])
(note 211 210 212 25 [bb 25] NOTE_INSN_BASIC_BLOCK)
(insn 212 211 213 25 (set (mem/c:SI (plus:SI (reg/f:SI 78 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:45 -1
     (nil))
(insn 213 212 214 25 (set (reg:CCNO 17 flags)
        (compare:CCNO (reg/v:SI 247 [ i ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:45 -1
     (nil))
(jump_insn 214 213 759 25 (set (pc)
        (if_then_else (gt (reg:CCNO 17 flags)
                (const_int 0 [0]))
            (label_ref 219)
            (pc))) D:\LHX\7.5 contest\t1.cpp:45 -1
     (int_list:REG_BR_PROB 9100 (nil))
 -> 219)
;;  succ:       27 [91.0%] 
;;              26 [9.0%]  (FALLTHRU)

;; basic block 26, loop depth 0, count 0, freq 1
;;  prev block 25, next block 27, flags: (NEW, REACHABLE, RTL)
;;  pred:       25 [9.0%]  (FALLTHRU)
;;              149 [100.0%] 
(code_label 759 214 215 26 184 "" [1 uses])
(note 215 759 216 26 [bb 26] NOTE_INSN_BASIC_BLOCK)
(insn 216 215 217 26 (set (reg:SI 252 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) -1
     (nil))
(jump_insn 217 216 218 26 (set (pc)
        (label_ref 617)) -1
     (nil)
 -> 617)
;;  succ:       126 [100.0%] 

(barrier 218 217 219)
;; basic block 27, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 26, next block 28, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       25 [91.0%] 
(code_label 219 218 220 27 128 "" [1 uses])
(note 220 219 221 27 [bb 27] NOTE_INSN_BASIC_BLOCK)
(insn 221 220 14 27 (set (reg:SI 252 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) -1
     (nil))
(insn 14 221 15 27 (set (reg:SI 102 [ D.83218 ])
        (reg/v:SI 247 [ i ])) D:\LHX\7.5 contest\t1.cpp:45 -1
     (nil))
(insn 15 14 614 27 (set (reg:SI 125 [ D.83218 ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:45 -1
     (nil))
;;  succ:       28 [100.0%]  (FALLTHRU)

;; basic block 28, loop depth 1, count 0, freq 92, maybe hot
;;  prev block 27, next block 29, flags: (NEW, REACHABLE, RTL)
;;  pred:       27 [100.0%]  (FALLTHRU)
;;              125 [91.0%]  (DFS_BACK)
(code_label 614 15 222 28 172 "" [1 uses])
(note 222 614 223 28 [bb 28] NOTE_INSN_BASIC_BLOCK)
(insn 223 222 224 28 (parallel [
            (set (reg:SI 317 [ D.83218 ])
                (div:SI (reg:SI 102 [ D.83218 ])
                    (reg:SI 125 [ D.83218 ])))
            (set (reg:SI 318)
                (mod:SI (reg:SI 102 [ D.83218 ])
                    (reg:SI 125 [ D.83218 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:46 -1
     (nil))
(insn 224 223 225 28 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 317 [ D.83218 ])
            (reg:SI 252 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:46 -1
     (nil))
(jump_insn 225 224 226 28 (set (pc)
        (if_then_else (lt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 608)
            (pc))) D:\LHX\7.5 contest\t1.cpp:46 -1
     (int_list:REG_BR_PROB 7100 (nil))
 -> 608)
;;  succ:       125 [71.0%] 
;;              29 [29.0%]  (FALLTHRU)

;; basic block 29, loop depth 1, count 0, freq 27, maybe hot
;;  prev block 28, next block 30, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       28 [29.0%]  (FALLTHRU)
(note 226 225 227 29 [bb 29] NOTE_INSN_BASIC_BLOCK)
(insn 227 226 228 29 (set (reg/f:SI 319)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) -1
     (nil))
(insn 228 227 229 29 (set (reg/f:SI 320)
        (mem/f/c:SI (plus:SI (reg/f:SI 319)
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 -1
     (nil))
(insn 229 228 230 29 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/f:SI 320)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 -1
     (nil))
(insn 230 229 231 29 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 -1
     (nil))
(call_insn 231 230 232 29 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E") [flags 0x3]  <function_decl 06e20200 _M_erase>) [0 _M_erase S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
            (nil))))
(insn 232 231 233 29 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:908 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 233 232 234 29 (set (reg/f:SI 321)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:909 -1
     (nil))
(insn 234 233 235 29 (set (mem/f/c:SI (plus:SI (reg/f:SI 321)
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * &)&s + 12]+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:909 -1
     (nil))
(insn 235 234 236 29 (set (reg/f:SI 322)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:910 -1
     (nil))
(insn 236 235 237 29 (set (mem/f/c:SI (plus:SI (reg/f:SI 322)
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * &)&s + 8]+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:910 -1
     (nil))
(insn 237 236 238 29 (set (reg/f:SI 323)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:911 -1
     (nil))
(insn 238 237 239 29 (set (mem/f/c:SI (plus:SI (reg/f:SI 323)
                (const_int 16 [0x10])) [6 MEM[(struct _Rb_tree_node_base * &)&s + 16]+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:911 -1
     (nil))
(insn 239 238 240 29 (set (reg/f:SI 324)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:912 -1
     (nil))
(insn 240 239 241 29 (set (mem/c:SI (plus:SI (reg/f:SI 324)
                (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:912 -1
     (nil))
(insn 241 240 242 29 (set (reg:SI 106 [ D.83218 ])
        (mem/c:SI (plus:SI (reg/f:SI 78 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:47 -1
     (nil))
(insn 242 241 243 29 (parallel [
            (set (reg/v:DI 104 [ b ])
                (sign_extend:DI (reg:SI 106 [ D.83218 ])))
            (clobber (reg:CC 17 flags))
            (clobber (scratch:SI))
        ]) D:\LHX\7.5 contest\t1.cpp:47 -1
     (nil))
(insn 243 242 244 29 (parallel [
            (set (reg:SI 325)
                (ior:SI (subreg:SI (reg/v:DI 104 [ b ]) 4)
                    (subreg:SI (reg/v:DI 104 [ b ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:26 -1
     (nil))
(insn 244 243 245 29 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 325)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:26 -1
     (nil))
(jump_insn 245 244 246 29 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 789)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 596 {*jcc_1}
     (int_list:REG_BR_PROB 900 (nil))
 -> 789)
;;  succ:       30 [91.0%]  (FALLTHRU)
;;              35 [9.0%] 

;; basic block 30, loop depth 1, count 0, freq 24, maybe hot
;;  prev block 29, next block 31, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       29 [91.0%]  (FALLTHRU)
(note 246 245 16 30 [bb 30] NOTE_INSN_BASIC_BLOCK)
(insn 16 246 17 30 (set (reg/v:DI 135 [ a ])
        (const_int 19260817 [0x125e591])) D:\LHX\7.5 contest\t1.cpp:26 -1
     (nil))
(insn 17 16 271 30 (set (reg/v:DI 136 [ tmod ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:26 -1
     (nil))
;;  succ:       31 [100.0%]  (FALLTHRU)

;; basic block 31, loop depth 2, count 0, freq 270, maybe hot
;;  prev block 30, next block 32, flags: (NEW, REACHABLE, RTL)
;;  pred:       30 [100.0%]  (FALLTHRU)
;;              33 [91.0%]  (DFS_BACK)
(code_label 271 17 247 31 133 "" [1 uses])
(note 247 271 248 31 [bb 31] NOTE_INSN_BASIC_BLOCK)
(insn 248 247 249 31 (parallel [
            (set (subreg:SI (reg:DI 326 [ D.83220 ]) 0)
                (and:SI (subreg:SI (reg/v:DI 104 [ b ]) 0)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))
(insn 249 248 250 31 (parallel [
            (set (subreg:SI (reg:DI 326 [ D.83220 ]) 4)
                (and:SI (subreg:SI (reg/v:DI 104 [ b ]) 4)
                    (const_int 0 [0])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))
(insn 250 249 251 31 (parallel [
            (set (reg:SI 327)
                (ior:SI (subreg:SI (reg:DI 326 [ D.83220 ]) 4)
                    (subreg:SI (reg:DI 326 [ D.83220 ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))
(insn 251 250 252 31 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 327)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))
(jump_insn 252 251 253 31 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 261)
            (pc))) D:\LHX\7.5 contest\t1.cpp:27 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 261)
;;  succ:       32 [50.0%]  (FALLTHRU)
;;              33 [50.0%] 

;; basic block 32, loop depth 2, count 0, freq 135, maybe hot
;;  prev block 31, next block 33, flags: (NEW, REACHABLE, RTL)
;;  pred:       31 [50.0%]  (FALLTHRU)
(note 253 252 254 32 [bb 32] NOTE_INSN_BASIC_BLOCK)
(insn 254 253 255 32 (parallel [
            (set (reg:SI 328)
                (mult:SI (subreg:SI (reg/v:DI 136 [ tmod ]) 4)
                    (subreg:SI (reg/v:DI 135 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))
(insn 255 254 256 32 (parallel [
            (set (reg:SI 329)
                (mult:SI (subreg:SI (reg/v:DI 135 [ a ]) 4)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))
(insn 256 255 257 32 (parallel [
            (set (reg:SI 330)
                (plus:SI (reg:SI 328)
                    (reg:SI 329)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))
(insn 257 256 258 32 (parallel [
            (set (reg/v:DI 136 [ tmod ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 136 [ tmod ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 135 [ a ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))
(insn 258 257 259 32 (parallel [
            (set (reg:SI 331)
                (plus:SI (reg:SI 330)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))
(insn 259 258 260 32 (set (subreg:SI (reg/v:DI 136 [ tmod ]) 4)
        (reg:SI 331)) D:\LHX\7.5 contest\t1.cpp:27 -1
     (nil))
(insn 260 259 261 32 (set (reg/v:DI 136 [ tmod ])
        (reg/v:DI 136 [ tmod ])) D:\LHX\7.5 contest\t1.cpp:27 -1
     (expr_list:REG_EQUAL (mult:DI (reg/v:DI 136 [ tmod ])
            (reg/v:DI 135 [ a ]))
        (nil)))
;;  succ:       33 [100.0%]  (FALLTHRU)

;; basic block 33, loop depth 2, count 0, freq 270, maybe hot
;;  prev block 32, next block 34, flags: (NEW, REACHABLE, RTL)
;;  pred:       31 [50.0%] 
;;              32 [100.0%]  (FALLTHRU)
(code_label 261 260 262 33 132 "" [1 uses])
(note 262 261 263 33 [bb 33] NOTE_INSN_BASIC_BLOCK)
(insn 263 262 264 33 (parallel [
            (set (reg:SI 332)
                (mult:SI (subreg:SI (reg/v:DI 135 [ a ]) 4)
                    (subreg:SI (reg/v:DI 135 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 -1
     (nil))
(insn 264 263 265 33 (parallel [
            (set (reg:SI 333)
                (mult:SI (subreg:SI (reg/v:DI 135 [ a ]) 4)
                    (subreg:SI (reg/v:DI 135 [ a ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 -1
     (nil))
(insn 265 264 266 33 (parallel [
            (set (reg:SI 334)
                (plus:SI (reg:SI 332)
                    (reg:SI 333)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 -1
     (nil))
(insn 266 265 267 33 (parallel [
            (set (reg/v:DI 135 [ a ])
                (mult:DI (zero_extend:DI (subreg:SI (reg/v:DI 135 [ a ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 135 [ a ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 -1
     (nil))
(insn 267 266 268 33 (parallel [
            (set (reg:SI 335)
                (plus:SI (reg:SI 334)
                    (subreg:SI (reg/v:DI 135 [ a ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 -1
     (nil))
(insn 268 267 269 33 (set (subreg:SI (reg/v:DI 135 [ a ]) 4)
        (reg:SI 335)) D:\LHX\7.5 contest\t1.cpp:28 -1
     (nil))
(insn 269 268 270 33 (set (reg/v:DI 135 [ a ])
        (reg/v:DI 135 [ a ])) D:\LHX\7.5 contest\t1.cpp:28 -1
     (expr_list:REG_EQUAL (mult:DI (reg/v:DI 135 [ a ])
            (reg/v:DI 135 [ a ]))
        (nil)))
(insn 270 269 272 33 (parallel [
            (set (reg/v:DI 104 [ b ])
                (lshiftrt:DI (reg/v:DI 104 [ b ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:28 -1
     (nil))
(insn 272 270 273 33 (parallel [
            (set (reg:SI 336)
                (ior:SI (subreg:SI (reg/v:DI 104 [ b ]) 4)
                    (subreg:SI (reg/v:DI 104 [ b ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:26 -1
     (nil))
(insn 273 272 274 33 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 336)
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:26 -1
     (nil))
(jump_insn 274 273 785 33 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 271)
            (pc))) D:\LHX\7.5 contest\t1.cpp:26 -1
     (int_list:REG_BR_PROB 9100 (nil))
 -> 271)
;;  succ:       31 [91.0%]  (DFS_BACK)
;;              34 [9.0%]  (FALLTHRU)

;; basic block 34, loop depth 1, count 0, freq 24, maybe hot
;;  prev block 33, next block 35, flags: (NEW, REACHABLE, RTL)
;;  pred:       33 [9.0%]  (FALLTHRU)
(note 785 274 786 34 [bb 34] NOTE_INSN_BASIC_BLOCK)
(jump_insn 786 785 787 34 (set (pc)
        (label_ref 275)) -1
     (nil)
 -> 275)
;;  succ:       36 [100.0%] 

(barrier 787 786 789)
;; basic block 35, loop depth 1, count 0, freq 2
;;  prev block 34, next block 36, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       29 [9.0%] 
(code_label 789 787 788 35 188 "" [1 uses])
(note 788 789 18 35 [bb 35] NOTE_INSN_BASIC_BLOCK)
(insn 18 788 275 35 (set (reg/v:DI 136 [ tmod ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:25 -1
     (nil))
;;  succ:       36 [100.0%]  (FALLTHRU)

;; basic block 36, loop depth 1, count 0, freq 27, maybe hot
;;  prev block 35, next block 37, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       35 [100.0%]  (FALLTHRU)
;;              34 [100.0%] 
(code_label 275 18 276 36 131 "" [1 uses])
(note 276 275 277 36 [bb 36] NOTE_INSN_BASIC_BLOCK)
(insn 277 276 278 36 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 106 [ D.83218 ])
            (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32]))) D:\LHX\7.5 contest\t1.cpp:49 -1
     (nil))
(jump_insn 278 277 279 36 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 791)
            (pc))) D:\LHX\7.5 contest\t1.cpp:49 596 {*jcc_1}
     (int_list:REG_BR_PROB 900 (nil))
 -> 791)
;;  succ:       37 [91.0%]  (FALLTHRU)
;;              120 [9.0%] 

;; basic block 37, loop depth 1, count 0, freq 24, maybe hot
;;  prev block 36, next block 38, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36 [91.0%]  (FALLTHRU)
(note 279 278 19 37 [bb 37] NOTE_INSN_BASIC_BLOCK)
(insn 19 279 20 37 (set (reg:SI 122 [ D.83218 ])
        (reg:SI 106 [ D.83218 ])) D:\LHX\7.5 contest\t1.cpp:49 -1
     (nil))
(insn 20 19 21 37 (set (reg/f:SI 189 [ __i$_M_node ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:49 -1
     (nil))
(insn 21 20 22 37 (set (reg/v:SI 83 [ tmp ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:49 -1
     (nil))
(insn 22 21 575 37 (set (reg/v:SI 123 [ i ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:49 -1
     (nil))
;;  succ:       38 [100.0%]  (FALLTHRU)

;; basic block 38, loop depth 2, count 0, freq 270, maybe hot
;;  prev block 37, next block 39, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       37 [100.0%]  (FALLTHRU)
;;              119 [100.0%]  (DFS_BACK)
(code_label 575 22 280 38 170 "" [1 uses])
(note 280 575 281 38 [bb 38] NOTE_INSN_BASIC_BLOCK)
(insn 281 280 282 38 (set (reg/f:SI 337)
        (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) D:\LHX\7.5 contest\t1.cpp:50 -1
     (nil))
(insn 282 281 283 38 (set (reg/f:SI 338)
        (symbol_ref:SI ("pre") [flags 0x2]  <var_decl 06e5d8a0 pre>)) D:\LHX\7.5 contest\t1.cpp:50 -1
     (nil))
(insn 283 282 284 38 (parallel [
            (set (reg:SI 339)
                (plus:SI (reg/v:SI 123 [ i ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 -1
     (nil))
(insn 284 283 285 38 (set (reg:SI 341)
        (mem:SI (plus:SI (mult:SI (reg:SI 339)
                    (const_int 8 [0x8]))
                (reg/f:SI 338)) [34 pre S4 A64])) D:\LHX\7.5 contest\t1.cpp:50 -1
     (nil))
(insn 285 284 286 38 (parallel [
            (set (reg:SI 340)
                (mult:SI (reg:SI 341)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 -1
     (nil))
(insn 286 285 287 38 (set (reg:SI 343)
        (mem:SI (plus:SI (plus:SI (mult:SI (reg:SI 339)
                        (const_int 8 [0x8]))
                    (reg/f:SI 338))
                (const_int 4 [0x4])) [34 pre S4 A32])) D:\LHX\7.5 contest\t1.cpp:50 -1
     (nil))
(insn 287 286 288 38 (parallel [
            (set (reg:SI 342)
                (mult:SI (reg:SI 343)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 -1
     (nil))
(insn 288 287 289 38 (parallel [
            (set (reg:SI 344)
                (plus:SI (reg:SI 340)
                    (reg:SI 342)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 -1
     (nil))
(insn 289 288 290 38 (parallel [
            (set (reg:DI 345 [ D.83220 ])
                (mult:DI (zero_extend:DI (mem:SI (plus:SI (mult:SI (reg:SI 339)
                                    (const_int 8 [0x8]))
                                (reg/f:SI 338)) [34 pre S4 A64]))
                    (zero_extend:DI (subreg:SI (reg/v:DI 136 [ tmod ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 -1
     (nil))
(insn 290 289 291 38 (parallel [
            (set (reg:SI 346)
                (plus:SI (reg:SI 344)
                    (subreg:SI (reg:DI 345 [ D.83220 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 -1
     (nil))
(insn 291 290 292 38 (set (subreg:SI (reg:DI 345 [ D.83220 ]) 4)
        (reg:SI 346)) D:\LHX\7.5 contest\t1.cpp:50 -1
     (nil))
(insn 292 291 293 38 (set (reg:DI 345 [ D.83220 ])
        (reg:DI 345 [ D.83220 ])) D:\LHX\7.5 contest\t1.cpp:50 -1
     (expr_list:REG_EQUAL (mult:DI (reg/v:DI 136 [ tmod ])
            (mem:DI (plus:SI (mult:SI (reg:SI 339)
                        (const_int 8 [0x8]))
                    (reg/f:SI 338)) [34 pre S8 A64]))
        (nil)))
(insn 293 292 294 38 (set (reg:DI 347)
        (mem:DI (plus:SI (mult:SI (reg:SI 106 [ D.83218 ])
                    (const_int 8 [0x8]))
                (reg/f:SI 337)) [34 pre S8 A64])) D:\LHX\7.5 contest\t1.cpp:50 -1
     (nil))
(insn 294 293 295 38 (parallel [
            (set (reg/v:DI 112 [ t1 ])
                (minus:DI (reg:DI 347)
                    (reg:DI 345 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:50 -1
     (expr_list:REG_EQUAL (minus:DI (mem:DI (plus:SI (mult:SI (reg:SI 106 [ D.83218 ])
                        (const_int 8 [0x8]))
                    (reg/f:SI 337)) [34 pre S8 A64])
            (reg:DI 345 [ D.83220 ]))
        (nil)))
(insn 295 294 296 38 (set (reg/f:SI 348)
        (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)) D:\LHX\7.5 contest\t1.cpp:51 -1
     (nil))
(insn 296 295 297 38 (set (reg:DI 113 [ D.83220 ])
        (mem:DI (plus:SI (mult:SI (reg/v:SI 123 [ i ])
                    (const_int 8 [0x8]))
                (reg/f:SI 348)) [34 suf S8 A64])) D:\LHX\7.5 contest\t1.cpp:51 -1
     (nil))
(insn 297 296 298 38 (set (reg/f:SI 349)
        (symbol_ref:SI ("suf") [flags 0x2]  <var_decl 06e5d9c0 suf>)) D:\LHX\7.5 contest\t1.cpp:51 -1
     (nil))
(insn 298 297 299 38 (parallel [
            (set (reg:SI 350)
                (plus:SI (reg/v:SI 123 [ i ])
                    (reg:SI 122 [ D.83218 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 -1
     (nil))
(insn 299 298 300 38 (set (reg:DI 115 [ D.83220 ])
        (mem:DI (plus:SI (mult:SI (reg:SI 350)
                    (const_int 8 [0x8]))
                (reg/f:SI 349)) [34 suf S8 A64])) D:\LHX\7.5 contest\t1.cpp:51 -1
     (nil))
(insn 300 299 301 38 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 189 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (nil))
(jump_insn 301 300 302 38 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 793)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (int_list:REG_BR_PROB 900 (nil))
 -> 793)
;;  succ:       39 [91.0%]  (FALLTHRU)
;;              131 [9.0%] 

;; basic block 39, loop depth 2, count 0, freq 245, maybe hot
;;  prev block 38, next block 40, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       38 [91.0%]  (FALLTHRU)
(note 302 301 23 39 [bb 39] NOTE_INSN_BASIC_BLOCK)
(insn 23 302 320 39 (set (reg/f:SI 203 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (nil))
;;  succ:       40 [100.0%]  (FALLTHRU)

;; basic block 40, loop depth 3, count 0, freq 2725, maybe hot
;;  prev block 39, next block 41, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       39 [100.0%]  (FALLTHRU)
;;              46 [91.0%]  (DFS_BACK)
(code_label 320 23 303 40 139 "" [1 uses])
(note 303 320 304 40 [bb 40] NOTE_INSN_BASIC_BLOCK)
(insn 304 303 305 40 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_423 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))
(jump_insn 305 304 818 40 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 315)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 315)
;;  succ:       45 [50.0%] 
;;              41 [50.0%]  (FALLTHRU)

;; basic block 41, loop depth 3, count 0, freq 1363, maybe hot
;;  prev block 40, next block 42, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       40 [50.0%]  (FALLTHRU)
(note 818 305 306 41 [bb 41] NOTE_INSN_BASIC_BLOCK)
(insn 306 818 307 41 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_423 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))
(jump_insn 307 306 819 41 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 852)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 852)
;;  succ:       44 [50.0%] 
;;              42 [50.0%]  (FALLTHRU)

;; basic block 42, loop depth 3, count 0, freq 682, maybe hot
;;  prev block 41, next block 43, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       41 [50.0%]  (FALLTHRU)
(note 819 307 308 42 [bb 42] NOTE_INSN_BASIC_BLOCK)
(insn 308 819 309 42 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_423 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))
(jump_insn 309 308 820 42 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 315)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 315)
;;  succ:       45 [50.0%] 
;;              43 [50.0%]  (FALLTHRU)

;; basic block 43, loop depth 3, count 0, freq 341, maybe hot
;;  prev block 42, next block 44, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       42 [50.0%]  (FALLTHRU)
(note 820 309 852 43 [bb 43] NOTE_INSN_BASIC_BLOCK)
;;  succ:       44 [100.0%]  (FALLTHRU)

;; basic block 44, loop depth 3, count 0, freq 1363, maybe hot
;; Invalid sum of incoming frequencies 1023, should be 1363
;;  prev block 43, next block 45, flags: (NEW, REACHABLE, RTL)
;;  pred:       43 [100.0%]  (FALLTHRU)
;;              41 [50.0%] 
(code_label 852 820 311 44 198 "" [1 uses])
(note 311 852 312 44 [bb 44] NOTE_INSN_BASIC_BLOCK)
(insn 312 311 24 44 (set (reg/f:SI 183 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_423 + 8B]+0 S4 A32])) -1
     (nil))
(insn 24 312 25 44 (set (reg/f:SI 203 [ __i$_M_node ])
        (reg/f:SI 189 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))
(insn 25 24 313 44 (set (reg/f:SI 189 [ __i$_M_node ])
        (reg/f:SI 183 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1262 -1
     (nil))
(jump_insn 313 25 314 44 (set (pc)
        (label_ref 318)) -1
     (nil)
 -> 318)
;;  succ:       46 [100.0%] 

(barrier 314 313 315)
;; basic block 45, loop depth 3, count 0, freq 1363, maybe hot
;; Invalid sum of incoming frequencies 1704, should be 1363
;;  prev block 44, next block 46, flags: (NEW, REACHABLE, RTL)
;;  pred:       40 [50.0%] 
;;              42 [50.0%] 
(code_label 315 314 316 45 136 "" [2 uses])
(note 316 315 317 45 [bb 45] NOTE_INSN_BASIC_BLOCK)
(insn 317 316 318 45 (set (reg/f:SI 189 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 189 [ __i$_M_node ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_423 + 12B]+0 S4 A32])) -1
     (nil))
;;  succ:       46 [100.0%]  (FALLTHRU)

;; basic block 46, loop depth 3, count 0, freq 2725, maybe hot
;;  prev block 45, next block 47, flags: (NEW, REACHABLE, RTL)
;;  pred:       44 [100.0%] 
;;              45 [100.0%]  (FALLTHRU)
(code_label 318 317 319 46 138 "" [1 uses])
(note 319 318 321 46 [bb 46] NOTE_INSN_BASIC_BLOCK)
(insn 321 319 322 46 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 189 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (nil))
(jump_insn 322 321 323 46 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 320)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (int_list:REG_BR_PROB 9100 (nil))
 -> 320)
;;  succ:       40 [91.0%]  (DFS_BACK)
;;              47 [9.0%]  (FALLTHRU)

;; basic block 47, loop depth 2, count 0, freq 245, maybe hot
;;  prev block 46, next block 48, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       46 [9.0%]  (FALLTHRU)
(note 323 322 26 47 [bb 47] NOTE_INSN_BASIC_BLOCK)
(insn 26 323 324 47 (set (reg/f:SI 248 [ __i$_M_node ])
        (reg/f:SI 203 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (nil))
(insn 324 26 325 47 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 248 [ __i$_M_node ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))
(jump_insn 325 324 326 47 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 797)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (int_list:REG_BR_PROB 671 (nil))
 -> 797)
;;  succ:       132 [6.7%] 
;;              48 [93.3%]  (FALLTHRU)

;; basic block 48, loop depth 2, count 0, freq 229, maybe hot
;;  prev block 47, next block 49, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       47 [93.3%]  (FALLTHRU)
(note 326 325 327 48 [bb 48] NOTE_INSN_BASIC_BLOCK)
(insn 327 326 328 48 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 248 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_446 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))
(jump_insn 328 327 821 48 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 661)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 661)
;;  succ:       133 [50.0%] 
;;              49 [50.0%]  (FALLTHRU)

;; basic block 49, loop depth 2, count 0, freq 115, maybe hot
;;  prev block 48, next block 50, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       48 [50.0%]  (FALLTHRU)
(note 821 328 329 49 [bb 49] NOTE_INSN_BASIC_BLOCK)
(insn 329 821 330 49 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 248 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_446 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))
(jump_insn 330 329 822 49 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 381)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 381)
;;  succ:       64 [50.0%] 
;;              50 [50.0%]  (FALLTHRU)

;; basic block 50, loop depth 2, count 0, freq 58, maybe hot
;;  prev block 49, next block 51, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       49 [50.0%]  (FALLTHRU)
(note 822 330 331 50 [bb 50] NOTE_INSN_BASIC_BLOCK)
(insn 331 822 332 50 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 248 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_446 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))
(jump_insn 332 331 823 50 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 661)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 661)
;;  succ:       133 [50.0%] 
;;              51 [50.0%]  (FALLTHRU)

;; basic block 51, loop depth 2, count 0, freq 29, maybe hot
;;  prev block 50, next block 53, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       50 [50.0%]  (FALLTHRU)
(note 823 332 334 51 [bb 51] NOTE_INSN_BASIC_BLOCK)
(jump_insn 334 823 335 51 (set (pc)
        (label_ref 381)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil)
 -> 381)
;;  succ:       64 [100.0%] 

(barrier 335 334 678)
;; basic block 53, loop depth 2, count 0, freq 18, maybe hot
;; Invalid sum of incoming frequencies 122, should be 18
;;  prev block 51, next block 54, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       133 [78.4%] 
(code_label 678 335 337 53 176 "" [1 uses])
(note 337 678 338 53 [bb 53] NOTE_INSN_BASIC_BLOCK)
(insn 338 337 339 53 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 191 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(insn 339 338 340 53 (set (reg:QI 352 [ D.83221 ])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(insn 340 339 341 53 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 352 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(jump_insn 341 340 824 53 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 801)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 507 (nil))
 -> 801)
;;  succ:       60 [5.1%] 
;;              54 [94.9%]  (FALLTHRU)

;; basic block 54, loop depth 2, count 0, freq 17, maybe hot
;;  prev block 53, next block 55, flags: (NEW, REACHABLE, RTL)
;;  pred:       53 [94.9%]  (FALLTHRU)
(note 824 341 342 54 [bb 54] NOTE_INSN_BASIC_BLOCK)
(insn 342 824 343 54 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 192 [ __res$second ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(insn 343 342 344 54 (set (reg:QI 354 [ D.83221 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(insn 344 343 345 54 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 354 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(jump_insn 345 344 346 54 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 801)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 534 (nil))
 -> 801)
;;  succ:       60 [5.3%] 
;;              55 [94.7%]  (FALLTHRU)

;; basic block 55, loop depth 2, count 0, freq 16, maybe hot
;;  prev block 54, next block 56, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       54 [94.7%]  (FALLTHRU)
(note 346 345 347 55 [bb 55] NOTE_INSN_BASIC_BLOCK)
(insn 347 346 348 55 (set (reg/v:QI 120 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(insn 348 347 349 55 (set (reg:DI 355)
        (mem:DI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_205 + 16]+0 S8 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(insn 349 348 350 55 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 355) 4)
            (mem:SI (plus:SI (reg/f:SI 192 [ __res$second ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_203 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(jump_insn 350 349 825 55 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 358)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 358)
;;  succ:       61 [50.0%] 
;;              56 [50.0%]  (FALLTHRU)

;; basic block 56, loop depth 2, count 0, freq 8, maybe hot
;;  prev block 55, next block 57, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       55 [50.0%]  (FALLTHRU)
(note 825 350 351 56 [bb 56] NOTE_INSN_BASIC_BLOCK)
(insn 351 825 352 56 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 355) 4)
            (mem:SI (plus:SI (reg/f:SI 192 [ __res$second ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_203 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(jump_insn 352 351 826 56 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 355)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 355)
;;  succ:       58 [50.0%] 
;;              57 [50.0%]  (FALLTHRU)

;; basic block 57, loop depth 2, count 0, freq 4
;;  prev block 56, next block 58, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       56 [50.0%]  (FALLTHRU)
(note 826 352 353 57 [bb 57] NOTE_INSN_BASIC_BLOCK)
(insn 353 826 354 57 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 355) 0)
            (mem:SI (plus:SI (reg/f:SI 192 [ __res$second ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__res$second_203 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(jump_insn 354 353 355 57 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 358)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 358)
;;  succ:       61 [50.0%] 
;;              58 [50.0%]  (FALLTHRU)

;; basic block 58, loop depth 2, count 0, freq 6, maybe hot
;;  prev block 57, next block 60, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       56 [50.0%] 
;;              57 [50.0%]  (FALLTHRU)
(code_label 355 354 827 58 144 "" [1 uses])
(note 827 355 356 58 [bb 58] NOTE_INSN_BASIC_BLOCK)
(insn 356 827 798 58 (set (reg/v:QI 120 [ __insert_left ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(jump_insn 798 356 799 58 (set (pc)
        (label_ref 358)) -1
     (nil)
 -> 358)
;;  succ:       61 [100.0%] 

(barrier 799 798 801)
;; basic block 60, loop depth 2, count 0, freq 2
;;  prev block 58, next block 61, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       54 [5.3%] 
;;              53 [5.1%] 
(code_label 801 799 800 60 192 "" [2 uses])
(note 800 801 27 60 [bb 60] NOTE_INSN_BASIC_BLOCK)
(insn 27 800 358 60 (set (reg/v:QI 120 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
;;  succ:       61 [100.0%]  (FALLTHRU)

;; basic block 61, loop depth 2, count 0, freq 82, maybe hot
;;  prev block 60, next block 62, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       60 [100.0%]  (FALLTHRU)
;;              58 [100.0%] 
;;              55 [50.0%] 
;;              57 [50.0%] 
(code_label 358 27 359 61 142 "" [3 uses])
(note 359 358 360 61 [bb 61] NOTE_INSN_BASIC_BLOCK)
(insn 360 359 361 61 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 12 [0xc])) [0  S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 -1
     (nil))
(insn 361 360 362 61 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg/f:SI 192 [ __res$second ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 -1
     (nil))
(insn 362 361 363 61 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 203 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 -1
     (nil))
(insn 363 362 364 61 (set (reg:SI 356)
        (zero_extend:SI (reg/v:QI 120 [ __insert_left ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 -1
     (nil))
(insn 364 363 365 61 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg:SI 356)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 -1
     (nil))
(call_insn 365 364 366 61 (call (mem:QI (symbol_ref:SI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x43]  <function_decl 06b77200 _Rb_tree_insert_and_rebalance>) [0 _Rb_tree_insert_and_rebalance S1 A8])
        (const_int 16 [0x10])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                                (const_int 12 [0xc])) [0  S4 A32]))
                    (nil))))))
(insn 366 365 367 61 (set (reg/f:SI 357)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (nil))
(insn 367 366 371 61 (set (reg/f:SI 358)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (nil))
(insn 371 367 372 61 (set (reg:SI 362)
        (mem/c:SI (plus:SI (reg/f:SI 358)
                (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (nil))
(insn 372 371 373 61 (parallel [
            (set (reg:SI 361 [ D.83223 ])
                (plus:SI (reg:SI 362)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 358)
                    (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 373 372 374 61 (set (mem/c:SI (plus:SI (reg/f:SI 357)
                (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (reg:SI 361 [ D.83223 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (nil))
(jump_insn 374 373 375 61 (set (pc)
        (label_ref:SI 381)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 636 {jump}
     (nil)
 -> 381)
;;  succ:       64 [100.0%] 

(barrier 375 374 681)
;; basic block 62, loop depth 2, count 0, freq 23, maybe hot
;;  prev block 61, next block 64, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       134 [100.0%] 
(code_label 681 375 376 62 177 "" [1 uses])
(note 376 681 377 62 [bb 62] NOTE_INSN_BASIC_BLOCK)
(insn 377 376 378 62 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/f:SI 203 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 -1
     (nil))
(call_insn 378 377 28 62 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))
(insn 28 378 381 62 (set (reg/f:SI 203 [ __i$_M_node ])
        (reg/f:SI 191 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))
;;  succ:       64 [100.0%]  (FALLTHRU)

;; basic block 64, loop depth 2, count 0, freq 270, maybe hot
;;  prev block 62, next block 65, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       62 [100.0%]  (FALLTHRU)
;;              51 [100.0%] 
;;              49 [50.0%] 
;;              61 [100.0%] 
(code_label 381 28 382 64 141 "" [3 uses])
(note 382 381 383 64 [bb 64] NOTE_INSN_BASIC_BLOCK)
(insn 383 382 384 64 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                    (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_351 + 24]+0 S4 A32])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:53 -1
     (nil))
(jump_insn 384 383 385 64 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 721)
            (pc))) D:\LHX\7.5 contest\t1.cpp:53 596 {*jcc_1}
     (int_list:REG_BR_PROB 7100 (nil))
 -> 721)
;;  succ:       65 [29.0%]  (FALLTHRU)
;;              118 [71.0%] 

;; basic block 65, loop depth 2, count 0, freq 78, maybe hot
;;  prev block 64, next block 66, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       64 [29.0%]  (FALLTHRU)
(note 385 384 386 65 [bb 65] NOTE_INSN_BASIC_BLOCK)
(insn 386 385 387 65 (parallel [
            (set (reg:SI 363)
                (mult:SI (subreg:SI (reg:DI 115 [ D.83220 ]) 4)
                    (subreg:SI (reg/v:DI 136 [ tmod ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 -1
     (nil))
(insn 387 386 388 65 (parallel [
            (set (reg:SI 364)
                (mult:SI (subreg:SI (reg/v:DI 136 [ tmod ]) 4)
                    (subreg:SI (reg:DI 115 [ D.83220 ]) 0)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 -1
     (nil))
(insn 388 387 389 65 (parallel [
            (set (reg:SI 365)
                (plus:SI (reg:SI 363)
                    (reg:SI 364)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 -1
     (nil))
(insn 389 388 390 65 (parallel [
            (set (reg:DI 366 [ D.83220 ])
                (mult:DI (zero_extend:DI (subreg:SI (reg:DI 115 [ D.83220 ]) 0))
                    (zero_extend:DI (subreg:SI (reg/v:DI 136 [ tmod ]) 0))))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 -1
     (nil))
(insn 390 389 391 65 (parallel [
            (set (reg:SI 367)
                (plus:SI (reg:SI 365)
                    (subreg:SI (reg:DI 366 [ D.83220 ]) 4)))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 -1
     (nil))
(insn 391 390 392 65 (set (subreg:SI (reg:DI 366 [ D.83220 ]) 4)
        (reg:SI 367)) D:\LHX\7.5 contest\t1.cpp:51 -1
     (nil))
(insn 392 391 393 65 (set (reg:DI 366 [ D.83220 ])
        (reg:DI 366 [ D.83220 ])) D:\LHX\7.5 contest\t1.cpp:51 -1
     (expr_list:REG_EQUAL (mult:DI (reg:DI 115 [ D.83220 ])
            (reg/v:DI 136 [ tmod ]))
        (nil)))
(insn 393 392 394 65 (parallel [
            (set (reg/v:DI 117 [ t2 ])
                (minus:DI (reg:DI 113 [ D.83220 ])
                    (reg:DI 366 [ D.83220 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:51 -1
     (nil))
(insn 394 393 395 65 (set (reg/f:SI 368)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) -1
     (nil))
(insn 395 394 396 65 (set (reg/f:SI 187 [ __i$_M_node ])
        (mem/f/c:SI (plus:SI (reg/f:SI 368)
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) -1
     (nil))
(insn 396 395 397 65 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 187 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (nil))
(jump_insn 397 396 398 65 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 803)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 596 {*jcc_1}
     (int_list:REG_BR_PROB 900 (nil))
 -> 803)
;;  succ:       66 [91.0%]  (FALLTHRU)
;;              135 [9.0%] 

;; basic block 66, loop depth 2, count 0, freq 71, maybe hot
;;  prev block 65, next block 67, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       65 [91.0%]  (FALLTHRU)
(note 398 397 29 66 [bb 66] NOTE_INSN_BASIC_BLOCK)
(insn 29 398 416 66 (set (reg/f:SI 186 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (nil))
;;  succ:       67 [100.0%]  (FALLTHRU)

;; basic block 67, loop depth 3, count 0, freq 790, maybe hot
;;  prev block 66, next block 68, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       66 [100.0%]  (FALLTHRU)
;;              73 [91.0%]  (DFS_BACK)
(code_label 416 29 399 67 151 "" [1 uses])
(note 399 416 400 67 [bb 67] NOTE_INSN_BASIC_BLOCK)
(insn 400 399 401 67 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_425 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))
(jump_insn 401 400 829 67 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 411)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 411)
;;  succ:       72 [50.0%] 
;;              68 [50.0%]  (FALLTHRU)

;; basic block 68, loop depth 3, count 0, freq 395, maybe hot
;;  prev block 67, next block 69, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       67 [50.0%]  (FALLTHRU)
(note 829 401 402 68 [bb 68] NOTE_INSN_BASIC_BLOCK)
(insn 402 829 403 68 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_425 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))
(jump_insn 403 402 830 68 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 853)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 853)
;;  succ:       71 [50.0%] 
;;              69 [50.0%]  (FALLTHRU)

;; basic block 69, loop depth 3, count 0, freq 198, maybe hot
;;  prev block 68, next block 70, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       68 [50.0%]  (FALLTHRU)
(note 830 403 404 69 [bb 69] NOTE_INSN_BASIC_BLOCK)
(insn 404 830 405 69 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_425 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))
(jump_insn 405 404 831 69 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 411)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 411)
;;  succ:       72 [50.0%] 
;;              70 [50.0%]  (FALLTHRU)

;; basic block 70, loop depth 3, count 0, freq 99, maybe hot
;;  prev block 69, next block 71, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       69 [50.0%]  (FALLTHRU)
(note 831 405 853 70 [bb 70] NOTE_INSN_BASIC_BLOCK)
;;  succ:       71 [100.0%]  (FALLTHRU)

;; basic block 71, loop depth 3, count 0, freq 395, maybe hot
;;  prev block 70, next block 72, flags: (NEW, REACHABLE, RTL)
;;  pred:       70 [100.0%]  (FALLTHRU)
;;              68 [50.0%] 
(code_label 853 831 407 71 199 "" [1 uses])
(note 407 853 408 71 [bb 71] NOTE_INSN_BASIC_BLOCK)
(insn 408 407 30 71 (set (reg/f:SI 201 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_425 + 8B]+0 S4 A32])) -1
     (nil))
(insn 30 408 31 71 (set (reg/f:SI 186 [ __i$_M_node ])
        (reg/f:SI 187 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))
(insn 31 30 409 71 (set (reg/f:SI 187 [ __i$_M_node ])
        (reg/f:SI 201 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1262 -1
     (nil))
(jump_insn 409 31 410 71 (set (pc)
        (label_ref 414)) -1
     (nil)
 -> 414)
;;  succ:       73 [100.0%] 

(barrier 410 409 411)
;; basic block 72, loop depth 3, count 0, freq 395, maybe hot
;;  prev block 71, next block 73, flags: (NEW, REACHABLE, RTL)
;;  pred:       67 [50.0%] 
;;              69 [50.0%] 
(code_label 411 410 412 72 148 "" [2 uses])
(note 412 411 413 72 [bb 72] NOTE_INSN_BASIC_BLOCK)
(insn 413 412 414 72 (set (reg/f:SI 187 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 187 [ __i$_M_node ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_425 + 12B]+0 S4 A32])) -1
     (nil))
;;  succ:       73 [100.0%]  (FALLTHRU)

;; basic block 73, loop depth 3, count 0, freq 790, maybe hot
;;  prev block 72, next block 74, flags: (NEW, REACHABLE, RTL)
;;  pred:       71 [100.0%] 
;;              72 [100.0%]  (FALLTHRU)
(code_label 414 413 415 73 150 "" [1 uses])
(note 415 414 417 73 [bb 73] NOTE_INSN_BASIC_BLOCK)
(insn 417 415 418 73 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 187 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (nil))
(jump_insn 418 417 419 73 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 416)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (int_list:REG_BR_PROB 9100 (nil))
 -> 416)
;;  succ:       67 [91.0%]  (DFS_BACK)
;;              74 [9.0%]  (FALLTHRU)

;; basic block 74, loop depth 2, count 0, freq 71, maybe hot
;;  prev block 73, next block 75, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       73 [9.0%]  (FALLTHRU)
(note 419 418 32 74 [bb 74] NOTE_INSN_BASIC_BLOCK)
(insn 32 419 420 74 (set (reg/f:SI 249 [ __i$_M_node ])
        (reg/f:SI 186 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (nil))
(insn 420 32 421 74 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 249 [ __i$_M_node ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))
(jump_insn 421 420 422 74 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 807)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (int_list:REG_BR_PROB 662 (nil))
 -> 807)
;;  succ:       136 [6.6%] 
;;              75 [93.4%]  (FALLTHRU)

;; basic block 75, loop depth 2, count 0, freq 66, maybe hot
;;  prev block 74, next block 76, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       74 [93.4%]  (FALLTHRU)
(note 422 421 423 75 [bb 75] NOTE_INSN_BASIC_BLOCK)
(insn 423 422 424 75 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 249 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_447 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))
(jump_insn 424 423 832 75 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 685)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 685)
;;  succ:       137 [50.0%] 
;;              76 [50.0%]  (FALLTHRU)

;; basic block 76, loop depth 2, count 0, freq 33, maybe hot
;;  prev block 75, next block 77, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       75 [50.0%]  (FALLTHRU)
(note 832 424 425 76 [bb 76] NOTE_INSN_BASIC_BLOCK)
(insn 425 832 426 76 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 249 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_447 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))
(jump_insn 426 425 833 76 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 767)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 767)
;;  succ:       151 [50.0%] 
;;              77 [50.0%]  (FALLTHRU)

;; basic block 77, loop depth 2, count 0, freq 17, maybe hot
;;  prev block 76, next block 78, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       76 [50.0%]  (FALLTHRU)
(note 833 426 427 77 [bb 77] NOTE_INSN_BASIC_BLOCK)
(insn 427 833 428 77 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 117 [ t2 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 249 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_447 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))
(jump_insn 428 427 834 77 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 685)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 685)
;;  succ:       137 [50.0%] 
;;              78 [50.0%]  (FALLTHRU)

;; basic block 78, loop depth 2, count 0, freq 9, maybe hot
;;  prev block 77, next block 80, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       77 [50.0%]  (FALLTHRU)
(note 834 428 430 78 [bb 78] NOTE_INSN_BASIC_BLOCK)
(jump_insn 430 834 431 78 (set (pc)
        (label_ref 767)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil)
 -> 767)
;;  succ:       151 [100.0%] 

(barrier 431 430 702)
;; basic block 80, loop depth 2, count 0, freq 5
;;  prev block 78, next block 81, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       137 [78.4%] 
(code_label 702 431 433 80 178 "" [1 uses])
(note 433 702 434 80 [bb 80] NOTE_INSN_BASIC_BLOCK)
(insn 434 433 435 80 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 206 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(insn 435 434 436 80 (set (reg:QI 370 [ D.83221 ])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(insn 436 435 437 80 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 370 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(jump_insn 437 436 835 80 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 811)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 507 (nil))
 -> 811)
;;  succ:       87 [5.1%] 
;;              81 [94.9%]  (FALLTHRU)

;; basic block 81, loop depth 2, count 0, freq 5
;;  prev block 80, next block 82, flags: (NEW, REACHABLE, RTL)
;;  pred:       80 [94.9%]  (FALLTHRU)
(note 835 437 438 81 [bb 81] NOTE_INSN_BASIC_BLOCK)
(insn 438 835 439 81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 207 [ __res$second ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(insn 439 438 440 81 (set (reg:QI 372 [ D.83221 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(insn 440 439 441 81 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 372 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(jump_insn 441 440 442 81 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 811)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 534 (nil))
 -> 811)
;;  succ:       87 [5.3%] 
;;              82 [94.7%]  (FALLTHRU)

;; basic block 82, loop depth 2, count 0, freq 5
;;  prev block 81, next block 83, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       81 [94.7%]  (FALLTHRU)
(note 442 441 443 82 [bb 82] NOTE_INSN_BASIC_BLOCK)
(insn 443 442 444 82 (set (reg/v:QI 212 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(insn 444 443 445 82 (set (reg:DI 373)
        (mem:DI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_241 + 16]+0 S8 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(insn 445 444 446 82 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 373) 4)
            (mem:SI (plus:SI (reg/f:SI 207 [ __res$second ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_239 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(jump_insn 446 445 836 82 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 454)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 454)
;;  succ:       88 [50.0%] 
;;              83 [50.0%]  (FALLTHRU)

;; basic block 83, loop depth 2, count 0, freq 3
;;  prev block 82, next block 84, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       82 [50.0%]  (FALLTHRU)
(note 836 446 447 83 [bb 83] NOTE_INSN_BASIC_BLOCK)
(insn 447 836 448 83 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 373) 4)
            (mem:SI (plus:SI (reg/f:SI 207 [ __res$second ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_239 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(jump_insn 448 447 837 83 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 451)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 451)
;;  succ:       85 [50.0%] 
;;              84 [50.0%]  (FALLTHRU)

;; basic block 84, loop depth 2, count 0, freq 2
;;  prev block 83, next block 85, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       83 [50.0%]  (FALLTHRU)
(note 837 448 449 84 [bb 84] NOTE_INSN_BASIC_BLOCK)
(insn 449 837 450 84 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 373) 0)
            (mem:SI (plus:SI (reg/f:SI 207 [ __res$second ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__res$second_239 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(jump_insn 450 449 451 84 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 454)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 454)
;;  succ:       88 [50.0%] 
;;              85 [50.0%]  (FALLTHRU)

;; basic block 85, loop depth 2, count 0, freq 3
;;  prev block 84, next block 87, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       83 [50.0%] 
;;              84 [50.0%]  (FALLTHRU)
(code_label 451 450 838 85 156 "" [1 uses])
(note 838 451 452 85 [bb 85] NOTE_INSN_BASIC_BLOCK)
(insn 452 838 808 85 (set (reg/v:QI 212 [ __insert_left ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(jump_insn 808 452 809 85 (set (pc)
        (label_ref 454)) -1
     (nil)
 -> 454)
;;  succ:       88 [100.0%] 

(barrier 809 808 811)
;; basic block 87, loop depth 2, count 0, freq 1
;;  prev block 85, next block 88, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       81 [5.3%] 
;;              80 [5.1%] 
(code_label 811 809 810 87 195 "" [2 uses])
(note 810 811 33 87 [bb 87] NOTE_INSN_BASIC_BLOCK)
(insn 33 810 454 87 (set (reg/v:QI 212 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
;;  succ:       88 [100.0%]  (FALLTHRU)

;; basic block 88, loop depth 2, count 0, freq 24, maybe hot
;;  prev block 87, next block 89, flags: (NEW, REACHABLE, RTL)
;;  pred:       87 [100.0%]  (FALLTHRU)
;;              85 [100.0%] 
;;              82 [50.0%] 
;;              84 [50.0%] 
(code_label 454 33 455 88 154 "" [3 uses])
(note 455 454 456 88 [bb 88] NOTE_INSN_BASIC_BLOCK)
(insn 456 455 457 88 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 12 [0xc])) [0  S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 -1
     (nil))
(insn 457 456 458 88 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg/f:SI 207 [ __res$second ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 -1
     (nil))
(insn 458 457 459 88 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 209 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 -1
     (nil))
(insn 459 458 460 88 (set (reg:SI 374)
        (zero_extend:SI (reg/v:QI 212 [ __insert_left ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 -1
     (nil))
(insn 460 459 461 88 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg:SI 374)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 -1
     (nil))
(call_insn 461 460 462 88 (call (mem:QI (symbol_ref:SI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x43]  <function_decl 06b77200 _Rb_tree_insert_and_rebalance>) [0 _Rb_tree_insert_and_rebalance S1 A8])
        (const_int 16 [0x10])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                                (const_int 12 [0xc])) [0  S4 A32]))
                    (nil))))))
(insn 462 461 463 88 (set (reg/f:SI 375)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (nil))
(insn 463 462 467 88 (set (reg/f:SI 376)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (nil))
(insn 467 463 468 88 (set (reg:SI 380)
        (mem/c:SI (plus:SI (reg/f:SI 376)
                (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (nil))
(insn 468 467 469 88 (parallel [
            (set (reg:SI 379 [ D.83223 ])
                (plus:SI (reg:SI 380)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 376)
                    (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 469 468 470 88 (set (mem/c:SI (plus:SI (reg/f:SI 375)
                (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (reg:SI 379 [ D.83223 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (nil))
(jump_insn 470 469 471 88 (set (pc)
        (label_ref 475)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (nil)
 -> 475)
;;  succ:       90 [100.0%] 

(barrier 471 470 705)
;; basic block 89, loop depth 2, count 0, freq 7, maybe hot
;;  prev block 88, next block 90, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       138 [100.0%] 
(code_label 705 471 472 89 179 "" [1 uses])
(note 472 705 473 89 [bb 89] NOTE_INSN_BASIC_BLOCK)
(insn 473 472 474 89 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/f:SI 209 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 -1
     (nil))
(call_insn 474 473 34 89 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))
(insn 34 474 475 89 (set (reg/f:SI 209 [ __i$_M_node ])
        (reg/f:SI 206 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))
;;  succ:       90 [100.0%]  (FALLTHRU)

;; basic block 90, loop depth 2, count 0, freq 30, maybe hot
;;  prev block 89, next block 91, flags: (NEW, REACHABLE, RTL)
;;  pred:       88 [100.0%] 
;;              89 [100.0%]  (FALLTHRU)
(code_label 475 34 476 90 157 "" [1 uses])
(note 476 475 477 90 [bb 90] NOTE_INSN_BASIC_BLOCK)
(insn 477 476 478 90 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                    (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_368 + 24]+0 S4 A32])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:53 -1
     (nil))
(jump_insn 478 477 481 90 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 709)
            (pc))) D:\LHX\7.5 contest\t1.cpp:53 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 709)
;;  succ:       139 [50.0%] 
;;              91 [50.0%]  (FALLTHRU)

;; basic block 91, loop depth 2, count 0, freq 15, maybe hot
;;  prev block 90, next block 92, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       90 [50.0%]  (FALLTHRU)
(note 481 478 479 91 [bb 91] NOTE_INSN_BASIC_BLOCK)
(jump_insn 479 481 480 91 (set (pc)
        (label_ref:SI 721)) 636 {jump}
     (nil)
 -> 721)
;;  succ:       118 [100.0%] 

(barrier 480 479 713)
;; basic block 92, loop depth 2, count 0, freq 71, maybe hot
;;  prev block 91, next block 93, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       139 [91.0%] 
;;              150 [100.0%] 
(code_label 713 480 482 92 180 "" [2 uses])
(note 482 713 35 92 [bb 92] NOTE_INSN_BASIC_BLOCK)
(insn 35 482 500 92 (set (reg/f:SI 181 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))
;;  succ:       93 [100.0%]  (FALLTHRU)

;; basic block 93, loop depth 3, count 0, freq 790, maybe hot
;;  prev block 92, next block 94, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       92 [100.0%]  (FALLTHRU)
;;              99 [91.0%]  (DFS_BACK)
(code_label 500 35 483 93 162 "" [1 uses])
(note 483 500 484 93 [bb 93] NOTE_INSN_BASIC_BLOCK)
(insn 484 483 485 93 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_427 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))
(jump_insn 485 484 840 93 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 495)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 495)
;;  succ:       98 [50.0%] 
;;              94 [50.0%]  (FALLTHRU)

;; basic block 94, loop depth 3, count 0, freq 395, maybe hot
;;  prev block 93, next block 95, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       93 [50.0%]  (FALLTHRU)
(note 840 485 486 94 [bb 94] NOTE_INSN_BASIC_BLOCK)
(insn 486 840 487 94 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_427 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))
(jump_insn 487 486 841 94 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 854)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 854)
;;  succ:       97 [50.0%] 
;;              95 [50.0%]  (FALLTHRU)

;; basic block 95, loop depth 3, count 0, freq 198, maybe hot
;;  prev block 94, next block 96, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       94 [50.0%]  (FALLTHRU)
(note 841 487 488 95 [bb 95] NOTE_INSN_BASIC_BLOCK)
(insn 488 841 489 95 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_427 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))
(jump_insn 489 488 842 95 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 495)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 495)
;;  succ:       98 [50.0%] 
;;              96 [50.0%]  (FALLTHRU)

;; basic block 96, loop depth 3, count 0, freq 99, maybe hot
;;  prev block 95, next block 97, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       95 [50.0%]  (FALLTHRU)
(note 842 489 854 96 [bb 96] NOTE_INSN_BASIC_BLOCK)
;;  succ:       97 [100.0%]  (FALLTHRU)

;; basic block 97, loop depth 3, count 0, freq 395, maybe hot
;;  prev block 96, next block 98, flags: (NEW, REACHABLE, RTL)
;;  pred:       96 [100.0%]  (FALLTHRU)
;;              94 [50.0%] 
(code_label 854 842 491 97 200 "" [1 uses])
(note 491 854 492 97 [bb 97] NOTE_INSN_BASIC_BLOCK)
(insn 492 491 36 97 (set (reg/f:SI 218 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_427 + 8B]+0 S4 A32])) -1
     (nil))
(insn 36 492 37 97 (set (reg/f:SI 181 [ __i$_M_node ])
        (reg/f:SI 165 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1261 -1
     (nil))
(insn 37 36 493 97 (set (reg/f:SI 165 [ __i$_M_node ])
        (reg/f:SI 218 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1262 -1
     (nil))
(jump_insn 493 37 494 97 (set (pc)
        (label_ref 498)) -1
     (nil)
 -> 498)
;;  succ:       99 [100.0%] 

(barrier 494 493 495)
;; basic block 98, loop depth 3, count 0, freq 395, maybe hot
;;  prev block 97, next block 99, flags: (NEW, REACHABLE, RTL)
;;  pred:       93 [50.0%] 
;;              95 [50.0%] 
(code_label 495 494 496 98 159 "" [2 uses])
(note 496 495 497 98 [bb 98] NOTE_INSN_BASIC_BLOCK)
(insn 497 496 498 98 (set (reg/f:SI 165 [ __i$_M_node ])
        (mem/f:SI (plus:SI (reg/f:SI 165 [ __i$_M_node ])
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_node_base * *)__i$_M_node_427 + 12B]+0 S4 A32])) -1
     (nil))
;;  succ:       99 [100.0%]  (FALLTHRU)

;; basic block 99, loop depth 3, count 0, freq 790, maybe hot
;;  prev block 98, next block 100, flags: (NEW, REACHABLE, RTL)
;;  pred:       97 [100.0%] 
;;              98 [100.0%]  (FALLTHRU)
(code_label 498 497 499 99 161 "" [1 uses])
(note 499 498 501 99 [bb 99] NOTE_INSN_BASIC_BLOCK)
(insn 501 499 502 99 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 165 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (nil))
(jump_insn 502 501 503 99 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 500)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (int_list:REG_BR_PROB 9100 (nil))
 -> 500)
;;  succ:       93 [91.0%]  (DFS_BACK)
;;              100 [9.0%]  (FALLTHRU)

;; basic block 100, loop depth 2, count 0, freq 71, maybe hot
;;  prev block 99, next block 101, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       99 [9.0%]  (FALLTHRU)
(note 503 502 38 100 [bb 100] NOTE_INSN_BASIC_BLOCK)
(insn 38 503 504 100 (set (reg/f:SI 250 [ __i$_M_node ])
        (reg/f:SI 181 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (nil))
(insn 504 38 505 100 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 250 [ __i$_M_node ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))
(jump_insn 505 504 506 100 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 813)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (int_list:REG_BR_PROB 1040 (nil))
 -> 813)
;;  succ:       142 [10.4%] 
;;              101 [89.6%]  (FALLTHRU)

;; basic block 101, loop depth 2, count 0, freq 66, maybe hot
;;  prev block 100, next block 102, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       100 [89.6%]  (FALLTHRU)
(note 506 505 507 101 [bb 101] NOTE_INSN_BASIC_BLOCK)
(insn 507 506 508 101 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 250 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_448 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))
(jump_insn 508 507 843 101 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 724)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 724)
;;  succ:       143 [50.0%] 
;;              102 [50.0%]  (FALLTHRU)

;; basic block 102, loop depth 2, count 0, freq 33, maybe hot
;;  prev block 101, next block 103, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       101 [50.0%]  (FALLTHRU)
(note 843 508 509 102 [bb 102] NOTE_INSN_BASIC_BLOCK)
(insn 509 843 510 102 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 4)
            (mem:SI (plus:SI (reg/f:SI 250 [ __i$_M_node ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__i$_M_node_448 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))
(jump_insn 510 509 844 102 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 561)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 561)
;;  succ:       117 [50.0%] 
;;              103 [50.0%]  (FALLTHRU)

;; basic block 103, loop depth 2, count 0, freq 17, maybe hot
;;  prev block 102, next block 104, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       102 [50.0%]  (FALLTHRU)
(note 844 510 511 103 [bb 103] NOTE_INSN_BASIC_BLOCK)
(insn 511 844 512 103 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg/v:DI 112 [ t1 ]) 0)
            (mem:SI (plus:SI (reg/f:SI 250 [ __i$_M_node ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_448 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))
(jump_insn 512 511 845 103 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 724)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 724)
;;  succ:       143 [50.0%] 
;;              104 [50.0%]  (FALLTHRU)

;; basic block 104, loop depth 2, count 0, freq 9, maybe hot
;;  prev block 103, next block 106, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       103 [50.0%]  (FALLTHRU)
(note 845 512 514 104 [bb 104] NOTE_INSN_BASIC_BLOCK)
(jump_insn 514 845 515 104 (set (pc)
        (label_ref 561)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil)
 -> 561)
;;  succ:       117 [100.0%] 

(barrier 515 514 741)
;; basic block 106, loop depth 2, count 0, freq 5
;;  prev block 104, next block 107, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       143 [78.4%] 
(code_label 741 515 517 106 182 "" [1 uses])
(note 517 741 518 106 [bb 106] NOTE_INSN_BASIC_BLOCK)
(insn 518 517 519 106 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 224 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(insn 519 518 520 106 (set (reg:QI 382 [ D.83221 ])
        (ne:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(insn 520 519 521 106 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 382 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(jump_insn 521 520 846 106 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 817)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 507 (nil))
 -> 817)
;;  succ:       113 [5.1%] 
;;              107 [94.9%]  (FALLTHRU)

;; basic block 107, loop depth 2, count 0, freq 5
;;  prev block 106, next block 108, flags: (NEW, REACHABLE, RTL)
;;  pred:       106 [94.9%]  (FALLTHRU)
(note 846 521 522 107 [bb 107] NOTE_INSN_BASIC_BLOCK)
(insn 522 846 523 107 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 225 [ __res$second ])
            (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                    (const_int 4 [0x4]))))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(insn 523 522 524 107 (set (reg:QI 384 [ D.83221 ])
        (eq:QI (reg:CCZ 17 flags)
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(insn 524 523 525 107 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:QI 384 [ D.83221 ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(jump_insn 525 524 526 107 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 817)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 534 (nil))
 -> 817)
;;  succ:       113 [5.3%] 
;;              108 [94.7%]  (FALLTHRU)

;; basic block 108, loop depth 2, count 0, freq 5
;;  prev block 107, next block 109, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       107 [94.7%]  (FALLTHRU)
(note 526 525 527 108 [bb 108] NOTE_INSN_BASIC_BLOCK)
(insn 527 526 528 108 (set (reg/v:QI 229 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(insn 528 527 529 108 (set (reg:DI 385)
        (mem:DI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__i$_M_node_277 + 16]+0 S8 A64])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(insn 529 528 530 108 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 385) 4)
            (mem:SI (plus:SI (reg/f:SI 225 [ __res$second ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_275 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(jump_insn 530 529 847 108 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 538)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 538)
;;  succ:       114 [50.0%] 
;;              109 [50.0%]  (FALLTHRU)

;; basic block 109, loop depth 2, count 0, freq 3
;;  prev block 108, next block 110, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       108 [50.0%]  (FALLTHRU)
(note 847 530 531 109 [bb 109] NOTE_INSN_BASIC_BLOCK)
(insn 531 847 532 109 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 385) 4)
            (mem:SI (plus:SI (reg/f:SI 225 [ __res$second ])
                    (const_int 20 [0x14])) [34 MEM[(const long long unsigned int &)__res$second_275 + 16]+4 S4 A32]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(jump_insn 532 531 848 109 (set (pc)
        (if_then_else (gtu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 535)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 535)
;;  succ:       111 [50.0%] 
;;              110 [50.0%]  (FALLTHRU)

;; basic block 110, loop depth 2, count 0, freq 2
;;  prev block 109, next block 111, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       109 [50.0%]  (FALLTHRU)
(note 848 532 533 110 [bb 110] NOTE_INSN_BASIC_BLOCK)
(insn 533 848 534 110 (set (reg:CC 17 flags)
        (compare:CC (subreg:SI (reg:DI 385) 0)
            (mem:SI (plus:SI (reg/f:SI 225 [ __res$second ])
                    (const_int 16 [0x10])) [34 MEM[(const long long unsigned int &)__res$second_275 + 16]+0 S4 A64]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(jump_insn 534 533 535 110 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref:SI 538)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 596 {*jcc_1}
     (int_list:REG_BR_PROB 5000 (nil))
 -> 538)
;;  succ:       114 [50.0%] 
;;              111 [50.0%]  (FALLTHRU)

;; basic block 111, loop depth 2, count 0, freq 3
;;  prev block 110, next block 113, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       109 [50.0%] 
;;              110 [50.0%]  (FALLTHRU)
(code_label 535 534 849 111 168 "" [1 uses])
(note 849 535 536 111 [bb 111] NOTE_INSN_BASIC_BLOCK)
(insn 536 849 814 111 (set (reg/v:QI 229 [ __insert_left ])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
(jump_insn 814 536 815 111 (set (pc)
        (label_ref 538)) -1
     (nil)
 -> 538)
;;  succ:       114 [100.0%] 

(barrier 815 814 817)
;; basic block 113, loop depth 2, count 0, freq 1
;;  prev block 111, next block 114, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       107 [5.3%] 
;;              106 [5.1%] 
(code_label 817 815 816 113 197 "" [2 uses])
(note 816 817 39 113 [bb 113] NOTE_INSN_BASIC_BLOCK)
(insn 39 816 538 113 (set (reg/v:QI 229 [ __insert_left ])
        (const_int 1 [0x1])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1694 -1
     (nil))
;;  succ:       114 [100.0%]  (FALLTHRU)

;; basic block 114, loop depth 2, count 0, freq 24, maybe hot
;;  prev block 113, next block 115, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       113 [100.0%]  (FALLTHRU)
;;              111 [100.0%] 
;;              108 [50.0%] 
;;              110 [50.0%] 
(code_label 538 39 539 114 166 "" [3 uses])
(note 539 538 540 114 [bb 114] NOTE_INSN_BASIC_BLOCK)
(insn 540 539 541 114 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 12 [0xc])) [0  S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 -1
     (nil))
(insn 541 540 542 114 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg/f:SI 225 [ __res$second ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 -1
     (nil))
(insn 542 541 543 114 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg/f:SI 181 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 -1
     (nil))
(insn 543 542 544 114 (set (reg:SI 386)
        (zero_extend:SI (reg/v:QI 229 [ __insert_left ]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 -1
     (nil))
(insn 544 543 545 114 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg:SI 386)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1697 -1
     (nil))
(call_insn 545 544 546 114 (call (mem:QI (symbol_ref:SI ("_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_") [flags 0x43]  <function_decl 06b77200 _Rb_tree_insert_and_rebalance>) [0 _Rb_tree_insert_and_rebalance S1 A8])
        (const_int 16 [0x10])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1696 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                                (const_int 12 [0xc])) [0  S4 A32]))
                    (nil))))))
(insn 546 545 547 114 (set (reg/f:SI 387)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (nil))
(insn 547 546 551 114 (set (reg/f:SI 388)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (nil))
(insn 551 547 552 114 (set (reg:SI 392)
        (mem/c:SI (plus:SI (reg/f:SI 388)
                (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (nil))
(insn 552 551 553 114 (parallel [
            (set (reg:SI 391 [ D.83223 ])
                (plus:SI (reg:SI 392)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 388)
                    (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 553 552 554 114 (set (mem/c:SI (plus:SI (reg/f:SI 387)
                (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree *)&s]._M_impl._M_node_count+0 S4 A32])
        (reg:SI 391 [ D.83223 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 -1
     (nil))
(jump_insn 554 553 555 114 (set (pc)
        (label_ref:SI 561)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1698 636 {jump}
     (nil)
 -> 561)
;;  succ:       117 [100.0%] 

(barrier 555 554 744)
;; basic block 115, loop depth 2, count 0, freq 7, maybe hot
;;  prev block 114, next block 117, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       144 [100.0%] 
(code_label 744 555 556 115 183 "" [1 uses])
(note 556 744 557 115 [bb 115] NOTE_INSN_BASIC_BLOCK)
(insn 557 556 558 115 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/f:SI 181 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 -1
     (nil))
(call_insn 558 557 40 115 (call (mem:QI (symbol_ref:SI ("_ZdlPv") [flags 0x43]  <function_decl 01938e00 operator delete>) [0 operator delete S1 A8])
        (const_int 4 [0x4])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:110 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))
(insn 40 558 561 115 (set (reg/f:SI 181 [ __i$_M_node ])
        (reg/f:SI 224 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))
;;  succ:       117 [100.0%]  (FALLTHRU)

;; basic block 117, loop depth 2, count 0, freq 78, maybe hot
;;  prev block 115, next block 118, flags: (NEW, REACHABLE, RTL)
;;  pred:       115 [100.0%]  (FALLTHRU)
;;              104 [100.0%] 
;;              102 [50.0%] 
;;              114 [100.0%] 
(code_label 561 40 562 117 165 "" [3 uses])
(note 562 561 563 117 [bb 117] NOTE_INSN_BASIC_BLOCK)
(insn 563 562 564 117 (set (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_365 + 24]+0 S4 A32])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:53 -1
     (nil))
(insn 564 563 721 117 (parallel [
            (set (reg/v:SI 83 [ tmp ])
                (plus:SI (reg/v:SI 83 [ tmp ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:53 -1
     (nil))
;;  succ:       118 [100.0%]  (FALLTHRU)

;; basic block 118, loop depth 2, count 0, freq 270, maybe hot
;;  prev block 117, next block 119, flags: (NEW, REACHABLE, RTL)
;;  pred:       152 [100.0%] 
;;              117 [100.0%]  (FALLTHRU)
;;              64 [71.0%] 
;;              91 [100.0%] 
(code_label 721 564 565 118 181 "" [3 uses])
(note 565 721 566 118 [bb 118] NOTE_INSN_BASIC_BLOCK)
(insn 566 565 567 118 (set (reg:SI 122 [ D.83218 ])
        (mem/c:SI (plus:SI (reg/f:SI 78 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:49 -1
     (nil))
(insn 567 566 568 118 (parallel [
            (set (reg/v:SI 123 [ i ])
                (plus:SI (reg/v:SI 123 [ i ])
                    (reg:SI 122 [ D.83218 ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:49 -1
     (nil))
(insn 568 567 569 118 (parallel [
            (set (reg:SI 393 [ D.83218 ])
                (plus:SI (reg:SI 122 [ D.83218 ])
                    (reg/v:SI 123 [ i ])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:49 -1
     (nil))
(insn 569 568 570 118 (parallel [
            (set (reg:SI 106 [ D.83218 ])
                (plus:SI (reg:SI 393 [ D.83218 ])
                    (const_int -1 [0xffffffffffffffff])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:49 -1
     (nil))
(insn 570 569 571 118 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 106 [ D.83218 ])
            (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32]))) D:\LHX\7.5 contest\t1.cpp:49 -1
     (nil))
(jump_insn 571 570 572 118 (set (pc)
        (if_then_else (gt (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 578)
            (pc))) D:\LHX\7.5 contest\t1.cpp:49 -1
     (int_list:REG_BR_PROB 900 (nil))
 -> 578)
;;  succ:       119 [91.0%]  (FALLTHRU)
;;              121 [9.0%] 

;; basic block 119, loop depth 2, count 0, freq 246, maybe hot
;;  prev block 118, next block 120, flags: (NEW, REACHABLE, RTL)
;;  pred:       118 [91.0%]  (FALLTHRU)
(note 572 571 573 119 [bb 119] NOTE_INSN_BASIC_BLOCK)
(insn 573 572 574 119 (set (reg/f:SI 394)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) -1
     (nil))
(insn 574 573 576 119 (set (reg/f:SI 189 [ __i$_M_node ])
        (mem/f/c:SI (plus:SI (reg/f:SI 394)
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) -1
     (nil))
(jump_insn 576 574 577 119 (set (pc)
        (label_ref 575)) -1
     (nil)
 -> 575)
;;  succ:       38 [100.0%]  (DFS_BACK)

(barrier 577 576 791)
;; basic block 120, loop depth 1, count 0, freq 2
;;  prev block 119, next block 121, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       36 [9.0%] 
(code_label 791 577 790 120 189 "" [1 uses])
(note 790 791 41 120 [bb 120] NOTE_INSN_BASIC_BLOCK)
(insn 41 790 578 120 (set (reg/v:SI 83 [ tmp ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:47 -1
     (nil))
;;  succ:       121 [100.0%]  (FALLTHRU)

;; basic block 121, loop depth 1, count 0, freq 27, maybe hot
;;  prev block 120, next block 122, flags: (NEW, REACHABLE, RTL)
;;  pred:       118 [9.0%] 
;;              120 [100.0%]  (FALLTHRU)
(code_label 578 41 579 121 134 "" [1 uses])
(note 579 578 580 121 [bb 121] NOTE_INSN_BASIC_BLOCK)
(insn 580 579 581 121 (set (reg:SI 252 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:56 -1
     (nil))
(insn 581 580 582 121 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 252 [ D.83218 ])
            (reg/v:SI 83 [ tmp ]))) D:\LHX\7.5 contest\t1.cpp:56 -1
     (nil))
(jump_insn 582 581 583 121 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 597)
            (pc))) D:\LHX\7.5 contest\t1.cpp:56 -1
     (int_list:REG_BR_PROB 7100 (nil))
 -> 597)
;;  succ:       122 [29.0%]  (FALLTHRU)
;;              123 [71.0%] 

;; basic block 122, loop depth 1, count 0, freq 8, maybe hot
;;  prev block 121, next block 123, flags: (NEW, REACHABLE, RTL)
;;  pred:       121 [29.0%]  (FALLTHRU)
(note 583 582 584 122 [bb 122] NOTE_INSN_BASIC_BLOCK)
(insn 584 583 585 122 (set (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])
        (reg/v:SI 83 [ tmp ])) D:\LHX\7.5 contest\t1.cpp:57 -1
     (nil))
(insn 585 584 586 122 (set (reg/f:SI 395)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1439 -1
     (nil))
(insn 586 585 587 122 (set (reg/f:SI 396)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1212 -1
     (nil))
(insn 587 586 588 122 (set (reg/f:SI 397)
        (mem/f/c:SI (reg/f:SI 396) [6 num.D.72607._M_impl._M_start+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1439 -1
     (nil))
(insn 588 587 589 122 (set (mem/f/c:SI (plus:SI (reg/f:SI 395)
                (const_int 4 [0x4])) [6 MEM[(int * *)&num + 4B]+0 S4 A32])
        (reg/f:SI 397)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:1439 -1
     (nil))
(insn 589 588 590 122 (parallel [
            (set (reg:SI 398)
                (plus:SI (reg/f:SI 78 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:58 -1
     (nil))
(insn 590 589 591 122 (set (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg:SI 398)) D:\LHX\7.5 contest\t1.cpp:58 -1
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 78 virtual-stack-vars)
            (const_int -4 [0xfffffffffffffffc]))
        (nil)))
(insn 591 590 592 122 (set (reg:SI 2 cx)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:\LHX\7.5 contest\t1.cpp:58 -1
     (nil))
(call_insn 592 591 593 122 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt6vectorIiSaIiEE9push_backERKi") [flags 0x3]  <function_decl 06ec8400 push_back>) [0 push_back S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:\LHX\7.5 contest\t1.cpp:58 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (nil))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
            (nil))))
(insn 593 592 594 122 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:58 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 594 593 595 122 (set (reg:SI 252 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) -1
     (nil))
(jump_insn 595 594 596 122 (set (pc)
        (label_ref 608)) -1
     (nil)
 -> 608)
;;  succ:       125 [100.0%] 

(barrier 596 595 597)
;; basic block 123, loop depth 1, count 0, freq 19, maybe hot
;;  prev block 122, next block 124, flags: (NEW, REACHABLE, RTL)
;;  pred:       121 [71.0%] 
(code_label 597 596 598 123 171 "" [1 uses])
(note 598 597 599 123 [bb 123] NOTE_INSN_BASIC_BLOCK)
(insn 599 598 600 123 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/v:SI 83 [ tmp ])
            (reg:SI 252 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:60 -1
     (nil))
(jump_insn 600 599 601 123 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 608)
            (pc))) D:\LHX\7.5 contest\t1.cpp:60 -1
     (int_list:REG_BR_PROB 8629 (nil))
 -> 608)
;;  succ:       124 [13.7%]  (FALLTHRU)
;;              125 [86.3%] 

;; basic block 124, loop depth 1, count 0, freq 3
;;  prev block 123, next block 125, flags: (NEW, REACHABLE, RTL)
;;  pred:       123 [13.7%]  (FALLTHRU)
(note 601 600 602 124 [bb 124] NOTE_INSN_BASIC_BLOCK)
(insn 602 601 603 124 (parallel [
            (set (reg:SI 399)
                (plus:SI (reg/f:SI 78 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:60 -1
     (nil))
(insn 603 602 604 124 (set (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg:SI 399)) D:\LHX\7.5 contest\t1.cpp:60 -1
     (expr_list:REG_EQUAL (plus:SI (reg/f:SI 78 virtual-stack-vars)
            (const_int -4 [0xfffffffffffffffc]))
        (nil)))
(insn 604 603 605 124 (set (reg:SI 2 cx)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:\LHX\7.5 contest\t1.cpp:60 -1
     (nil))
(call_insn 605 604 606 124 (parallel [
            (call (mem:QI (symbol_ref:SI ("_ZNSt6vectorIiSaIiEE9push_backERKi") [flags 0x3]  <function_decl 06ec8400 push_back>) [0 push_back S1 A8])
                (const_int 4 [0x4]))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 4 [0x4])))
        ]) D:\LHX\7.5 contest\t1.cpp:60 -1
     (expr_list:REG_ARGS_SIZE (const_int -4 [0xfffffffffffffffc])
        (nil))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
            (nil))))
(insn 606 605 607 124 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -4 [0xfffffffffffffffc])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:60 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 607 606 608 124 (set (reg:SI 252 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("ans") [flags 0x2]  <var_decl 06eeb600 ans>) [21 ans+0 S4 A32])) -1
     (nil))
;;  succ:       125 [100.0%]  (FALLTHRU)

;; basic block 125, loop depth 1, count 0, freq 92, maybe hot
;;  prev block 124, next block 126, flags: (NEW, REACHABLE, RTL)
;;  pred:       28 [71.0%] 
;;              122 [100.0%] 
;;              123 [86.3%] 
;;              124 [100.0%]  (FALLTHRU)
(code_label 608 607 609 125 130 "" [3 uses])
(note 609 608 610 125 [bb 125] NOTE_INSN_BASIC_BLOCK)
(insn 610 609 611 125 (set (reg:SI 400)
        (mem/c:SI (plus:SI (reg/f:SI 78 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:45 -1
     (nil))
(insn 611 610 612 125 (parallel [
            (set (reg:SI 125 [ D.83218 ])
                (plus:SI (reg:SI 400)
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:45 -1
     (expr_list:REG_EQUAL (plus:SI (mem/c:SI (plus:SI (reg/f:SI 78 virtual-stack-vars)
                    (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])
            (const_int 1 [0x1]))
        (nil)))
(insn 612 611 613 125 (set (mem/c:SI (plus:SI (reg/f:SI 78 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])
        (reg:SI 125 [ D.83218 ])) D:\LHX\7.5 contest\t1.cpp:45 -1
     (nil))
(insn 613 612 615 125 (set (reg:SI 102 [ D.83218 ])
        (mem/c:SI (symbol_ref:SI ("n") [flags 0x2]  <var_decl 06e5d660 n>) [21 n+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:45 -1
     (nil))
(insn 615 613 616 125 (set (reg:CCGC 17 flags)
        (compare:CCGC (reg:SI 102 [ D.83218 ])
            (reg:SI 125 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:45 -1
     (nil))
(jump_insn 616 615 617 125 (set (pc)
        (if_then_else (ge (reg:CCGC 17 flags)
                (const_int 0 [0]))
            (label_ref 614)
            (pc))) D:\LHX\7.5 contest\t1.cpp:45 -1
     (int_list:REG_BR_PROB 9100 (nil))
 -> 614)
;;  succ:       28 [91.0%]  (DFS_BACK)
;;              126 [9.0%]  (FALLTHRU)

;; basic block 126, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 125, next block 127, flags: (NEW, REACHABLE, RTL)
;;  pred:       125 [9.0%]  (FALLTHRU)
;;              26 [100.0%] 
(code_label 617 616 618 126 129 "" [1 uses])
(note 618 617 619 126 [bb 126] NOTE_INSN_BASIC_BLOCK)
(insn 619 618 620 126 (set (reg/f:SI 401)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) -1
     (nil))
(insn 620 619 621 126 (set (reg/f:SI 402)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) -1
     (nil))
(insn 621 620 622 126 (set (reg/f:SI 404)
        (mem/f/c:SI (plus:SI (reg/f:SI 401)
                (const_int 4 [0x4])) [6 MEM[(int * *)&num + 4B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 -1
     (nil))
(insn 622 621 623 126 (parallel [
            (set (reg:SI 403 [ D.83218 ])
                (minus:SI (reg/f:SI 404)
                    (mem/f/c:SI (reg/f:SI 402) [6 MEM[(int * *)&num]+0 S4 A32])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 -1
     (expr_list:REG_EQUAL (minus:SI (mem/f/c:SI (plus:SI (reg/f:SI 401)
                    (const_int 4 [0x4])) [6 MEM[(int * *)&num + 4B]+0 S4 A32])
            (mem/f/c:SI (reg/f:SI 402) [6 MEM[(int * *)&num]+0 S4 A32]))
        (nil)))
(insn 623 622 624 126 (parallel [
            (set (reg:SI 406 [ D.83218 ])
                (ashiftrt:SI (reg:SI 403 [ D.83218 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 -1
     (expr_list:REG_EQUAL (div:SI (reg:SI 403 [ D.83218 ])
            (const_int 4 [0x4]))
        (nil)))
(insn 624 623 625 126 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 8 [0x8])) [0  S4 A32])
        (reg:SI 406 [ D.83218 ])) D:\LHX\7.5 contest\t1.cpp:62 -1
     (nil))
(insn 625 624 626 126 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 252 [ D.83218 ])) D:\LHX\7.5 contest\t1.cpp:62 -1
     (nil))
(insn 626 625 627 126 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (symbol_ref/f:SI ("*LC0") [flags 0x2]  <var_decl 07609ae0 *LC0>)) D:\LHX\7.5 contest\t1.cpp:62 -1
     (nil))
(call_insn 627 626 628 126 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZL6printfPKcz") [flags 0x3]  <function_decl 018c8600 printf>) [0 printf S1 A8])
            (const_int 12 [0xc]))) D:\LHX\7.5 contest\t1.cpp:62 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (expr_list:SI (use (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (expr_list:SI (use (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                            (const_int 8 [0x8])) [0  S4 A32]))
                (nil)))))
(insn 628 627 629 126 (set (reg/f:SI 407)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) -1
     (nil))
(insn 629 628 630 126 (set (reg/f:SI 129 [ D.83222 ])
        (mem/f/c:SI (reg/f:SI 407) [6 MEM[(int * *)&num]+0 S4 A32])) -1
     (nil))
(insn 630 629 631 126 (set (reg/f:SI 408)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) -1
     (nil))
(insn 631 630 632 126 (set (reg/f:SI 410)
        (mem/f/c:SI (plus:SI (reg/f:SI 408)
                (const_int 4 [0x4])) [6 MEM[(int * *)&num + 4B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 -1
     (nil))
(insn 632 631 633 126 (parallel [
            (set (reg:SI 409 [ D.83218 ])
                (minus:SI (reg/f:SI 410)
                    (reg/f:SI 129 [ D.83222 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 -1
     (expr_list:REG_EQUAL (minus:SI (mem/f/c:SI (plus:SI (reg/f:SI 408)
                    (const_int 4 [0x4])) [6 MEM[(int * *)&num + 4B]+0 S4 A32])
            (reg/f:SI 129 [ D.83222 ]))
        (nil)))
(insn 633 632 634 126 (parallel [
            (set (reg:SI 412 [ D.83218 ])
                (ashiftrt:SI (reg:SI 409 [ D.83218 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 -1
     (expr_list:REG_EQUAL (div:SI (reg:SI 409 [ D.83218 ])
            (const_int 4 [0x4]))
        (nil)))
(insn 634 633 635 126 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg:SI 412 [ D.83218 ])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:63 -1
     (nil))
(jump_insn 635 634 657 126 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 640)
            (pc))) D:\LHX\7.5 contest\t1.cpp:63 -1
     (int_list:REG_BR_PROB 9100 (nil))
 -> 640)
;;  succ:       128 [91.0%] 
;;              127 [9.0%]  (FALLTHRU)

;; basic block 127, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 126, next block 128, flags: (NEW, REACHABLE, RTL)
;;  pred:       126 [9.0%]  (FALLTHRU)
;;              130 [100.0%] 
(code_label 657 635 636 127 175 "" [1 uses])
(note 636 657 637 127 [bb 127] NOTE_INSN_BASIC_BLOCK)
(insn 637 636 638 127 (set (reg:SI 260 [ <retval> ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:64 -1
     (nil))
(jump_insn 638 637 639 127 (set (pc)
        (label_ref 775)) D:\LHX\7.5 contest\t1.cpp:64 -1
     (nil)
 -> 775)
;;  succ:       153 [100.0%] 

(barrier 639 638 640)
;; basic block 128, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 127, next block 129, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       126 [91.0%] 
(code_label 640 639 641 128 173 "" [1 uses])
(note 641 640 42 128 [bb 128] NOTE_INSN_BASIC_BLOCK)
(insn 42 641 650 128 (set (reg/v:SI 132 [ i ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:63 -1
     (nil))
;;  succ:       129 [100.0%]  (FALLTHRU)

;; basic block 129, loop depth 1, count 0, freq 92, maybe hot
;;  prev block 128, next block 130, flags: (NEW, REACHABLE, RTL)
;;  pred:       128 [100.0%]  (FALLTHRU)
;;              129 [91.0%]  (DFS_BACK)
(code_label 650 42 642 129 174 "" [1 uses])
(note 642 650 643 129 [bb 129] NOTE_INSN_BASIC_BLOCK)
(insn 643 642 644 129 (set (reg:SI 414)
        (mem:SI (plus:SI (mult:SI (reg/v:SI 132 [ i ])
                    (const_int 4 [0x4]))
                (reg/f:SI 129 [ D.83222 ])) [21 *_120+0 S4 A32])) D:\LHX\7.5 contest\t1.cpp:63 -1
     (nil))
(insn 644 643 645 129 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 414)) D:\LHX\7.5 contest\t1.cpp:63 -1
     (nil))
(insn 645 644 646 129 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (symbol_ref/f:SI ("*LC1") [flags 0x2]  <var_decl 07609b40 *LC1>)) D:\LHX\7.5 contest\t1.cpp:63 -1
     (nil))
(call_insn 646 645 647 129 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_ZL6printfPKcz") [flags 0x3]  <function_decl 018c8600 printf>) [0 printf S1 A8])
            (const_int 8 [0x8]))) D:\LHX\7.5 contest\t1.cpp:63 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (expr_list:SI (use (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                        (const_int 4 [0x4])) [0  S4 A32]))
            (nil))))
(insn 647 646 648 129 (parallel [
            (set (reg/v:SI 132 [ i ])
                (plus:SI (reg/v:SI 132 [ i ])
                    (const_int 1 [0x1])))
            (clobber (reg:CC 17 flags))
        ]) D:\LHX\7.5 contest\t1.cpp:63 -1
     (nil))
(insn 648 647 649 129 (set (reg/f:SI 415)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) -1
     (nil))
(insn 649 648 651 129 (set (reg/f:SI 129 [ D.83222 ])
        (mem/f/c:SI (reg/f:SI 415) [6 MEM[(int * *)&num]+0 S4 A32])) -1
     (nil))
(insn 651 649 652 129 (set (reg/f:SI 416)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) -1
     (nil))
(insn 652 651 653 129 (set (reg/f:SI 418)
        (mem/f/c:SI (plus:SI (reg/f:SI 416)
                (const_int 4 [0x4])) [6 MEM[(int * *)&num + 4B]+0 S4 A32])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 -1
     (nil))
(insn 653 652 654 129 (parallel [
            (set (reg:SI 417 [ D.83218 ])
                (minus:SI (reg/f:SI 418)
                    (reg/f:SI 129 [ D.83222 ])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 -1
     (expr_list:REG_EQUAL (minus:SI (mem/f/c:SI (plus:SI (reg/f:SI 416)
                    (const_int 4 [0x4])) [6 MEM[(int * *)&num + 4B]+0 S4 A32])
            (reg/f:SI 129 [ D.83222 ]))
        (nil)))
(insn 654 653 655 129 (parallel [
            (set (reg:SI 420 [ D.83218 ])
                (ashiftrt:SI (reg:SI 417 [ D.83218 ])
                    (const_int 2 [0x2])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:655 -1
     (expr_list:REG_EQUAL (div:SI (reg:SI 417 [ D.83218 ])
            (const_int 4 [0x4]))
        (nil)))
(insn 655 654 656 129 (set (reg:CC 17 flags)
        (compare:CC (reg/v:SI 132 [ i ])
            (reg:SI 420 [ D.83218 ]))) D:\LHX\7.5 contest\t1.cpp:63 -1
     (nil))
(jump_insn 656 655 660 129 (set (pc)
        (if_then_else (ltu (reg:CC 17 flags)
                (const_int 0 [0]))
            (label_ref 650)
            (pc))) D:\LHX\7.5 contest\t1.cpp:63 -1
     (int_list:REG_BR_PROB 9100 (nil))
 -> 650)
;;  succ:       129 [91.0%]  (DFS_BACK)
;;              130 [9.0%]  (FALLTHRU)

;; basic block 130, loop depth 0, count 0, freq 8, maybe hot
;;  prev block 129, next block 131, flags: (NEW, REACHABLE, RTL)
;;  pred:       129 [9.0%]  (FALLTHRU)
(note 660 656 658 130 [bb 130] NOTE_INSN_BASIC_BLOCK)
(jump_insn 658 660 659 130 (set (pc)
        (label_ref 657)) -1
     (nil)
 -> 657)
;;  succ:       127 [100.0%] 

(barrier 659 658 793)
;; basic block 131, loop depth 2, count 0, freq 24, maybe hot
;;  prev block 130, next block 132, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       38 [9.0%] 
(code_label 793 659 792 131 190 "" [1 uses])
(note 792 793 44 131 [bb 131] NOTE_INSN_BASIC_BLOCK)
(insn 44 792 794 131 (set (reg/f:SI 203 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (nil))
(jump_insn 794 44 795 131 (set (pc)
        (label_ref 661)) -1
     (nil)
 -> 661)
;;  succ:       133 [100.0%] 

(barrier 795 794 797)
;; basic block 132, loop depth 2, count 0, freq 16, maybe hot
;;  prev block 131, next block 133, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       47 [6.7%] 
(code_label 797 795 796 132 191 "" [1 uses])
(note 796 797 43 132 [bb 132] NOTE_INSN_BASIC_BLOCK)
(insn 43 796 661 132 (set (reg/f:SI 203 [ __i$_M_node ])
        (reg/f:SI 248 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))
;;  succ:       133 [100.0%]  (FALLTHRU)

;; basic block 133, loop depth 2, count 0, freq 156, maybe hot
;;  prev block 132, next block 134, flags: (NEW, REACHABLE, RTL)
;;  pred:       131 [100.0%] 
;;              132 [100.0%]  (FALLTHRU)
;;              48 [50.0%] 
;;              50 [50.0%] 
(code_label 661 43 662 133 135 "" [3 uses])
(note 662 661 663 133 [bb 133] NOTE_INSN_BASIC_BLOCK)
(insn 663 662 664 133 (set (reg/v:SI 258 [ __pos ])
        (reg/f:SI 203 [ __i$_M_node ])) -1
     (nil))
(insn 664 663 665 133 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (const_int 32 [0x20])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 -1
     (nil))
(call_insn 665 664 666 133 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 -1
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))
(insn 666 665 667 133 (set (reg/f:SI 203 [ __i$_M_node ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 -1
     (nil))
(insn 667 666 668 133 (set (mem:DI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(struct pair *)__i$_M_node_205 + 16B].first+0 S8 A64])
        (reg/v:DI 112 [ t1 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 -1
     (nil))
(insn 668 667 669 133 (set (mem:SI (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                (const_int 24 [0x18])) [21 MEM[(struct pair *)__i$_M_node_205 + 16B].second+0 S4 A64])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 -1
     (nil))
(insn 669 668 670 133 (parallel [
            (set (reg:SI 421 [ D.83232 ])
                (plus:SI (reg/f:SI 203 [ __i$_M_node ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/aligned_buffer.h:53 -1
     (nil))
(insn 670 669 671 133 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 421 [ D.83232 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))
(insn 671 670 672 133 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/v:SI 258 [ __pos ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))
(insn 672 671 673 133 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))
(call_insn 673 672 674 133 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_") [flags 0x3]  <function_decl 06e17d80 _M_get_insert_hint_unique_pos>) [0 _M_get_insert_hint_unique_pos S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                            (const_int 4 [0x4])) [0  S4 A32]))
                (nil)))))
(insn 674 673 675 133 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 675 674 676 133 (set (reg/v:DI 259 [ __res ])
        (reg:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))
(insn 676 675 677 133 (set (reg/f:SI 191 [ __i$_M_node ])
        (subreg:SI (reg/v:DI 259 [ __res ]) 0)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))
(insn 677 676 679 133 (set (reg/f:SI 192 [ __res$second ])
        (subreg:SI (reg/v:DI 259 [ __res ]) 4)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))
(insn 679 677 680 133 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 192 [ __res$second ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 -1
     (nil))
(jump_insn 680 679 684 133 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 678)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 -1
     (int_list:REG_BR_PROB 7837 (nil))
 -> 678)
;;  succ:       53 [78.4%] 
;;              134 [21.6%]  (FALLTHRU)

;; basic block 134, loop depth 2, count 0, freq 34, maybe hot
;;  prev block 133, next block 135, flags: (NEW, REACHABLE, RTL)
;;  pred:       133 [21.6%]  (FALLTHRU)
(note 684 680 682 134 [bb 134] NOTE_INSN_BASIC_BLOCK)
(jump_insn 682 684 683 134 (set (pc)
        (label_ref 681)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 -1
     (nil)
 -> 681)
;;  succ:       62 [100.0%] 

(barrier 683 682 803)
;; basic block 135, loop depth 2, count 0, freq 7, maybe hot
;;  prev block 134, next block 136, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       65 [9.0%] 
(code_label 803 683 802 135 193 "" [1 uses])
(note 802 803 46 135 [bb 135] NOTE_INSN_BASIC_BLOCK)
(insn 46 802 804 135 (set (reg/f:SI 186 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (nil))
(jump_insn 804 46 805 135 (set (pc)
        (label_ref 685)) -1
     (nil)
 -> 685)
;;  succ:       137 [100.0%] 

(barrier 805 804 807)
;; basic block 136, loop depth 2, count 0, freq 5
;;  prev block 135, next block 137, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       74 [6.6%] 
(code_label 807 805 806 136 194 "" [1 uses])
(note 806 807 45 136 [bb 136] NOTE_INSN_BASIC_BLOCK)
(insn 45 806 685 136 (set (reg/f:SI 186 [ __i$_M_node ])
        (reg/f:SI 249 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))
;;  succ:       137 [100.0%]  (FALLTHRU)

;; basic block 137, loop depth 2, count 0, freq 45, maybe hot
;;  prev block 136, next block 138, flags: (NEW, REACHABLE, RTL)
;;  pred:       135 [100.0%] 
;;              136 [100.0%]  (FALLTHRU)
;;              75 [50.0%] 
;;              77 [50.0%] 
(code_label 685 45 686 137 147 "" [3 uses])
(note 686 685 687 137 [bb 137] NOTE_INSN_BASIC_BLOCK)
(insn 687 686 688 137 (set (reg/v:SI 256 [ __pos ])
        (reg/f:SI 186 [ __i$_M_node ])) -1
     (nil))
(insn 688 687 689 137 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (const_int 32 [0x20])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 -1
     (nil))
(call_insn 689 688 690 137 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 -1
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))
(insn 690 689 691 137 (set (reg/f:SI 209 [ __i$_M_node ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 -1
     (nil))
(insn 691 690 692 137 (set (mem:DI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(struct pair *)__i$_M_node_241 + 16B].first+0 S8 A64])
        (reg/v:DI 117 [ t2 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 -1
     (nil))
(insn 692 691 693 137 (set (mem:SI (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                (const_int 24 [0x18])) [21 MEM[(struct pair *)__i$_M_node_241 + 16B].second+0 S4 A64])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 -1
     (nil))
(insn 693 692 694 137 (parallel [
            (set (reg:SI 422 [ D.83232 ])
                (plus:SI (reg/f:SI 209 [ __i$_M_node ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/aligned_buffer.h:53 -1
     (nil))
(insn 694 693 695 137 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 422 [ D.83232 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))
(insn 695 694 696 137 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/v:SI 256 [ __pos ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))
(insn 696 695 697 137 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))
(call_insn 697 696 698 137 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_") [flags 0x3]  <function_decl 06e17d80 _M_get_insert_hint_unique_pos>) [0 _M_get_insert_hint_unique_pos S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                            (const_int 4 [0x4])) [0  S4 A32]))
                (nil)))))
(insn 698 697 699 137 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 699 698 700 137 (set (reg/v:DI 257 [ __res ])
        (reg:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))
(insn 700 699 701 137 (set (reg/f:SI 206 [ __i$_M_node ])
        (subreg:SI (reg/v:DI 257 [ __res ]) 0)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))
(insn 701 700 703 137 (set (reg/f:SI 207 [ __res$second ])
        (subreg:SI (reg/v:DI 257 [ __res ]) 4)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))
(insn 703 701 704 137 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 207 [ __res$second ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 -1
     (nil))
(jump_insn 704 703 708 137 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 702)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 -1
     (int_list:REG_BR_PROB 7837 (nil))
 -> 702)
;;  succ:       80 [78.4%] 
;;              138 [21.6%]  (FALLTHRU)

;; basic block 138, loop depth 2, count 0, freq 10, maybe hot
;;  prev block 137, next block 139, flags: (NEW, REACHABLE, RTL)
;;  pred:       137 [21.6%]  (FALLTHRU)
(note 708 704 706 138 [bb 138] NOTE_INSN_BASIC_BLOCK)
(jump_insn 706 708 707 138 (set (pc)
        (label_ref 705)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 -1
     (nil)
 -> 705)
;;  succ:       89 [100.0%] 

(barrier 707 706 709)
;; basic block 139, loop depth 2, count 0, freq 39, maybe hot
;;  prev block 138, next block 140, flags: (NEW, REACHABLE, RTL)
;;  pred:       90 [50.0%] 
(code_label 709 707 710 139 158 "" [1 uses])
(note 710 709 711 139 [bb 139] NOTE_INSN_BASIC_BLOCK)
(insn 711 710 712 139 (set (reg/f:SI 423)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) -1
     (nil))
(insn 712 711 714 139 (set (reg/f:SI 165 [ __i$_M_node ])
        (mem/f/c:SI (plus:SI (reg/f:SI 423)
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) -1
     (nil))
(insn 714 712 715 139 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 165 [ __i$_M_node ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (nil))
(jump_insn 715 714 718 139 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 713)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (int_list:REG_BR_PROB 9100 (nil))
 -> 713)
;;  succ:       92 [91.0%] 
;;              140 [9.0%]  (FALLTHRU)

;; basic block 140, loop depth 2, count 0, freq 4
;;  prev block 139, next block 142, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       139 [9.0%]  (FALLTHRU)
(note 718 715 48 140 [bb 140] NOTE_INSN_BASIC_BLOCK)
(insn 48 718 716 140 (set (reg/f:SI 181 [ __i$_M_node ])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (nil))
(jump_insn 716 48 717 140 (set (pc)
        (label_ref 724)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1260 -1
     (nil)
 -> 724)
;;  succ:       143 [100.0%] 

(barrier 717 716 813)
;; basic block 142, loop depth 2, count 0, freq 7, maybe hot
;;  prev block 140, next block 143, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       100 [10.4%] 
(code_label 813 717 812 142 196 "" [1 uses])
(note 812 813 47 142 [bb 142] NOTE_INSN_BASIC_BLOCK)
(insn 47 812 724 142 (set (reg/f:SI 181 [ __i$_M_node ])
        (reg/f:SI 250 [ __i$_M_node ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_map.h:498 -1
     (nil))
;;  succ:       143 [100.0%]  (FALLTHRU)

;; basic block 143, loop depth 2, count 0, freq 45, maybe hot
;;  prev block 142, next block 144, flags: (NEW, REACHABLE, RTL)
;;  pred:       140 [100.0%] 
;;              142 [100.0%]  (FALLTHRU)
;;              101 [50.0%] 
;;              103 [50.0%] 
(code_label 724 47 725 143 163 "" [3 uses])
(note 725 724 726 143 [bb 143] NOTE_INSN_BASIC_BLOCK)
(insn 726 725 727 143 (set (reg/v:SI 254 [ __pos ])
        (reg/f:SI 181 [ __i$_M_node ])) -1
     (nil))
(insn 727 726 728 143 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (const_int 32 [0x20])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 -1
     (nil))
(call_insn 728 727 729 143 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("_Znwj") [flags 0x43]  <function_decl 01938d00 operator new>) [0 operator new S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 -1
     (nil)
    (expr_list:SI (use (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))
(insn 729 728 730 143 (set (reg/f:SI 181 [ __i$_M_node ])
        (reg:SI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/new_allocator.h:104 -1
     (nil))
(insn 730 729 731 143 (set (mem:DI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 16 [0x10])) [34 MEM[(struct pair *)__i$_M_node_277 + 16B].first+0 S8 A64])
        (reg/v:DI 112 [ t1 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 -1
     (nil))
(insn 731 730 732 143 (set (mem:SI (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                (const_int 24 [0x18])) [21 MEM[(struct pair *)__i$_M_node_277 + 16B].second+0 S4 A64])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/tuple:1102 -1
     (nil))
(insn 732 731 733 143 (parallel [
            (set (reg:SI 424 [ D.83232 ])
                (plus:SI (reg/f:SI 181 [ __i$_M_node ])
                    (const_int 16 [0x10])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/ext/aligned_buffer.h:53 -1
     (nil))
(insn 733 732 734 143 (set (mem:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                (const_int 4 [0x4])) [0  S4 A32])
        (reg:SI 424 [ D.83232 ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))
(insn 734 733 735 143 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (reg/v:SI 254 [ __pos ])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))
(insn 735 734 736 143 (set (reg:SI 2 cx)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))
(call_insn 736 735 737 143 (parallel [
            (set (reg:DI 0 ax)
                (call (mem:QI (symbol_ref:SI ("_ZNSt8_Rb_treeIySt4pairIKyiESt10_Select1stIS2_ESt4lessIyESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_") [flags 0x3]  <function_decl 06e17d80 _M_get_insert_hint_unique_pos>) [0 _M_get_insert_hint_unique_pos S1 A8])
                    (const_int 8 [0x8])))
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int 8 [0x8])))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (expr_list:REG_ARGS_SIZE (const_int -8 [0xfffffffffffffff8])
        (expr_list:REG_EH_REGION (const_int 0 [0])
            (nil)))
    (expr_list:SI (use (reg:SI 2 cx))
        (expr_list:SI (use (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
            (expr_list:SI (use (mem/f:SI (plus:SI (reg/f:SI 80 virtual-outgoing-args)
                            (const_int 4 [0x4])) [0  S4 A32]))
                (nil)))))
(insn 737 736 738 143 (parallel [
            (set (reg/f:SI 7 sp)
                (plus:SI (reg/f:SI 7 sp)
                    (const_int -8 [0xfffffffffffffff8])))
            (clobber (reg:CC 17 flags))
        ]) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (expr_list:REG_ARGS_SIZE (const_int 0 [0])
        (nil)))
(insn 738 737 739 143 (set (reg/v:DI 255 [ __res ])
        (reg:DI 0 ax)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))
(insn 739 738 740 143 (set (reg/f:SI 224 [ __i$_M_node ])
        (subreg:SI (reg/v:DI 255 [ __res ]) 0)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))
(insn 740 739 742 143 (set (reg/f:SI 225 [ __res$second ])
        (subreg:SI (reg/v:DI 255 [ __res ]) 4)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1794 -1
     (nil))
(insn 742 740 743 143 (set (reg:CCZ 17 flags)
        (compare:CCZ (reg/f:SI 225 [ __res$second ])
            (const_int 0 [0]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 -1
     (nil))
(jump_insn 743 742 747 143 (set (pc)
        (if_then_else (ne (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 741)
            (pc))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 -1
     (int_list:REG_BR_PROB 7837 (nil))
 -> 741)
;;  succ:       106 [78.4%] 
;;              144 [21.6%]  (FALLTHRU)

;; basic block 144, loop depth 2, count 0, freq 10, maybe hot
;;  prev block 143, next block 145, flags: (NEW, REACHABLE, RTL)
;;  pred:       143 [21.6%]  (FALLTHRU)
(note 747 743 745 144 [bb 144] NOTE_INSN_BASIC_BLOCK)
(jump_insn 745 747 746 144 (set (pc)
        (label_ref 744)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 -1
     (nil)
 -> 744)
;;  succ:       115 [100.0%] 

(barrier 746 745 780)
;; basic block 145, loop depth 0, count 0, freq 1
;;  prev block 144, next block 146, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       2 [9.0%] 
(code_label 780 746 779 145 186 "" [1 uses])
(note 779 780 49 145 [bb 145] NOTE_INSN_BASIC_BLOCK)
(insn 49 779 748 145 (set (reg/v:DI 164 [ flag ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:11 -1
     (nil))
;;  succ:       146 [100.0%]  (FALLTHRU)

;; basic block 146, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 145, next block 147, flags: (NEW, REACHABLE, RTL)
;;  pred:       145 [100.0%]  (FALLTHRU)
;;              8 [100.0%] 
(code_label 748 49 749 146 115 "" [1 uses])
(note 749 748 6 146 [bb 146] NOTE_INSN_BASIC_BLOCK)
(insn 6 749 750 146 (set (reg/v:DI 159 [ re ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:13 -1
     (nil))
(jump_insn 750 6 751 146 (set (pc)
        (label_ref 88)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 -1
     (nil)
 -> 88)
;;  succ:       9 [100.0%] 

(barrier 751 750 783)
;; basic block 147, loop depth 1, count 0, freq 81, maybe hot
;;  prev block 146, next block 148, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       12 [9.0%] 
(code_label 783 751 782 147 187 "" [1 uses])
(note 782 783 50 147 [bb 147] NOTE_INSN_BASIC_BLOCK)
(insn 50 782 752 147 (set (reg/v:DI 180 [ flag ])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:11 -1
     (nil))
;;  succ:       148 [100.0%]  (FALLTHRU)

;; basic block 148, loop depth 1, count 0, freq 900, maybe hot
;;  prev block 147, next block 149, flags: (NEW, REACHABLE, RTL)
;;  pred:       147 [100.0%]  (FALLTHRU)
;;              17 [100.0%] 
(code_label 752 50 753 148 120 "" [1 uses])
(note 753 752 10 148 [bb 148] NOTE_INSN_BASIC_BLOCK)
(insn 10 753 754 148 (set (reg/v:DI 175 [ re ])
        (const_int 0 [0])) D:\LHX\7.5 contest\t1.cpp:13 -1
     (nil))
(jump_insn 754 10 755 148 (set (pc)
        (label_ref 140)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:1796 -1
     (nil)
 -> 140)
;;  succ:       18 [100.0%] 

(barrier 755 754 756)
;; basic block 149, loop depth 0, count 0, freq 0
;;  prev block 148, next block 150, flags: (NEW, REACHABLE, RTL)
;;  pred:       10 [1.0%] 
(code_label 756 755 757 149 119 "" [1 uses])
(note 757 756 758 149 [bb 149] NOTE_INSN_BASIC_BLOCK)
(insn 758 757 760 149 (set (mem/c:SI (plus:SI (reg/f:SI 78 virtual-stack-vars)
                (const_int -4 [0xfffffffffffffffc])) [21 j+0 S4 A32])
        (const_int 1 [0x1])) D:\LHX\7.5 contest\t1.cpp:45 -1
     (nil))
(jump_insn 760 758 761 149 (set (pc)
        (label_ref 759)) D:\LHX\7.5 contest\t1.cpp:45 -1
     (nil)
 -> 759)
;;  succ:       26 [100.0%] 

(barrier 761 760 769)
;; basic block 150, loop depth 2, count 0, freq 0
;;  prev block 149, next block 151, flags: (NEW, REACHABLE, RTL)
;;  pred:       151 [50.0%] 
(code_label 769 761 762 150 185 "" [1 uses])
(note 762 769 763 150 [bb 150] NOTE_INSN_BASIC_BLOCK)
(insn 763 762 764 150 (set (reg/f:SI 425)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) -1
     (nil))
(insn 764 763 765 150 (set (reg/f:SI 165 [ __i$_M_node ])
        (mem/f/c:SI (plus:SI (reg/f:SI 425)
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_node_base * *)&s + 8B]+0 S4 A32])) -1
     (nil))
(jump_insn 765 764 766 150 (set (pc)
        (label_ref 713)) -1
     (nil)
 -> 713)
;;  succ:       92 [100.0%] 

(barrier 766 765 767)
;; basic block 151, loop depth 2, count 0, freq 33, maybe hot
;;  prev block 150, next block 152, flags: (NEW, REACHABLE, RTL)
;;  pred:       78 [100.0%] 
;;              76 [50.0%] 
(code_label 767 766 768 151 153 "" [2 uses])
(note 768 767 770 151 [bb 151] NOTE_INSN_BASIC_BLOCK)
(insn 770 768 771 151 (set (reg:CCZ 17 flags)
        (compare:CCZ (mem:SI (plus:SI (reg/f:SI 186 [ __i$_M_node ])
                    (const_int 24 [0x18])) [21 MEM[(mapped_type &)__i$_M_node_347 + 24]+0 S4 A32])
            (const_int 0 [0]))) D:\LHX\7.5 contest\t1.cpp:53 -1
     (nil))
(jump_insn 771 770 774 151 (set (pc)
        (if_then_else (eq (reg:CCZ 17 flags)
                (const_int 0 [0]))
            (label_ref 769)
            (pc))) D:\LHX\7.5 contest\t1.cpp:53 -1
     (int_list:REG_BR_PROB 5000 (nil))
 -> 769)
;;  succ:       150 [50.0%] 
;;              152 [50.0%]  (FALLTHRU)

;; basic block 152, loop depth 2, count 0, freq 17, maybe hot
;;  prev block 151, next block 153, flags: (NEW, REACHABLE, RTL, MODIFIED)
;;  pred:       151 [50.0%]  (FALLTHRU)
(note 774 771 772 152 [bb 152] NOTE_INSN_BASIC_BLOCK)
(jump_insn 772 774 773 152 (set (pc)
        (label_ref:SI 721)) D:\LHX\7.5 contest\t1.cpp:53 636 {jump}
     (nil)
 -> 721)
;;  succ:       118 [100.0%] 

(barrier 773 772 775)
;; basic block 153, loop depth 0, count 0, freq 9, maybe hot
;;  prev block 152, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       127 [100.0%] 
(code_label 775 773 778 153 114 "" [1 uses])
(note 778 775 776 153 [bb 153] NOTE_INSN_BASIC_BLOCK)
(insn 776 778 777 153 (set (reg/i:SI 0 ax)
        (reg:SI 260 [ <retval> ])) D:\LHX\7.5 contest\t1.cpp:64 -1
     (nil))
(insn 777 776 0 153 (use (reg/i:SI 0 ax)) D:\LHX\7.5 contest\t1.cpp:64 -1
     (nil))
;;  succ:       EXIT [100.0%]  (FALLTHRU)


;; Function (static initializers for D:\LHX\7.5 contest\t1.cpp) (_GLOBAL__sub_I_s, funcdef_no=6112, decl_uid=80904, symbol_order=4233) (executed once)

(static initializers for D:\LHX\7.5 contest\t1.cpp) ()
{
;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  std::ios_base::Init::Init (&__ioinit);
  atexit (__tcf_0);
  MEM[(struct _Rb_tree_impl *)&s]._M_header._M_color = 0;
  MEM[(struct _Rb_tree_impl *)&s]._M_header._M_parent = 0B;
  MEM[(struct _Rb_tree_impl *)&s]._M_node_count = 0;
  MEM[(struct _Rb_tree_impl *)&s]._M_header._M_left = &MEM[(struct _Rb_tree_impl *)&s]._M_header;
  MEM[(struct _Rb_tree_impl *)&s]._M_header._M_right = &MEM[(struct _Rb_tree_impl *)&s]._M_header;
  atexit (__tcf_1);
  MEM[(struct _Vector_impl *)&num]._M_start = 0B;
  MEM[(struct _Vector_impl *)&num]._M_finish = 0B;
  MEM[(struct _Vector_impl *)&num]._M_end_of_storage = 0B;
  atexit (__tcf_2); [tail call]
  return;
;;    succ:       EXIT

}



Partition map 


After Coalescing:

Partition map 


(static initializers for D:\LHX\7.5 contest\t1.cpp) ()
{
;;   basic block 2, loop depth 0
;;    pred:       ENTRY
  std::ios_base::Init::Init (&__ioinit);
  atexit (__tcf_0);
  MEM[(struct _Rb_tree_impl *)&s]._M_header._M_color = 0;
  MEM[(struct _Rb_tree_impl *)&s]._M_header._M_parent = 0B;
  MEM[(struct _Rb_tree_impl *)&s]._M_node_count = 0;
  MEM[(struct _Rb_tree_impl *)&s]._M_header._M_left = &MEM[(struct _Rb_tree_impl *)&s]._M_header;
  MEM[(struct _Rb_tree_impl *)&s]._M_header._M_right = &MEM[(struct _Rb_tree_impl *)&s]._M_header;
  atexit (__tcf_1);
  MEM[(struct _Vector_impl *)&num]._M_start = 0B;
  MEM[(struct _Vector_impl *)&num]._M_finish = 0B;
  MEM[(struct _Vector_impl *)&num]._M_end_of_storage = 0B;
  atexit (__tcf_2); [tail call]
  return;
;;    succ:       EXIT

}



;; Generating RTL for gimple basic block 2

;; std::ios_base::Init::Init (&__ioinit);

(insn 5 4 6 (set (reg:SI 2 cx)
        (symbol_ref:SI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 035d1180 __ioinit>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 -1
     (nil))

(call_insn 6 5 0 (call (mem:QI (symbol_ref:SI ("_ZNSt8ios_base4InitC1Ev") [flags 0x43]  <function_decl 032bbb80 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 -1
     (nil)
    (expr_list:SI (use (reg:SI 2 cx))
        (nil)))

;; atexit (__tcf_0);

(insn 7 6 8 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (symbol_ref:SI ("__tcf_0") [flags 0x3]  <function_decl 0737aa00 __tcf_0>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 -1
     (nil))

(call_insn 8 7 0 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("atexit") [flags 0x43]  <function_decl 0737aa80 atexit>) [0 atexit S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))

;; MEM[(struct _Rb_tree_impl *)&s]._M_header._M_color = 0;

(insn 9 8 10 (set (reg/f:SI 83)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:463 -1
     (nil))

(insn 10 9 0 (set (mem/c:SI (plus:SI (reg/f:SI 83)
                (const_int 4 [0x4])) [20 MEM[(struct _Rb_tree_impl *)&s]._M_header._M_color+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:463 -1
     (nil))

;; MEM[(struct _Rb_tree_impl *)&s]._M_header._M_parent = 0B;

(insn 11 10 12 (set (reg/f:SI 84)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:463 -1
     (nil))

(insn 12 11 0 (set (mem/f/c:SI (plus:SI (reg/f:SI 84)
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_impl *)&s]._M_header._M_parent+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:463 -1
     (nil))

;; MEM[(struct _Rb_tree_impl *)&s]._M_node_count = 0;

(insn 13 12 14 (set (reg/f:SI 85)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:463 -1
     (nil))

(insn 14 13 0 (set (mem/c:SI (plus:SI (reg/f:SI 85)
                (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree_impl *)&s]._M_node_count+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:463 -1
     (nil))

;; MEM[(struct _Rb_tree_impl *)&s]._M_header._M_left = &MEM[(struct _Rb_tree_impl *)&s]._M_header;

(insn 15 14 16 (set (reg/f:SI 86)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:484 -1
     (nil))

(insn 16 15 0 (set (mem/f/c:SI (plus:SI (reg/f:SI 86)
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_impl *)&s]._M_header._M_left+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:484 -1
     (nil))

;; MEM[(struct _Rb_tree_impl *)&s]._M_header._M_right = &MEM[(struct _Rb_tree_impl *)&s]._M_header;

(insn 17 16 18 (set (reg/f:SI 87)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:485 -1
     (nil))

(insn 18 17 0 (set (mem/f/c:SI (plus:SI (reg/f:SI 87)
                (const_int 16 [0x10])) [6 MEM[(struct _Rb_tree_impl *)&s]._M_header._M_right+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:485 -1
     (nil))

;; atexit (__tcf_1);

(insn 19 18 20 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (symbol_ref:SI ("__tcf_1") [flags 0x3]  <function_decl 0737ac80 __tcf_1>)) D:\LHX\7.5 contest\t1.cpp:20 -1
     (nil))

(call_insn 20 19 0 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("atexit") [flags 0x43]  <function_decl 0737aa80 atexit>) [0 atexit S1 A8])
            (const_int 4 [0x4]))) D:\LHX\7.5 contest\t1.cpp:20 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))

;; MEM[(struct _Vector_impl *)&num]._M_start = 0B;

(insn 21 20 22 (set (reg/f:SI 88)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:87 -1
     (nil))

(insn 22 21 0 (set (mem/f/c:SI (reg/f:SI 88) [6 MEM[(struct _Vector_impl *)&num]._M_start+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:87 -1
     (nil))

;; MEM[(struct _Vector_impl *)&num]._M_finish = 0B;

(insn 23 22 24 (set (reg/f:SI 89)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:87 -1
     (nil))

(insn 24 23 0 (set (mem/f/c:SI (plus:SI (reg/f:SI 89)
                (const_int 4 [0x4])) [6 MEM[(struct _Vector_impl *)&num]._M_finish+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:87 -1
     (nil))

;; MEM[(struct _Vector_impl *)&num]._M_end_of_storage = 0B;

(insn 25 24 26 (set (reg/f:SI 90)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:87 -1
     (nil))

(insn 26 25 0 (set (mem/f/c:SI (plus:SI (reg/f:SI 90)
                (const_int 8 [0x8])) [6 MEM[(struct _Vector_impl *)&num]._M_end_of_storage+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:87 -1
     (nil))

;; atexit (__tcf_2); [tail call]

(insn 27 26 28 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (symbol_ref:SI ("__tcf_2") [flags 0x3]  <function_decl 0737ad00 __tcf_2>)) D:\LHX\7.5 contest\t1.cpp:23 -1
     (nil))

(call_insn 28 27 0 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("atexit") [flags 0x43]  <function_decl 0737aa80 atexit>) [0 atexit S1 A8])
            (const_int 4 [0x4]))) D:\LHX\7.5 contest\t1.cpp:23 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))


try_optimize_cfg iteration 1

Merging block 3 into block 2...
Merged blocks 2 and 3.
Merged 2 and 3 without moving.
Merging block 4 into block 2...
Merged blocks 2 and 4.
Merged 2 and 4 without moving.


try_optimize_cfg iteration 2



;;
;; Full RTL generated for this function:
;;
(note 1 0 3 NOTE_INSN_DELETED)
;; basic block 2, loop depth 0, count 0, freq 10000, maybe hot
;;  prev block 0, next block 1, flags: (NEW, REACHABLE, RTL)
;;  pred:       ENTRY [100.0%]  (FALLTHRU)
(note 3 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)
(note 2 3 5 2 NOTE_INSN_FUNCTION_BEG)
(insn 5 2 6 2 (set (reg:SI 2 cx)
        (symbol_ref:SI ("_ZStL8__ioinit") [flags 0x2]  <var_decl 035d1180 __ioinit>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 -1
     (nil))
(call_insn 6 5 7 2 (call (mem:QI (symbol_ref:SI ("_ZNSt8ios_base4InitC1Ev") [flags 0x43]  <function_decl 032bbb80 __comp_ctor >) [0 __comp_ctor  S1 A8])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 -1
     (nil)
    (expr_list:SI (use (reg:SI 2 cx))
        (nil)))
(insn 7 6 8 2 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (symbol_ref:SI ("__tcf_0") [flags 0x3]  <function_decl 0737aa00 __tcf_0>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 -1
     (nil))
(call_insn 8 7 9 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("atexit") [flags 0x43]  <function_decl 0737aa80 atexit>) [0 atexit S1 A8])
            (const_int 4 [0x4]))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/iostream:74 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))
(insn 9 8 10 2 (set (reg/f:SI 83)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:463 -1
     (nil))
(insn 10 9 11 2 (set (mem/c:SI (plus:SI (reg/f:SI 83)
                (const_int 4 [0x4])) [20 MEM[(struct _Rb_tree_impl *)&s]._M_header._M_color+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:463 -1
     (nil))
(insn 11 10 12 2 (set (reg/f:SI 84)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:463 -1
     (nil))
(insn 12 11 13 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 84)
                (const_int 8 [0x8])) [6 MEM[(struct _Rb_tree_impl *)&s]._M_header._M_parent+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:463 -1
     (nil))
(insn 13 12 14 2 (set (reg/f:SI 85)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:463 -1
     (nil))
(insn 14 13 15 2 (set (mem/c:SI (plus:SI (reg/f:SI 85)
                (const_int 20 [0x14])) [21 MEM[(struct _Rb_tree_impl *)&s]._M_node_count+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:463 -1
     (nil))
(insn 15 14 16 2 (set (reg/f:SI 86)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:484 -1
     (nil))
(insn 16 15 17 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 86)
                (const_int 12 [0xc])) [6 MEM[(struct _Rb_tree_impl *)&s]._M_header._M_left+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:484 -1
     (nil))
(insn 17 16 18 2 (set (reg/f:SI 87)
        (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:485 -1
     (nil))
(insn 18 17 19 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 87)
                (const_int 16 [0x10])) [6 MEM[(struct _Rb_tree_impl *)&s]._M_header._M_right+0 S4 A32])
        (const:SI (plus:SI (symbol_ref:SI ("s") [flags 0x2]  <var_decl 06d9cd20 s>)
                (const_int 4 [0x4])))) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_tree.h:485 -1
     (nil))
(insn 19 18 20 2 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (symbol_ref:SI ("__tcf_1") [flags 0x3]  <function_decl 0737ac80 __tcf_1>)) D:\LHX\7.5 contest\t1.cpp:20 -1
     (nil))
(call_insn 20 19 21 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("atexit") [flags 0x43]  <function_decl 0737aa80 atexit>) [0 atexit S1 A8])
            (const_int 4 [0x4]))) D:\LHX\7.5 contest\t1.cpp:20 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))
(insn 21 20 22 2 (set (reg/f:SI 88)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:87 -1
     (nil))
(insn 22 21 23 2 (set (mem/f/c:SI (reg/f:SI 88) [6 MEM[(struct _Vector_impl *)&num]._M_start+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:87 -1
     (nil))
(insn 23 22 24 2 (set (reg/f:SI 89)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:87 -1
     (nil))
(insn 24 23 25 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 89)
                (const_int 4 [0x4])) [6 MEM[(struct _Vector_impl *)&num]._M_finish+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:87 -1
     (nil))
(insn 25 24 26 2 (set (reg/f:SI 90)
        (symbol_ref:SI ("num") [flags 0x2]  <var_decl 06e5dae0 num>)) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:87 -1
     (nil))
(insn 26 25 27 2 (set (mem/f/c:SI (plus:SI (reg/f:SI 90)
                (const_int 8 [0x8])) [6 MEM[(struct _Vector_impl *)&num]._M_end_of_storage+0 S4 A32])
        (const_int 0 [0])) D:/Dev-Cpp/MinGW64/lib/gcc/x86_64-w64-mingw32/4.9.2/include/c++/bits/stl_vector.h:87 -1
     (nil))
(insn 27 26 28 2 (set (mem:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32])
        (symbol_ref:SI ("__tcf_2") [flags 0x3]  <function_decl 0737ad00 __tcf_2>)) D:\LHX\7.5 contest\t1.cpp:23 -1
     (nil))
(call_insn 28 27 0 2 (set (reg:SI 0 ax)
        (call (mem:QI (symbol_ref:SI ("atexit") [flags 0x43]  <function_decl 0737aa80 atexit>) [0 atexit S1 A8])
            (const_int 4 [0x4]))) D:\LHX\7.5 contest\t1.cpp:23 -1
     (expr_list:REG_EH_REGION (const_int 0 [0])
        (nil))
    (expr_list:SI (use (mem/f:SI (reg/f:SI 80 virtual-outgoing-args) [0  S4 A32]))
        (nil)))
;;  succ:       EXIT [100.0%]  (FALLTHRU)

