Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May  3 20:51:46 2024
| Host         : DESKTOP-0813D9N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ledmaster_timing_summary_routed.rpt -pb ledmaster_timing_summary_routed.pb -rpx ledmaster_timing_summary_routed.rpx -warn_on_violation
| Design       : ledmaster
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  71          
SYNTH-9    Warning           Small multiplier             3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (71)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (172)
5. checking no_input_delay (0)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (71)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: mclk (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: o/clock_out1_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (172)
--------------------------------------------------
 There are 172 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  175          inf        0.000                      0                  175           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           175 Endpoints
Min Delay           175 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slide_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.965ns  (logic 11.501ns (37.142%)  route 19.464ns (62.858%))
  Logic Levels:           31  (CARRY4=12 FDRE=1 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=7 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE                         0.000     0.000 r  slide_reg[4]/C
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  slide_reg[4]/Q
                         net (fo=15, routed)          1.316     1.772    rbw/slide_reg[4]
    SLICE_X2Y82          LUT2 (Prop_lut2_I1_O)        0.124     1.896 r  rbw/PA_OBUF[3]_inst_i_437/O
                         net (fo=1, routed)           0.000     1.896    rbw/PA_OBUF[3]_inst_i_437_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.409 r  rbw/PA_OBUF[3]_inst_i_418/CO[3]
                         net (fo=1, routed)           0.000     2.409    rbw/PA_OBUF[3]_inst_i_418_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.648 r  rbw/PA_OBUF[3]_inst_i_391/O[2]
                         net (fo=3, routed)           0.979     3.626    rbw/PA_OBUF[3]_inst_i_391_n_5
    SLICE_X5Y84          LUT3 (Prop_lut3_I1_O)        0.329     3.955 f  rbw/PA_OBUF[3]_inst_i_393/O
                         net (fo=3, routed)           0.449     4.405    rbw/PA_OBUF[3]_inst_i_393_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I0_O)        0.326     4.731 r  rbw/PA_OBUF[3]_inst_i_344/O
                         net (fo=2, routed)           0.958     5.689    rbw/PA_OBUF[3]_inst_i_344_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.124     5.813 r  rbw/PA_OBUF[3]_inst_i_348/O
                         net (fo=1, routed)           0.000     5.813    rbw/PA_OBUF[3]_inst_i_348_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.363 r  rbw/PA_OBUF[3]_inst_i_313/CO[3]
                         net (fo=1, routed)           0.000     6.363    rbw/PA_OBUF[3]_inst_i_313_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.477 r  rbw/PA_OBUF[3]_inst_i_298/CO[3]
                         net (fo=1, routed)           0.000     6.477    rbw/PA_OBUF[3]_inst_i_298_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.699 r  rbw/PA_OBUF[3]_inst_i_296/O[0]
                         net (fo=12, routed)          1.163     7.862    rbw/PA_OBUF[3]_inst_i_296_n_7
    SLICE_X6Y87          LUT3 (Prop_lut3_I0_O)        0.299     8.161 r  rbw/PA_OBUF[3]_inst_i_357/O
                         net (fo=2, routed)           0.953     9.114    rbw/PA_OBUF[3]_inst_i_357_n_0
    SLICE_X5Y87          LUT4 (Prop_lut4_I3_O)        0.124     9.238 r  rbw/PA_OBUF[3]_inst_i_361/O
                         net (fo=1, routed)           0.000     9.238    rbw/PA_OBUF[3]_inst_i_361_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.636 r  rbw/PA_OBUF[3]_inst_i_322/CO[3]
                         net (fo=1, routed)           0.000     9.636    rbw/PA_OBUF[3]_inst_i_322_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.970 r  rbw/PA_OBUF[3]_inst_i_299/O[1]
                         net (fo=3, routed)           0.807    10.778    rbw/PA_OBUF[3]_inst_i_299_n_6
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.303    11.081 r  rbw/PA_OBUF[3]_inst_i_369/O
                         net (fo=1, routed)           0.000    11.081    rbw/PA_OBUF[3]_inst_i_369_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.482 r  rbw/PA_OBUF[3]_inst_i_330/CO[3]
                         net (fo=1, routed)           0.000    11.482    rbw/PA_OBUF[3]_inst_i_330_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.639 f  rbw/PA_OBUF[3]_inst_i_300/CO[1]
                         net (fo=4, routed)           0.822    12.461    rbw/PA_OBUF[3]_inst_i_300_n_2
    SLICE_X3Y90          LUT6 (Prop_lut6_I3_O)        0.329    12.790 f  rbw/PA_OBUF[3]_inst_i_295/O
                         net (fo=5, routed)           0.575    13.365    rbw/PA_OBUF[3]_inst_i_295_n_0
    SLICE_X3Y93          LUT4 (Prop_lut4_I2_O)        0.124    13.489 r  rbw/PA_OBUF[3]_inst_i_335/O
                         net (fo=1, routed)           0.799    14.288    rbw/PA_OBUF[3]_inst_i_335_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I0_O)        0.124    14.412 r  rbw/PA_OBUF[3]_inst_i_301/O
                         net (fo=1, routed)           0.000    14.412    rbw/PA_OBUF[3]_inst_i_301_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.660 r  rbw/PA_OBUF[3]_inst_i_288/O[3]
                         net (fo=2, routed)           0.897    15.557    rbw/PA_OBUF[3]_inst_i_288_n_4
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.306    15.863 r  rbw/PA_OBUF[3]_inst_i_289/O
                         net (fo=1, routed)           0.000    15.863    rbw/PA_OBUF[3]_inst_i_289_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.239 r  rbw/PA_OBUF[3]_inst_i_202/CO[3]
                         net (fo=1, routed)           0.000    16.239    rbw/PA_OBUF[3]_inst_i_202_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.458 r  rbw/PA_OBUF[3]_inst_i_203/O[0]
                         net (fo=144, routed)         4.240    20.697    rbw/PA_OBUF[3]_inst_i_203_n_7
    SLICE_X9Y91          LUT6 (Prop_lut6_I5_O)        0.295    20.992 r  rbw/PA_OBUF[3]_inst_i_180/O
                         net (fo=1, routed)           0.738    21.730    rbw/PA_OBUF[3]_inst_i_180_n_0
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.124    21.854 r  rbw/PA_OBUF[3]_inst_i_68/O
                         net (fo=2, routed)           1.043    22.897    rbw/PA_OBUF[3]_inst_i_68_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.124    23.021 r  rbw/PA_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.000    23.021    rbw/color[22]
    SLICE_X6Y92          MUXF7 (Prop_muxf7_I1_O)      0.247    23.268 r  rbw/PA_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.958    24.226    rbw/PA_OBUF[3]_inst_i_12_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I5_O)        0.298    24.524 r  rbw/PA_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.789    25.313    rbw/PA_OBUF[3]_inst_i_3_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I3_O)        0.124    25.437 r  rbw/PA_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.979    27.415    PA_OBUF[0]
    B13                  OBUF (Prop_obuf_I_O)         3.550    30.965 r  PA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    30.965    PA[3]
    B13                                                               r  PA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 slide_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.680ns  (logic 11.499ns (37.480%)  route 19.181ns (62.520%))
  Logic Levels:           31  (CARRY4=12 FDRE=1 LUT2=2 LUT3=2 LUT4=4 LUT5=1 LUT6=7 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE                         0.000     0.000 r  slide_reg[4]/C
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  slide_reg[4]/Q
                         net (fo=15, routed)          1.316     1.772    rbw/slide_reg[4]
    SLICE_X2Y82          LUT2 (Prop_lut2_I1_O)        0.124     1.896 r  rbw/PA_OBUF[3]_inst_i_437/O
                         net (fo=1, routed)           0.000     1.896    rbw/PA_OBUF[3]_inst_i_437_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.409 r  rbw/PA_OBUF[3]_inst_i_418/CO[3]
                         net (fo=1, routed)           0.000     2.409    rbw/PA_OBUF[3]_inst_i_418_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.648 r  rbw/PA_OBUF[3]_inst_i_391/O[2]
                         net (fo=3, routed)           0.979     3.626    rbw/PA_OBUF[3]_inst_i_391_n_5
    SLICE_X5Y84          LUT3 (Prop_lut3_I1_O)        0.329     3.955 f  rbw/PA_OBUF[3]_inst_i_393/O
                         net (fo=3, routed)           0.449     4.405    rbw/PA_OBUF[3]_inst_i_393_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I0_O)        0.326     4.731 r  rbw/PA_OBUF[3]_inst_i_344/O
                         net (fo=2, routed)           0.958     5.689    rbw/PA_OBUF[3]_inst_i_344_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.124     5.813 r  rbw/PA_OBUF[3]_inst_i_348/O
                         net (fo=1, routed)           0.000     5.813    rbw/PA_OBUF[3]_inst_i_348_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.363 r  rbw/PA_OBUF[3]_inst_i_313/CO[3]
                         net (fo=1, routed)           0.000     6.363    rbw/PA_OBUF[3]_inst_i_313_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.477 r  rbw/PA_OBUF[3]_inst_i_298/CO[3]
                         net (fo=1, routed)           0.000     6.477    rbw/PA_OBUF[3]_inst_i_298_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.699 r  rbw/PA_OBUF[3]_inst_i_296/O[0]
                         net (fo=12, routed)          1.163     7.862    rbw/PA_OBUF[3]_inst_i_296_n_7
    SLICE_X6Y87          LUT3 (Prop_lut3_I0_O)        0.299     8.161 r  rbw/PA_OBUF[3]_inst_i_357/O
                         net (fo=2, routed)           0.953     9.114    rbw/PA_OBUF[3]_inst_i_357_n_0
    SLICE_X5Y87          LUT4 (Prop_lut4_I3_O)        0.124     9.238 r  rbw/PA_OBUF[3]_inst_i_361/O
                         net (fo=1, routed)           0.000     9.238    rbw/PA_OBUF[3]_inst_i_361_n_0
    SLICE_X5Y87          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.636 r  rbw/PA_OBUF[3]_inst_i_322/CO[3]
                         net (fo=1, routed)           0.000     9.636    rbw/PA_OBUF[3]_inst_i_322_n_0
    SLICE_X5Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.970 r  rbw/PA_OBUF[3]_inst_i_299/O[1]
                         net (fo=3, routed)           0.807    10.778    rbw/PA_OBUF[3]_inst_i_299_n_6
    SLICE_X3Y87          LUT4 (Prop_lut4_I2_O)        0.303    11.081 r  rbw/PA_OBUF[3]_inst_i_369/O
                         net (fo=1, routed)           0.000    11.081    rbw/PA_OBUF[3]_inst_i_369_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.482 r  rbw/PA_OBUF[3]_inst_i_330/CO[3]
                         net (fo=1, routed)           0.000    11.482    rbw/PA_OBUF[3]_inst_i_330_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.639 f  rbw/PA_OBUF[3]_inst_i_300/CO[1]
                         net (fo=4, routed)           0.822    12.461    rbw/PA_OBUF[3]_inst_i_300_n_2
    SLICE_X3Y90          LUT6 (Prop_lut6_I3_O)        0.329    12.790 f  rbw/PA_OBUF[3]_inst_i_295/O
                         net (fo=5, routed)           0.575    13.365    rbw/PA_OBUF[3]_inst_i_295_n_0
    SLICE_X3Y93          LUT4 (Prop_lut4_I2_O)        0.124    13.489 r  rbw/PA_OBUF[3]_inst_i_335/O
                         net (fo=1, routed)           0.799    14.288    rbw/PA_OBUF[3]_inst_i_335_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I0_O)        0.124    14.412 r  rbw/PA_OBUF[3]_inst_i_301/O
                         net (fo=1, routed)           0.000    14.412    rbw/PA_OBUF[3]_inst_i_301_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.660 r  rbw/PA_OBUF[3]_inst_i_288/O[3]
                         net (fo=2, routed)           0.897    15.557    rbw/PA_OBUF[3]_inst_i_288_n_4
    SLICE_X2Y92          LUT2 (Prop_lut2_I1_O)        0.306    15.863 r  rbw/PA_OBUF[3]_inst_i_289/O
                         net (fo=1, routed)           0.000    15.863    rbw/PA_OBUF[3]_inst_i_289_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.239 r  rbw/PA_OBUF[3]_inst_i_202/CO[3]
                         net (fo=1, routed)           0.000    16.239    rbw/PA_OBUF[3]_inst_i_202_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    16.458 r  rbw/PA_OBUF[3]_inst_i_203/O[0]
                         net (fo=144, routed)         4.240    20.697    rbw/PA_OBUF[3]_inst_i_203_n_7
    SLICE_X9Y91          LUT6 (Prop_lut6_I5_O)        0.295    20.992 r  rbw/PA_OBUF[3]_inst_i_180/O
                         net (fo=1, routed)           0.738    21.730    rbw/PA_OBUF[3]_inst_i_180_n_0
    SLICE_X8Y91          LUT6 (Prop_lut6_I0_O)        0.124    21.854 r  rbw/PA_OBUF[3]_inst_i_68/O
                         net (fo=2, routed)           1.043    22.897    rbw/PA_OBUF[3]_inst_i_68_n_0
    SLICE_X6Y92          LUT6 (Prop_lut6_I3_O)        0.124    23.021 r  rbw/PA_OBUF[3]_inst_i_27/O
                         net (fo=1, routed)           0.000    23.021    rbw/color[22]
    SLICE_X6Y92          MUXF7 (Prop_muxf7_I1_O)      0.247    23.268 r  rbw/PA_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.958    24.226    rbw/PA_OBUF[3]_inst_i_12_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I5_O)        0.298    24.524 r  rbw/PA_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.789    25.313    rbw/PA_OBUF[3]_inst_i_3_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I3_O)        0.124    25.437 r  rbw/PA_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.696    27.132    PA_OBUF[0]
    A14                  OBUF (Prop_obuf_I_O)         3.548    30.680 r  PA_OBUF[0]_inst/O
                         net (fo=0)                   0.000    30.680    PA[0]
    A14                                                               r  PA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            PA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.015ns  (logic 4.484ns (55.943%)  route 3.531ns (44.057%))
  Logic Levels:           4  (FDRE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE                         0.000     0.000 r  index_reg[0]/C
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  index_reg[0]/Q
                         net (fo=21, routed)          0.927     1.383    index_reg[0]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.152     1.535 f  PA_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.792     2.327    PA_OBUF[1]_inst_i_2_n_0
    SLICE_X4Y95          LUT4 (Prop_lut4_I3_O)        0.326     2.653 r  PA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.813     4.465    PA_OBUF[1]
    B14                  OBUF (Prop_obuf_I_O)         3.550     8.015 r  PA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.015    PA[1]
    B14                                                               r  PA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledNum_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slide_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.295ns  (logic 2.672ns (36.630%)  route 4.623ns (63.370%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  ledNum_reg[1]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ledNum_reg[1]/Q
                         net (fo=5, routed)           0.696     1.152    ledNum_reg[1]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.789 r  ledNum_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.789    ledNum_reg[0]_i_7_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.906 r  ledNum_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.906    ledNum_reg[0]_i_8_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.023 r  ledNum_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.023    ledNum_reg[0]_i_11_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.140 r  ledNum_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.140    ledNum_reg[0]_i_12_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.257 r  ledNum_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.257    ledNum_reg[0]_i_15_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.374 r  ledNum_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.001     2.375    ledNum_reg[0]_i_13_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.492 r  ledNum_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.492    ledNum_reg[0]_i_14_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.815 r  ledNum_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.613     3.428    ledNum_reg[0]_i_16_n_6
    SLICE_X3Y98          LUT6 (Prop_lut6_I4_O)        0.306     3.734 r  ledNum[0]_i_9/O
                         net (fo=1, routed)           0.946     4.680    ledNum[0]_i_9_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.804 r  ledNum[0]_i_4/O
                         net (fo=1, routed)           0.592     5.396    ledNum[0]_i_4_n_0
    SLICE_X4Y99          LUT4 (Prop_lut4_I2_O)        0.124     5.520 r  ledNum[0]_i_1/O
                         net (fo=48, routed)          1.774     7.295    ledNum[0]_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  slide_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledNum_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slide_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.295ns  (logic 2.672ns (36.630%)  route 4.623ns (63.370%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  ledNum_reg[1]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ledNum_reg[1]/Q
                         net (fo=5, routed)           0.696     1.152    ledNum_reg[1]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.789 r  ledNum_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.789    ledNum_reg[0]_i_7_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.906 r  ledNum_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.906    ledNum_reg[0]_i_8_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.023 r  ledNum_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.023    ledNum_reg[0]_i_11_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.140 r  ledNum_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.140    ledNum_reg[0]_i_12_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.257 r  ledNum_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.257    ledNum_reg[0]_i_15_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.374 r  ledNum_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.001     2.375    ledNum_reg[0]_i_13_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.492 r  ledNum_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.492    ledNum_reg[0]_i_14_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.815 r  ledNum_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.613     3.428    ledNum_reg[0]_i_16_n_6
    SLICE_X3Y98          LUT6 (Prop_lut6_I4_O)        0.306     3.734 r  ledNum[0]_i_9/O
                         net (fo=1, routed)           0.946     4.680    ledNum[0]_i_9_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.804 r  ledNum[0]_i_4/O
                         net (fo=1, routed)           0.592     5.396    ledNum[0]_i_4_n_0
    SLICE_X4Y99          LUT4 (Prop_lut4_I2_O)        0.124     5.520 r  ledNum[0]_i_1/O
                         net (fo=48, routed)          1.774     7.295    ledNum[0]_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  slide_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledNum_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slide_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.295ns  (logic 2.672ns (36.630%)  route 4.623ns (63.370%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  ledNum_reg[1]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ledNum_reg[1]/Q
                         net (fo=5, routed)           0.696     1.152    ledNum_reg[1]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.789 r  ledNum_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.789    ledNum_reg[0]_i_7_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.906 r  ledNum_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.906    ledNum_reg[0]_i_8_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.023 r  ledNum_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.023    ledNum_reg[0]_i_11_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.140 r  ledNum_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.140    ledNum_reg[0]_i_12_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.257 r  ledNum_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.257    ledNum_reg[0]_i_15_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.374 r  ledNum_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.001     2.375    ledNum_reg[0]_i_13_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.492 r  ledNum_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.492    ledNum_reg[0]_i_14_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.815 r  ledNum_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.613     3.428    ledNum_reg[0]_i_16_n_6
    SLICE_X3Y98          LUT6 (Prop_lut6_I4_O)        0.306     3.734 r  ledNum[0]_i_9/O
                         net (fo=1, routed)           0.946     4.680    ledNum[0]_i_9_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.804 r  ledNum[0]_i_4/O
                         net (fo=1, routed)           0.592     5.396    ledNum[0]_i_4_n_0
    SLICE_X4Y99          LUT4 (Prop_lut4_I2_O)        0.124     5.520 r  ledNum[0]_i_1/O
                         net (fo=48, routed)          1.774     7.295    ledNum[0]_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  slide_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledNum_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slide_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.295ns  (logic 2.672ns (36.630%)  route 4.623ns (63.370%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  ledNum_reg[1]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ledNum_reg[1]/Q
                         net (fo=5, routed)           0.696     1.152    ledNum_reg[1]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.789 r  ledNum_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.789    ledNum_reg[0]_i_7_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.906 r  ledNum_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.906    ledNum_reg[0]_i_8_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.023 r  ledNum_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.023    ledNum_reg[0]_i_11_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.140 r  ledNum_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.140    ledNum_reg[0]_i_12_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.257 r  ledNum_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.257    ledNum_reg[0]_i_15_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.374 r  ledNum_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.001     2.375    ledNum_reg[0]_i_13_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.492 r  ledNum_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.492    ledNum_reg[0]_i_14_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.815 r  ledNum_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.613     3.428    ledNum_reg[0]_i_16_n_6
    SLICE_X3Y98          LUT6 (Prop_lut6_I4_O)        0.306     3.734 r  ledNum[0]_i_9/O
                         net (fo=1, routed)           0.946     4.680    ledNum[0]_i_9_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.804 r  ledNum[0]_i_4/O
                         net (fo=1, routed)           0.592     5.396    ledNum[0]_i_4_n_0
    SLICE_X4Y99          LUT4 (Prop_lut4_I2_O)        0.124     5.520 r  ledNum[0]_i_1/O
                         net (fo=48, routed)          1.774     7.295    ledNum[0]_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  slide_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledNum_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slide_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.294ns  (logic 2.672ns (36.631%)  route 4.622ns (63.369%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  ledNum_reg[1]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ledNum_reg[1]/Q
                         net (fo=5, routed)           0.696     1.152    ledNum_reg[1]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.789 r  ledNum_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.789    ledNum_reg[0]_i_7_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.906 r  ledNum_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.906    ledNum_reg[0]_i_8_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.023 r  ledNum_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.023    ledNum_reg[0]_i_11_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.140 r  ledNum_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.140    ledNum_reg[0]_i_12_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.257 r  ledNum_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.257    ledNum_reg[0]_i_15_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.374 r  ledNum_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.001     2.375    ledNum_reg[0]_i_13_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.492 r  ledNum_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.492    ledNum_reg[0]_i_14_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.815 r  ledNum_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.613     3.428    ledNum_reg[0]_i_16_n_6
    SLICE_X3Y98          LUT6 (Prop_lut6_I4_O)        0.306     3.734 r  ledNum[0]_i_9/O
                         net (fo=1, routed)           0.946     4.680    ledNum[0]_i_9_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.804 r  ledNum[0]_i_4/O
                         net (fo=1, routed)           0.592     5.396    ledNum[0]_i_4_n_0
    SLICE_X4Y99          LUT4 (Prop_lut4_I2_O)        0.124     5.520 r  ledNum[0]_i_1/O
                         net (fo=48, routed)          1.774     7.294    ledNum[0]_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  slide_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledNum_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slide_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.294ns  (logic 2.672ns (36.631%)  route 4.622ns (63.369%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  ledNum_reg[1]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ledNum_reg[1]/Q
                         net (fo=5, routed)           0.696     1.152    ledNum_reg[1]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.789 r  ledNum_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.789    ledNum_reg[0]_i_7_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.906 r  ledNum_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.906    ledNum_reg[0]_i_8_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.023 r  ledNum_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.023    ledNum_reg[0]_i_11_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.140 r  ledNum_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.140    ledNum_reg[0]_i_12_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.257 r  ledNum_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.257    ledNum_reg[0]_i_15_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.374 r  ledNum_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.001     2.375    ledNum_reg[0]_i_13_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.492 r  ledNum_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.492    ledNum_reg[0]_i_14_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.815 r  ledNum_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.613     3.428    ledNum_reg[0]_i_16_n_6
    SLICE_X3Y98          LUT6 (Prop_lut6_I4_O)        0.306     3.734 r  ledNum[0]_i_9/O
                         net (fo=1, routed)           0.946     4.680    ledNum[0]_i_9_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.804 r  ledNum[0]_i_4/O
                         net (fo=1, routed)           0.592     5.396    ledNum[0]_i_4_n_0
    SLICE_X4Y99          LUT4 (Prop_lut4_I2_O)        0.124     5.520 r  ledNum[0]_i_1/O
                         net (fo=48, routed)          1.774     7.294    ledNum[0]_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  slide_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledNum_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            slide_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.294ns  (logic 2.672ns (36.631%)  route 4.622ns (63.369%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE                         0.000     0.000 r  ledNum_reg[1]/C
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ledNum_reg[1]/Q
                         net (fo=5, routed)           0.696     1.152    ledNum_reg[1]
    SLICE_X2Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.789 r  ledNum_reg[0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.789    ledNum_reg[0]_i_7_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.906 r  ledNum_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.906    ledNum_reg[0]_i_8_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.023 r  ledNum_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.023    ledNum_reg[0]_i_11_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.140 r  ledNum_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.140    ledNum_reg[0]_i_12_n_0
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.257 r  ledNum_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     2.257    ledNum_reg[0]_i_15_n_0
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.374 r  ledNum_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.001     2.375    ledNum_reg[0]_i_13_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.492 r  ledNum_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.492    ledNum_reg[0]_i_14_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.815 r  ledNum_reg[0]_i_16/O[1]
                         net (fo=1, routed)           0.613     3.428    ledNum_reg[0]_i_16_n_6
    SLICE_X3Y98          LUT6 (Prop_lut6_I4_O)        0.306     3.734 r  ledNum[0]_i_9/O
                         net (fo=1, routed)           0.946     4.680    ledNum[0]_i_9_n_0
    SLICE_X3Y99          LUT6 (Prop_lut6_I0_O)        0.124     4.804 r  ledNum[0]_i_4/O
                         net (fo=1, routed)           0.592     5.396    ledNum[0]_i_4_n_0
    SLICE_X4Y99          LUT4 (Prop_lut4_I2_O)        0.124     5.520 r  ledNum[0]_i_1/O
                         net (fo=48, routed)          1.774     7.294    ledNum[0]_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  slide_reg[6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 index_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            index_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.186ns (66.794%)  route 0.092ns (33.206%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE                         0.000     0.000 r  index_reg[4]/C
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  index_reg[4]/Q
                         net (fo=6, routed)           0.092     0.233    index_reg[4]
    SLICE_X4Y94          LUT6 (Prop_lut6_I5_O)        0.045     0.278 r  index[5]_i_1/O
                         net (fo=1, routed)           0.000     0.278    p_0_in[5]
    SLICE_X4Y94          FDRE                                         r  index_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            o/clock_out1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.186ns (58.841%)  route 0.130ns (41.159%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE                         0.000     0.000 r  o/counter_reg[6]/C
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  o/counter_reg[6]/Q
                         net (fo=3, routed)           0.130     0.271    o/counter_reg[6]
    SLICE_X14Y76         LUT6 (Prop_lut6_I5_O)        0.045     0.316 r  o/clock_out1_i_1/O
                         net (fo=1, routed)           0.000     0.316    o/clock_out1_i_1_n_0
    SLICE_X14Y76         FDRE                                         r  o/clock_out1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            z/clock_out1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.486%)  route 0.138ns (42.514%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE                         0.000     0.000 r  z/counter_reg[6]/C
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  z/counter_reg[6]/Q
                         net (fo=3, routed)           0.138     0.279    z/counter_reg[6]
    SLICE_X4Y95          LUT2 (Prop_lut2_I1_O)        0.045     0.324 r  z/clock_out1_i_1__0/O
                         net (fo=1, routed)           0.000     0.324    z/clock_out1_i_1__0_n_0
    SLICE_X4Y95          FDRE                                         r  z/clock_out1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.189ns (56.883%)  route 0.143ns (43.117%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE                         0.000     0.000 r  index_reg[1]/C
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  index_reg[1]/Q
                         net (fo=13, routed)          0.143     0.284    index_reg[1]
    SLICE_X5Y94          LUT3 (Prop_lut3_I2_O)        0.048     0.332 r  index[2]_i_1/O
                         net (fo=1, routed)           0.000     0.332    index[2]_i_1_n_0
    SLICE_X5Y94          FDRE                                         r  index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            index_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.190ns (56.842%)  route 0.144ns (43.158%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE                         0.000     0.000 r  index_reg[1]/C
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  index_reg[1]/Q
                         net (fo=13, routed)          0.144     0.285    index_reg[1]
    SLICE_X5Y94          LUT5 (Prop_lut5_I1_O)        0.049     0.334 r  index[4]_i_1/O
                         net (fo=1, routed)           0.000     0.334    p_0_in[4]
    SLICE_X5Y94          FDRE                                         r  index_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            index_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.190ns (53.146%)  route 0.168ns (46.854%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE                         0.000     0.000 r  index_reg[0]/C
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  index_reg[0]/Q
                         net (fo=21, routed)          0.168     0.309    index_reg[0]
    SLICE_X4Y94          LUT4 (Prop_lut4_I1_O)        0.049     0.358 r  index[3]_i_1/O
                         net (fo=1, routed)           0.000     0.358    p_0_in[3]
    SLICE_X4Y94          FDRE                                         r  index_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 index_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            index_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.768%)  route 0.173ns (48.232%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE                         0.000     0.000 r  index_reg[5]/C
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  index_reg[5]/Q
                         net (fo=4, routed)           0.173     0.314    index_reg[5]
    SLICE_X5Y94          LUT3 (Prop_lut3_I2_O)        0.045     0.359 r  index[6]_i_2/O
                         net (fo=1, routed)           0.000     0.359    p_0_in[6]
    SLICE_X5Y94          FDRE                                         r  index_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledNum_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledNum_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE                         0.000     0.000 r  ledNum_reg[15]/C
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ledNum_reg[15]/Q
                         net (fo=3, routed)           0.120     0.261    ledNum_reg[15]
    SLICE_X1Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  ledNum_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    ledNum_reg[12]_i_1_n_4
    SLICE_X1Y97          FDRE                                         r  ledNum_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledNum_reg[19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledNum_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE                         0.000     0.000 r  ledNum_reg[19]/C
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ledNum_reg[19]/Q
                         net (fo=3, routed)           0.120     0.261    ledNum_reg[19]
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  ledNum_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    ledNum_reg[16]_i_1_n_4
    SLICE_X1Y98          FDRE                                         r  ledNum_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ledNum_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ledNum_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE                         0.000     0.000 r  ledNum_reg[23]/C
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ledNum_reg[23]/Q
                         net (fo=3, routed)           0.120     0.261    ledNum_reg[23]
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  ledNum_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    ledNum_reg[20]_i_1_n_4
    SLICE_X1Y99          FDRE                                         r  ledNum_reg[23]/D
  -------------------------------------------------------------------    -------------------





