Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 48bf8e485fa84b4da925980192896732 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TEST_reaction_timer_top_behav xil_defaultlib.TEST_reaction_timer_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port next_state on this module [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sim_1/new/TEST_reaction_timer_top.v:25]
ERROR: [VRFC 10-426] cannot find port digit4 on this module [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sim_1/new/TEST_reaction_timer_top.v:24]
ERROR: [VRFC 10-426] cannot find port digit3 on this module [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sim_1/new/TEST_reaction_timer_top.v:23]
ERROR: [VRFC 10-426] cannot find port digit2 on this module [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sim_1/new/TEST_reaction_timer_top.v:22]
ERROR: [VRFC 10-426] cannot find port digit1 on this module [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sim_1/new/TEST_reaction_timer_top.v:21]
ERROR: [VRFC 10-2063] Module <debouncer> not found while processing module instance <DEBOUNCE_RESPONSE_BTN> [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/reaction_timer_top.v:39]
ERROR: [VRFC 10-2063] Module <counter> not found while processing module instance <REACTION_COUNTER> [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/reaction_timer_top.v:45]
ERROR: [VRFC 10-2063] Module <clock_divider> not found while processing module instance <CLOCK_1kHZ_GENERATOR> [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/reaction_timer_top.v:52]
ERROR: [VRFC 10-2063] Module <display> not found while processing module instance <DISPLAY_RESPONSE_TIME> [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/reaction_timer_top.v:68]
ERROR: [VRFC 10-2063] Module <lfsr> not found while processing module instance <RAND_NUM_GEN> [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/reaction_timer_top.v:76]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
