{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702210483454 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702210483454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 15:14:43 2023 " "Processing started: Sun Dec 10 15:14:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702210483454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702210483454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702210483454 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702210483621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702210483621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirty_two_bit_subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file thirty_two_bit_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 thirty_two_bit_subtractor " "Found entity 1: thirty_two_bit_subtractor" {  } { { "thirty_two_bit_subtractor.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702210488628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702210488628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirty_two_bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file thirty_two_bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 thirty_two_bit_adder " "Found entity 1: thirty_two_bit_adder" {  } { { "thirty_two_bit_adder.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702210488628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702210488628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_32_bit_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file _32_bit_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 _32_bit_sub " "Found entity 1: _32_bit_sub" {  } { { "_32_bit_sub.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/_32_bit_sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702210488629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702210488629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702210488629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702210488629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_testbench " "Found entity 1: ALU_testbench" {  } { { "ALU_testbench.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/ALU_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702210488630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702210488630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P p four_bit_CLA.v(1) " "Verilog HDL Declaration information at four_bit_CLA.v(1): object \"P\" differs only in case from object \"p\" in the same scope" {  } { { "four_bit_CLA.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702210488630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g four_bit_CLA.v(1) " "Verilog HDL Declaration information at four_bit_CLA.v(1): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "four_bit_CLA.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702210488630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_CLA.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_CLA.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_CLA " "Found entity 1: four_bit_CLA" {  } { { "four_bit_CLA.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702210488630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702210488630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_CLL.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_CLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_CLL " "Found entity 1: four_bit_CLL" {  } { { "four_bit_CLL.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702210488631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702210488631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "is_less_than.v 1 1 " "Found 1 design units, including 1 entities, in source file is_less_than.v" { { "Info" "ISGN_ENTITY_NAME" "1 is_less_than " "Found entity 1: is_less_than" {  } { { "is_less_than.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/is_less_than.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702210488631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702210488631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file my_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_xor " "Found entity 1: my_xor" {  } { { "my_xor.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_xor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702210488631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702210488631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_twos_complement.v 1 1 " "Found 1 design units, including 1 entities, in source file my_twos_complement.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_twos_complement " "Found entity 1: my_twos_complement" {  } { { "my_twos_complement.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_twos_complement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702210488632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702210488632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_or.v 1 1 " "Found 1 design units, including 1 entities, in source file my_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_or " "Found entity 1: my_or" {  } { { "my_or.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702210488632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702210488632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_nor.v 1 1 " "Found 1 design units, including 1 entities, in source file my_nor.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_nor " "Found entity 1: my_nor" {  } { { "my_nor.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_nor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702210488633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702210488633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_and.v 1 1 " "Found 1 design units, including 1 entities, in source file my_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_and " "Found entity 1: my_and" {  } { { "my_and.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702210488633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702210488633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_dp " "Found entity 1: mod_dp" {  } { { "mod_dp.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/mod_dp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702210488634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702210488634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file mod_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod_cu " "Found entity 1: mod_cu" {  } { { "mod_cu.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/mod_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702210488634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702210488634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod.v 1 1 " "Found 1 design units, including 1 entities, in source file mod.v" { { "Info" "ISGN_ENTITY_NAME" "1 mod " "Found entity 1: mod" {  } { { "mod.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/mod.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702210488635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702210488635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_adder " "Found entity 1: one_bit_adder" {  } { { "one_bit_adder.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702210488635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702210488635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_subtractor.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_subtractor " "Found entity 1: one_bit_subtractor" {  } { { "one_bit_subtractor.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/one_bit_subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702210488635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702210488635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_level_CLA.v 1 1 " "Found 1 design units, including 1 entities, in source file second_level_CLA.v" { { "Info" "ISGN_ENTITY_NAME" "1 second_level_CLA " "Found entity 1: second_level_CLA" {  } { { "second_level_CLA.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/second_level_CLA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702210488636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702210488636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "second_level_CLL.v 1 1 " "Found 1 design units, including 1 entities, in source file second_level_CLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 second_level_CLL " "Found entity 1: second_level_CLL" {  } { { "second_level_CLL.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/second_level_CLL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702210488636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702210488636 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702210488668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_and my_and:myand1 " "Elaborating entity \"my_and\" for hierarchy \"my_and:myand1\"" {  } { { "ALU.v" "myand1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/ALU.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702210488680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_or my_or:myor1 " "Elaborating entity \"my_or\" for hierarchy \"my_or:myor1\"" {  } { { "ALU.v" "myor1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/ALU.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702210488683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "is_less_than is_less_than:lt_1 " "Elaborating entity \"is_less_than\" for hierarchy \"is_less_than:lt_1\"" {  } { { "ALU.v" "lt_1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/ALU.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702210488684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_subtractor is_less_than:lt_1\|thirty_two_bit_subtractor:sub " "Elaborating entity \"thirty_two_bit_subtractor\" for hierarchy \"is_less_than:lt_1\|thirty_two_bit_subtractor:sub\"" {  } { { "is_less_than.v" "sub" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/is_less_than.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702210488686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_twos_complement is_less_than:lt_1\|thirty_two_bit_subtractor:sub\|my_twos_complement:tws1 " "Elaborating entity \"my_twos_complement\" for hierarchy \"is_less_than:lt_1\|thirty_two_bit_subtractor:sub\|my_twos_complement:tws1\"" {  } { { "thirty_two_bit_subtractor.v" "tws1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_subtractor.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702210488689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_adder is_less_than:lt_1\|thirty_two_bit_subtractor:sub\|my_twos_complement:tws1\|thirty_two_bit_adder:adder1 " "Elaborating entity \"thirty_two_bit_adder\" for hierarchy \"is_less_than:lt_1\|thirty_two_bit_subtractor:sub\|my_twos_complement:tws1\|thirty_two_bit_adder:adder1\"" {  } { { "my_twos_complement.v" "adder1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_twos_complement.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702210488691 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 thirty_two_bit_adder.v(20) " "Verilog HDL warning at thirty_two_bit_adder.v(20): actual bit length 32 differs from formal bit length 1" {  } { { "thirty_two_bit_adder.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 20 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1702210488692 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_CLA is_less_than:lt_1\|thirty_two_bit_subtractor:sub\|my_twos_complement:tws1\|thirty_two_bit_adder:adder1\|four_bit_CLA:CLA1 " "Elaborating entity \"four_bit_CLA\" for hierarchy \"is_less_than:lt_1\|thirty_two_bit_subtractor:sub\|my_twos_complement:tws1\|thirty_two_bit_adder:adder1\|four_bit_CLA:CLA1\"" {  } { { "thirty_two_bit_adder.v" "CLA1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702210488695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_adder is_less_than:lt_1\|thirty_two_bit_subtractor:sub\|my_twos_complement:tws1\|thirty_two_bit_adder:adder1\|four_bit_CLA:CLA1\|one_bit_adder:add1 " "Elaborating entity \"one_bit_adder\" for hierarchy \"is_less_than:lt_1\|thirty_two_bit_subtractor:sub\|my_twos_complement:tws1\|thirty_two_bit_adder:adder1\|four_bit_CLA:CLA1\|one_bit_adder:add1\"" {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702210488697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_CLL is_less_than:lt_1\|thirty_two_bit_subtractor:sub\|my_twos_complement:tws1\|thirty_two_bit_adder:adder1\|four_bit_CLA:CLA1\|four_bit_CLL:CLL1 " "Elaborating entity \"four_bit_CLL\" for hierarchy \"is_less_than:lt_1\|thirty_two_bit_subtractor:sub\|my_twos_complement:tws1\|thirty_two_bit_adder:adder1\|four_bit_CLA:CLA1\|four_bit_CLL:CLL1\"" {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702210488700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "second_level_CLL is_less_than:lt_1\|thirty_two_bit_subtractor:sub\|my_twos_complement:tws1\|thirty_two_bit_adder:adder1\|second_level_CLL:CLL1 " "Elaborating entity \"second_level_CLL\" for hierarchy \"is_less_than:lt_1\|thirty_two_bit_subtractor:sub\|my_twos_complement:tws1\|thirty_two_bit_adder:adder1\|second_level_CLL:CLL1\"" {  } { { "thirty_two_bit_adder.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702210488718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_xor my_xor:myxor1 " "Elaborating entity \"my_xor\" for hierarchy \"my_xor:myxor1\"" {  } { { "ALU.v" "myxor1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/ALU.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702210488737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_nor my_nor:mynor1 " "Elaborating entity \"my_nor\" for hierarchy \"my_nor:mynor1\"" {  } { { "ALU.v" "mynor1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/ALU.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702210488739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod mod:mod1 " "Elaborating entity \"mod\" for hierarchy \"mod:mod1\"" {  } { { "ALU.v" "mod1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/ALU.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702210488784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_cu mod:mod1\|mod_cu:modcu1 " "Elaborating entity \"mod_cu\" for hierarchy \"mod:mod1\|mod_cu:modcu1\"" {  } { { "mod.v" "modcu1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/mod.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702210488786 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state mod_cu.v(25) " "Verilog HDL Always Construct warning at mod_cu.v(25): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "mod_cu.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/mod_cu.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702210488787 "|ALU|mod:mod1|mod_cu:modcu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S2 mod_cu.v(25) " "Inferred latch for \"next_state.S2\" at mod_cu.v(25)" {  } { { "mod_cu.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/mod_cu.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702210488787 "|ALU|mod:mod1|mod_cu:modcu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S1 mod_cu.v(25) " "Inferred latch for \"next_state.S1\" at mod_cu.v(25)" {  } { { "mod_cu.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/mod_cu.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702210488787 "|ALU|mod:mod1|mod_cu:modcu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mod_dp mod:mod1\|mod_dp:moddp1 " "Elaborating entity \"mod_dp\" for hierarchy \"mod:mod1\|mod_dp:moddp1\"" {  } { { "mod.v" "moddp1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/mod.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702210488790 ""}
{ "Warning" "WSGN_SEARCH_FILE" "_8x1Mux.v 1 1 " "Using design file _8x1Mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 _8x1Mux " "Found entity 1: _8x1Mux" {  } { { "_8x1Mux.v" "" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/_8x1Mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702210488886 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1702210488886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_8x1Mux _8x1Mux:mux0 " "Elaborating entity \"_8x1Mux\" for hierarchy \"_8x1Mux:mux0\"" {  } { { "ALU.v" "mux0" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/ALU.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702210488886 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488967 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488967 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA8 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA8\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA8" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488967 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488968 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488968 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA7 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA7\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA7" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488968 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488968 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488968 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA6 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA6\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA6" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 13 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488968 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488968 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488969 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA5 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA5\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA5" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488969 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488969 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488969 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA4 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA4\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA4" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 11 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488969 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488969 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488969 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA3 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA3" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488970 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488970 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488970 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA2 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA2" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 9 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488970 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488970 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488970 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA1 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 8 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488970 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 adder1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"adder1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "thirty_two_bit_subtractor.v" "adder1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_subtractor.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488971 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|thirty_two_bit_adder:adder1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488971 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488971 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA8 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA8\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA8" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488971 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488971 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488971 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA7 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA7\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA7" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488972 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488972 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488972 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA6 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA6\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA6" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 13 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488972 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488972 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488972 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA5 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA5\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA5" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488972 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488972 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488973 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA4 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA4\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA4" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 11 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488973 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488973 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488973 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA3 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA3" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488973 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488973 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488974 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA2 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA2" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 9 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488974 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488974 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488974 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA1 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 8 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488974 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 adder1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"adder1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "my_twos_complement.v" "adder1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_twos_complement.v" 39 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488974 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488975 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488976 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA8 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA8\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA8" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488976 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488976 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488976 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA7 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA7\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA7" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488976 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488976 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488976 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA6 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA6\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA6" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 13 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488976 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488976 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488977 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA5 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA5\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA5" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488977 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488977 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488977 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA4 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA4\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA4" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 11 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488977 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488977 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488977 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA3 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA3" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488978 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488978 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488978 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA2 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA2" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 9 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488978 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488978 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488978 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA1 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 8 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488978 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 adder1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"adder1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "thirty_two_bit_subtractor.v" "adder1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_subtractor.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488979 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|thirty_two_bit_adder:adder1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488979 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488979 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA8 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA8\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA8" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488979 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488979 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488979 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA7 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA7\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA7" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488980 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488980 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488980 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA6 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA6\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA6" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 13 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488980 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488980 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488980 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA5 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA5\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA5" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488980 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488980 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488980 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA4 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA4\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA4" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 11 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488981 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488981 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488981 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA3 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA3" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488981 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488981 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488981 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA2 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA2" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 9 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488981 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488981 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488982 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA1 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 8 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488982 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 adder1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"adder1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "my_twos_complement.v" "adder1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_twos_complement.v" 39 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488982 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488983 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488984 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA8 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA8\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA8" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488984 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488984 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488984 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA7 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA7\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA7" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488984 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488984 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488984 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA6 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA6\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA6" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 13 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488984 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488984 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488985 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA5 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA5\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA5" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488985 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488985 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488985 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA4 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA4\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA4" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 11 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488985 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488985 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488985 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA3 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA3" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488985 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488985 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488986 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA2 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA2" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 9 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488986 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488986 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488986 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA1 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 8 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488986 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 adder1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"adder1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "thirty_two_bit_subtractor.v" "adder1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_subtractor.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488987 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|thirty_two_bit_adder:adder1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488987 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488987 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA8 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA8\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA8" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488987 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488987 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488987 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA7 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA7\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA7" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488987 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488988 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488988 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA6 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA6\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA6" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 13 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488988 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488988 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488988 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA5 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA5\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA5" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488988 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488988 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488989 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA4 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA4\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA4" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 11 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488989 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488989 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488989 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA3 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA3" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488989 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488989 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488989 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA2 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA2" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 9 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488989 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488990 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488990 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA1 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 8 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488990 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 adder1 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"adder1\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "my_twos_complement.v" "adder1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/my_twos_complement.v" 39 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488990 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488991 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488991 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA8 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA8\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA8" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488991 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488991 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488991 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA7 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA7\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA7" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488992 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488992 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488992 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA6 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA6\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA6" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 13 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488992 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488992 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488992 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA5 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA5\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA5" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488992 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488992 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488992 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA4 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA4\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA4" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 11 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488993 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488993 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488993 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA3 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA3" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488993 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488993 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488993 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA2 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA2" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 9 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488993 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488993 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488993 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA1 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 8 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488993 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488995 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488995 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA8 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA8\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA8" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 15 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488995 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA8"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488995 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488995 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA7 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA7\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA7" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 14 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488996 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488996 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488996 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA6 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA6\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA6" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 13 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488996 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA6"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488996 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488996 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA5 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA5\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA5" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 12 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488996 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488996 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488996 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA4 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA4\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA4" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 11 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488997 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488997 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488997 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA3 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA3\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA3" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 10 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488997 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488997 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488997 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA2 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA2\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA2" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 9 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488997 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488997 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488997 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 5 CLA1 1 4 " "Port \"ordered port 5\" on the entity instantiation of \"CLA1\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be driven by GND." {  } { { "thirty_two_bit_adder.v" "CLA1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/thirty_two_bit_adder.v" 8 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1702210488998 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488998 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488999 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488999 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488999 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488999 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488999 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210488999 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210489000 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210489000 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210489000 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210489000 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210489000 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 3 CLL1 4 1 " "Port \"ordered port 3\" on the entity instantiation of \"CLL1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "CLL1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 15 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210489001 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|four_bit_CLL:CLL1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 5 add1 4 1 " "Port \"ordered port 5\" on the entity instantiation of \"add1\" is connected to a signal of width 4. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "four_bit_CLA.v" "add1" { Text "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/four_bit_CLA.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1702210489001 "|ALU|is_less_than:lt_1|thirty_two_bit_subtractor:sub|my_twos_complement:tws1|thirty_two_bit_adder:adder1|four_bit_CLA:CLA1|one_bit_adder:add1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1702210489832 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702210490357 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702210491092 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/output_files/ALU.map.smsg " "Generated suppressed messages file /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/output_files/ALU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702210491112 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702210491226 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702210491226 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "509 " "Implemented 509 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702210491273 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702210491273 ""} { "Info" "ICUT_CUT_TM_LCELLS" "408 " "Implemented 408 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702210491273 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702210491273 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 217 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 217 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "495 " "Peak virtual memory: 495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702210491284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 15:14:51 2023 " "Processing ended: Sun Dec 10 15:14:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702210491284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702210491284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702210491284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702210491284 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1702210491900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702210491900 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 15:14:51 2023 " "Processing started: Sun Dec 10 15:14:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702210491900 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1702210491900 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1702210491900 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1702210491925 ""}
{ "Info" "0" "" "Project  = ALU" {  } {  } 0 0 "Project  = ALU" 0 0 "Fitter" 0 0 1702210491925 ""}
{ "Info" "0" "" "Revision = ALU" {  } {  } 0 0 "Revision = ALU" 0 0 "Fitter" 0 0 1702210491925 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1702210492031 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1702210492031 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"ALU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1702210492035 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1702210492073 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1702210492073 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1702210492424 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1702210492442 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1702210492480 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1702210492603 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1702210498827 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 65 global CLKCTRL_G10 " "clk~inputCLKENA0 with 65 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1702210499115 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1702210499115 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702210499115 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1702210499119 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702210499120 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1702210499121 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1702210499122 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1702210499122 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1702210499122 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1702210499630 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1702210499631 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1702210499634 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1702210499635 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1702210499635 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1702210499654 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1702210499655 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1702210499655 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702210499695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1702210503545 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1702210503745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702210504885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1702210507773 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1702210509296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702210509296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1702210510160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1702210514575 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1702210514575 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1702210516825 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1702210516825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702210516828 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.32 " "Total time spent on timing analysis during the Fitter is 0.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1702210518126 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702210518158 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702210518558 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1702210518558 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1702210519261 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1702210521685 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2065 " "Peak virtual memory: 2065 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702210522386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 15:15:22 2023 " "Processing ended: Sun Dec 10 15:15:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702210522386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702210522386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702210522386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1702210522386 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1702210523127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702210523127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 15:15:23 2023 " "Processing started: Sun Dec 10 15:15:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702210523127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1702210523127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1702210523127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1702210523583 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1702210528219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "504 " "Peak virtual memory: 504 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702210528560 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 15:15:28 2023 " "Processing ended: Sun Dec 10 15:15:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702210528560 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702210528560 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702210528560 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1702210528560 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1702210528698 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1702210529182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702210529182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 15:15:29 2023 " "Processing started: Sun Dec 10 15:15:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702210529182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1702210529182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ALU -c ALU " "Command: quartus_sta ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1702210529182 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1702210529207 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1702210529554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1702210529554 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1702210529594 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1702210529594 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU.sdc " "Synopsys Design Constraints File file not found: 'ALU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1702210530081 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1702210530081 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1702210530083 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702210530083 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1702210530084 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702210530084 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1702210530085 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702210530090 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702210530099 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702210530099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.983 " "Worst-case setup slack is -4.983" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210530099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210530099 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.983            -294.528 clk  " "   -4.983            -294.528 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210530099 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702210530099 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.450 " "Worst-case hold slack is 0.450" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210530100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210530100 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 clk  " "    0.450               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210530100 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702210530100 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702210530101 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702210530101 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210530102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210530102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -72.473 clk  " "   -0.724             -72.473 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210530102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702210530102 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702210530110 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702210530137 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702210531266 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702210531375 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702210531377 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702210531377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.799 " "Worst-case setup slack is -4.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210531377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210531377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.799            -283.591 clk  " "   -4.799            -283.591 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210531377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702210531377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.435 " "Worst-case hold slack is 0.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210531379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210531379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 clk  " "    0.435               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210531379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702210531379 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702210531379 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702210531380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210531380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210531380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -72.345 clk  " "   -0.724             -72.345 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210531380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702210531380 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1702210531389 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1702210531581 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1702210532285 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702210532343 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702210532344 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702210532344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.457 " "Worst-case setup slack is -1.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210532344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210532344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.457             -77.385 clk  " "   -1.457             -77.385 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210532344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702210532344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210532345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210532345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk  " "    0.178               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210532345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702210532345 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702210532345 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702210532346 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.090 " "Worst-case minimum pulse width slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210532346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210532346 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -5.674 clk  " "   -0.090              -5.674 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210532346 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702210532346 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1702210532354 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1702210532475 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1702210532476 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1702210532476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.232 " "Worst-case setup slack is -1.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210532477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210532477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.232             -65.085 clk  " "   -1.232             -65.085 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210532477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702210532477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.167 " "Worst-case hold slack is 0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210532478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210532478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167               0.000 clk  " "    0.167               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210532478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702210532478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702210532478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1702210532479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.090 " "Worst-case minimum pulse width slack is -0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210532479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210532479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.090              -5.700 clk  " "   -0.090              -5.700 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1702210532479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1702210532479 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702210533588 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1702210533595 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "914 " "Peak virtual memory: 914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702210533621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 15:15:33 2023 " "Processing ended: Sun Dec 10 15:15:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702210533621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702210533621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702210533621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1702210533621 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1702210534308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702210534308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 10 15:15:34 2023 " "Processing started: Sun Dec 10 15:15:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702210534308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702210534308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ALU -c ALU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1702210534308 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1702210534809 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU.vo /home/aksoy/Desktop/BedirhanOmerAksoy_HW2/simulation/modelsim/ simulation " "Generated file ALU.vo in folder \"/home/aksoy/Desktop/BedirhanOmerAksoy_HW2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1702210534927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "689 " "Peak virtual memory: 689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702210534955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 10 15:15:34 2023 " "Processing ended: Sun Dec 10 15:15:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702210534955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702210534955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702210534955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702210534955 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 230 s " "Quartus Prime Full Compilation was successful. 0 errors, 230 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1702210535070 ""}
