// Seed: 2788682579
module module_0 (
    input id_0,
    input logic id_1
);
  logic id_2;
  logic id_3;
  reg   id_4;
  type_8(
      id_1, 1, 1
  );
  always begin
    id_4 <= 1 | 1 | 1 | id_3;
  end
  assign id_2 = {id_1, 1};
  logic id_5;
endmodule
