

================================================================
== Vitis HLS Report for 'write_attn_matmul_v_Pipeline_ln403_for_each_patch_ln405_for_block_dim'
================================================================
* Date:           Wed Jul 31 17:05:44 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3099|     3099|  30.990 us|  30.990 us|  3099|  3099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                   Loop Name                  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- _ln403_for_each_patch__ln405_for_block_dim  |     3097|     3097|         3|          1|          1|  3096|       yes|
        +----------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      39|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     274|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     274|      93|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln403_fu_92_p2                |         +|   0|  0|  19|          12|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln403_fu_86_p2               |      icmp|   0|  0|  12|          12|          11|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  39|          28|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   12|         24|
    |attn_matmul_v_stream_blk_n            |   9|          2|    1|          2|
    |indvar_flatten_fu_50                  |   9|          2|   12|         24|
    |inout1_blk_n_W                        |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  54|         12|   28|         56|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |    1|   0|    1|          0|
    |attn_matmul_v_stream_read_reg_129  |  256|   0|  256|          0|
    |icmp_ln403_reg_120                 |    1|   0|    1|          0|
    |indvar_flatten_fu_50               |   12|   0|   12|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  274|   0|  274|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |                              Source Object                              |    C Type    |
+-------------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|  write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|  write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|  write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|  write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|  write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|  write_attn_matmul_v_Pipeline__ln403_for_each_patch__ln405_for_block_dim|  return value|
|attn_matmul_v_stream_dout            |   in|  256|     ap_fifo|                                                     attn_matmul_v_stream|       pointer|
|attn_matmul_v_stream_num_data_valid  |   in|    2|     ap_fifo|                                                     attn_matmul_v_stream|       pointer|
|attn_matmul_v_stream_fifo_cap        |   in|    2|     ap_fifo|                                                     attn_matmul_v_stream|       pointer|
|attn_matmul_v_stream_empty_n         |   in|    1|     ap_fifo|                                                     attn_matmul_v_stream|       pointer|
|attn_matmul_v_stream_read            |  out|    1|     ap_fifo|                                                     attn_matmul_v_stream|       pointer|
|m_axi_inout1_AWVALID                 |  out|    1|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_AWREADY                 |   in|    1|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_AWADDR                  |  out|   64|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_AWID                    |  out|    1|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_AWLEN                   |  out|   32|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_AWSIZE                  |  out|    3|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_AWBURST                 |  out|    2|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_AWLOCK                  |  out|    2|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_AWCACHE                 |  out|    4|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_AWPROT                  |  out|    3|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_AWQOS                   |  out|    4|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_AWREGION                |  out|    4|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_AWUSER                  |  out|    1|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_WVALID                  |  out|    1|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_WREADY                  |   in|    1|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_WDATA                   |  out|  256|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_WSTRB                   |  out|   32|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_WLAST                   |  out|    1|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_WID                     |  out|    1|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_WUSER                   |  out|    1|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_ARVALID                 |  out|    1|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_ARREADY                 |   in|    1|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_ARADDR                  |  out|   64|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_ARID                    |  out|    1|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_ARLEN                   |  out|   32|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_ARSIZE                  |  out|    3|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_ARBURST                 |  out|    2|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_ARLOCK                  |  out|    2|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_ARCACHE                 |  out|    4|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_ARPROT                  |  out|    3|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_ARQOS                   |  out|    4|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_ARREGION                |  out|    4|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_ARUSER                  |  out|    1|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_RVALID                  |   in|    1|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_RREADY                  |  out|    1|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_RDATA                   |   in|  256|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_RLAST                   |   in|    1|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_RID                     |   in|    1|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_RFIFONUM                |   in|    9|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_RUSER                   |   in|    1|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_RRESP                   |   in|    2|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_BVALID                  |   in|    1|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_BREADY                  |  out|    1|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_BRESP                   |   in|    2|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_BID                     |   in|    1|       m_axi|                                                                   inout1|       pointer|
|m_axi_inout1_BUSER                   |   in|    1|       m_axi|                                                                   inout1|       pointer|
|sext_ln403                           |   in|   59|     ap_none|                                                               sext_ln403|        scalar|
+-------------------------------------+-----+-----+------------+-------------------------------------------------------------------------+--------------+

