INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'v6_mBuf_128x72'...
WARNING:sim - A core named 'v6_mBuf_128x72' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'v6_mBuf_128x72'...
Delivering associated files for 'v6_mBuf_128x72'...
Delivering EJava files for 'v6_mBuf_128x72'...
Generating implementation netlist for 'v6_mBuf_128x72'...
INFO:sim - Pre-processing HDL files for 'v6_mBuf_128x72'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'v6_mBuf_128x72'
Running ngcbuild...
Writing VHO instantiation template for 'v6_mBuf_128x72'...
Writing VHDL behavioral simulation model for 'v6_mBuf_128x72'...
WARNING:sim - Overwriting existing file
   C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_mBuf_128x72/tmp/_cg/v6_mBuf_
   128x72/doc/fifo_generator_v9_3_vinfo.html with file from view
   xilinx_documentation
Delivered 3 files into directory
C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_mBuf_128x72/tmp/_cg/v6_mBuf_128
x72
Delivered 1 file into directory
C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_mBuf_128x72/tmp/_cg/v6_mBuf_128
x72
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Regenerating ISE project file for 'v6_mBuf_128x72'...
Generating ISE project...
XCO file found: v6_mBuf_128x72.xco
XMDF file found: v6_mBuf_128x72_xmdf.tcl
Adding
C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_mBuf_128x72/tmp/_cg/v6_mBuf_128
x72.asy -view all -origin_type imported
Adding
C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_mBuf_128x72/tmp/_cg/v6_mBuf_128
x72.ngc -view all -origin_type created
Checking file
"C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_mBuf_128x72/tmp/_cg/v6_mBuf_12
8x72.ngc" for project device match ...
File
"C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_mBuf_128x72/tmp/_cg/v6_mBuf_12
8x72.ngc" device information matches project device.
Adding
C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_mBuf_128x72/tmp/_cg/v6_mBuf_128
x72.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_mBuf_128x72/tmp/_cg/v6_mBuf
   _128x72.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_mBuf_128x72/tmp/_cg/v6_mBuf_128
x72.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/v6_mBuf_128x72"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
