$date
	Wed Aug 20 08:32:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module and_tb $end
$var wire 1 ! output_1 $end
$var reg 1 " input_1 $end
$var reg 1 # input_2 $end
$scope module uut $end
$var wire 1 $ and_result $end
$var wire 1 " input_1 $end
$var wire 1 # input_2 $end
$var wire 1 ! output_1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1"
#20
1#
0"
#30
1!
1$
1"
#40
