Loading db file '/home/user26/Downloads/Lab4/ref/models/saed90nm_typ_ht.db'
Information: Updating design information... (UID-85)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
 
****************************************
Report : power
        -analysis_effort low
Design : PlusOperatorAdder
Version: U-2022.12-SP7
Date   : Tue Dec 12 19:21:09 2023
****************************************


Library(s) Used:

    saed90nm_typ_ht (File: /home/user26/Downloads/Lab4/ref/models/saed90nm_typ_ht.db)


Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

Design        Wire Load Model            Library
------------------------------------------------
PlusOperatorAdder      8000              saed90nm_typ_ht
PlusOperatorAdder_DW01_add_0
                       8000              saed90nm_typ_ht


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


Attributes
----------
i - Including register clock pin internal power


  Cell Internal Power  =  13.2801 uW   (71%)
  Net Switching Power  =   5.3987 uW   (29%)
                         ---------
Total Dynamic Power    =  18.6788 uW  (100%)

Cell Leakage Power     =  14.8881 uW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)  i
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational     13.2801            5.3987        1.4888e+07           33.5670  ( 100.00%)
--------------------------------------------------------------------------------------------------
Total             13.2801 uW         5.3987 uW     1.4888e+07 pW        33.5670 uW
1
