{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716672534520 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716672534520 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 14:28:54 2024 " "Processing started: Sat May 25 14:28:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716672534520 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672534520 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_D8M_LB_RTL -c DE1_SOC_D8M_LB_RTL " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_D8M_LB_RTL -c DE1_SOC_D8M_LB_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672534520 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "V/vga_pll/vga_pll_0002.qip " "Tcl Script File V/vga_pll/vga_pll_0002.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip " "set_global_assignment -name QIP_FILE V/vga_pll/vga_pll_0002.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1716672534678 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1716672534678 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716672535041 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716672535041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "row_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file row_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 row_buffer " "Found entity 1: row_buffer" {  } { { "row_buffer.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/row_buffer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convolution.v 1 1 " "Found 1 design units, including 1 entities, in source file convolution.v" { { "Info" "ISGN_ENTITY_NAME" "1 convolution " "Found entity 1: convolution" {  } { { "convolution.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/convolution.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blur_control.v 1 1 " "Found 1 design units, including 1 entities, in source file blur_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 blur_control " "Found entity 1: blur_control" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blur_5x5.v 1 1 " "Found 1 design units, including 1 entities, in source file blur_5x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 blur_5x5 " "Found entity 1: blur_5x5" {  } { { "blur_5x5.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_5x5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/video_pll/video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/video_pll/video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 video_pll " "Found entity 1: video_pll" {  } { { "V/video_pll/video_pll.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/video_pll/video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541382 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/vga_pll/vga_pll_0002.v " "Can't analyze file -- file V/vga_pll/vga_pll_0002.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716672541382 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/vga_pll.v " "Can't analyze file -- file V/vga_pll.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716672541382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll_test.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_test " "Found entity 1: pll_test" {  } { { "V/pll_test.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/pll_test.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541382 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_CAMERA_CONFIG.v(297) " "Verilog HDL Module Instantiation warning at MIPI_CAMERA_CONFIG.v(297): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 297 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716672541390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_CAMERA_CONFIG " "Found entity 1: MIPI_CAMERA_CONFIG" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541390 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "MIPI_BRIDGE_CONFIG.v(358) " "Verilog HDL Module Instantiation warning at MIPI_BRIDGE_CONFIG.v(358): ignored dangling comma in List of Port Connections" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 358 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716672541390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_bridge_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CONFIG " "Found entity 1: MIPI_BRIDGE_CONFIG" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/mipi_bridge_camera_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/mipi_bridge_camera_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPI_BRIDGE_CAMERA_Config " "Found entity 1: MIPI_BRIDGE_CAMERA_Config" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541390 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Auto/VCM_I2C.v " "Can't analyze file -- file V_Auto/VCM_I2C.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716672541396 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Auto/VCM_CTRL_P.v " "Can't analyze file -- file V_Auto/VCM_CTRL_P.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716672541396 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Auto/MODIFY_SYNC.v " "Can't analyze file -- file V_Auto/MODIFY_SYNC.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716672541396 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Auto/LCD_COUNTER.v " "Can't analyze file -- file V_Auto/LCD_COUNTER.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716672541396 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Auto/I2C_DELAY.v " "Can't analyze file -- file V_Auto/I2C_DELAY.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716672541396 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Auto/FOCUS_ADJ.v " "Can't analyze file -- file V_Auto/FOCUS_ADJ.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716672541403 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Auto/F_VCM.v " "Can't analyze file -- file V_Auto/F_VCM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716672541403 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Auto/AUTO_SYNC_MODIFY.v " "Can't analyze file -- file V_Auto/AUTO_SYNC_MODIFY.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716672541403 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_Auto/AUTO_FOCUS_ON.v " "Can't analyze file -- file V_Auto/AUTO_FOCUS_ON.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716672541403 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/VIDEO_PLL.v " "Can't analyze file -- file V/VIDEO_PLL.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716672541409 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/SEG7_LUT_8.v " "Can't analyze file -- file V/SEG7_LUT_8.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716672541411 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/SEG7_LUT.v " "Can't analyze file -- file V/SEG7_LUT.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716672541411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 RESET_DELAY " "Found entity 1: RESET_DELAY" {  } { { "V/RESET_DELAY.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RESET_DELAY.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_write_wdata.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_write_wdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_WDATA " "Found entity 1: I2C_WRITE_WDATA" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_WDATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_write_ptr.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_write_ptr.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_WRITE_PTR " "Found entity 1: I2C_WRITE_PTR" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_PTR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_RESET_DELAY " "Found entity 1: I2C_RESET_DELAY" {  } { { "V/I2C_RESET_DELAY.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_RESET_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_DATA " "Found entity 1: I2C_READ_DATA" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541411 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/FpsMonitor.v " "Can't analyze file -- file V/FpsMonitor.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716672541411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/d8m_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/d8m_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_LUT " "Found entity 1: D8M_LUT" {  } { { "V/D8M_LUT.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/D8M_LUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clockmem.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clockmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCKMEM " "Found entity 1: CLOCKMEM" {  } { { "V/CLOCKMEM.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/CLOCKMEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clock_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clock_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DELAY " "Found entity 1: CLOCK_DELAY" {  } { { "V/CLOCK_DELAY.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/CLOCK_DELAY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541427 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_D8M/RAW2RGB_J.v " "Can't analyze file -- file V_D8M/RAW2RGB_J.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716672541427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/line_buffer_j.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/line_buffer_j.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer_J " "Found entity 1: Line_Buffer_J" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/int_line.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/int_line.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_line " "Found entity 1: int_line" {  } { { "V_D8M/int_line.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/int_line.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541427 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V_D8M/RE_TRIGGER.v " "Can't analyze file -- file V_D8M/RE_TRIGGER.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716672541435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/d8m_set.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/d8m_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_SET " "Found entity 1: D8M_SET" {  } { { "V_D8M/D8M_SET.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/raw_rgb_bin.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/raw_rgb_bin.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW_RGB_BIN " "Found entity 1: RAW_RGB_BIN" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/RAW_RGB_BIN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541435 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "VGA_Controller/VGA_Controller_trig.v " "Can't analyze file -- file VGA_Controller/VGA_Controller_trig.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716672541435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/raw2rgb_l.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/raw2rgb_l.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB_L " "Found entity 1: RAW2RGB_L" {  } { { "V_D8M/RAW2RGB_L.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/RAW2RGB_L.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/d8m_write_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/d8m_write_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 D8M_WRITE_COUNTER " "Found entity 1: D8M_WRITE_COUNTER" {  } { { "V_D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_d8m/vga_read_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v_d8m/vga_read_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_READ_COUNTER " "Found entity 1: VGA_READ_COUNTER" {  } { { "V_D8M/VGA_READ_COUNTER.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/VGA_READ_COUNTER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_d8m_lb_rtl.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_d8m_lb_rtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_D8M_LB_RTL " "Found entity 1: DE1_SOC_D8M_LB_RTL" {  } { { "de1_soc_d8m_lb_rtl.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541445 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Verilog1.v " "Can't analyze file -- file Verilog1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716672541445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/rgb_process.v 1 1 " "Found 1 design units, including 1 entities, in source file v/rgb_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_Process " "Found entity 1: RGB_Process" {  } { { "V/RGB_Process.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cursor.v 1 1 " "Found 1 design units, including 1 entities, in source file cursor.v" { { "Info" "ISGN_ENTITY_NAME" "1 cursor " "Found entity 1: cursor" {  } { { "cursor.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_row.v 1 1 " "Found 1 design units, including 1 entities, in source file img_row.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_row " "Found entity 1: img_row" {  } { { "img_row.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/img_row.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541451 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "line_ram.v " "Can't analyze file -- file line_ram.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716672541457 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mac_unit.v " "Can't analyze file -- file mac_unit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716672541460 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mac_unit_3x3.v " "Can't analyze file -- file mac_unit_3x3.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716672541466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file sobel_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel_conv " "Found entity 1: sobel_conv" {  } { { "sobel_conv.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/sobel_conv.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541467 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sqrt_approx.v " "Can't analyze file -- file sqrt_approx.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716672541469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt_approx_23bit.v 1 1 " "Found 1 design units, including 1 entities, in source file sqrt_approx_23bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt_approx_23bit " "Found entity 1: sqrt_approx_23bit" {  } { { "sqrt_approx_23bit.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/sqrt_approx_23bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sqrt_approx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sqrt_approx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrt_approx_tb " "Found entity 1: sqrt_approx_tb" {  } { { "sqrt_approx_tb.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/sqrt_approx_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel_conv_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sobel_conv_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel_conv_tb " "Found entity 1: sobel_conv_tb" {  } { { "sobel_conv_tb.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/sobel_conv_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541479 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ram.v " "Can't analyze file -- file ram.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716672541481 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "buffer.v " "Can't analyze file -- file buffer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716672541486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greyscale.v 1 1 " "Found 1 design units, including 1 entities, in source file greyscale.v" { { "Info" "ISGN_ENTITY_NAME" "1 greyscale " "Found entity 1: greyscale" {  } { { "greyscale.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/greyscale.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541490 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "edge.v " "Can't analyze file -- file edge.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716672541493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "edge_detect.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trial_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file trial_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 trial_buffer " "Found entity 1: trial_buffer" {  } { { "trial_buffer.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/trial_buffer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541499 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Icontrol3 de1_soc_d8m_lb_rtl.v(150) " "Verilog HDL Implicit Net warning at de1_soc_d8m_lb_rtl.v(150): created implicit net for \"Icontrol3\"" {  } { { "de1_soc_d8m_lb_rtl.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541499 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Icontrol4 de1_soc_d8m_lb_rtl.v(151) " "Verilog HDL Implicit Net warning at de1_soc_d8m_lb_rtl.v(151): created implicit net for \"Icontrol4\"" {  } { { "de1_soc_d8m_lb_rtl.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v" 151 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541499 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC_D8M_LB_RTL " "Elaborating entity \"DE1_SOC_D8M_LB_RTL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716672541619 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "rows_written de1_soc_d8m_lb_rtl.v(107) " "Verilog HDL warning at de1_soc_d8m_lb_rtl.v(107): object rows_written used but never assigned" {  } { { "de1_soc_d8m_lb_rtl.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v" 107 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1716672541632 "|DE1_SOC_D8M_LB_RTL"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cols_written de1_soc_d8m_lb_rtl.v(108) " "Verilog HDL warning at de1_soc_d8m_lb_rtl.v(108): object cols_written used but never assigned" {  } { { "de1_soc_d8m_lb_rtl.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v" 108 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1716672541632 "|DE1_SOC_D8M_LB_RTL"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rows_written 0 de1_soc_d8m_lb_rtl.v(107) " "Net \"rows_written\" at de1_soc_d8m_lb_rtl.v(107) has no driver or initial value, using a default initial value '0'" {  } { { "de1_soc_d8m_lb_rtl.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v" 107 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716672541632 "|DE1_SOC_D8M_LB_RTL"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cols_written 0 de1_soc_d8m_lb_rtl.v(108) " "Net \"cols_written\" at de1_soc_d8m_lb_rtl.v(108) has no driver or initial value, using a default initial value '0'" {  } { { "de1_soc_d8m_lb_rtl.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v" 108 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716672541632 "|DE1_SOC_D8M_LB_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 de1_soc_d8m_lb_rtl.v(26) " "Output port \"HEX0\" at de1_soc_d8m_lb_rtl.v(26) has no driver" {  } { { "de1_soc_d8m_lb_rtl.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716672541632 "|DE1_SOC_D8M_LB_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 de1_soc_d8m_lb_rtl.v(27) " "Output port \"HEX1\" at de1_soc_d8m_lb_rtl.v(27) has no driver" {  } { { "de1_soc_d8m_lb_rtl.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716672541632 "|DE1_SOC_D8M_LB_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 de1_soc_d8m_lb_rtl.v(28) " "Output port \"HEX2\" at de1_soc_d8m_lb_rtl.v(28) has no driver" {  } { { "de1_soc_d8m_lb_rtl.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716672541632 "|DE1_SOC_D8M_LB_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 de1_soc_d8m_lb_rtl.v(29) " "Output port \"HEX3\" at de1_soc_d8m_lb_rtl.v(29) has no driver" {  } { { "de1_soc_d8m_lb_rtl.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716672541632 "|DE1_SOC_D8M_LB_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 de1_soc_d8m_lb_rtl.v(30) " "Output port \"HEX4\" at de1_soc_d8m_lb_rtl.v(30) has no driver" {  } { { "de1_soc_d8m_lb_rtl.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716672541632 "|DE1_SOC_D8M_LB_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 de1_soc_d8m_lb_rtl.v(31) " "Output port \"HEX5\" at de1_soc_d8m_lb_rtl.v(31) has no driver" {  } { { "de1_soc_d8m_lb_rtl.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716672541632 "|DE1_SOC_D8M_LB_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MIPI_MCLK de1_soc_d8m_lb_rtl.v(50) " "Output port \"MIPI_MCLK\" at de1_soc_d8m_lb_rtl.v(50) has no driver" {  } { { "de1_soc_d8m_lb_rtl.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716672541632 "|DE1_SOC_D8M_LB_RTL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CAMERA_Config MIPI_BRIDGE_CAMERA_Config:cfin " "Elaborating entity \"MIPI_BRIDGE_CAMERA_Config\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\"" {  } { { "de1_soc_d8m_lb_rtl.v" "cfin" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541633 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "VCM_I2C_SCL MIPI_BRIDGE_CAMERA_Config.v(20) " "Verilog HDL warning at MIPI_BRIDGE_CAMERA_Config.v(20): object VCM_I2C_SCL used but never assigned" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1716672541633 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VCM_I2C_SCL 0 MIPI_BRIDGE_CAMERA_Config.v(20) " "Net \"VCM_I2C_SCL\" at MIPI_BRIDGE_CAMERA_Config.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716672541633 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "STEP MIPI_BRIDGE_CAMERA_Config.v(12) " "Output port \"STEP\" at MIPI_BRIDGE_CAMERA_Config.v(12) has no driver" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716672541633 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_CAMERA_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv " "Elaborating entity \"MIPI_CAMERA_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\"" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "camiv" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541633 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_CAMERA_CONFIG.v(124) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(124): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541638 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(170) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(170): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541638 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_CAMERA_CONFIG.v(197) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(197): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541638 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MIPI_CAMERA_CONFIG.v(222) " "Verilog HDL assignment warning at MIPI_CAMERA_CONFIG.v(222): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541638 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ID2 MIPI_CAMERA_CONFIG.v(12) " "Output port \"ID2\" at MIPI_CAMERA_CONFIG.v(12) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716672541638 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "WORD_DATA\[15..8\] MIPI_CAMERA_CONFIG.v(20) " "Output port \"WORD_DATA\[15..8\]\" at MIPI_CAMERA_CONFIG.v(20) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716672541638 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_CAMERA_CONFIG.v(31) " "Output port \"TR\" at MIPI_CAMERA_CONFIG.v(31) has no driver" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716672541638 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCKMEM MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1 " "Elaborating entity \"CLOCKMEM\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|CLOCKMEM:c1\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "c1" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_WDATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd " "Elaborating entity \"I2C_WRITE_WDATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_WDATA:wrd\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "wrd" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541644 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(72) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(72): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_WDATA.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541644 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(143) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(143): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_WDATA.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541644 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_WDATA.v(153) " "Verilog HDL assignment warning at I2C_WRITE_WDATA.v(153): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_WDATA.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_WDATA.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541644 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_WDATA:wrd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_WRITE_PTR MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt " "Elaborating entity \"I2C_WRITE_PTR\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_WRITE_PTR:wpt\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "wpt" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541644 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(61) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(61): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_PTR.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541648 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(125) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(125): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_PTR.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541648 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(135) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(135): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_PTR.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541648 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_WRITE_PTR.v(160) " "Verilog HDL assignment warning at I2C_WRITE_PTR.v(160): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_WRITE_PTR.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_WRITE_PTR.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541648 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_WRITE_PTR:wpt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ_DATA MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd " "Elaborating entity \"I2C_READ_DATA\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_READ_DATA:rd\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "rd" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541649 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 I2C_READ_DATA.v(53) " "Verilog HDL assignment warning at I2C_READ_DATA.v(53): truncated value with size 33 to match size of target (9)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541649 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(67) " "Verilog HDL assignment warning at I2C_READ_DATA.v(67): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541649 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(90) " "Verilog HDL assignment warning at I2C_READ_DATA.v(90): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541649 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(93) " "Verilog HDL assignment warning at I2C_READ_DATA.v(93): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541649 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(104) " "Verilog HDL assignment warning at I2C_READ_DATA.v(104): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541649 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(168) " "Verilog HDL assignment warning at I2C_READ_DATA.v(168): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541649 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 I2C_READ_DATA.v(178) " "Verilog HDL assignment warning at I2C_READ_DATA.v(178): truncated value with size 32 to match size of target (8)" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541649 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "I2C_READ_DATA.v(141) " "Verilog HDL Case Statement warning at I2C_READ_DATA.v(141): case item expression covers a value already covered by a previous case item" {  } { { "V/I2C_READ_DATA.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/I2C_READ_DATA.v" 141 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1716672541649 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|I2C_READ_DATA:rd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_RESET_DELAY MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY " "Elaborating entity \"I2C_RESET_DELAY\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_CAMERA_CONFIG:camiv\|I2C_RESET_DELAY:DY\"" {  } { { "V_D8M/MIPI_CAMERA_CONFIG.v" "DY" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_CAMERA_CONFIG.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPI_BRIDGE_CONFIG MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv " "Elaborating entity \"MIPI_BRIDGE_CONFIG\" for hierarchy \"MIPI_BRIDGE_CAMERA_Config:cfin\|MIPI_BRIDGE_CONFIG:mpiv\"" {  } { { "V_D8M/MIPI_BRIDGE_CAMERA_Config.v" "mpiv" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CAMERA_Config.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(131) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(131): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541652 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(178) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(178): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541652 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MIPI_BRIDGE_CONFIG.v(203) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(203): truncated value with size 32 to match size of target (8)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541652 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(241) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(241): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541652 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(242) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(242): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541652 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(243) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(243): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541652 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(244) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(244): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541652 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MIPI_BRIDGE_CONFIG.v(245) " "Verilog HDL assignment warning at MIPI_BRIDGE_CONFIG.v(245): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541652 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TR MIPI_BRIDGE_CONFIG.v(36) " "Output port \"TR\" at MIPI_BRIDGE_CONFIG.v(36) has no driver" {  } { { "V_D8M/MIPI_BRIDGE_CONFIG.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/MIPI_BRIDGE_CONFIG.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716672541652 "|DE1_SOC_D8M_LB_RTL|MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_BRIDGE_CONFIG:mpiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_pll video_pll:MIPI_clk " "Elaborating entity \"video_pll\" for hierarchy \"video_pll:MIPI_clk\"" {  } { { "de1_soc_d8m_lb_rtl.v" "MIPI_clk" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll video_pll:MIPI_clk\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"video_pll:MIPI_clk\|altera_pll:altera_pll_i\"" {  } { { "V/video_pll/video_pll.v" "altera_pll_i" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/video_pll/video_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541686 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1716672541686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "video_pll:MIPI_clk\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"video_pll:MIPI_clk\|altera_pll:altera_pll_i\"" {  } { { "V/video_pll/video_pll.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/video_pll/video_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "video_pll:MIPI_clk\|altera_pll:altera_pll_i " "Instantiated megafunction \"video_pll:MIPI_clk\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 20.000000 MHz " "Parameter \"output_clock_frequency0\" = \"20.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541686 ""}  } { { "V/video_pll/video_pll.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/video_pll/video_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716672541686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D8M_SET D8M_SET:ccd " "Elaborating entity \"D8M_SET\" for hierarchy \"D8M_SET:ccd\"" {  } { { "de1_soc_d8m_lb_rtl.v" "ccd" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541686 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SCLK D8M_SET.v(4) " "Output port \"SCLK\" at D8M_SET.v(4) has no driver" {  } { { "V_D8M/D8M_SET.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716672541686 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D8M_WRITE_COUNTER D8M_SET:ccd\|D8M_WRITE_COUNTER:u3 " "Elaborating entity \"D8M_WRITE_COUNTER\" for hierarchy \"D8M_SET:ccd\|D8M_WRITE_COUNTER:u3\"" {  } { { "V_D8M/D8M_SET.v" "u3" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541686 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 D8M_WRITE_COUNTER.v(38) " "Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(38): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541686 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|D8M_WRITE_COUNTER:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 D8M_WRITE_COUNTER.v(44) " "Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(44): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541695 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|D8M_WRITE_COUNTER:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 D8M_WRITE_COUNTER.v(48) " "Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(48): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541695 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|D8M_WRITE_COUNTER:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 D8M_WRITE_COUNTER.v(51) " "Verilog HDL assignment warning at D8M_WRITE_COUNTER.v(51): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/D8M_WRITE_COUNTER.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_WRITE_COUNTER.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541695 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|D8M_WRITE_COUNTER:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_READ_COUNTER D8M_SET:ccd\|VGA_READ_COUNTER:cnt " "Elaborating entity \"VGA_READ_COUNTER\" for hierarchy \"D8M_SET:ccd\|VGA_READ_COUNTER:cnt\"" {  } { { "V_D8M/D8M_SET.v" "cnt" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541696 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_READ_COUNTER.v(15) " "Verilog HDL assignment warning at VGA_READ_COUNTER.v(15): truncated value with size 32 to match size of target (16)" {  } { { "V_D8M/VGA_READ_COUNTER.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/VGA_READ_COUNTER.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541696 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|VGA_READ_COUNTER:cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB_L D8M_SET:ccd\|RAW2RGB_L:u4 " "Elaborating entity \"RAW2RGB_L\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\"" {  } { { "V_D8M/D8M_SET.v" "u4" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/D8M_SET.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541697 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RAW2RGB_L.v(54) " "Verilog HDL assignment warning at RAW2RGB_L.v(54): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/RAW2RGB_L.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/RAW2RGB_L.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541698 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "oDVAL RAW2RGB_L.v(22) " "Output port \"oDVAL\" at RAW2RGB_L.v(22) has no driver" {  } { { "V_D8M/RAW2RGB_L.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/RAW2RGB_L.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716672541698 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer_J D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0 " "Elaborating entity \"Line_Buffer_J\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\"" {  } { { "V_D8M/RAW2RGB_L.v" "u0" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/RAW2RGB_L.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541698 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Line_Buffer_J.v(28) " "Verilog HDL assignment warning at Line_Buffer_J.v(28): truncated value with size 32 to match size of target (2)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541699 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(31) " "Verilog HDL assignment warning at Line_Buffer_J.v(31): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541699 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(32) " "Verilog HDL assignment warning at Line_Buffer_J.v(32): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541699 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Line_Buffer_J.v(33) " "Verilog HDL assignment warning at Line_Buffer_J.v(33): truncated value with size 32 to match size of target (1)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541699 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(39) " "Verilog HDL assignment warning at Line_Buffer_J.v(39): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541699 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Line_Buffer_J.v(46) " "Verilog HDL assignment warning at Line_Buffer_J.v(46): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/Line_Buffer_J.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541699 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|Line_Buffer_J:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_line D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1 " "Elaborating entity \"int_line\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\"" {  } { { "V_D8M/Line_Buffer_J.v" "d1" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/Line_Buffer_J.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/int_line.v" "altsyncram_component" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\"" {  } { { "V_D8M/int_line.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component " "Instantiated megafunction \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541735 ""}  } { { "V_D8M/int_line.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/int_line.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716672541735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iup1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iup1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iup1 " "Found entity 1: altsyncram_iup1" {  } { { "db/altsyncram_iup1.tdf" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/altsyncram_iup1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iup1 D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_iup1:auto_generated " "Elaborating entity \"altsyncram_iup1\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|Line_Buffer_J:u0\|int_line:d1\|altsyncram:altsyncram_component\|altsyncram_iup1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW_RGB_BIN D8M_SET:ccd\|RAW2RGB_L:u4\|RAW_RGB_BIN:bin " "Elaborating entity \"RAW_RGB_BIN\" for hierarchy \"D8M_SET:ccd\|RAW2RGB_L:u4\|RAW_RGB_BIN:bin\"" {  } { { "V_D8M/RAW2RGB_L.v" "bin" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/RAW2RGB_L.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541796 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(36) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(36): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/RAW_RGB_BIN.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541796 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(42) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(42): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/RAW_RGB_BIN.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541796 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(48) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(48): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/RAW_RGB_BIN.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541796 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 RAW_RGB_BIN.v(54) " "Verilog HDL assignment warning at RAW_RGB_BIN.v(54): truncated value with size 32 to match size of target (10)" {  } { { "V_D8M/RAW_RGB_BIN.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V_D8M/RAW_RGB_BIN.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541796 "|DE1_SOC_D8M_LB_RTL|D8M_SET:ccd|RAW2RGB_L:u4|RAW_RGB_BIN:bin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RGB_Process RGB_Process:p1 " "Elaborating entity \"RGB_Process\" for hierarchy \"RGB_Process:p1\"" {  } { { "de1_soc_d8m_lb_rtl.v" "p1" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541796 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "midpoint RGB_Process.v(18) " "Verilog HDL or VHDL warning at RGB_Process.v(18): object \"midpoint\" assigned a value but never read" {  } { { "V/RGB_Process.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716672541796 "|DE1_SOC_D8M_LB_RTL|RGB_Process:p1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "intensityDiff RGB_Process.v(24) " "Verilog HDL or VHDL warning at RGB_Process.v(24): object \"intensityDiff\" assigned a value but never read" {  } { { "V/RGB_Process.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716672541796 "|DE1_SOC_D8M_LB_RTL|RGB_Process:p1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "redAdd RGB_Process.v(25) " "Verilog HDL or VHDL warning at RGB_Process.v(25): object \"redAdd\" assigned a value but never read" {  } { { "V/RGB_Process.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716672541796 "|DE1_SOC_D8M_LB_RTL|RGB_Process:p1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "greenAdd RGB_Process.v(26) " "Verilog HDL or VHDL warning at RGB_Process.v(26): object \"greenAdd\" assigned a value but never read" {  } { { "V/RGB_Process.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716672541796 "|DE1_SOC_D8M_LB_RTL|RGB_Process:p1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blueAdd RGB_Process.v(27) " "Verilog HDL or VHDL warning at RGB_Process.v(27): object \"blueAdd\" assigned a value but never read" {  } { { "V/RGB_Process.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716672541796 "|DE1_SOC_D8M_LB_RTL|RGB_Process:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RGB_Process.v(36) " "Verilog HDL assignment warning at RGB_Process.v(36): truncated value with size 32 to match size of target (16)" {  } { { "V/RGB_Process.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541796 "|DE1_SOC_D8M_LB_RTL|RGB_Process:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RGB_Process.v(37) " "Verilog HDL assignment warning at RGB_Process.v(37): truncated value with size 32 to match size of target (16)" {  } { { "V/RGB_Process.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541796 "|DE1_SOC_D8M_LB_RTL|RGB_Process:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 RGB_Process.v(38) " "Verilog HDL assignment warning at RGB_Process.v(38): truncated value with size 32 to match size of target (16)" {  } { { "V/RGB_Process.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541796 "|DE1_SOC_D8M_LB_RTL|RGB_Process:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 RGB_Process.v(83) " "Verilog HDL assignment warning at RGB_Process.v(83): truncated value with size 16 to match size of target (8)" {  } { { "V/RGB_Process.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541796 "|DE1_SOC_D8M_LB_RTL|RGB_Process:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 RGB_Process.v(84) " "Verilog HDL assignment warning at RGB_Process.v(84): truncated value with size 16 to match size of target (8)" {  } { { "V/RGB_Process.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541796 "|DE1_SOC_D8M_LB_RTL|RGB_Process:p1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 RGB_Process.v(85) " "Verilog HDL assignment warning at RGB_Process.v(85): truncated value with size 16 to match size of target (8)" {  } { { "V/RGB_Process.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541796 "|DE1_SOC_D8M_LB_RTL|RGB_Process:p1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "redGray RGB_Process.v(34) " "Verilog HDL Always Construct warning at RGB_Process.v(34): inferring latch(es) for variable \"redGray\", which holds its previous value in one or more paths through the always construct" {  } { { "V/RGB_Process.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716672541796 "|DE1_SOC_D8M_LB_RTL|RGB_Process:p1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "greenGray RGB_Process.v(34) " "Verilog HDL Always Construct warning at RGB_Process.v(34): inferring latch(es) for variable \"greenGray\", which holds its previous value in one or more paths through the always construct" {  } { { "V/RGB_Process.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716672541796 "|DE1_SOC_D8M_LB_RTL|RGB_Process:p1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "blueGray RGB_Process.v(34) " "Verilog HDL Always Construct warning at RGB_Process.v(34): inferring latch(es) for variable \"blueGray\", which holds its previous value in one or more paths through the always construct" {  } { { "V/RGB_Process.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716672541796 "|DE1_SOC_D8M_LB_RTL|RGB_Process:p1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "intensityTotal RGB_Process.v(34) " "Verilog HDL Always Construct warning at RGB_Process.v(34): inferring latch(es) for variable \"intensityTotal\", which holds its previous value in one or more paths through the always construct" {  } { { "V/RGB_Process.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716672541796 "|DE1_SOC_D8M_LB_RTL|RGB_Process:p1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "calcmIntensity RGB_Process.v(34) " "Verilog HDL Always Construct warning at RGB_Process.v(34): inferring latch(es) for variable \"calcmIntensity\", which holds its previous value in one or more paths through the always construct" {  } { { "V/RGB_Process.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716672541796 "|DE1_SOC_D8M_LB_RTL|RGB_Process:p1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "meanIntensity RGB_Process.v(34) " "Verilog HDL Always Construct warning at RGB_Process.v(34): inferring latch(es) for variable \"meanIntensity\", which holds its previous value in one or more paths through the always construct" {  } { { "V/RGB_Process.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716672541796 "|DE1_SOC_D8M_LB_RTL|RGB_Process:p1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "intensityTotalNew RGB_Process.v(34) " "Verilog HDL Always Construct warning at RGB_Process.v(34): inferring latch(es) for variable \"intensityTotalNew\", which holds its previous value in one or more paths through the always construct" {  } { { "V/RGB_Process.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/V/RGB_Process.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716672541796 "|DE1_SOC_D8M_LB_RTL|RGB_Process:p1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blur_5x5 blur_5x5:blur " "Elaborating entity \"blur_5x5\" for hierarchy \"blur_5x5:blur\"" {  } { { "de1_soc_d8m_lb_rtl.v" "blur" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541796 ""}
{ "Warning" "WSGN_SEARCH_FILE" "m10k_line_buff.v 1 1 " "Using design file m10k_line_buff.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 M10K_line_buff " "Found entity 1: M10K_line_buff" {  } { { "m10k_line_buff.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/m10k_line_buff.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541809 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716672541809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "M10K_line_buff blur_5x5:blur\|M10K_line_buff:M10K_R " "Elaborating entity \"M10K_line_buff\" for hierarchy \"blur_5x5:blur\|M10K_line_buff:M10K_R\"" {  } { { "blur_5x5.v" "M10K_R" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_5x5.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blur_control blur_5x5:blur\|blur_control:blur_con_R " "Elaborating entity \"blur_control\" for hierarchy \"blur_5x5:blur\|blur_control:blur_con_R\"" {  } { { "blur_5x5.v" "blur_con_R" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_5x5.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541818 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rows_written blur_control.v(101) " "Verilog HDL Always Construct warning at blur_control.v(101): variable \"rows_written\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rows_written blur_control.v(107) " "Verilog HDL Always Construct warning at blur_control.v(107): variable \"rows_written\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rows_written blur_control.v(99) " "Verilog HDL Always Construct warning at blur_control.v(99): inferring latch(es) for variable \"rows_written\", which holds its previous value in one or more paths through the always construct" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 99 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "blur_control.v(218) " "Verilog HDL Case Statement warning at blur_control.v(218): incomplete case statement has no default case item" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out blur_control.v(218) " "Verilog HDL Always Construct warning at blur_control.v(218): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "blur_control.v(346) " "Verilog HDL Case Statement warning at blur_control.v(346): incomplete case statement has no default case item" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 346 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_buff_en blur_control.v(346) " "Verilog HDL Always Construct warning at blur_control.v(346): inferring latch(es) for variable \"rd_buff_en\", which holds its previous value in one or more paths through the always construct" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 346 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_buff_en\[0\] blur_control.v(346) " "Inferred latch for \"rd_buff_en\[0\]\" at blur_control.v(346)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_buff_en\[1\] blur_control.v(346) " "Inferred latch for \"rd_buff_en\[1\]\" at blur_control.v(346)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_buff_en\[2\] blur_control.v(346) " "Inferred latch for \"rd_buff_en\[2\]\" at blur_control.v(346)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_buff_en\[3\] blur_control.v(346) " "Inferred latch for \"rd_buff_en\[3\]\" at blur_control.v(346)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_buff_en\[4\] blur_control.v(346) " "Inferred latch for \"rd_buff_en\[4\]\" at blur_control.v(346)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_buff_en\[5\] blur_control.v(346) " "Inferred latch for \"rd_buff_en\[5\]\" at blur_control.v(346)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 346 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] blur_control.v(218) " "Inferred latch for \"data_out\[0\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] blur_control.v(218) " "Inferred latch for \"data_out\[1\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] blur_control.v(218) " "Inferred latch for \"data_out\[2\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] blur_control.v(218) " "Inferred latch for \"data_out\[3\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] blur_control.v(218) " "Inferred latch for \"data_out\[4\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] blur_control.v(218) " "Inferred latch for \"data_out\[5\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] blur_control.v(218) " "Inferred latch for \"data_out\[6\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] blur_control.v(218) " "Inferred latch for \"data_out\[7\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] blur_control.v(218) " "Inferred latch for \"data_out\[8\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] blur_control.v(218) " "Inferred latch for \"data_out\[9\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] blur_control.v(218) " "Inferred latch for \"data_out\[10\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] blur_control.v(218) " "Inferred latch for \"data_out\[11\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] blur_control.v(218) " "Inferred latch for \"data_out\[12\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] blur_control.v(218) " "Inferred latch for \"data_out\[13\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] blur_control.v(218) " "Inferred latch for \"data_out\[14\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] blur_control.v(218) " "Inferred latch for \"data_out\[15\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[16\] blur_control.v(218) " "Inferred latch for \"data_out\[16\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[17\] blur_control.v(218) " "Inferred latch for \"data_out\[17\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[18\] blur_control.v(218) " "Inferred latch for \"data_out\[18\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[19\] blur_control.v(218) " "Inferred latch for \"data_out\[19\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[20\] blur_control.v(218) " "Inferred latch for \"data_out\[20\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[21\] blur_control.v(218) " "Inferred latch for \"data_out\[21\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[22\] blur_control.v(218) " "Inferred latch for \"data_out\[22\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[23\] blur_control.v(218) " "Inferred latch for \"data_out\[23\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[24\] blur_control.v(218) " "Inferred latch for \"data_out\[24\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[25\] blur_control.v(218) " "Inferred latch for \"data_out\[25\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[26\] blur_control.v(218) " "Inferred latch for \"data_out\[26\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[27\] blur_control.v(218) " "Inferred latch for \"data_out\[27\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[28\] blur_control.v(218) " "Inferred latch for \"data_out\[28\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[29\] blur_control.v(218) " "Inferred latch for \"data_out\[29\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[30\] blur_control.v(218) " "Inferred latch for \"data_out\[30\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[31\] blur_control.v(218) " "Inferred latch for \"data_out\[31\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[32\] blur_control.v(218) " "Inferred latch for \"data_out\[32\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[33\] blur_control.v(218) " "Inferred latch for \"data_out\[33\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[34\] blur_control.v(218) " "Inferred latch for \"data_out\[34\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[35\] blur_control.v(218) " "Inferred latch for \"data_out\[35\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[36\] blur_control.v(218) " "Inferred latch for \"data_out\[36\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[37\] blur_control.v(218) " "Inferred latch for \"data_out\[37\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[38\] blur_control.v(218) " "Inferred latch for \"data_out\[38\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[39\] blur_control.v(218) " "Inferred latch for \"data_out\[39\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[40\] blur_control.v(218) " "Inferred latch for \"data_out\[40\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[41\] blur_control.v(218) " "Inferred latch for \"data_out\[41\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[42\] blur_control.v(218) " "Inferred latch for \"data_out\[42\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[43\] blur_control.v(218) " "Inferred latch for \"data_out\[43\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[44\] blur_control.v(218) " "Inferred latch for \"data_out\[44\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[45\] blur_control.v(218) " "Inferred latch for \"data_out\[45\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[46\] blur_control.v(218) " "Inferred latch for \"data_out\[46\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[47\] blur_control.v(218) " "Inferred latch for \"data_out\[47\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[48\] blur_control.v(218) " "Inferred latch for \"data_out\[48\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[49\] blur_control.v(218) " "Inferred latch for \"data_out\[49\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[50\] blur_control.v(218) " "Inferred latch for \"data_out\[50\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[51\] blur_control.v(218) " "Inferred latch for \"data_out\[51\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[52\] blur_control.v(218) " "Inferred latch for \"data_out\[52\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[53\] blur_control.v(218) " "Inferred latch for \"data_out\[53\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[54\] blur_control.v(218) " "Inferred latch for \"data_out\[54\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[55\] blur_control.v(218) " "Inferred latch for \"data_out\[55\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[56\] blur_control.v(218) " "Inferred latch for \"data_out\[56\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[57\] blur_control.v(218) " "Inferred latch for \"data_out\[57\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[58\] blur_control.v(218) " "Inferred latch for \"data_out\[58\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[59\] blur_control.v(218) " "Inferred latch for \"data_out\[59\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[60\] blur_control.v(218) " "Inferred latch for \"data_out\[60\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[61\] blur_control.v(218) " "Inferred latch for \"data_out\[61\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[62\] blur_control.v(218) " "Inferred latch for \"data_out\[62\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[63\] blur_control.v(218) " "Inferred latch for \"data_out\[63\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[64\] blur_control.v(218) " "Inferred latch for \"data_out\[64\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[65\] blur_control.v(218) " "Inferred latch for \"data_out\[65\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[66\] blur_control.v(218) " "Inferred latch for \"data_out\[66\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[67\] blur_control.v(218) " "Inferred latch for \"data_out\[67\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[68\] blur_control.v(218) " "Inferred latch for \"data_out\[68\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[69\] blur_control.v(218) " "Inferred latch for \"data_out\[69\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[70\] blur_control.v(218) " "Inferred latch for \"data_out\[70\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[71\] blur_control.v(218) " "Inferred latch for \"data_out\[71\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[72\] blur_control.v(218) " "Inferred latch for \"data_out\[72\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[73\] blur_control.v(218) " "Inferred latch for \"data_out\[73\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[74\] blur_control.v(218) " "Inferred latch for \"data_out\[74\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[75\] blur_control.v(218) " "Inferred latch for \"data_out\[75\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[76\] blur_control.v(218) " "Inferred latch for \"data_out\[76\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[77\] blur_control.v(218) " "Inferred latch for \"data_out\[77\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[78\] blur_control.v(218) " "Inferred latch for \"data_out\[78\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[79\] blur_control.v(218) " "Inferred latch for \"data_out\[79\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[80\] blur_control.v(218) " "Inferred latch for \"data_out\[80\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[81\] blur_control.v(218) " "Inferred latch for \"data_out\[81\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[82\] blur_control.v(218) " "Inferred latch for \"data_out\[82\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[83\] blur_control.v(218) " "Inferred latch for \"data_out\[83\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[84\] blur_control.v(218) " "Inferred latch for \"data_out\[84\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[85\] blur_control.v(218) " "Inferred latch for \"data_out\[85\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[86\] blur_control.v(218) " "Inferred latch for \"data_out\[86\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[87\] blur_control.v(218) " "Inferred latch for \"data_out\[87\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[88\] blur_control.v(218) " "Inferred latch for \"data_out\[88\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[89\] blur_control.v(218) " "Inferred latch for \"data_out\[89\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[90\] blur_control.v(218) " "Inferred latch for \"data_out\[90\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[91\] blur_control.v(218) " "Inferred latch for \"data_out\[91\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[92\] blur_control.v(218) " "Inferred latch for \"data_out\[92\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[93\] blur_control.v(218) " "Inferred latch for \"data_out\[93\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[94\] blur_control.v(218) " "Inferred latch for \"data_out\[94\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[95\] blur_control.v(218) " "Inferred latch for \"data_out\[95\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[96\] blur_control.v(218) " "Inferred latch for \"data_out\[96\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[97\] blur_control.v(218) " "Inferred latch for \"data_out\[97\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[98\] blur_control.v(218) " "Inferred latch for \"data_out\[98\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[99\] blur_control.v(218) " "Inferred latch for \"data_out\[99\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[100\] blur_control.v(218) " "Inferred latch for \"data_out\[100\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[101\] blur_control.v(218) " "Inferred latch for \"data_out\[101\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[102\] blur_control.v(218) " "Inferred latch for \"data_out\[102\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[103\] blur_control.v(218) " "Inferred latch for \"data_out\[103\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[104\] blur_control.v(218) " "Inferred latch for \"data_out\[104\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[105\] blur_control.v(218) " "Inferred latch for \"data_out\[105\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[106\] blur_control.v(218) " "Inferred latch for \"data_out\[106\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[107\] blur_control.v(218) " "Inferred latch for \"data_out\[107\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[108\] blur_control.v(218) " "Inferred latch for \"data_out\[108\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[109\] blur_control.v(218) " "Inferred latch for \"data_out\[109\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[110\] blur_control.v(218) " "Inferred latch for \"data_out\[110\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[111\] blur_control.v(218) " "Inferred latch for \"data_out\[111\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[112\] blur_control.v(218) " "Inferred latch for \"data_out\[112\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[113\] blur_control.v(218) " "Inferred latch for \"data_out\[113\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[114\] blur_control.v(218) " "Inferred latch for \"data_out\[114\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[115\] blur_control.v(218) " "Inferred latch for \"data_out\[115\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[116\] blur_control.v(218) " "Inferred latch for \"data_out\[116\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[117\] blur_control.v(218) " "Inferred latch for \"data_out\[117\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[118\] blur_control.v(218) " "Inferred latch for \"data_out\[118\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[119\] blur_control.v(218) " "Inferred latch for \"data_out\[119\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[120\] blur_control.v(218) " "Inferred latch for \"data_out\[120\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[121\] blur_control.v(218) " "Inferred latch for \"data_out\[121\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[122\] blur_control.v(218) " "Inferred latch for \"data_out\[122\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[123\] blur_control.v(218) " "Inferred latch for \"data_out\[123\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[124\] blur_control.v(218) " "Inferred latch for \"data_out\[124\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[125\] blur_control.v(218) " "Inferred latch for \"data_out\[125\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[126\] blur_control.v(218) " "Inferred latch for \"data_out\[126\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[127\] blur_control.v(218) " "Inferred latch for \"data_out\[127\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[128\] blur_control.v(218) " "Inferred latch for \"data_out\[128\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[129\] blur_control.v(218) " "Inferred latch for \"data_out\[129\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541822 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[130\] blur_control.v(218) " "Inferred latch for \"data_out\[130\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[131\] blur_control.v(218) " "Inferred latch for \"data_out\[131\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[132\] blur_control.v(218) " "Inferred latch for \"data_out\[132\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[133\] blur_control.v(218) " "Inferred latch for \"data_out\[133\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[134\] blur_control.v(218) " "Inferred latch for \"data_out\[134\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[135\] blur_control.v(218) " "Inferred latch for \"data_out\[135\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[136\] blur_control.v(218) " "Inferred latch for \"data_out\[136\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[137\] blur_control.v(218) " "Inferred latch for \"data_out\[137\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[138\] blur_control.v(218) " "Inferred latch for \"data_out\[138\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[139\] blur_control.v(218) " "Inferred latch for \"data_out\[139\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[140\] blur_control.v(218) " "Inferred latch for \"data_out\[140\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[141\] blur_control.v(218) " "Inferred latch for \"data_out\[141\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[142\] blur_control.v(218) " "Inferred latch for \"data_out\[142\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[143\] blur_control.v(218) " "Inferred latch for \"data_out\[143\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[144\] blur_control.v(218) " "Inferred latch for \"data_out\[144\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[145\] blur_control.v(218) " "Inferred latch for \"data_out\[145\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[146\] blur_control.v(218) " "Inferred latch for \"data_out\[146\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[147\] blur_control.v(218) " "Inferred latch for \"data_out\[147\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[148\] blur_control.v(218) " "Inferred latch for \"data_out\[148\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[149\] blur_control.v(218) " "Inferred latch for \"data_out\[149\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[150\] blur_control.v(218) " "Inferred latch for \"data_out\[150\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[151\] blur_control.v(218) " "Inferred latch for \"data_out\[151\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[152\] blur_control.v(218) " "Inferred latch for \"data_out\[152\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[153\] blur_control.v(218) " "Inferred latch for \"data_out\[153\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[154\] blur_control.v(218) " "Inferred latch for \"data_out\[154\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[155\] blur_control.v(218) " "Inferred latch for \"data_out\[155\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[156\] blur_control.v(218) " "Inferred latch for \"data_out\[156\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[157\] blur_control.v(218) " "Inferred latch for \"data_out\[157\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[158\] blur_control.v(218) " "Inferred latch for \"data_out\[158\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[159\] blur_control.v(218) " "Inferred latch for \"data_out\[159\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[160\] blur_control.v(218) " "Inferred latch for \"data_out\[160\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[161\] blur_control.v(218) " "Inferred latch for \"data_out\[161\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[162\] blur_control.v(218) " "Inferred latch for \"data_out\[162\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[163\] blur_control.v(218) " "Inferred latch for \"data_out\[163\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[164\] blur_control.v(218) " "Inferred latch for \"data_out\[164\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[165\] blur_control.v(218) " "Inferred latch for \"data_out\[165\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[166\] blur_control.v(218) " "Inferred latch for \"data_out\[166\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[167\] blur_control.v(218) " "Inferred latch for \"data_out\[167\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[168\] blur_control.v(218) " "Inferred latch for \"data_out\[168\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[169\] blur_control.v(218) " "Inferred latch for \"data_out\[169\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[170\] blur_control.v(218) " "Inferred latch for \"data_out\[170\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[171\] blur_control.v(218) " "Inferred latch for \"data_out\[171\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[172\] blur_control.v(218) " "Inferred latch for \"data_out\[172\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[173\] blur_control.v(218) " "Inferred latch for \"data_out\[173\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[174\] blur_control.v(218) " "Inferred latch for \"data_out\[174\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[175\] blur_control.v(218) " "Inferred latch for \"data_out\[175\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[176\] blur_control.v(218) " "Inferred latch for \"data_out\[176\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[177\] blur_control.v(218) " "Inferred latch for \"data_out\[177\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[178\] blur_control.v(218) " "Inferred latch for \"data_out\[178\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[179\] blur_control.v(218) " "Inferred latch for \"data_out\[179\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[180\] blur_control.v(218) " "Inferred latch for \"data_out\[180\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[181\] blur_control.v(218) " "Inferred latch for \"data_out\[181\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[182\] blur_control.v(218) " "Inferred latch for \"data_out\[182\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[183\] blur_control.v(218) " "Inferred latch for \"data_out\[183\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[184\] blur_control.v(218) " "Inferred latch for \"data_out\[184\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[185\] blur_control.v(218) " "Inferred latch for \"data_out\[185\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[186\] blur_control.v(218) " "Inferred latch for \"data_out\[186\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[187\] blur_control.v(218) " "Inferred latch for \"data_out\[187\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[188\] blur_control.v(218) " "Inferred latch for \"data_out\[188\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[189\] blur_control.v(218) " "Inferred latch for \"data_out\[189\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[190\] blur_control.v(218) " "Inferred latch for \"data_out\[190\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[191\] blur_control.v(218) " "Inferred latch for \"data_out\[191\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[192\] blur_control.v(218) " "Inferred latch for \"data_out\[192\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[193\] blur_control.v(218) " "Inferred latch for \"data_out\[193\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[194\] blur_control.v(218) " "Inferred latch for \"data_out\[194\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[195\] blur_control.v(218) " "Inferred latch for \"data_out\[195\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[196\] blur_control.v(218) " "Inferred latch for \"data_out\[196\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[197\] blur_control.v(218) " "Inferred latch for \"data_out\[197\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[198\] blur_control.v(218) " "Inferred latch for \"data_out\[198\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[199\] blur_control.v(218) " "Inferred latch for \"data_out\[199\]\" at blur_control.v(218)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rows_written\[0\] blur_control.v(105) " "Inferred latch for \"rows_written\[0\]\" at blur_control.v(105)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rows_written\[1\] blur_control.v(105) " "Inferred latch for \"rows_written\[1\]\" at blur_control.v(105)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rows_written\[2\] blur_control.v(105) " "Inferred latch for \"rows_written\[2\]\" at blur_control.v(105)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rows_written\[3\] blur_control.v(105) " "Inferred latch for \"rows_written\[3\]\" at blur_control.v(105)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rows_written\[4\] blur_control.v(105) " "Inferred latch for \"rows_written\[4\]\" at blur_control.v(105)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rows_written\[5\] blur_control.v(105) " "Inferred latch for \"rows_written\[5\]\" at blur_control.v(105)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rows_written\[6\] blur_control.v(105) " "Inferred latch for \"rows_written\[6\]\" at blur_control.v(105)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rows_written\[7\] blur_control.v(105) " "Inferred latch for \"rows_written\[7\]\" at blur_control.v(105)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rows_written\[8\] blur_control.v(105) " "Inferred latch for \"rows_written\[8\]\" at blur_control.v(105)" {  } { { "blur_control.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "row_buffer blur_5x5:blur\|blur_control:blur_con_R\|row_buffer:MK0 " "Elaborating entity \"row_buffer\" for hierarchy \"blur_5x5:blur\|blur_control:blur_con_R\|row_buffer:MK0\"" {  } { { "blur_control.v" "MK0" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_control.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541829 ""}
{ "Warning" "WVRFX_VERI_NO_RAM_INFERRED" "mem_block \"M10K\" row_buffer.v(11) " "Verilog HDL warning at row_buffer.v(11): can't infer memory for variable 'mem_block' with attribute '\"M10K\"'." {  } { { "row_buffer.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/row_buffer.v" 11 0 0 } }  } 0 10999 "Verilog HDL warning at %3!s!: can't infer memory for variable '%1!s!' with attribute '%2!s!'." 0 0 "Analysis & Synthesis" 0 -1 1716672541866 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R|row_buffer:MK0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 row_buffer.v(67) " "Verilog HDL assignment warning at row_buffer.v(67): truncated value with size 32 to match size of target (10)" {  } { { "row_buffer.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/row_buffer.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672541866 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|blur_control:blur_con_R|row_buffer:MK0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram blur_5x5:blur\|blur_control:blur_con_R\|row_buffer:MK0\|altsyncram:mem_block\[0\]\[7\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"blur_5x5:blur\|blur_control:blur_con_R\|row_buffer:MK0\|altsyncram:mem_block\[0\]\[7\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541874 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "blur_5x5:blur\|blur_control:blur_con_R\|row_buffer:MK0\|altsyncram:mem_block\[0\]\[7\]__1 " "Elaborated megafunction instantiation \"blur_5x5:blur\|blur_control:blur_con_R\|row_buffer:MK0\|altsyncram:mem_block\[0\]\[7\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "blur_5x5:blur\|blur_control:blur_con_R\|row_buffer:MK0\|altsyncram:mem_block\[0\]\[7\]__1 " "Instantiated megafunction \"blur_5x5:blur\|blur_control:blur_con_R\|row_buffer:MK0\|altsyncram:mem_block\[0\]\[7\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716672541874 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716672541874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7oo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7oo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7oo1 " "Found entity 1: altsyncram_7oo1" {  } { { "db/altsyncram_7oo1.tdf" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/db/altsyncram_7oo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716672541918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672541918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7oo1 blur_5x5:blur\|blur_control:blur_con_R\|row_buffer:MK0\|altsyncram:mem_block\[0\]\[7\]__1\|altsyncram_7oo1:auto_generated " "Elaborating entity \"altsyncram_7oo1\" for hierarchy \"blur_5x5:blur\|blur_control:blur_con_R\|row_buffer:MK0\|altsyncram:mem_block\[0\]\[7\]__1\|altsyncram_7oo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672541918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convolution blur_5x5:blur\|convolution:MAC_R " "Elaborating entity \"convolution\" for hierarchy \"blur_5x5:blur\|convolution:MAC_R\"" {  } { { "blur_5x5.v" "MAC_R" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/blur_5x5.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672542156 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "index convolution.v(60) " "Verilog HDL Always Construct warning at convolution.v(60): inferring latch(es) for variable \"index\", which holds its previous value in one or more paths through the always construct" {  } { { "convolution.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/convolution.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716672542156 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|convolution:MAC_R"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum_data convolution.v(60) " "Verilog HDL Always Construct warning at convolution.v(60): inferring latch(es) for variable \"sum_data\", which holds its previous value in one or more paths through the always construct" {  } { { "convolution.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/convolution.v" 60 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716672542156 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|convolution:MAC_R"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 convolution.v(77) " "Verilog HDL assignment warning at convolution.v(77): truncated value with size 32 to match size of target (8)" {  } { { "convolution.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/convolution.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542156 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|convolution:MAC_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_data\[0\] convolution.v(60) " "Inferred latch for \"sum_data\[0\]\" at convolution.v(60)" {  } { { "convolution.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/convolution.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672542156 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|convolution:MAC_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_data\[1\] convolution.v(60) " "Inferred latch for \"sum_data\[1\]\" at convolution.v(60)" {  } { { "convolution.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/convolution.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672542156 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|convolution:MAC_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_data\[2\] convolution.v(60) " "Inferred latch for \"sum_data\[2\]\" at convolution.v(60)" {  } { { "convolution.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/convolution.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672542156 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|convolution:MAC_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_data\[3\] convolution.v(60) " "Inferred latch for \"sum_data\[3\]\" at convolution.v(60)" {  } { { "convolution.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/convolution.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672542156 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|convolution:MAC_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_data\[4\] convolution.v(60) " "Inferred latch for \"sum_data\[4\]\" at convolution.v(60)" {  } { { "convolution.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/convolution.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672542156 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|convolution:MAC_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_data\[5\] convolution.v(60) " "Inferred latch for \"sum_data\[5\]\" at convolution.v(60)" {  } { { "convolution.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/convolution.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672542156 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|convolution:MAC_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_data\[6\] convolution.v(60) " "Inferred latch for \"sum_data\[6\]\" at convolution.v(60)" {  } { { "convolution.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/convolution.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672542156 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|convolution:MAC_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_data\[7\] convolution.v(60) " "Inferred latch for \"sum_data\[7\]\" at convolution.v(60)" {  } { { "convolution.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/convolution.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672542156 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|convolution:MAC_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_data\[8\] convolution.v(60) " "Inferred latch for \"sum_data\[8\]\" at convolution.v(60)" {  } { { "convolution.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/convolution.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672542156 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|convolution:MAC_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_data\[9\] convolution.v(60) " "Inferred latch for \"sum_data\[9\]\" at convolution.v(60)" {  } { { "convolution.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/convolution.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672542156 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|convolution:MAC_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_data\[10\] convolution.v(60) " "Inferred latch for \"sum_data\[10\]\" at convolution.v(60)" {  } { { "convolution.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/convolution.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672542156 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|convolution:MAC_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_data\[11\] convolution.v(60) " "Inferred latch for \"sum_data\[11\]\" at convolution.v(60)" {  } { { "convolution.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/convolution.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672542156 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|convolution:MAC_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_data\[12\] convolution.v(60) " "Inferred latch for \"sum_data\[12\]\" at convolution.v(60)" {  } { { "convolution.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/convolution.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672542156 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|convolution:MAC_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_data\[13\] convolution.v(60) " "Inferred latch for \"sum_data\[13\]\" at convolution.v(60)" {  } { { "convolution.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/convolution.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672542156 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|convolution:MAC_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_data\[14\] convolution.v(60) " "Inferred latch for \"sum_data\[14\]\" at convolution.v(60)" {  } { { "convolution.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/convolution.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672542156 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|convolution:MAC_R"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sum_data\[15\] convolution.v(60) " "Inferred latch for \"sum_data\[15\]\" at convolution.v(60)" {  } { { "convolution.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/convolution.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672542156 "|DE1_SOC_D8M_LB_RTL|blur_5x5:blur|convolution:MAC_R"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cursor cursor:c_proc " "Elaborating entity \"cursor\" for hierarchy \"cursor:c_proc\"" {  } { { "de1_soc_d8m_lb_rtl.v" "c_proc" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672542788 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rect_draw_ready cursor.v(193) " "Verilog HDL Always Construct warning at cursor.v(193): inferring latch(es) for variable \"rect_draw_ready\", which holds its previous value in one or more paths through the always construct" {  } { { "cursor.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v" 193 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1716672542791 "|DE1_SOC_D8M_LB_RTL|cursor:c_proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 cursor.v(307) " "Verilog HDL assignment warning at cursor.v(307): truncated value with size 32 to match size of target (22)" {  } { { "cursor.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542791 "|DE1_SOC_D8M_LB_RTL|cursor:c_proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 cursor.v(312) " "Verilog HDL assignment warning at cursor.v(312): truncated value with size 32 to match size of target (22)" {  } { { "cursor.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542791 "|DE1_SOC_D8M_LB_RTL|cursor:c_proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 cursor.v(330) " "Verilog HDL assignment warning at cursor.v(330): truncated value with size 32 to match size of target (13)" {  } { { "cursor.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542791 "|DE1_SOC_D8M_LB_RTL|cursor:c_proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 cursor.v(331) " "Verilog HDL assignment warning at cursor.v(331): truncated value with size 32 to match size of target (13)" {  } { { "cursor.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542791 "|DE1_SOC_D8M_LB_RTL|cursor:c_proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 cursor.v(335) " "Verilog HDL assignment warning at cursor.v(335): truncated value with size 32 to match size of target (13)" {  } { { "cursor.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v" 335 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542791 "|DE1_SOC_D8M_LB_RTL|cursor:c_proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 cursor.v(336) " "Verilog HDL assignment warning at cursor.v(336): truncated value with size 32 to match size of target (13)" {  } { { "cursor.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542791 "|DE1_SOC_D8M_LB_RTL|cursor:c_proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 cursor.v(343) " "Verilog HDL assignment warning at cursor.v(343): truncated value with size 32 to match size of target (13)" {  } { { "cursor.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542791 "|DE1_SOC_D8M_LB_RTL|cursor:c_proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 cursor.v(344) " "Verilog HDL assignment warning at cursor.v(344): truncated value with size 32 to match size of target (13)" {  } { { "cursor.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542791 "|DE1_SOC_D8M_LB_RTL|cursor:c_proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 cursor.v(348) " "Verilog HDL assignment warning at cursor.v(348): truncated value with size 32 to match size of target (13)" {  } { { "cursor.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542791 "|DE1_SOC_D8M_LB_RTL|cursor:c_proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 cursor.v(349) " "Verilog HDL assignment warning at cursor.v(349): truncated value with size 32 to match size of target (13)" {  } { { "cursor.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542791 "|DE1_SOC_D8M_LB_RTL|cursor:c_proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 cursor.v(356) " "Verilog HDL assignment warning at cursor.v(356): truncated value with size 32 to match size of target (13)" {  } { { "cursor.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542791 "|DE1_SOC_D8M_LB_RTL|cursor:c_proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 cursor.v(357) " "Verilog HDL assignment warning at cursor.v(357): truncated value with size 32 to match size of target (13)" {  } { { "cursor.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542791 "|DE1_SOC_D8M_LB_RTL|cursor:c_proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 cursor.v(361) " "Verilog HDL assignment warning at cursor.v(361): truncated value with size 32 to match size of target (13)" {  } { { "cursor.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542791 "|DE1_SOC_D8M_LB_RTL|cursor:c_proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 cursor.v(362) " "Verilog HDL assignment warning at cursor.v(362): truncated value with size 32 to match size of target (13)" {  } { { "cursor.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542791 "|DE1_SOC_D8M_LB_RTL|cursor:c_proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 cursor.v(369) " "Verilog HDL assignment warning at cursor.v(369): truncated value with size 32 to match size of target (13)" {  } { { "cursor.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542791 "|DE1_SOC_D8M_LB_RTL|cursor:c_proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 cursor.v(370) " "Verilog HDL assignment warning at cursor.v(370): truncated value with size 32 to match size of target (13)" {  } { { "cursor.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542791 "|DE1_SOC_D8M_LB_RTL|cursor:c_proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 cursor.v(374) " "Verilog HDL assignment warning at cursor.v(374): truncated value with size 32 to match size of target (13)" {  } { { "cursor.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542791 "|DE1_SOC_D8M_LB_RTL|cursor:c_proc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 cursor.v(375) " "Verilog HDL assignment warning at cursor.v(375): truncated value with size 32 to match size of target (13)" {  } { { "cursor.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542791 "|DE1_SOC_D8M_LB_RTL|cursor:c_proc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rect_draw_ready cursor.v(252) " "Inferred latch for \"rect_draw_ready\" at cursor.v(252)" {  } { { "cursor.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/cursor.v" 252 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716672542791 "|DE1_SOC_D8M_LB_RTL|cursor:c_proc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect edge_detect:edger " "Elaborating entity \"edge_detect\" for hierarchy \"edge_detect:edger\"" {  } { { "de1_soc_d8m_lb_rtl.v" "edger" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/de1_soc_d8m_lb_rtl.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672542794 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done_edge_R edge_detect.v(24) " "Verilog HDL or VHDL warning at edge_detect.v(24): object \"done_edge_R\" assigned a value but never read" {  } { { "edge_detect.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716672542794 "|DE1_SOC_D8M_LB_RTL|edge_detect:edger"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done_edge_G edge_detect.v(24) " "Verilog HDL or VHDL warning at edge_detect.v(24): object \"done_edge_G\" assigned a value but never read" {  } { { "edge_detect.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716672542794 "|DE1_SOC_D8M_LB_RTL|edge_detect:edger"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done_edge_B edge_detect.v(24) " "Verilog HDL or VHDL warning at edge_detect.v(24): object \"done_edge_B\" assigned a value but never read" {  } { { "edge_detect.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716672542794 "|DE1_SOC_D8M_LB_RTL|edge_detect:edger"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "first_flag edge_detect.v(741) " "Verilog HDL or VHDL warning at edge_detect.v(741): object \"first_flag\" assigned a value but never read" {  } { { "edge_detect.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v" 741 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716672542794 "|DE1_SOC_D8M_LB_RTL|edge_detect:edger"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 edge_detect.v(642) " "Verilog HDL assignment warning at edge_detect.v(642): truncated value with size 32 to match size of target (2)" {  } { { "edge_detect.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542794 "|DE1_SOC_D8M_LB_RTL|edge_detect:edger"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 edge_detect.v(647) " "Verilog HDL assignment warning at edge_detect.v(647): truncated value with size 32 to match size of target (9)" {  } { { "edge_detect.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542794 "|DE1_SOC_D8M_LB_RTL|edge_detect:edger"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 edge_detect.v(662) " "Verilog HDL assignment warning at edge_detect.v(662): truncated value with size 32 to match size of target (10)" {  } { { "edge_detect.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542794 "|DE1_SOC_D8M_LB_RTL|edge_detect:edger"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 edge_detect.v(665) " "Verilog HDL assignment warning at edge_detect.v(665): truncated value with size 32 to match size of target (9)" {  } { { "edge_detect.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542794 "|DE1_SOC_D8M_LB_RTL|edge_detect:edger"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 edge_detect.v(679) " "Verilog HDL assignment warning at edge_detect.v(679): truncated value with size 32 to match size of target (10)" {  } { { "edge_detect.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542794 "|DE1_SOC_D8M_LB_RTL|edge_detect:edger"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 edge_detect.v(682) " "Verilog HDL assignment warning at edge_detect.v(682): truncated value with size 32 to match size of target (9)" {  } { { "edge_detect.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542794 "|DE1_SOC_D8M_LB_RTL|edge_detect:edger"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 edge_detect.v(694) " "Verilog HDL assignment warning at edge_detect.v(694): truncated value with size 32 to match size of target (10)" {  } { { "edge_detect.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542794 "|DE1_SOC_D8M_LB_RTL|edge_detect:edger"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 edge_detect.v(697) " "Verilog HDL assignment warning at edge_detect.v(697): truncated value with size 32 to match size of target (9)" {  } { { "edge_detect.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542794 "|DE1_SOC_D8M_LB_RTL|edge_detect:edger"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 edge_detect.v(709) " "Verilog HDL assignment warning at edge_detect.v(709): truncated value with size 32 to match size of target (10)" {  } { { "edge_detect.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542794 "|DE1_SOC_D8M_LB_RTL|edge_detect:edger"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 edge_detect.v(712) " "Verilog HDL assignment warning at edge_detect.v(712): truncated value with size 32 to match size of target (9)" {  } { { "edge_detect.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542794 "|DE1_SOC_D8M_LB_RTL|edge_detect:edger"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 edge_detect.v(781) " "Verilog HDL assignment warning at edge_detect.v(781): truncated value with size 32 to match size of target (19)" {  } { { "edge_detect.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542794 "|DE1_SOC_D8M_LB_RTL|edge_detect:edger"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "edge_R_out edge_detect.v(9) " "Output port \"edge_R_out\" at edge_detect.v(9) has no driver" {  } { { "edge_detect.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716672542794 "|DE1_SOC_D8M_LB_RTL|edge_detect:edger"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "edge_G_out edge_detect.v(10) " "Output port \"edge_G_out\" at edge_detect.v(10) has no driver" {  } { { "edge_detect.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716672542794 "|DE1_SOC_D8M_LB_RTL|edge_detect:edger"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "edge_B_out edge_detect.v(11) " "Output port \"edge_B_out\" at edge_detect.v(11) has no driver" {  } { { "edge_detect.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716672542794 "|DE1_SOC_D8M_LB_RTL|edge_detect:edger"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "greyscale edge_detect:edger\|greyscale:grey " "Elaborating entity \"greyscale\" for hierarchy \"edge_detect:edger\|greyscale:grey\"" {  } { { "edge_detect.v" "grey" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672542798 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 greyscale.v(15) " "Verilog HDL assignment warning at greyscale.v(15): truncated value with size 32 to match size of target (16)" {  } { { "greyscale.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/greyscale.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542799 "|DE1_SOC_D8M_LB_RTL|edge_detect:edger|greyscale:grey"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "img_row edge_detect:edger\|img_row:M10K_0 " "Elaborating entity \"img_row\" for hierarchy \"edge_detect:edger\|img_row:M10K_0\"" {  } { { "edge_detect.v" "M10K_0" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/edge_detect.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716672542799 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "row img_row.v(34) " "Verilog HDL warning at img_row.v(34): initial value for variable row should be constant" {  } { { "img_row.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/img_row.v" 34 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1716672542895 "|DE1_SOC_D8M_LB_RTL|edge_detect:edger|img_row:M10K_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 img_row.v(59) " "Verilog HDL assignment warning at img_row.v(59): truncated value with size 32 to match size of target (10)" {  } { { "img_row.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/img_row.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672542904 "|DE1_SOC_D8M_LB_RTL|edge_detect:edger|img_row:M10K_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 img_row.v(89) " "Verilog HDL assignment warning at img_row.v(89): truncated value with size 32 to match size of target (10)" {  } { { "img_row.v" "" { Text "C:/Users/amaan/Documents/WinterQtr2024/EEC181A/final/Edge_Detection_181/DE1_SOC_D8M_LB_RTL/img_row.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716672543014 "|DE1_SOC_D8M_LB_RTL|edge_detect:edger|img_row:M10K_0"}
