[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Hbfp|Hbfp>io_result",
    "sources":[
      "~Hbfp|Hbfp>io_exp_a",
      "~Hbfp|Hbfp>io_exp_b"
    ]
  }
]