$version Generated by VerilatedVcd $end
$date Tue May  7 14:39:17 2019
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 "S clk_i $end
  $var wire 12 "_ commit_rename_i [11:0] $end
  $var wire  1 "^ commit_v_i $end
  $var wire 57 "U decoded_i [56:0] $end
  $var wire  1 "W decoded_v_i $end
  $var wire  1 "] issue_rename_ready_i $end
  $var wire  1 "` mispredict_i $end
  $var wire  1 "X rename_decode_ready_o $end
  $var wire 74 "Y renamed_o [73:0] $end
  $var wire  1 "\ renamed_v_o $end
  $var wire  1 "T reset_i $end
  $scope module $unit $end
   $var wire 32 "g BRANCH_CC_NUM [31:0] $end
   $var wire 32 "o CDB_WIDTH [31:0] $end
   $var wire 32 "p COMMIT_RENAME_WIDTH [31:0] $end
   $var wire 32 "i DECODED_INSTRUCTION_WIDTH [31:0] $end
   $var wire 32 "f INSTRUCTION_OP_NUM [31:0] $end
   $var wire 32 "n ISSUE_ENTRY_WIDTH [31:0] $end
   $var wire 32 "c I_ROM_DEPTH_P [31:0] $end
   $var wire 32 "f NUM_ARCH_DEST_REG [31:0] $end
   $var wire 32 "d NUM_ARCH_REG [31:0] $end
   $var wire 32 "f NUM_ARCH_SRC1_REG [31:0] $end
   $var wire 32 "e NUM_FLAGS [31:0] $end
   $var wire 32 "h NUM_FU [31:0] $end
   $var wire 32 "j NUM_PHYS_REG [31:0] $end
   $var wire 32 "k RENAMED_INSTRUCTION_WIDTH [31:0] $end
   $var wire 32 "l ROB_ENTRY [31:0] $end
   $var wire 32 "n ROB_MEM_WIDTH [31:0] $end
   $var wire 32 "m ROB_WIDTH [31:0] $end
   $var wire 32 "a WIDTH_FU [31:0] $end
   $var wire 32 "d WORD_SIZE_P [31:0] $end
  $upscope $end
  $scope module rename_stage $end
   $var wire 32 "b PHYREG_TO_WORD_PAD_WIDTH [31:0] $end
   $var wire 32 "a REG_PAD_WIDTH [31:0] $end
   $var wire  1 "S clk_i $end
   $var wire 12 "_ commit_entry [11:0] $end
   $var wire 12 "_ commit_rename_i [11:0] $end
   $var wire  1 "^ commit_v_i $end
   $var wire 57 "U decoded [56:0] $end
   $var wire 57 "U decoded_i [56:0] $end
   $var wire  1 "W decoded_v_i $end
   $var wire 896 J fl_n [895:0] $end
   $var wire 896 "2 fl_q [895:0] $end
   $var wire  7 "N fl_read_pt [6:0] $end
   $var wire  7 f fl_read_pt_n [6:0] $end
   $var wire 896 * fl_spec_n [895:0] $end
   $var wire  8 "R fl_spec_num [7:0] $end
   $var wire  8 j fl_spec_num_n [7:0] $end
   $var wire 896 p fl_spec_q [895:0] $end
   $var wire  7 "P fl_spec_read_pt [6:0] $end
   $var wire  7 h fl_spec_read_pt_n [6:0] $end
   $var wire  7 "Q fl_spec_write_pt [6:0] $end
   $var wire  7 i fl_spec_write_pt_n [6:0] $end
   $var wire  7 "O fl_write_pt [6:0] $end
   $var wire  7 g fl_write_pt_n [6:0] $end
   $var wire  1 "] issue_rename_ready_i $end
   $var wire 112 F lut_n [111:0] $end
   $var wire 112 ". lut_q [111:0] $end
   $var wire 112 & lut_spec_n [111:0] $end
   $var wire 112 l lut_spec_q [111:0] $end
   $var wire  1 "` mispredict_i $end
   $var wire  1 "X rename_decode_ready_o $end
   $var wire 74 # renamed [73:0] $end
   $var wire 74 "Y renamed_o [73:0] $end
   $var wire  1 "\ renamed_v_o $end
   $var wire  1 "T reset_i $end
   $var wire  1 k roll_back $end
  $upscope $end
 $upscope $end
$enddefinitions $end


