INFO: [VRFC 10-163] Analyzing VHDL file "D:/USN_Study/Objected_Oriented_Embedded_Systems_programming_language/VHDL/Task_intro3/Assignment2/BozhaoLiu/Oppgave1/Main_state_machine/Main_state_machine.srcs/sim_1/new/Test_RXTX_state machine.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_RXTX_state_machine
