Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jan 21 14:03:29 2024
| Host         : upm00013 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     161         
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (172)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (355)
5. checking no_input_delay (5)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (172)
--------------------------
 There are 137 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fsm/FSM_onehot_curr_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_fsm/FSM_onehot_curr_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fsm/FSM_onehot_curr_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_fsm/FSM_onehot_curr_state_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_fsm/FSM_onehot_curr_state_reg[5]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: prescaler1/clk_sig_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: prescaler2/clk_sig_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (355)
--------------------------------------------------
 There are 355 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  370          inf        0.000                      0                  370           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           370 Endpoints
Min Delay           370 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_visualizer/Inst_display/AN_reg[6]/C
                            (rising edge-triggered cell FDPE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.757ns  (logic 4.036ns (46.083%)  route 4.722ns (53.917%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDPE                         0.000     0.000 r  Inst_visualizer/Inst_display/AN_reg[6]/C
    SLICE_X2Y81          FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  Inst_visualizer/Inst_display/AN_reg[6]/Q
                         net (fo=1, routed)           4.722     5.240    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     8.757 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.757    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fsm/FSM_onehot_curr_state_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.339ns  (logic 4.502ns (53.989%)  route 3.837ns (46.011%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDCE                         0.000     0.000 r  Inst_fsm/FSM_onehot_curr_state_reg[5]/C
    SLICE_X4Y81          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  Inst_fsm/FSM_onehot_curr_state_reg[5]/Q
                         net (fo=8, routed)           1.166     1.585    Inst_fsm/FSM_onehot_curr_state_reg_n_0_[5]
    SLICE_X0Y81          LUT4 (Prop_lut4_I0_O)        0.327     1.912 r  Inst_fsm/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.671     4.583    LED_OBUF[0]
    V14                  OBUF (Prop_obuf_I_O)         3.756     8.339 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.339    LED[1]
    V14                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_visualizer/Inst_display/bcd_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.269ns  (logic 4.387ns (53.057%)  route 3.882ns (46.943%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE                         0.000     0.000 r  Inst_visualizer/Inst_display/bcd_reg[1]/C
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_visualizer/Inst_display/bcd_reg[1]/Q
                         net (fo=6, routed)           0.966     1.422    Inst_visualizer/Inst_display/bcd_reg_n_0_[1]
    SLICE_X2Y83          LUT4 (Prop_lut4_I3_O)        0.152     1.574 r  Inst_visualizer/Inst_display/seven_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.916     4.490    seven_seg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.779     8.269 r  seven_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.269    seven_seg[5]
    R10                                                               r  seven_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_visualizer/Inst_display/bcd_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.906ns  (logic 4.157ns (52.583%)  route 3.749ns (47.417%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE                         0.000     0.000 r  Inst_visualizer/Inst_display/bcd_reg[0]/C
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_visualizer/Inst_display/bcd_reg[0]/Q
                         net (fo=6, routed)           0.874     1.330    Inst_visualizer/Inst_display/bcd_reg_n_0_[0]
    SLICE_X0Y82          LUT4 (Prop_lut4_I1_O)        0.124     1.454 r  Inst_visualizer/Inst_display/seven_seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.874     4.329    seven_seg_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.906 r  seven_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.906    seven_seg[6]
    T10                                                               r  seven_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fsm/FSM_onehot_curr_state_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.789ns  (logic 4.500ns (57.769%)  route 3.289ns (42.231%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDCE                         0.000     0.000 r  Inst_fsm/FSM_onehot_curr_state_reg[5]/C
    SLICE_X4Y81          FDCE (Prop_fdce_C_Q)         0.419     0.419 f  Inst_fsm/FSM_onehot_curr_state_reg[5]/Q
                         net (fo=8, routed)           1.166     1.585    Inst_fsm/FSM_onehot_curr_state_reg_n_0_[5]
    SLICE_X0Y81          LUT4 (Prop_lut4_I0_O)        0.327     1.912 r  Inst_fsm/LED_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.123     4.035    LED_OBUF[0]
    V15                  OBUF (Prop_obuf_I_O)         3.754     7.789 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.789    LED[0]
    V15                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_visualizer/Inst_display/bcd_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.737ns  (logic 4.130ns (53.382%)  route 3.607ns (46.618%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE                         0.000     0.000 r  Inst_visualizer/Inst_display/bcd_reg[0]/C
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_visualizer/Inst_display/bcd_reg[0]/Q
                         net (fo=6, routed)           0.874     1.330    Inst_visualizer/Inst_display/bcd_reg_n_0_[0]
    SLICE_X0Y82          LUT4 (Prop_lut4_I1_O)        0.124     1.454 r  Inst_visualizer/Inst_display/seven_seg_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.732     4.187    seven_seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     7.737 r  seven_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.737    seven_seg[3]
    K13                                                               r  seven_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_visualizer/Inst_display/bcd_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.555ns  (logic 4.374ns (57.892%)  route 3.181ns (42.108%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE                         0.000     0.000 r  Inst_visualizer/Inst_display/bcd_reg[0]/C
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_visualizer/Inst_display/bcd_reg[0]/Q
                         net (fo=6, routed)           0.874     1.330    Inst_visualizer/Inst_display/bcd_reg_n_0_[0]
    SLICE_X0Y82          LUT3 (Prop_lut3_I1_O)        0.149     1.479 r  Inst_visualizer/Inst_display/seven_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.307     3.786    seven_seg_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.769     7.555 r  seven_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.555    seven_seg[1]
    T11                                                               r  seven_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_visualizer/Inst_display/bcd_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.407ns  (logic 4.482ns (60.506%)  route 2.925ns (39.494%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE                         0.000     0.000 r  Inst_visualizer/Inst_display/bcd_reg[3]/C
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  Inst_visualizer/Inst_display/bcd_reg[3]/Q
                         net (fo=5, routed)           0.818     1.237    Inst_visualizer/Inst_display/bcd_reg_n_0_[3]
    SLICE_X2Y83          LUT4 (Prop_lut4_I2_O)        0.325     1.562 r  Inst_visualizer/Inst_display/seven_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.107     3.669    seven_seg_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.738     7.407 r  seven_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.407    seven_seg[2]
    P15                                                               r  seven_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_visualizer/Inst_display/bcd_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.151ns  (logic 4.073ns (56.961%)  route 3.078ns (43.039%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE                         0.000     0.000 r  Inst_visualizer/Inst_display/bcd_reg[1]/C
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_visualizer/Inst_display/bcd_reg[1]/Q
                         net (fo=6, routed)           0.966     1.422    Inst_visualizer/Inst_display/bcd_reg_n_0_[1]
    SLICE_X2Y83          LUT4 (Prop_lut4_I1_O)        0.124     1.546 r  Inst_visualizer/Inst_display/seven_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.111     3.658    seven_seg_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     7.151 r  seven_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.151    seven_seg[4]
    K16                                                               r  seven_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_visualizer/Inst_display/bcd_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seven_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.113ns  (logic 4.255ns (59.828%)  route 2.857ns (40.172%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDCE                         0.000     0.000 r  Inst_visualizer/Inst_display/bcd_reg[3]/C
    SLICE_X0Y82          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  Inst_visualizer/Inst_display/bcd_reg[3]/Q
                         net (fo=5, routed)           0.818     1.237    Inst_visualizer/Inst_display/bcd_reg_n_0_[3]
    SLICE_X2Y83          LUT4 (Prop_lut4_I1_O)        0.299     1.536 r  Inst_visualizer/Inst_display/seven_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.039     3.575    seven_seg_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     7.113 r  seven_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.113    seven_seg[0]
    L18                                                               r  seven_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_gestor_entradas/sincronizacion[3].Inst_SYNCHRNZR/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_gestor_entradas/sincronizacion[3].Inst_SYNCHRNZR/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE                         0.000     0.000 r  Inst_gestor_entradas/sincronizacion[3].Inst_SYNCHRNZR/sreg_reg[0]/C
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_gestor_entradas/sincronizacion[3].Inst_SYNCHRNZR/sreg_reg[0]/Q
                         net (fo=1, routed)           0.103     0.244    Inst_gestor_entradas/sincronizacion[3].Inst_SYNCHRNZR/sreg_reg_n_0_[0]
    SLICE_X2Y79          SRL16E                                       r  Inst_gestor_entradas/sincronizacion[3].Inst_SYNCHRNZR/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_gestor_entradas/sincronizacion[1].Inst_SYNCHRNZR/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_gestor_entradas/sincronizacion[1].Inst_SYNCHRNZR/SYNC_OUT_reg_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE                         0.000     0.000 r  Inst_gestor_entradas/sincronizacion[1].Inst_SYNCHRNZR/sreg_reg[0]/C
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_gestor_entradas/sincronizacion[1].Inst_SYNCHRNZR/sreg_reg[0]/Q
                         net (fo=1, routed)           0.104     0.245    Inst_gestor_entradas/sincronizacion[1].Inst_SYNCHRNZR/sreg_reg_n_0_[0]
    SLICE_X2Y79          SRL16E                                       r  Inst_gestor_entradas/sincronizacion[1].Inst_SYNCHRNZR/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_gestor_entradas/sincronizacion[1].Inst_EDGEDTCTR/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_gestor_entradas/sincronizacion[1].Inst_EDGEDTCTR/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.164ns (60.193%)  route 0.108ns (39.807%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE                         0.000     0.000 r  Inst_gestor_entradas/sincronizacion[1].Inst_EDGEDTCTR/sreg_reg[0]/C
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_gestor_entradas/sincronizacion[1].Inst_EDGEDTCTR/sreg_reg[0]/Q
                         net (fo=2, routed)           0.108     0.272    Inst_gestor_entradas/sincronizacion[1].Inst_EDGEDTCTR/sreg[0]
    SLICE_X0Y78          FDRE                                         r  Inst_gestor_entradas/sincronizacion[1].Inst_EDGEDTCTR/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_gestor_entradas/sincronizacion[3].Inst_EDGEDTCTR/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_gestor_entradas/sincronizacion[3].Inst_EDGEDTCTR/sreg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.164ns (58.140%)  route 0.118ns (41.860%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE                         0.000     0.000 r  Inst_gestor_entradas/sincronizacion[3].Inst_EDGEDTCTR/sreg_reg[0]/C
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_gestor_entradas/sincronizacion[3].Inst_EDGEDTCTR/sreg_reg[0]/Q
                         net (fo=4, routed)           0.118     0.282    Inst_gestor_entradas/sincronizacion[3].Inst_EDGEDTCTR/sreg[0]
    SLICE_X1Y79          FDRE                                         r  Inst_gestor_entradas/sincronizacion[3].Inst_EDGEDTCTR/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fsm/FSM_onehot_curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_fsm/FSM_onehot_curr_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.186ns (63.706%)  route 0.106ns (36.294%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDCE                         0.000     0.000 r  Inst_fsm/FSM_onehot_curr_state_reg[2]/C
    SLICE_X5Y81          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_fsm/FSM_onehot_curr_state_reg[2]/Q
                         net (fo=11, routed)          0.106     0.247    Inst_counter/q_i_reg[1]_0[0]
    SLICE_X4Y81          LUT5 (Prop_lut5_I3_O)        0.045     0.292 r  Inst_counter/FSM_onehot_curr_state[3]_i_1/O
                         net (fo=1, routed)           0.000     0.292    Inst_fsm/FSM_onehot_curr_state_reg[4]_0[0]
    SLICE_X4Y81          FDCE                                         r  Inst_fsm/FSM_onehot_curr_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fsm/FSM_onehot_curr_state_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_fsm/FSM_onehot_curr_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.101%)  route 0.109ns (36.899%))
  Logic Levels:           2  (FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDPE                         0.000     0.000 r  Inst_fsm/FSM_onehot_curr_state_reg[0]/C
    SLICE_X5Y81          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Inst_fsm/FSM_onehot_curr_state_reg[0]/Q
                         net (fo=2, routed)           0.109     0.250    Inst_fsm/FSM_onehot_curr_state_reg_n_0_[0]
    SLICE_X4Y81          LUT2 (Prop_lut2_I1_O)        0.045     0.295 r  Inst_fsm/FSM_onehot_curr_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.295    Inst_fsm/FSM_onehot_curr_state[1]_i_1_n_0
    SLICE_X4Y81          FDCE                                         r  Inst_fsm/FSM_onehot_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fsm/FSM_onehot_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_fsm/FSM_onehot_curr_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.830%)  route 0.167ns (54.170%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDCE                         0.000     0.000 r  Inst_fsm/FSM_onehot_curr_state_reg[1]/C
    SLICE_X4Y81          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  Inst_fsm/FSM_onehot_curr_state_reg[1]/Q
                         net (fo=6, routed)           0.167     0.308    Inst_fsm/FSM_onehot_curr_state_reg_n_0_[1]
    SLICE_X5Y81          FDCE                                         r  Inst_fsm/FSM_onehot_curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_gestor_entradas/sincronizacion[1].Inst_EDGEDTCTR/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_gestor_entradas/sincronizacion[1].Inst_EDGEDTCTR/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.491%)  route 0.183ns (56.509%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE                         0.000     0.000 r  Inst_gestor_entradas/sincronizacion[1].Inst_EDGEDTCTR/sreg_reg[1]/C
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_gestor_entradas/sincronizacion[1].Inst_EDGEDTCTR/sreg_reg[1]/Q
                         net (fo=2, routed)           0.183     0.324    Inst_gestor_entradas/sincronizacion[1].Inst_EDGEDTCTR/sreg[1]
    SLICE_X0Y78          FDRE                                         r  Inst_gestor_entradas/sincronizacion[1].Inst_EDGEDTCTR/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_gestor_entradas/sincronizacion[2].Inst_EDGEDTCTR/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_gestor_entradas/sincronizacion[2].Inst_EDGEDTCTR/sreg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.141ns (41.441%)  route 0.199ns (58.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE                         0.000     0.000 r  Inst_gestor_entradas/sincronizacion[2].Inst_EDGEDTCTR/sreg_reg[1]/C
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Inst_gestor_entradas/sincronizacion[2].Inst_EDGEDTCTR/sreg_reg[1]/Q
                         net (fo=4, routed)           0.199     0.340    Inst_gestor_entradas/sincronizacion[2].Inst_EDGEDTCTR/sreg[1]
    SLICE_X1Y79          FDRE                                         r  Inst_gestor_entradas/sincronizacion[2].Inst_EDGEDTCTR/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_fsm/FSM_onehot_curr_state_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_fsm/wait_value_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.128ns (36.252%)  route 0.225ns (63.748%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDCE                         0.000     0.000 r  Inst_fsm/FSM_onehot_curr_state_reg[5]/C
    SLICE_X4Y81          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  Inst_fsm/FSM_onehot_curr_state_reg[5]/Q
                         net (fo=8, routed)           0.225     0.353    Inst_fsm/FSM_onehot_curr_state_reg_n_0_[5]
    SLICE_X2Y83          LDCE                                         r  Inst_fsm/wait_value_reg[8]/D
  -------------------------------------------------------------------    -------------------





