<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file p3051_impl1.ncd.
Design name: main
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200ZE
Package:     TQFP100
Performance: 1
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Mon Jun 17 10:56:16 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o P3051_impl1.twr -gui -msgset C:/Firmware/P3051/P3051/promote.xml P3051_impl1.ncd P3051_impl1.prf 
Design file:     p3051_impl1.ncd
Preference file: p3051_impl1.prf
Device,speed:    LCMXO2-1200ZE,1
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "FCK" 10.000000 MHz (0 errors)</A></LI>            6 items scored, 0 timing errors detected.
Report:   29.967MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "RCK_c" 0.032000 MHz (0 errors)</A></LI>            410 items scored, 0 timing errors detected.
Report:   66.565MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_2' Target='right'>FREQUENCY NET "CK" 5.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:    7.845MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_3' Target='right'>FREQUENCY NET "Fast_CK/RIN" 100.000000 MHz (0 errors)</A></LI>            26 items scored, 0 timing errors detected.
Report:  136.761MHz is the maximum frequency for this preference.

2 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
BLOCK INTERCLOCKDOMAIN PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    1.140 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)
                   2.500 V (Bank 4)
                   2.500 V (Bank 5)
                   2.500 V (Bank 6)
                   2.500 V (Bank 7)



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "FCK" 10.000000 MHz ;
            6 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 33.315ns (weighted slack = 66.630ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TCK  (from FCK -)
   Destination:    FF         Data in        xdac_0io[4]  (to FCK +)

   Delay:              16.603ns  (16.8% logic, 83.2% route), 3 logic levels.

 Constraint Details:

     16.603ns physical path delay SLICE_180 to xdac[4]_MGIOL meets
     50.000ns delay constraint less
     -0.273ns skew and
      0.355ns DO_SET requirement (totaling 49.918ns) by 33.315ns

 Physical Path Details:

      Data path SLICE_180 to xdac[4]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R2C13D.CLK to      R2C13D.Q0 SLICE_180 (from FCK)
ROUTE        48     7.714      R2C13D.Q0 to      R7C18A.C1 TCK_1
CTOF_DEL    ---     0.920      R7C18A.C1 to      R7C18A.F1 SLICE_551
ROUTE         3     1.614      R7C18A.F1 to      R7C18A.B0 N_4_0
CTOF_DEL    ---     0.920      R7C18A.B0 to      R7C18A.F0 SLICE_551
ROUTE         1     4.483      R7C18A.F0 to  IOL_T10C.OPOS Frequency_Modulation.xdac_4[4] (to FCK)
                  --------
                   16.603   (16.8% logic, 83.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path Fast_CK/SLICE_83 to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     6.921      R4C21C.Q1 to     R2C13D.CLK FCK
                  --------
                    6.921   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Fast_CK/SLICE_83 to xdac[4]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     7.194      R4C21C.Q1 to   IOL_T10C.CLK FCK
                  --------
                    7.194   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 33.737ns (weighted slack = 67.474ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TCK  (from FCK -)
   Destination:    FF         Data in        xdac_0io[3]  (to FCK +)

   Delay:              16.181ns  (17.3% logic, 82.7% route), 3 logic levels.

 Constraint Details:

     16.181ns physical path delay SLICE_180 to xdac[3]_MGIOL meets
     50.000ns delay constraint less
     -0.273ns skew and
      0.355ns DO_SET requirement (totaling 49.918ns) by 33.737ns

 Physical Path Details:

      Data path SLICE_180 to xdac[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R2C13D.CLK to      R2C13D.Q0 SLICE_180 (from FCK)
ROUTE        48     7.714      R2C13D.Q0 to      R7C18A.C1 TCK_1
CTOF_DEL    ---     0.920      R7C18A.C1 to      R7C18A.F1 SLICE_551
ROUTE         3     1.815      R7C18A.F1 to      R7C18D.C0 N_4_0
CTOF_DEL    ---     0.920      R7C18D.C0 to      R7C18D.F0 SLICE_566
ROUTE         1     3.860      R7C18D.F0 to  IOL_T10D.OPOS Frequency_Modulation.xdac_4[3] (to FCK)
                  --------
                   16.181   (17.3% logic, 82.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path Fast_CK/SLICE_83 to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     6.921      R4C21C.Q1 to     R2C13D.CLK FCK
                  --------
                    6.921   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Fast_CK/SLICE_83 to xdac[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     7.194      R4C21C.Q1 to   IOL_T10D.CLK FCK
                  --------
                    7.194   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 34.180ns (weighted slack = 68.360ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TCK  (from FCK -)
   Destination:    FF         Data in        xdac_0io[2]  (to FCK +)

   Delay:              15.738ns  (17.7% logic, 82.3% route), 3 logic levels.

 Constraint Details:

     15.738ns physical path delay SLICE_180 to xdac[2]_MGIOL meets
     50.000ns delay constraint less
     -0.273ns skew and
      0.355ns DO_SET requirement (totaling 49.918ns) by 34.180ns

 Physical Path Details:

      Data path SLICE_180 to xdac[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R2C13D.CLK to      R2C13D.Q0 SLICE_180 (from FCK)
ROUTE        48     7.714      R2C13D.Q0 to      R7C18A.C1 TCK_1
CTOF_DEL    ---     0.920      R7C18A.C1 to      R7C18A.F1 SLICE_551
ROUTE         3     1.815      R7C18A.F1 to      R7C18D.C1 N_4_0
CTOF_DEL    ---     0.920      R7C18D.C1 to      R7C18D.F1 SLICE_566
ROUTE         1     3.417      R7C18D.F1 to   IOL_R8A.OPOS Frequency_Modulation.xdac_4[2] (to FCK)
                  --------
                   15.738   (17.7% logic, 82.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path Fast_CK/SLICE_83 to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     6.921      R4C21C.Q1 to     R2C13D.CLK FCK
                  --------
                    6.921   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Fast_CK/SLICE_83 to xdac[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     7.194      R4C21C.Q1 to    IOL_R8A.CLK FCK
                  --------
                    7.194   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 36.421ns (weighted slack = 72.842ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TCK  (from FCK -)
   Destination:    FF         Data in        xdac_0io[0]  (to FCK +)

   Delay:              13.497ns  (13.9% logic, 86.1% route), 2 logic levels.

 Constraint Details:

     13.497ns physical path delay SLICE_180 to xdac[0]_MGIOL meets
     50.000ns delay constraint less
     -0.273ns skew and
      0.355ns DO_SET requirement (totaling 49.918ns) by 36.421ns

 Physical Path Details:

      Data path SLICE_180 to xdac[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R2C13D.CLK to      R2C13D.Q0 SLICE_180 (from FCK)
ROUTE        48     8.208      R2C13D.Q0 to      R7C18B.A0 TCK_1
CTOF_DEL    ---     0.920      R7C18B.A0 to      R7C18B.F0 SLICE_567
ROUTE         1     3.417      R7C18B.F0 to   IOL_R8D.OPOS Frequency_Modulation.xdac_4[0] (to FCK)
                  --------
                   13.497   (13.9% logic, 86.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Fast_CK/SLICE_83 to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     6.921      R4C21C.Q1 to     R2C13D.CLK FCK
                  --------
                    6.921   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Fast_CK/SLICE_83 to xdac[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     7.194      R4C21C.Q1 to    IOL_R8D.CLK FCK
                  --------
                    7.194   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 36.421ns (weighted slack = 72.842ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TCK  (from FCK -)
   Destination:    FF         Data in        xdac_0io[1]  (to FCK +)

   Delay:              13.497ns  (13.9% logic, 86.1% route), 2 logic levels.

 Constraint Details:

     13.497ns physical path delay SLICE_180 to xdac[1]_MGIOL meets
     50.000ns delay constraint less
     -0.273ns skew and
      0.355ns DO_SET requirement (totaling 49.918ns) by 36.421ns

 Physical Path Details:

      Data path SLICE_180 to xdac[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R2C13D.CLK to      R2C13D.Q0 SLICE_180 (from FCK)
ROUTE        48     8.208      R2C13D.Q0 to      R7C18B.A1 TCK_1
CTOF_DEL    ---     0.920      R7C18B.A1 to      R7C18B.F1 SLICE_567
ROUTE         1     3.417      R7C18B.F1 to   IOL_R8C.OPOS Frequency_Modulation.xdac_4[1] (to FCK)
                  --------
                   13.497   (13.9% logic, 86.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Fast_CK/SLICE_83 to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     6.921      R4C21C.Q1 to     R2C13D.CLK FCK
                  --------
                    6.921   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Fast_CK/SLICE_83 to xdac[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     7.194      R4C21C.Q1 to    IOL_R8C.CLK FCK
                  --------
                    7.194   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 96.106ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TCK  (from FCK -)
   Destination:    FF         Data in        TCK  (to FCK -)

   Delay:               3.464ns  (54.0% logic, 46.0% route), 2 logic levels.

 Constraint Details:

      3.464ns physical path delay SLICE_180 to SLICE_180 meets
    100.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 99.570ns) by 96.106ns

 Physical Path Details:

      Data path SLICE_180 to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R2C13D.CLK to      R2C13D.Q0 SLICE_180 (from FCK)
ROUTE        48     1.592      R2C13D.Q0 to      R2C13D.A0 TCK_1
CTOF_DEL    ---     0.920      R2C13D.A0 to      R2C13D.F0 SLICE_180
ROUTE         1     0.000      R2C13D.F0 to     R2C13D.DI0 TCK_i (to FCK)
                  --------
                    3.464   (54.0% logic, 46.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Fast_CK/SLICE_83 to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     6.921      R4C21C.Q1 to     R2C13D.CLK FCK
                  --------
                    6.921   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Fast_CK/SLICE_83 to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     6.921      R4C21C.Q1 to     R2C13D.CLK FCK
                  --------
                    6.921   (0.0% logic, 100.0% route), 0 logic levels.

Report:   29.967MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "RCK_c" 0.032000 MHz ;
            410 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 31234.977ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter[6]  (from RCK_c -)
   Destination:    FF         Data in        counter[7]  (to RCK_c -)

   Delay:              14.593ns  (43.8% logic, 56.2% route), 7 logic levels.

 Constraint Details:

     14.593ns physical path delay SLICE_90 to SLICE_89 meets
    31250.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 31249.570ns) by 31234.977ns

 Physical Path Details:

      Data path SLICE_90 to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R10C16D.CLK to     R10C16D.Q1 SLICE_90 (from RCK_c)
ROUTE         2     2.344     R10C16D.Q1 to     R10C17C.B1 counter[6]
CTOF_DEL    ---     0.920     R10C17C.B1 to     R10C17C.F1 CPU/SLICE_448
ROUTE         2     2.329     R10C17C.F1 to     R10C17C.B0 CPU/un1_counter_3
CTOF_DEL    ---     0.920     R10C17C.B0 to     R10C17C.F0 CPU/SLICE_448
ROUTE         8     3.530     R10C17C.F0 to     R10C16B.B1 counter_i
C1TOFCO_DE  ---     1.789     R10C16B.B1 to    R10C16B.FCO SLICE_92
ROUTE         1     0.000    R10C16B.FCO to    R10C16C.FCI counter_cry[2]
FCITOFCO_D  ---     0.316    R10C16C.FCI to    R10C16C.FCO SLICE_91
ROUTE         1     0.000    R10C16C.FCO to    R10C16D.FCI counter_cry[4]
FCITOFCO_D  ---     0.316    R10C16D.FCI to    R10C16D.FCO SLICE_90
ROUTE         1     0.000    R10C16D.FCO to    R10C17A.FCI counter_cry[6]
FCITOF0_DE  ---     1.177    R10C17A.FCI to     R10C17A.F0 SLICE_89
ROUTE         1     0.000     R10C17A.F0 to    R10C17A.DI0 counter_s[7] (to RCK_c)
                  --------
                   14.593   (43.8% logic, 56.2% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     5.238        1.PADDI to    R10C16D.CLK RCK_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     5.238        1.PADDI to    R10C17A.CLK RCK_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31235.053ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter[7]  (from RCK_c -)
   Destination:    FF         Data in        counter[7]  (to RCK_c -)

   Delay:              14.517ns  (44.0% logic, 56.0% route), 7 logic levels.

 Constraint Details:

     14.517ns physical path delay SLICE_89 to SLICE_89 meets
    31250.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 31249.570ns) by 31235.053ns

 Physical Path Details:

      Data path SLICE_89 to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R10C17A.CLK to     R10C17A.Q0 SLICE_89 (from RCK_c)
ROUTE         2     2.268     R10C17A.Q0 to     R10C17C.A1 counter[7]
CTOF_DEL    ---     0.920     R10C17C.A1 to     R10C17C.F1 CPU/SLICE_448
ROUTE         2     2.329     R10C17C.F1 to     R10C17C.B0 CPU/un1_counter_3
CTOF_DEL    ---     0.920     R10C17C.B0 to     R10C17C.F0 CPU/SLICE_448
ROUTE         8     3.530     R10C17C.F0 to     R10C16B.B1 counter_i
C1TOFCO_DE  ---     1.789     R10C16B.B1 to    R10C16B.FCO SLICE_92
ROUTE         1     0.000    R10C16B.FCO to    R10C16C.FCI counter_cry[2]
FCITOFCO_D  ---     0.316    R10C16C.FCI to    R10C16C.FCO SLICE_91
ROUTE         1     0.000    R10C16C.FCO to    R10C16D.FCI counter_cry[4]
FCITOFCO_D  ---     0.316    R10C16D.FCI to    R10C16D.FCO SLICE_90
ROUTE         1     0.000    R10C16D.FCO to    R10C17A.FCI counter_cry[6]
FCITOF0_DE  ---     1.177    R10C17A.FCI to     R10C17A.F0 SLICE_89
ROUTE         1     0.000     R10C17A.F0 to    R10C17A.DI0 counter_s[7] (to RCK_c)
                  --------
                   14.517   (44.0% logic, 56.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     5.238        1.PADDI to    R10C17A.CLK RCK_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     5.238        1.PADDI to    R10C17A.CLK RCK_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31235.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter[6]  (from RCK_c -)
   Destination:    FF         Data in        counter[6]  (to RCK_c -)

   Delay:              14.394ns  (43.0% logic, 57.0% route), 6 logic levels.

 Constraint Details:

     14.394ns physical path delay SLICE_90 to SLICE_90 meets
    31250.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 31249.570ns) by 31235.176ns

 Physical Path Details:

      Data path SLICE_90 to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R10C16D.CLK to     R10C16D.Q1 SLICE_90 (from RCK_c)
ROUTE         2     2.344     R10C16D.Q1 to     R10C17C.B1 counter[6]
CTOF_DEL    ---     0.920     R10C17C.B1 to     R10C17C.F1 CPU/SLICE_448
ROUTE         2     2.329     R10C17C.F1 to     R10C17C.B0 CPU/un1_counter_3
CTOF_DEL    ---     0.920     R10C17C.B0 to     R10C17C.F0 CPU/SLICE_448
ROUTE         8     3.530     R10C17C.F0 to     R10C16B.B1 counter_i
C1TOFCO_DE  ---     1.789     R10C16B.B1 to    R10C16B.FCO SLICE_92
ROUTE         1     0.000    R10C16B.FCO to    R10C16C.FCI counter_cry[2]
FCITOFCO_D  ---     0.316    R10C16C.FCI to    R10C16C.FCO SLICE_91
ROUTE         1     0.000    R10C16C.FCO to    R10C16D.FCI counter_cry[4]
FCITOF1_DE  ---     1.294    R10C16D.FCI to     R10C16D.F1 SLICE_90
ROUTE         1     0.000     R10C16D.F1 to    R10C16D.DI1 counter_s[6] (to RCK_c)
                  --------
                   14.394   (43.0% logic, 57.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     5.238        1.PADDI to    R10C16D.CLK RCK_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     5.238        1.PADDI to    R10C16D.CLK RCK_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31235.252ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter[7]  (from RCK_c -)
   Destination:    FF         Data in        counter[6]  (to RCK_c -)

   Delay:              14.318ns  (43.2% logic, 56.8% route), 6 logic levels.

 Constraint Details:

     14.318ns physical path delay SLICE_89 to SLICE_90 meets
    31250.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 31249.570ns) by 31235.252ns

 Physical Path Details:

      Data path SLICE_89 to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R10C17A.CLK to     R10C17A.Q0 SLICE_89 (from RCK_c)
ROUTE         2     2.268     R10C17A.Q0 to     R10C17C.A1 counter[7]
CTOF_DEL    ---     0.920     R10C17C.A1 to     R10C17C.F1 CPU/SLICE_448
ROUTE         2     2.329     R10C17C.F1 to     R10C17C.B0 CPU/un1_counter_3
CTOF_DEL    ---     0.920     R10C17C.B0 to     R10C17C.F0 CPU/SLICE_448
ROUTE         8     3.530     R10C17C.F0 to     R10C16B.B1 counter_i
C1TOFCO_DE  ---     1.789     R10C16B.B1 to    R10C16B.FCO SLICE_92
ROUTE         1     0.000    R10C16B.FCO to    R10C16C.FCI counter_cry[2]
FCITOFCO_D  ---     0.316    R10C16C.FCI to    R10C16C.FCO SLICE_91
ROUTE         1     0.000    R10C16C.FCO to    R10C16D.FCI counter_cry[4]
FCITOF1_DE  ---     1.294    R10C16D.FCI to     R10C16D.F1 SLICE_90
ROUTE         1     0.000     R10C16D.F1 to    R10C16D.DI1 counter_s[6] (to RCK_c)
                  --------
                   14.318   (43.2% logic, 56.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     5.238        1.PADDI to    R10C17A.CLK RCK_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     5.238        1.PADDI to    R10C16D.CLK RCK_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31235.293ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter[6]  (from RCK_c -)
   Destination:    FF         Data in        counter[5]  (to RCK_c -)

   Delay:              14.277ns  (42.5% logic, 57.5% route), 6 logic levels.

 Constraint Details:

     14.277ns physical path delay SLICE_90 to SLICE_90 meets
    31250.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 31249.570ns) by 31235.293ns

 Physical Path Details:

      Data path SLICE_90 to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R10C16D.CLK to     R10C16D.Q1 SLICE_90 (from RCK_c)
ROUTE         2     2.344     R10C16D.Q1 to     R10C17C.B1 counter[6]
CTOF_DEL    ---     0.920     R10C17C.B1 to     R10C17C.F1 CPU/SLICE_448
ROUTE         2     2.329     R10C17C.F1 to     R10C17C.B0 CPU/un1_counter_3
CTOF_DEL    ---     0.920     R10C17C.B0 to     R10C17C.F0 CPU/SLICE_448
ROUTE         8     3.530     R10C17C.F0 to     R10C16B.B1 counter_i
C1TOFCO_DE  ---     1.789     R10C16B.B1 to    R10C16B.FCO SLICE_92
ROUTE         1     0.000    R10C16B.FCO to    R10C16C.FCI counter_cry[2]
FCITOFCO_D  ---     0.316    R10C16C.FCI to    R10C16C.FCO SLICE_91
ROUTE         1     0.000    R10C16C.FCO to    R10C16D.FCI counter_cry[4]
FCITOF0_DE  ---     1.177    R10C16D.FCI to     R10C16D.F0 SLICE_90
ROUTE         1     0.000     R10C16D.F0 to    R10C16D.DI0 counter_s[5] (to RCK_c)
                  --------
                   14.277   (42.5% logic, 57.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     5.238        1.PADDI to    R10C16D.CLK RCK_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     5.238        1.PADDI to    R10C16D.CLK RCK_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31235.341ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter[6]  (from RCK_c -)
   Destination:    FF         Data in        counter[7]  (to RCK_c -)

   Delay:              14.229ns  (42.4% logic, 57.6% route), 5 logic levels.

 Constraint Details:

     14.229ns physical path delay SLICE_90 to SLICE_89 meets
    31250.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 31249.570ns) by 31235.341ns

 Physical Path Details:

      Data path SLICE_90 to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R10C16D.CLK to     R10C16D.Q1 SLICE_90 (from RCK_c)
ROUTE         2     2.344     R10C16D.Q1 to     R10C17C.B1 counter[6]
CTOF_DEL    ---     0.920     R10C17C.B1 to     R10C17C.F1 CPU/SLICE_448
ROUTE         2     2.329     R10C17C.F1 to     R10C17C.B0 CPU/un1_counter_3
CTOF_DEL    ---     0.920     R10C17C.B0 to     R10C17C.F0 CPU/SLICE_448
ROUTE         8     3.530     R10C17C.F0 to     R10C16D.B0 counter_i
C0TOFCO_DE  ---     2.057     R10C16D.B0 to    R10C16D.FCO SLICE_90
ROUTE         1     0.000    R10C16D.FCO to    R10C17A.FCI counter_cry[6]
FCITOF0_DE  ---     1.177    R10C17A.FCI to     R10C17A.F0 SLICE_89
ROUTE         1     0.000     R10C17A.F0 to    R10C17A.DI0 counter_s[7] (to RCK_c)
                  --------
                   14.229   (42.4% logic, 57.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     5.238        1.PADDI to    R10C16D.CLK RCK_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     5.238        1.PADDI to    R10C17A.CLK RCK_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31235.363ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter[2]  (from RCK_c -)
   Destination:    FF         Data in        counter[7]  (to RCK_c -)

   Delay:              14.207ns  (45.0% logic, 55.0% route), 7 logic levels.

 Constraint Details:

     14.207ns physical path delay SLICE_92 to SLICE_89 meets
    31250.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 31249.570ns) by 31235.363ns

 Physical Path Details:

      Data path SLICE_92 to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R10C16B.CLK to     R10C16B.Q1 SLICE_92 (from RCK_c)
ROUTE         2     2.458     R10C16B.Q1 to     R10C15A.D1 counter[2]
CTOF_DEL    ---     0.920     R10C15A.D1 to     R10C15A.F1 CPU/SLICE_329
ROUTE         2     1.829     R10C15A.F1 to     R10C17C.C0 CPU/un1_counter_4
CTOF_DEL    ---     0.920     R10C17C.C0 to     R10C17C.F0 CPU/SLICE_448
ROUTE         8     3.530     R10C17C.F0 to     R10C16B.B1 counter_i
C1TOFCO_DE  ---     1.789     R10C16B.B1 to    R10C16B.FCO SLICE_92
ROUTE         1     0.000    R10C16B.FCO to    R10C16C.FCI counter_cry[2]
FCITOFCO_D  ---     0.316    R10C16C.FCI to    R10C16C.FCO SLICE_91
ROUTE         1     0.000    R10C16C.FCO to    R10C16D.FCI counter_cry[4]
FCITOFCO_D  ---     0.316    R10C16D.FCI to    R10C16D.FCO SLICE_90
ROUTE         1     0.000    R10C16D.FCO to    R10C17A.FCI counter_cry[6]
FCITOF0_DE  ---     1.177    R10C17A.FCI to     R10C17A.F0 SLICE_89
ROUTE         1     0.000     R10C17A.F0 to    R10C17A.DI0 counter_s[7] (to RCK_c)
                  --------
                   14.207   (45.0% logic, 55.0% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     5.238        1.PADDI to    R10C16B.CLK RCK_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     5.238        1.PADDI to    R10C17A.CLK RCK_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31235.369ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter[7]  (from RCK_c -)
   Destination:    FF         Data in        counter[5]  (to RCK_c -)

   Delay:              14.201ns  (42.8% logic, 57.2% route), 6 logic levels.

 Constraint Details:

     14.201ns physical path delay SLICE_89 to SLICE_90 meets
    31250.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 31249.570ns) by 31235.369ns

 Physical Path Details:

      Data path SLICE_89 to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R10C17A.CLK to     R10C17A.Q0 SLICE_89 (from RCK_c)
ROUTE         2     2.268     R10C17A.Q0 to     R10C17C.A1 counter[7]
CTOF_DEL    ---     0.920     R10C17C.A1 to     R10C17C.F1 CPU/SLICE_448
ROUTE         2     2.329     R10C17C.F1 to     R10C17C.B0 CPU/un1_counter_3
CTOF_DEL    ---     0.920     R10C17C.B0 to     R10C17C.F0 CPU/SLICE_448
ROUTE         8     3.530     R10C17C.F0 to     R10C16B.B1 counter_i
C1TOFCO_DE  ---     1.789     R10C16B.B1 to    R10C16B.FCO SLICE_92
ROUTE         1     0.000    R10C16B.FCO to    R10C16C.FCI counter_cry[2]
FCITOFCO_D  ---     0.316    R10C16C.FCI to    R10C16C.FCO SLICE_91
ROUTE         1     0.000    R10C16C.FCO to    R10C16D.FCI counter_cry[4]
FCITOF0_DE  ---     1.177    R10C16D.FCI to     R10C16D.F0 SLICE_90
ROUTE         1     0.000     R10C16D.F0 to    R10C16D.DI0 counter_s[5] (to RCK_c)
                  --------
                   14.201   (42.8% logic, 57.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     5.238        1.PADDI to    R10C17A.CLK RCK_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     5.238        1.PADDI to    R10C16D.CLK RCK_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31235.417ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter[7]  (from RCK_c -)
   Destination:    FF         Data in        counter[7]  (to RCK_c -)

   Delay:              14.153ns  (42.6% logic, 57.4% route), 5 logic levels.

 Constraint Details:

     14.153ns physical path delay SLICE_89 to SLICE_89 meets
    31250.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 31249.570ns) by 31235.417ns

 Physical Path Details:

      Data path SLICE_89 to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R10C17A.CLK to     R10C17A.Q0 SLICE_89 (from RCK_c)
ROUTE         2     2.268     R10C17A.Q0 to     R10C17C.A1 counter[7]
CTOF_DEL    ---     0.920     R10C17C.A1 to     R10C17C.F1 CPU/SLICE_448
ROUTE         2     2.329     R10C17C.F1 to     R10C17C.B0 CPU/un1_counter_3
CTOF_DEL    ---     0.920     R10C17C.B0 to     R10C17C.F0 CPU/SLICE_448
ROUTE         8     3.530     R10C17C.F0 to     R10C16D.B0 counter_i
C0TOFCO_DE  ---     2.057     R10C16D.B0 to    R10C16D.FCO SLICE_90
ROUTE         1     0.000    R10C16D.FCO to    R10C17A.FCI counter_cry[6]
FCITOF0_DE  ---     1.177    R10C17A.FCI to     R10C17A.F0 SLICE_89
ROUTE         1     0.000     R10C17A.F0 to    R10C17A.DI0 counter_s[7] (to RCK_c)
                  --------
                   14.153   (42.6% logic, 57.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     5.238        1.PADDI to    R10C17A.CLK RCK_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     5.238        1.PADDI to    R10C17A.CLK RCK_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 31235.477ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter[1]  (from RCK_c -)
   Destination:    FF         Data in        counter[7]  (to RCK_c -)

   Delay:              14.093ns  (45.3% logic, 54.7% route), 7 logic levels.

 Constraint Details:

     14.093ns physical path delay SLICE_92 to SLICE_89 meets
    31250.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 31249.570ns) by 31235.477ns

 Physical Path Details:

      Data path SLICE_92 to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952    R10C16B.CLK to     R10C16B.Q0 SLICE_92 (from RCK_c)
ROUTE         2     2.344     R10C16B.Q0 to     R10C15A.B1 counter[1]
CTOF_DEL    ---     0.920     R10C15A.B1 to     R10C15A.F1 CPU/SLICE_329
ROUTE         2     1.829     R10C15A.F1 to     R10C17C.C0 CPU/un1_counter_4
CTOF_DEL    ---     0.920     R10C17C.C0 to     R10C17C.F0 CPU/SLICE_448
ROUTE         8     3.530     R10C17C.F0 to     R10C16B.B1 counter_i
C1TOFCO_DE  ---     1.789     R10C16B.B1 to    R10C16B.FCO SLICE_92
ROUTE         1     0.000    R10C16B.FCO to    R10C16C.FCI counter_cry[2]
FCITOFCO_D  ---     0.316    R10C16C.FCI to    R10C16C.FCO SLICE_91
ROUTE         1     0.000    R10C16C.FCO to    R10C16D.FCI counter_cry[4]
FCITOFCO_D  ---     0.316    R10C16D.FCI to    R10C16D.FCO SLICE_90
ROUTE         1     0.000    R10C16D.FCO to    R10C17A.FCI counter_cry[6]
FCITOF0_DE  ---     1.177    R10C17A.FCI to     R10C17A.F0 SLICE_89
ROUTE         1     0.000     R10C17A.F0 to    R10C17A.DI0 counter_s[7] (to RCK_c)
                  --------
                   14.093   (45.3% logic, 54.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     5.238        1.PADDI to    R10C16B.CLK RCK_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     5.238        1.PADDI to    R10C17A.CLK RCK_c
                  --------
                    5.238   (0.0% logic, 100.0% route), 0 logic levels.

Report:   66.565MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "CK" 5.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 36.263ns (weighted slack = 72.526ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           Program_Memory/ROM_0_0_0_3(ASIC)  (from CK -)
   Destination:    FF         Data in        CPU/flag_Z  (to CK +)

   Delay:              63.034ns  (32.6% logic, 67.4% route), 12 logic levels.

 Constraint Details:

     63.034ns physical path delay Program_Memory/ROM_0_0_0_3 to CPU/SLICE_121 meets
    100.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 99.297ns) by 36.263ns

 Physical Path Details:

      Data path Program_Memory/ROM_0_0_0_3 to CPU/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     9.566  EBR_R6C7.CLKA to  EBR_R6C7.DOA0 Program_Memory/ROM_0_0_0_3 (from CK)
ROUTE        32     8.821  EBR_R6C7.DOA0 to       R5C3C.B1 prog_data[0]
CTOF_DEL    ---     0.920       R5C3C.B1 to       R5C3C.F1 CPU/SLICE_606
ROUTE         3     1.654       R5C3C.F1 to       R5C3D.B1 CPU/un621_state_1
CTOF_DEL    ---     0.920       R5C3D.B1 to       R5C3D.F1 CPU/SLICE_353
ROUTE         1     0.999       R5C3D.F1 to       R5C3D.C0 CPU/un621_state
CTOF_DEL    ---     0.920       R5C3D.C0 to       R5C3D.F0 CPU/SLICE_353
ROUTE         2     2.249       R5C3D.F0 to       R5C3A.A0 CPU/un622_state
CTOF_DEL    ---     0.920       R5C3A.A0 to       R5C3A.F0 CPU/SLICE_526
ROUTE         1     2.372       R5C3A.F0 to       R7C3C.A1 CPU/un1_state_27_3
CTOF_DEL    ---     0.920       R7C3C.A1 to       R7C3C.F1 CPU/SLICE_424
ROUTE        15     3.248       R7C3C.F1 to       R7C5B.B0 CPU/un1_state_inv_2
CTOF_DEL    ---     0.920       R7C5B.B0 to       R7C5B.F0 CPU/SLICE_628
ROUTE         2     4.963       R7C5B.F0 to      R10C5D.B1 CPU/reg_A_m[7]
CTOF_DEL    ---     0.920      R10C5D.B1 to      R10C5D.F1 CPU/SLICE_476
ROUTE         6     5.365      R10C5D.F1 to       R9C2B.A0 CPU/alu_in_x[7]
CTOOFX_DEL  ---     1.354       R9C2B.A0 to     R9C2B.OFX0 CPU/result_1_5[7]/SLICE_295
ROUTE         1     3.326     R9C2B.OFX0 to      R10C4C.B0 CPU/N_154
CTOOFX_DEL  ---     1.354      R10C4C.B0 to    R10C4C.OFX0 CPU/result_1[7]/SLICE_275
ROUTE         6     6.645    R10C4C.OFX0 to       R7C8A.D1 CPU/alu_out[7]
CTOF_DEL    ---     0.920       R7C8A.D1 to       R7C8A.F1 SLICE_644
ROUTE         1     2.838       R7C8A.F1 to       R5C6C.C0 CPU/next_flag_z_2_m_6
CTOF_DEL    ---     0.920       R5C6C.C0 to       R5C6C.F0 CPU/SLICE_121
ROUTE         1     0.000       R5C6C.F0 to      R5C6C.DI0 CPU/next_flag_z_8 (to CK)
                  --------
                   63.034   (32.6% logic, 67.4% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_180 to Program_Memory/ROM_0_0_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     8.942      R2C13D.F1 to  EBR_R6C7.CLKA CK
                  --------
                    8.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_180 to CPU/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     8.669      R2C13D.F1 to      R5C6C.CLK CK
                  --------
                    8.669   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 38.262ns (weighted slack = 76.524ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           Program_Memory/ROM_0_0_0_3(ASIC)  (from CK -)
   Destination:    FF         Data in        CPU/flag_Z  (to CK +)

   Delay:              61.035ns  (32.2% logic, 67.8% route), 11 logic levels.

 Constraint Details:

     61.035ns physical path delay Program_Memory/ROM_0_0_0_3 to CPU/SLICE_121 meets
    100.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 99.297ns) by 38.262ns

 Physical Path Details:

      Data path Program_Memory/ROM_0_0_0_3 to CPU/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     9.566  EBR_R6C7.CLKA to  EBR_R6C7.DOA0 Program_Memory/ROM_0_0_0_3 (from CK)
ROUTE        32     8.821  EBR_R6C7.DOA0 to       R5C3C.B1 prog_data[0]
CTOF_DEL    ---     0.920       R5C3C.B1 to       R5C3C.F1 CPU/SLICE_606
ROUTE         3     1.574       R5C3C.F1 to       R5C3D.A0 CPU/un621_state_1
CTOF_DEL    ---     0.920       R5C3D.A0 to       R5C3D.F0 CPU/SLICE_353
ROUTE         2     2.249       R5C3D.F0 to       R5C3A.A0 CPU/un622_state
CTOF_DEL    ---     0.920       R5C3A.A0 to       R5C3A.F0 CPU/SLICE_526
ROUTE         1     2.372       R5C3A.F0 to       R7C3C.A1 CPU/un1_state_27_3
CTOF_DEL    ---     0.920       R7C3C.A1 to       R7C3C.F1 CPU/SLICE_424
ROUTE        15     3.248       R7C3C.F1 to       R7C5B.B0 CPU/un1_state_inv_2
CTOF_DEL    ---     0.920       R7C5B.B0 to       R7C5B.F0 CPU/SLICE_628
ROUTE         2     4.963       R7C5B.F0 to      R10C5D.B1 CPU/reg_A_m[7]
CTOF_DEL    ---     0.920      R10C5D.B1 to      R10C5D.F1 CPU/SLICE_476
ROUTE         6     5.365      R10C5D.F1 to       R9C2B.A0 CPU/alu_in_x[7]
CTOOFX_DEL  ---     1.354       R9C2B.A0 to     R9C2B.OFX0 CPU/result_1_5[7]/SLICE_295
ROUTE         1     3.326     R9C2B.OFX0 to      R10C4C.B0 CPU/N_154
CTOOFX_DEL  ---     1.354      R10C4C.B0 to    R10C4C.OFX0 CPU/result_1[7]/SLICE_275
ROUTE         6     6.645    R10C4C.OFX0 to       R7C8A.D1 CPU/alu_out[7]
CTOF_DEL    ---     0.920       R7C8A.D1 to       R7C8A.F1 SLICE_644
ROUTE         1     2.838       R7C8A.F1 to       R5C6C.C0 CPU/next_flag_z_2_m_6
CTOF_DEL    ---     0.920       R5C6C.C0 to       R5C6C.F0 CPU/SLICE_121
ROUTE         1     0.000       R5C6C.F0 to      R5C6C.DI0 CPU/next_flag_z_8 (to CK)
                  --------
                   61.035   (32.2% logic, 67.8% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_180 to Program_Memory/ROM_0_0_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     8.942      R2C13D.F1 to  EBR_R6C7.CLKA CK
                  --------
                    8.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_180 to CPU/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     8.669      R2C13D.F1 to      R5C6C.CLK CK
                  --------
                    8.669   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 38.757ns (weighted slack = 77.514ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           Program_Memory/ROM_0_0_0_3(ASIC)  (from CK -)
   Destination:    FF         Data in        CPU/flag_Z  (to CK +)

   Delay:              60.540ns  (32.4% logic, 67.6% route), 11 logic levels.

 Constraint Details:

     60.540ns physical path delay Program_Memory/ROM_0_0_0_3 to CPU/SLICE_121 meets
    100.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 99.297ns) by 38.757ns

 Physical Path Details:

      Data path Program_Memory/ROM_0_0_0_3 to CPU/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     9.566  EBR_R6C7.CLKA to  EBR_R6C7.DOA0 Program_Memory/ROM_0_0_0_3 (from CK)
ROUTE        32     8.247  EBR_R6C7.DOA0 to       R5C3B.C1 prog_data[0]
CTOF_DEL    ---     0.920       R5C3B.C1 to       R5C3B.F1 CPU/SLICE_609
ROUTE         1     2.288       R5C3B.F1 to       R5C3A.B1 CPU/un611_state_1_0
CTOF_DEL    ---     0.920       R5C3A.B1 to       R5C3A.F1 CPU/SLICE_526
ROUTE         2     1.614       R5C3A.F1 to       R5C3A.B0 CPU/un609_state
CTOF_DEL    ---     0.920       R5C3A.B0 to       R5C3A.F0 CPU/SLICE_526
ROUTE         1     2.372       R5C3A.F0 to       R7C3C.A1 CPU/un1_state_27_3
CTOF_DEL    ---     0.920       R7C3C.A1 to       R7C3C.F1 CPU/SLICE_424
ROUTE        15     3.248       R7C3C.F1 to       R7C5B.B0 CPU/un1_state_inv_2
CTOF_DEL    ---     0.920       R7C5B.B0 to       R7C5B.F0 CPU/SLICE_628
ROUTE         2     4.963       R7C5B.F0 to      R10C5D.B1 CPU/reg_A_m[7]
CTOF_DEL    ---     0.920      R10C5D.B1 to      R10C5D.F1 CPU/SLICE_476
ROUTE         6     5.365      R10C5D.F1 to       R9C2B.A0 CPU/alu_in_x[7]
CTOOFX_DEL  ---     1.354       R9C2B.A0 to     R9C2B.OFX0 CPU/result_1_5[7]/SLICE_295
ROUTE         1     3.326     R9C2B.OFX0 to      R10C4C.B0 CPU/N_154
CTOOFX_DEL  ---     1.354      R10C4C.B0 to    R10C4C.OFX0 CPU/result_1[7]/SLICE_275
ROUTE         6     6.645    R10C4C.OFX0 to       R7C8A.D1 CPU/alu_out[7]
CTOF_DEL    ---     0.920       R7C8A.D1 to       R7C8A.F1 SLICE_644
ROUTE         1     2.838       R7C8A.F1 to       R5C6C.C0 CPU/next_flag_z_2_m_6
CTOF_DEL    ---     0.920       R5C6C.C0 to       R5C6C.F0 CPU/SLICE_121
ROUTE         1     0.000       R5C6C.F0 to      R5C6C.DI0 CPU/next_flag_z_8 (to CK)
                  --------
                   60.540   (32.4% logic, 67.6% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_180 to Program_Memory/ROM_0_0_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     8.942      R2C13D.F1 to  EBR_R6C7.CLKA CK
                  --------
                    8.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_180 to CPU/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     8.669      R2C13D.F1 to      R5C6C.CLK CK
                  --------
                    8.669   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 38.793ns (weighted slack = 77.586ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           Program_Memory/ROM_0_0_1_2(ASIC)  (from CK -)
   Destination:    FF         Data in        CPU/flag_Z  (to CK +)

   Delay:              60.504ns  (34.0% logic, 66.0% route), 12 logic levels.

 Constraint Details:

     60.504ns physical path delay Program_Memory/ROM_0_0_1_2 to CPU/SLICE_121 meets
    100.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 99.297ns) by 38.793ns

 Physical Path Details:

      Data path Program_Memory/ROM_0_0_1_2 to CPU/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     9.566  EBR_R6C1.CLKA to  EBR_R6C1.DOA0 Program_Memory/ROM_0_0_1_2 (from CK)
ROUTE        34     5.737  EBR_R6C1.DOA0 to       R5C3B.B0 prog_data[2]
CTOF_DEL    ---     0.920       R5C3B.B0 to       R5C3B.F0 CPU/SLICE_609
ROUTE         1     2.208       R5C3B.F0 to       R5C3D.A1 CPU/un621_state_0
CTOF_DEL    ---     0.920       R5C3D.A1 to       R5C3D.F1 CPU/SLICE_353
ROUTE         1     0.999       R5C3D.F1 to       R5C3D.C0 CPU/un621_state
CTOF_DEL    ---     0.920       R5C3D.C0 to       R5C3D.F0 CPU/SLICE_353
ROUTE         2     2.249       R5C3D.F0 to       R5C3A.A0 CPU/un622_state
CTOF_DEL    ---     0.920       R5C3A.A0 to       R5C3A.F0 CPU/SLICE_526
ROUTE         1     2.372       R5C3A.F0 to       R7C3C.A1 CPU/un1_state_27_3
CTOF_DEL    ---     0.920       R7C3C.A1 to       R7C3C.F1 CPU/SLICE_424
ROUTE        15     3.248       R7C3C.F1 to       R7C5B.B0 CPU/un1_state_inv_2
CTOF_DEL    ---     0.920       R7C5B.B0 to       R7C5B.F0 CPU/SLICE_628
ROUTE         2     4.963       R7C5B.F0 to      R10C5D.B1 CPU/reg_A_m[7]
CTOF_DEL    ---     0.920      R10C5D.B1 to      R10C5D.F1 CPU/SLICE_476
ROUTE         6     5.365      R10C5D.F1 to       R9C2B.A0 CPU/alu_in_x[7]
CTOOFX_DEL  ---     1.354       R9C2B.A0 to     R9C2B.OFX0 CPU/result_1_5[7]/SLICE_295
ROUTE         1     3.326     R9C2B.OFX0 to      R10C4C.B0 CPU/N_154
CTOOFX_DEL  ---     1.354      R10C4C.B0 to    R10C4C.OFX0 CPU/result_1[7]/SLICE_275
ROUTE         6     6.645    R10C4C.OFX0 to       R7C8A.D1 CPU/alu_out[7]
CTOF_DEL    ---     0.920       R7C8A.D1 to       R7C8A.F1 SLICE_644
ROUTE         1     2.838       R7C8A.F1 to       R5C6C.C0 CPU/next_flag_z_2_m_6
CTOF_DEL    ---     0.920       R5C6C.C0 to       R5C6C.F0 CPU/SLICE_121
ROUTE         1     0.000       R5C6C.F0 to      R5C6C.DI0 CPU/next_flag_z_8 (to CK)
                  --------
                   60.504   (34.0% logic, 66.0% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_180 to Program_Memory/ROM_0_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     8.942      R2C13D.F1 to  EBR_R6C1.CLKA CK
                  --------
                    8.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_180 to CPU/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     8.669      R2C13D.F1 to      R5C6C.CLK CK
                  --------
                    8.669   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 38.968ns (weighted slack = 77.936ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           Program_Memory/ROM_0_0_1_2(ASIC)  (from CK -)
   Destination:    FF         Data in        CPU/flag_Z  (to CK +)

   Delay:              60.329ns  (34.1% logic, 65.9% route), 12 logic levels.

 Constraint Details:

     60.329ns physical path delay Program_Memory/ROM_0_0_1_2 to CPU/SLICE_121 meets
    100.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 99.297ns) by 38.968ns

 Physical Path Details:

      Data path Program_Memory/ROM_0_0_1_2 to CPU/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     9.566  EBR_R6C1.CLKA to  EBR_R6C1.DOA0 Program_Memory/ROM_0_0_1_2 (from CK)
ROUTE        34     4.408  EBR_R6C1.DOA0 to      R4C10A.C0 prog_data[2]
CTOF_DEL    ---     0.920      R4C10A.C0 to      R4C10A.F0 SLICE_270
ROUTE         2     3.374      R4C10A.F0 to       R4C2D.B1 CPU/un660_state_1
CTOF_DEL    ---     0.920       R4C2D.B1 to       R4C2D.F1 CPU/SLICE_355
ROUTE         1     0.999       R4C2D.F1 to       R4C2D.C0 CPU/un663_state
CTOF_DEL    ---     0.920       R4C2D.C0 to       R4C2D.F0 CPU/SLICE_355
ROUTE         2     2.237       R4C2D.F0 to       R5C3A.D0 CPU/un661_state
CTOF_DEL    ---     0.920       R5C3A.D0 to       R5C3A.F0 CPU/SLICE_526
ROUTE         1     2.372       R5C3A.F0 to       R7C3C.A1 CPU/un1_state_27_3
CTOF_DEL    ---     0.920       R7C3C.A1 to       R7C3C.F1 CPU/SLICE_424
ROUTE        15     3.248       R7C3C.F1 to       R7C5B.B0 CPU/un1_state_inv_2
CTOF_DEL    ---     0.920       R7C5B.B0 to       R7C5B.F0 CPU/SLICE_628
ROUTE         2     4.963       R7C5B.F0 to      R10C5D.B1 CPU/reg_A_m[7]
CTOF_DEL    ---     0.920      R10C5D.B1 to      R10C5D.F1 CPU/SLICE_476
ROUTE         6     5.365      R10C5D.F1 to       R9C2B.A0 CPU/alu_in_x[7]
CTOOFX_DEL  ---     1.354       R9C2B.A0 to     R9C2B.OFX0 CPU/result_1_5[7]/SLICE_295
ROUTE         1     3.326     R9C2B.OFX0 to      R10C4C.B0 CPU/N_154
CTOOFX_DEL  ---     1.354      R10C4C.B0 to    R10C4C.OFX0 CPU/result_1[7]/SLICE_275
ROUTE         6     6.645    R10C4C.OFX0 to       R7C8A.D1 CPU/alu_out[7]
CTOF_DEL    ---     0.920       R7C8A.D1 to       R7C8A.F1 SLICE_644
ROUTE         1     2.838       R7C8A.F1 to       R5C6C.C0 CPU/next_flag_z_2_m_6
CTOF_DEL    ---     0.920       R5C6C.C0 to       R5C6C.F0 CPU/SLICE_121
ROUTE         1     0.000       R5C6C.F0 to      R5C6C.DI0 CPU/next_flag_z_8 (to CK)
                  --------
                   60.329   (34.1% logic, 65.9% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_180 to Program_Memory/ROM_0_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     8.942      R2C13D.F1 to  EBR_R6C1.CLKA CK
                  --------
                    8.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_180 to CPU/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     8.669      R2C13D.F1 to      R5C6C.CLK CK
                  --------
                    8.669   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 39.181ns (weighted slack = 78.362ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           Program_Memory/ROM_0_0_2_1(ASIC)  (from CK -)
   Destination:    FF         Data in        CPU/flag_Z  (to CK +)

   Delay:              60.116ns  (32.7% logic, 67.3% route), 11 logic levels.

 Constraint Details:

     60.116ns physical path delay Program_Memory/ROM_0_0_2_1 to CPU/SLICE_121 meets
    100.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 99.297ns) by 39.181ns

 Physical Path Details:

      Data path Program_Memory/ROM_0_0_2_1 to CPU/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     9.566 EBR_R6C10.CLKA to EBR_R6C10.DOA0 Program_Memory/ROM_0_0_2_1 (from CK)
ROUTE        36     9.112 EBR_R6C10.DOA0 to       R5C2C.D1 prog_data[4]
CTOF_DEL    ---     0.920       R5C2C.D1 to       R5C2C.F1 CPU/SLICE_357
ROUTE         1     0.999       R5C2C.F1 to       R5C3A.C1 CPU/un609_state_1
CTOF_DEL    ---     0.920       R5C3A.C1 to       R5C3A.F1 CPU/SLICE_526
ROUTE         2     1.614       R5C3A.F1 to       R5C3A.B0 CPU/un609_state
CTOF_DEL    ---     0.920       R5C3A.B0 to       R5C3A.F0 CPU/SLICE_526
ROUTE         1     2.372       R5C3A.F0 to       R7C3C.A1 CPU/un1_state_27_3
CTOF_DEL    ---     0.920       R7C3C.A1 to       R7C3C.F1 CPU/SLICE_424
ROUTE        15     3.248       R7C3C.F1 to       R7C5B.B0 CPU/un1_state_inv_2
CTOF_DEL    ---     0.920       R7C5B.B0 to       R7C5B.F0 CPU/SLICE_628
ROUTE         2     4.963       R7C5B.F0 to      R10C5D.B1 CPU/reg_A_m[7]
CTOF_DEL    ---     0.920      R10C5D.B1 to      R10C5D.F1 CPU/SLICE_476
ROUTE         6     5.365      R10C5D.F1 to       R9C2B.A0 CPU/alu_in_x[7]
CTOOFX_DEL  ---     1.354       R9C2B.A0 to     R9C2B.OFX0 CPU/result_1_5[7]/SLICE_295
ROUTE         1     3.326     R9C2B.OFX0 to      R10C4C.B0 CPU/N_154
CTOOFX_DEL  ---     1.354      R10C4C.B0 to    R10C4C.OFX0 CPU/result_1[7]/SLICE_275
ROUTE         6     6.645    R10C4C.OFX0 to       R7C8A.D1 CPU/alu_out[7]
CTOF_DEL    ---     0.920       R7C8A.D1 to       R7C8A.F1 SLICE_644
ROUTE         1     2.838       R7C8A.F1 to       R5C6C.C0 CPU/next_flag_z_2_m_6
CTOF_DEL    ---     0.920       R5C6C.C0 to       R5C6C.F0 CPU/SLICE_121
ROUTE         1     0.000       R5C6C.F0 to      R5C6C.DI0 CPU/next_flag_z_8 (to CK)
                  --------
                   60.116   (32.7% logic, 67.3% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_180 to Program_Memory/ROM_0_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     8.942      R2C13D.F1 to EBR_R6C10.CLKA CK
                  --------
                    8.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_180 to CPU/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     8.669      R2C13D.F1 to      R5C6C.CLK CK
                  --------
                    8.669   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 39.358ns (weighted slack = 78.716ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           Program_Memory/ROM_0_0_0_3(ASIC)  (from CK -)
   Destination:    FF         Data in        CPU/reg_E[7]  (to CK +)

   Delay:              59.570ns  (33.0% logic, 67.0% route), 11 logic levels.

 Constraint Details:

     59.570ns physical path delay Program_Memory/ROM_0_0_0_3 to CPU/SLICE_461 meets
    100.000ns delay constraint less
      0.273ns skew and
      0.799ns M_SET requirement (totaling 98.928ns) by 39.358ns

 Physical Path Details:

      Data path Program_Memory/ROM_0_0_0_3 to CPU/SLICE_461:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     9.566  EBR_R6C7.CLKA to  EBR_R6C7.DOA0 Program_Memory/ROM_0_0_0_3 (from CK)
ROUTE        32     8.821  EBR_R6C7.DOA0 to       R5C3C.B1 prog_data[0]
CTOF_DEL    ---     0.920       R5C3C.B1 to       R5C3C.F1 CPU/SLICE_606
ROUTE         3     1.654       R5C3C.F1 to       R5C3D.B1 CPU/un621_state_1
CTOF_DEL    ---     0.920       R5C3D.B1 to       R5C3D.F1 CPU/SLICE_353
ROUTE         1     0.999       R5C3D.F1 to       R5C3D.C0 CPU/un621_state
CTOF_DEL    ---     0.920       R5C3D.C0 to       R5C3D.F0 CPU/SLICE_353
ROUTE         2     2.249       R5C3D.F0 to       R5C3A.A0 CPU/un622_state
CTOF_DEL    ---     0.920       R5C3A.A0 to       R5C3A.F0 CPU/SLICE_526
ROUTE         1     2.372       R5C3A.F0 to       R7C3C.A1 CPU/un1_state_27_3
CTOF_DEL    ---     0.920       R7C3C.A1 to       R7C3C.F1 CPU/SLICE_424
ROUTE        15     3.248       R7C3C.F1 to       R7C5B.B0 CPU/un1_state_inv_2
CTOF_DEL    ---     0.920       R7C5B.B0 to       R7C5B.F0 CPU/SLICE_628
ROUTE         2     4.963       R7C5B.F0 to      R10C5D.B1 CPU/reg_A_m[7]
CTOF_DEL    ---     0.920      R10C5D.B1 to      R10C5D.F1 CPU/SLICE_476
ROUTE         6     5.365      R10C5D.F1 to       R9C2B.A0 CPU/alu_in_x[7]
CTOOFX_DEL  ---     1.354       R9C2B.A0 to     R9C2B.OFX0 CPU/result_1_5[7]/SLICE_295
ROUTE         1     3.326     R9C2B.OFX0 to      R10C4C.B0 CPU/N_154
CTOOFX_DEL  ---     1.354      R10C4C.B0 to    R10C4C.OFX0 CPU/result_1[7]/SLICE_275
ROUTE         6     3.908    R10C4C.OFX0 to       R9C7D.C1 CPU/alu_out[7]
CTOF_DEL    ---     0.920       R9C7D.C1 to       R9C7D.F1 CPU/SLICE_134
ROUTE         4     3.031       R9C7D.F1 to      R9C10C.M1 CPU/un1_alu_out[7] (to CK)
                  --------
                   59.570   (33.0% logic, 67.0% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_180 to Program_Memory/ROM_0_0_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     8.942      R2C13D.F1 to  EBR_R6C7.CLKA CK
                  --------
                    8.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_180 to CPU/SLICE_461:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     8.669      R2C13D.F1 to     R9C10C.CLK CK
                  --------
                    8.669   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 39.425ns (weighted slack = 78.850ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           Program_Memory/ROM_0_0_1_2(ASIC)  (from CK -)
   Destination:    FF         Data in        CPU/flag_Z  (to CK +)

   Delay:              59.872ns  (34.3% logic, 65.7% route), 12 logic levels.

 Constraint Details:

     59.872ns physical path delay Program_Memory/ROM_0_0_1_2 to CPU/SLICE_121 meets
    100.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 99.297ns) by 39.425ns

 Physical Path Details:

      Data path Program_Memory/ROM_0_0_1_2 to CPU/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     9.566  EBR_R6C1.CLKA to  EBR_R6C1.DOA1 Program_Memory/ROM_0_0_1_2 (from CK)
ROUTE        35     5.516  EBR_R6C1.DOA1 to       R5C4C.C1 prog_data[3]
CTOF_DEL    ---     0.920       R5C4C.C1 to       R5C4C.F1 CPU/SLICE_633
ROUTE         1     2.285       R5C4C.F1 to       R5C2B.A1 CPU/un650_state_3
CTOF_DEL    ---     0.920       R5C2B.A1 to       R5C2B.F1 CPU/SLICE_354
ROUTE         1     0.999       R5C2B.F1 to       R5C2B.C0 CPU/un650_state
CTOF_DEL    ---     0.920       R5C2B.C0 to       R5C2B.F0 CPU/SLICE_354
ROUTE         2     1.761       R5C2B.F0 to       R5C3A.C0 CPU/un648_state
CTOF_DEL    ---     0.920       R5C3A.C0 to       R5C3A.F0 CPU/SLICE_526
ROUTE         1     2.372       R5C3A.F0 to       R7C3C.A1 CPU/un1_state_27_3
CTOF_DEL    ---     0.920       R7C3C.A1 to       R7C3C.F1 CPU/SLICE_424
ROUTE        15     3.248       R7C3C.F1 to       R7C5B.B0 CPU/un1_state_inv_2
CTOF_DEL    ---     0.920       R7C5B.B0 to       R7C5B.F0 CPU/SLICE_628
ROUTE         2     4.963       R7C5B.F0 to      R10C5D.B1 CPU/reg_A_m[7]
CTOF_DEL    ---     0.920      R10C5D.B1 to      R10C5D.F1 CPU/SLICE_476
ROUTE         6     5.365      R10C5D.F1 to       R9C2B.A0 CPU/alu_in_x[7]
CTOOFX_DEL  ---     1.354       R9C2B.A0 to     R9C2B.OFX0 CPU/result_1_5[7]/SLICE_295
ROUTE         1     3.326     R9C2B.OFX0 to      R10C4C.B0 CPU/N_154
CTOOFX_DEL  ---     1.354      R10C4C.B0 to    R10C4C.OFX0 CPU/result_1[7]/SLICE_275
ROUTE         6     6.645    R10C4C.OFX0 to       R7C8A.D1 CPU/alu_out[7]
CTOF_DEL    ---     0.920       R7C8A.D1 to       R7C8A.F1 SLICE_644
ROUTE         1     2.838       R7C8A.F1 to       R5C6C.C0 CPU/next_flag_z_2_m_6
CTOF_DEL    ---     0.920       R5C6C.C0 to       R5C6C.F0 CPU/SLICE_121
ROUTE         1     0.000       R5C6C.F0 to      R5C6C.DI0 CPU/next_flag_z_8 (to CK)
                  --------
                   59.872   (34.3% logic, 65.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_180 to Program_Memory/ROM_0_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     8.942      R2C13D.F1 to  EBR_R6C1.CLKA CK
                  --------
                    8.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_180 to CPU/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     8.669      R2C13D.F1 to      R5C6C.CLK CK
                  --------
                    8.669   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 39.439ns (weighted slack = 78.878ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           Program_Memory/ROM_0_0_1_2(ASIC)  (from CK -)
   Destination:    FF         Data in        CPU/flag_Z  (to CK +)

   Delay:              59.858ns  (32.8% logic, 67.2% route), 11 logic levels.

 Constraint Details:

     59.858ns physical path delay Program_Memory/ROM_0_0_1_2 to CPU/SLICE_121 meets
    100.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 99.297ns) by 39.439ns

 Physical Path Details:

      Data path Program_Memory/ROM_0_0_1_2 to CPU/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     9.566  EBR_R6C1.CLKA to  EBR_R6C1.DOA1 Program_Memory/ROM_0_0_1_2 (from CK)
ROUTE        35     5.724  EBR_R6C1.DOA1 to       R7C2C.C0 prog_data[3]
CTOF_DEL    ---     0.920       R7C2C.C0 to       R7C2C.F0 CPU/SLICE_608
ROUTE         1     3.494       R7C2C.F0 to       R5C3D.B0 CPU/un624_state_0
CTOF_DEL    ---     0.920       R5C3D.B0 to       R5C3D.F0 CPU/SLICE_353
ROUTE         2     2.249       R5C3D.F0 to       R5C3A.A0 CPU/un622_state
CTOF_DEL    ---     0.920       R5C3A.A0 to       R5C3A.F0 CPU/SLICE_526
ROUTE         1     2.372       R5C3A.F0 to       R7C3C.A1 CPU/un1_state_27_3
CTOF_DEL    ---     0.920       R7C3C.A1 to       R7C3C.F1 CPU/SLICE_424
ROUTE        15     3.248       R7C3C.F1 to       R7C5B.B0 CPU/un1_state_inv_2
CTOF_DEL    ---     0.920       R7C5B.B0 to       R7C5B.F0 CPU/SLICE_628
ROUTE         2     4.963       R7C5B.F0 to      R10C5D.B1 CPU/reg_A_m[7]
CTOF_DEL    ---     0.920      R10C5D.B1 to      R10C5D.F1 CPU/SLICE_476
ROUTE         6     5.365      R10C5D.F1 to       R9C2B.A0 CPU/alu_in_x[7]
CTOOFX_DEL  ---     1.354       R9C2B.A0 to     R9C2B.OFX0 CPU/result_1_5[7]/SLICE_295
ROUTE         1     3.326     R9C2B.OFX0 to      R10C4C.B0 CPU/N_154
CTOOFX_DEL  ---     1.354      R10C4C.B0 to    R10C4C.OFX0 CPU/result_1[7]/SLICE_275
ROUTE         6     6.645    R10C4C.OFX0 to       R7C8A.D1 CPU/alu_out[7]
CTOF_DEL    ---     0.920       R7C8A.D1 to       R7C8A.F1 SLICE_644
ROUTE         1     2.838       R7C8A.F1 to       R5C6C.C0 CPU/next_flag_z_2_m_6
CTOF_DEL    ---     0.920       R5C6C.C0 to       R5C6C.F0 CPU/SLICE_121
ROUTE         1     0.000       R5C6C.F0 to      R5C6C.DI0 CPU/next_flag_z_8 (to CK)
                  --------
                   59.858   (32.8% logic, 67.2% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_180 to Program_Memory/ROM_0_0_1_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     8.942      R2C13D.F1 to  EBR_R6C1.CLKA CK
                  --------
                    8.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_180 to CPU/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     8.669      R2C13D.F1 to      R5C6C.CLK CK
                  --------
                    8.669   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 39.737ns (weighted slack = 79.474ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DP8KC      Port           Program_Memory/ROM_0_0_2_1(ASIC)  (from CK -)
   Destination:    FF         Data in        CPU/flag_Z  (to CK +)

   Delay:              59.560ns  (33.0% logic, 67.0% route), 11 logic levels.

 Constraint Details:

     59.560ns physical path delay Program_Memory/ROM_0_0_2_1 to CPU/SLICE_121 meets
    100.000ns delay constraint less
      0.273ns skew and
      0.430ns DIN_SET requirement (totaling 99.297ns) by 39.737ns

 Physical Path Details:

      Data path Program_Memory/ROM_0_0_2_1 to CPU/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     9.566 EBR_R6C10.CLKA to EBR_R6C10.DOA1 Program_Memory/ROM_0_0_2_1 (from CK)
ROUTE        35     5.426 EBR_R6C10.DOA1 to       R7C2C.D0 prog_data[5]
CTOF_DEL    ---     0.920       R7C2C.D0 to       R7C2C.F0 CPU/SLICE_608
ROUTE         1     3.494       R7C2C.F0 to       R5C3D.B0 CPU/un624_state_0
CTOF_DEL    ---     0.920       R5C3D.B0 to       R5C3D.F0 CPU/SLICE_353
ROUTE         2     2.249       R5C3D.F0 to       R5C3A.A0 CPU/un622_state
CTOF_DEL    ---     0.920       R5C3A.A0 to       R5C3A.F0 CPU/SLICE_526
ROUTE         1     2.372       R5C3A.F0 to       R7C3C.A1 CPU/un1_state_27_3
CTOF_DEL    ---     0.920       R7C3C.A1 to       R7C3C.F1 CPU/SLICE_424
ROUTE        15     3.248       R7C3C.F1 to       R7C5B.B0 CPU/un1_state_inv_2
CTOF_DEL    ---     0.920       R7C5B.B0 to       R7C5B.F0 CPU/SLICE_628
ROUTE         2     4.963       R7C5B.F0 to      R10C5D.B1 CPU/reg_A_m[7]
CTOF_DEL    ---     0.920      R10C5D.B1 to      R10C5D.F1 CPU/SLICE_476
ROUTE         6     5.365      R10C5D.F1 to       R9C2B.A0 CPU/alu_in_x[7]
CTOOFX_DEL  ---     1.354       R9C2B.A0 to     R9C2B.OFX0 CPU/result_1_5[7]/SLICE_295
ROUTE         1     3.326     R9C2B.OFX0 to      R10C4C.B0 CPU/N_154
CTOOFX_DEL  ---     1.354      R10C4C.B0 to    R10C4C.OFX0 CPU/result_1[7]/SLICE_275
ROUTE         6     6.645    R10C4C.OFX0 to       R7C8A.D1 CPU/alu_out[7]
CTOF_DEL    ---     0.920       R7C8A.D1 to       R7C8A.F1 SLICE_644
ROUTE         1     2.838       R7C8A.F1 to       R5C6C.C0 CPU/next_flag_z_2_m_6
CTOF_DEL    ---     0.920       R5C6C.C0 to       R5C6C.F0 CPU/SLICE_121
ROUTE         1     0.000       R5C6C.F0 to      R5C6C.DI0 CPU/next_flag_z_8 (to CK)
                  --------
                   59.560   (33.0% logic, 67.0% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_180 to Program_Memory/ROM_0_0_2_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     8.942      R2C13D.F1 to EBR_R6C10.CLKA CK
                  --------
                    8.942   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_180 to CPU/SLICE_121:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     8.669      R2C13D.F1 to      R5C6C.CLK CK
                  --------
                    8.669   (0.0% logic, 100.0% route), 0 logic levels.

Report:    7.845MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: FREQUENCY NET "Fast_CK/RIN" 100.000000 MHz ;
            26 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[0]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[1]  (to Fast_CK/RIN +)

   Delay:               6.882ns  (40.6% logic, 59.4% route), 3 logic levels.

 Constraint Details:

      6.882ns physical path delay Fast_CK/SLICE_165 to Fast_CK/SLICE_163 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 9.570ns) by 2.688ns

 Physical Path Details:

      Data path Fast_CK/SLICE_165 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R4C20D.CLK to      R4C20D.Q0 Fast_CK/SLICE_165 (from Fast_CK/RIN)
ROUTE         5     2.436      R4C20D.Q0 to      R4C20D.B1 Fast_CK/CO0
CTOF_DEL    ---     0.920      R4C20D.B1 to      R4C20D.F1 Fast_CK/SLICE_165
ROUTE         3     1.654      R4C20D.F1 to      R4C20C.B0 Fast_CK/un1_count
CTOF_DEL    ---     0.920      R4C20C.B0 to      R4C20C.F0 Fast_CK/SLICE_163
ROUTE         1     0.000      R4C20C.F0 to     R4C20C.DI0 Fast_CK/next_count_3[1] (to Fast_CK/RIN)
                  --------
                    6.882   (40.6% logic, 59.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_543 to Fast_CK/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.268      R2C20A.F1 to     R4C20D.CLK Fast_CK/RIN
                  --------
                    2.268   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_543 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.268      R2C20A.F1 to     R4C20C.CLK Fast_CK/RIN
                  --------
                    2.268   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.817ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[3]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[1]  (to Fast_CK/RIN +)

   Delay:               6.753ns  (41.3% logic, 58.7% route), 3 logic levels.

 Constraint Details:

      6.753ns physical path delay Fast_CK/SLICE_164 to Fast_CK/SLICE_163 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 9.570ns) by 2.817ns

 Physical Path Details:

      Data path Fast_CK/SLICE_164 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R4C20B.CLK to      R4C20B.Q0 Fast_CK/SLICE_164 (from Fast_CK/RIN)
ROUTE         3     2.307      R4C20B.Q0 to      R4C20D.A1 Fast_CK/ANB3
CTOF_DEL    ---     0.920      R4C20D.A1 to      R4C20D.F1 Fast_CK/SLICE_165
ROUTE         3     1.654      R4C20D.F1 to      R4C20C.B0 Fast_CK/un1_count
CTOF_DEL    ---     0.920      R4C20C.B0 to      R4C20C.F0 Fast_CK/SLICE_163
ROUTE         1     0.000      R4C20C.F0 to     R4C20C.DI0 Fast_CK/next_count_3[1] (to Fast_CK/RIN)
                  --------
                    6.753   (41.3% logic, 58.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_543 to Fast_CK/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.268      R2C20A.F1 to     R4C20B.CLK Fast_CK/RIN
                  --------
                    2.268   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_543 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.268      R2C20A.F1 to     R4C20C.CLK Fast_CK/RIN
                  --------
                    2.268   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.151ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[1]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[2]  (to Fast_CK/RIN +)

   Delay:               6.419ns  (43.5% logic, 56.5% route), 3 logic levels.

 Constraint Details:

      6.419ns physical path delay Fast_CK/SLICE_163 to Fast_CK/SLICE_163 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 9.570ns) by 3.151ns

 Physical Path Details:

      Data path Fast_CK/SLICE_163 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R4C20C.CLK to      R4C20C.Q0 Fast_CK/SLICE_163 (from Fast_CK/RIN)
ROUTE         4     1.872      R4C20C.Q0 to      R4C20B.C1 Fast_CK/ANB1
CTOF_DEL    ---     0.920      R4C20B.C1 to      R4C20B.F1 Fast_CK/SLICE_164
ROUTE         2     1.755      R4C20B.F1 to      R4C20C.C1 Fast_CK/CO1
CTOF_DEL    ---     0.920      R4C20C.C1 to      R4C20C.F1 Fast_CK/SLICE_163
ROUTE         1     0.000      R4C20C.F1 to     R4C20C.DI1 Fast_CK/next_count_3[2] (to Fast_CK/RIN)
                  --------
                    6.419   (43.5% logic, 56.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_543 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.268      R2C20A.F1 to     R4C20C.CLK Fast_CK/RIN
                  --------
                    2.268   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_543 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.268      R2C20A.F1 to     R4C20C.CLK Fast_CK/RIN
                  --------
                    2.268   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.252ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[1]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[1]  (to Fast_CK/RIN +)

   Delay:               6.318ns  (44.2% logic, 55.8% route), 3 logic levels.

 Constraint Details:

      6.318ns physical path delay Fast_CK/SLICE_163 to Fast_CK/SLICE_163 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 9.570ns) by 3.252ns

 Physical Path Details:

      Data path Fast_CK/SLICE_163 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R4C20C.CLK to      R4C20C.Q0 Fast_CK/SLICE_163 (from Fast_CK/RIN)
ROUTE         4     1.872      R4C20C.Q0 to      R4C20D.C1 Fast_CK/ANB1
CTOF_DEL    ---     0.920      R4C20D.C1 to      R4C20D.F1 Fast_CK/SLICE_165
ROUTE         3     1.654      R4C20D.F1 to      R4C20C.B0 Fast_CK/un1_count
CTOF_DEL    ---     0.920      R4C20C.B0 to      R4C20C.F0 Fast_CK/SLICE_163
ROUTE         1     0.000      R4C20C.F0 to     R4C20C.DI0 Fast_CK/next_count_3[1] (to Fast_CK/RIN)
                  --------
                    6.318   (44.2% logic, 55.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_543 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.268      R2C20A.F1 to     R4C20C.CLK Fast_CK/RIN
                  --------
                    2.268   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_543 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.268      R2C20A.F1 to     R4C20C.CLK Fast_CK/RIN
                  --------
                    2.268   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.262ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[0]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[0]  (to Fast_CK/RIN +)

   Delay:               6.308ns  (44.3% logic, 55.7% route), 3 logic levels.

 Constraint Details:

      6.308ns physical path delay Fast_CK/SLICE_165 to Fast_CK/SLICE_165 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 9.570ns) by 3.262ns

 Physical Path Details:

      Data path Fast_CK/SLICE_165 to Fast_CK/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R4C20D.CLK to      R4C20D.Q0 Fast_CK/SLICE_165 (from Fast_CK/RIN)
ROUTE         5     2.436      R4C20D.Q0 to      R4C20D.B1 Fast_CK/CO0
CTOF_DEL    ---     0.920      R4C20D.B1 to      R4C20D.F1 Fast_CK/SLICE_165
ROUTE         3     1.080      R4C20D.F1 to      R4C20D.C0 Fast_CK/un1_count
CTOF_DEL    ---     0.920      R4C20D.C0 to      R4C20D.F0 Fast_CK/SLICE_165
ROUTE         1     0.000      R4C20D.F0 to     R4C20D.DI0 Fast_CK/next_count_3[0] (to Fast_CK/RIN)
                  --------
                    6.308   (44.3% logic, 55.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_543 to Fast_CK/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.268      R2C20A.F1 to     R4C20D.CLK Fast_CK/RIN
                  --------
                    2.268   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_543 to Fast_CK/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.268      R2C20A.F1 to     R4C20D.CLK Fast_CK/RIN
                  --------
                    2.268   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.338ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[0]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[2]  (to Fast_CK/RIN +)

   Delay:               6.232ns  (44.8% logic, 55.2% route), 3 logic levels.

 Constraint Details:

      6.232ns physical path delay Fast_CK/SLICE_165 to Fast_CK/SLICE_163 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 9.570ns) by 3.338ns

 Physical Path Details:

      Data path Fast_CK/SLICE_165 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R4C20D.CLK to      R4C20D.Q0 Fast_CK/SLICE_165 (from Fast_CK/RIN)
ROUTE         5     1.685      R4C20D.Q0 to      R4C20B.D1 Fast_CK/CO0
CTOF_DEL    ---     0.920      R4C20B.D1 to      R4C20B.F1 Fast_CK/SLICE_164
ROUTE         2     1.755      R4C20B.F1 to      R4C20C.C1 Fast_CK/CO1
CTOF_DEL    ---     0.920      R4C20C.C1 to      R4C20C.F1 Fast_CK/SLICE_163
ROUTE         1     0.000      R4C20C.F1 to     R4C20C.DI1 Fast_CK/next_count_3[2] (to Fast_CK/RIN)
                  --------
                    6.232   (44.8% logic, 55.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_543 to Fast_CK/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.268      R2C20A.F1 to     R4C20D.CLK Fast_CK/RIN
                  --------
                    2.268   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_543 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.268      R2C20A.F1 to     R4C20C.CLK Fast_CK/RIN
                  --------
                    2.268   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.391ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[3]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[0]  (to Fast_CK/RIN +)

   Delay:               6.179ns  (45.2% logic, 54.8% route), 3 logic levels.

 Constraint Details:

      6.179ns physical path delay Fast_CK/SLICE_164 to Fast_CK/SLICE_165 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 9.570ns) by 3.391ns

 Physical Path Details:

      Data path Fast_CK/SLICE_164 to Fast_CK/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R4C20B.CLK to      R4C20B.Q0 Fast_CK/SLICE_164 (from Fast_CK/RIN)
ROUTE         3     2.307      R4C20B.Q0 to      R4C20D.A1 Fast_CK/ANB3
CTOF_DEL    ---     0.920      R4C20D.A1 to      R4C20D.F1 Fast_CK/SLICE_165
ROUTE         3     1.080      R4C20D.F1 to      R4C20D.C0 Fast_CK/un1_count
CTOF_DEL    ---     0.920      R4C20D.C0 to      R4C20D.F0 Fast_CK/SLICE_165
ROUTE         1     0.000      R4C20D.F0 to     R4C20D.DI0 Fast_CK/next_count_3[0] (to Fast_CK/RIN)
                  --------
                    6.179   (45.2% logic, 54.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_543 to Fast_CK/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.268      R2C20A.F1 to     R4C20B.CLK Fast_CK/RIN
                  --------
                    2.268   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_543 to Fast_CK/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.268      R2C20A.F1 to     R4C20D.CLK Fast_CK/RIN
                  --------
                    2.268   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.488ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[2]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[1]  (to Fast_CK/RIN +)

   Delay:               6.082ns  (45.9% logic, 54.1% route), 3 logic levels.

 Constraint Details:

      6.082ns physical path delay Fast_CK/SLICE_163 to Fast_CK/SLICE_163 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 9.570ns) by 3.488ns

 Physical Path Details:

      Data path Fast_CK/SLICE_163 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R4C20C.CLK to      R4C20C.Q1 Fast_CK/SLICE_163 (from Fast_CK/RIN)
ROUTE         4     1.636      R4C20C.Q1 to      R4C20D.D1 Fast_CK/ANB2
CTOF_DEL    ---     0.920      R4C20D.D1 to      R4C20D.F1 Fast_CK/SLICE_165
ROUTE         3     1.654      R4C20D.F1 to      R4C20C.B0 Fast_CK/un1_count
CTOF_DEL    ---     0.920      R4C20C.B0 to      R4C20C.F0 Fast_CK/SLICE_163
ROUTE         1     0.000      R4C20C.F0 to     R4C20C.DI0 Fast_CK/next_count_3[1] (to Fast_CK/RIN)
                  --------
                    6.082   (45.9% logic, 54.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_543 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.268      R2C20A.F1 to     R4C20C.CLK Fast_CK/RIN
                  --------
                    2.268   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_543 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.268      R2C20A.F1 to     R4C20C.CLK Fast_CK/RIN
                  --------
                    2.268   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.499ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[0]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[2]  (to Fast_CK/RIN +)

   Delay:               6.071ns  (46.0% logic, 54.0% route), 3 logic levels.

 Constraint Details:

      6.071ns physical path delay Fast_CK/SLICE_165 to Fast_CK/SLICE_163 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 9.570ns) by 3.499ns

 Physical Path Details:

      Data path Fast_CK/SLICE_165 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R4C20D.CLK to      R4C20D.Q0 Fast_CK/SLICE_165 (from Fast_CK/RIN)
ROUTE         5     2.436      R4C20D.Q0 to      R4C20D.B1 Fast_CK/CO0
CTOF_DEL    ---     0.920      R4C20D.B1 to      R4C20D.F1 Fast_CK/SLICE_165
ROUTE         3     0.843      R4C20D.F1 to      R4C20C.D1 Fast_CK/un1_count
CTOF_DEL    ---     0.920      R4C20C.D1 to      R4C20C.F1 Fast_CK/SLICE_163
ROUTE         1     0.000      R4C20C.F1 to     R4C20C.DI1 Fast_CK/next_count_3[2] (to Fast_CK/RIN)
                  --------
                    6.071   (46.0% logic, 54.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_543 to Fast_CK/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.268      R2C20A.F1 to     R4C20D.CLK Fast_CK/RIN
                  --------
                    2.268   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_543 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.268      R2C20A.F1 to     R4C20C.CLK Fast_CK/RIN
                  --------
                    2.268   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 3.628ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[3]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[2]  (to Fast_CK/RIN +)

   Delay:               5.942ns  (47.0% logic, 53.0% route), 3 logic levels.

 Constraint Details:

      5.942ns physical path delay Fast_CK/SLICE_164 to Fast_CK/SLICE_163 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.430ns DIN_SET requirement (totaling 9.570ns) by 3.628ns

 Physical Path Details:

      Data path Fast_CK/SLICE_164 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.952     R4C20B.CLK to      R4C20B.Q0 Fast_CK/SLICE_164 (from Fast_CK/RIN)
ROUTE         3     2.307      R4C20B.Q0 to      R4C20D.A1 Fast_CK/ANB3
CTOF_DEL    ---     0.920      R4C20D.A1 to      R4C20D.F1 Fast_CK/SLICE_165
ROUTE         3     0.843      R4C20D.F1 to      R4C20C.D1 Fast_CK/un1_count
CTOF_DEL    ---     0.920      R4C20C.D1 to      R4C20C.F1 Fast_CK/SLICE_163
ROUTE         1     0.000      R4C20C.F1 to     R4C20C.DI1 Fast_CK/next_count_3[2] (to Fast_CK/RIN)
                  --------
                    5.942   (47.0% logic, 53.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_543 to Fast_CK/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.268      R2C20A.F1 to     R4C20B.CLK Fast_CK/RIN
                  --------
                    2.268   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_543 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     2.268      R2C20A.F1 to     R4C20C.CLK Fast_CK/RIN
                  --------
                    2.268   (0.0% logic, 100.0% route), 0 logic levels.

Report:  136.761MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "FCK" 10.000000 MHz ;     |   10.000 MHz|   29.967 MHz|   3  
                                        |             |             |
FREQUENCY NET "RCK_c" 0.032000 MHz ;    |    0.032 MHz|   66.565 MHz|   7  
                                        |             |             |
FREQUENCY NET "CK" 5.000000 MHz ;       |    5.000 MHz|    7.845 MHz|  12  
                                        |             |             |
FREQUENCY NET "Fast_CK/RIN" 100.000000  |             |             |
MHz ;                                   |  100.000 MHz|  136.761 MHz|   3  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

No clock domain analysis is done. To analyze clock domains, please remove the BLOCK INTERCLOCKDOMAIN PATHS preference.


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 308308 paths, 11 nets, and 4119 connections (86.32% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Mon Jun 17 10:56:16 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o P3051_impl1.twr -gui -msgset C:/Firmware/P3051/P3051/promote.xml P3051_impl1.ncd P3051_impl1.prf 
Design file:     p3051_impl1.ncd
Preference file: p3051_impl1.prf
Device,speed:    LCMXO2-1200ZE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "FCK" 10.000000 MHz (0 errors)</A></LI>            6 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "RCK_c" 0.032000 MHz (0 errors)</A></LI>            410 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_2' Target='right'>FREQUENCY NET "CK" 5.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_3' Target='right'>FREQUENCY NET "Fast_CK/RIN" 100.000000 MHz (0 errors)</A></LI>            26 items scored, 0 timing errors detected.

2 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
BLOCK INTERCLOCKDOMAIN PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    1.140 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)
                   2.500 V (Bank 4)
                   2.500 V (Bank 5)
                   2.500 V (Bank 6)
                   2.500 V (Bank 7)



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "FCK" 10.000000 MHz ;
            6 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TCK  (from FCK -)
   Destination:    FF         Data in        TCK  (to FCK -)

   Delay:               1.137ns  (55.2% logic, 44.8% route), 2 logic levels.

 Constraint Details:

      1.137ns physical path delay SLICE_180 to SLICE_180 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.181ns

 Physical Path Details:

      Data path SLICE_180 to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R2C13D.CLK to      R2C13D.Q0 SLICE_180 (from FCK)
ROUTE        48     0.509      R2C13D.Q0 to      R2C13D.A0 TCK_1
CTOF_DEL    ---     0.274      R2C13D.A0 to      R2C13D.F0 SLICE_180
ROUTE         1     0.000      R2C13D.F0 to     R2C13D.DI0 TCK_i (to FCK)
                  --------
                    1.137   (55.2% logic, 44.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Fast_CK/SLICE_83 to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.987      R4C21C.Q1 to     R2C13D.CLK FCK
                  --------
                    2.987   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Fast_CK/SLICE_83 to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.987      R4C21C.Q1 to     R2C13D.CLK FCK
                  --------
                    2.987   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 54.978ns (weighted slack = 109.956ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TCK  (from FCK -)
   Destination:    FF         Data in        xdac_0io[0]  (to FCK +)

   Delay:               5.062ns  (12.4% logic, 87.6% route), 2 logic levels.

 Constraint Details:

      5.062ns physical path delay SLICE_180 to xdac[0]_MGIOL meets
     -0.047ns DO_HLD and
    -50.000ns delay constraint less
     -0.131ns skew requirement (totaling -49.916ns) by 54.978ns

 Physical Path Details:

      Data path SLICE_180 to xdac[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R2C13D.CLK to      R2C13D.Q0 SLICE_180 (from FCK)
ROUTE        48     3.023      R2C13D.Q0 to      R7C18B.A0 TCK_1
CTOF_DEL    ---     0.274      R7C18B.A0 to      R7C18B.F0 SLICE_567
ROUTE         1     1.411      R7C18B.F0 to   IOL_R8D.OPOS Frequency_Modulation.xdac_4[0] (to FCK)
                  --------
                    5.062   (12.4% logic, 87.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Fast_CK/SLICE_83 to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.987      R4C21C.Q1 to     R2C13D.CLK FCK
                  --------
                    2.987   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Fast_CK/SLICE_83 to xdac[0]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.118      R4C21C.Q1 to    IOL_R8D.CLK FCK
                  --------
                    3.118   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 54.978ns (weighted slack = 109.956ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TCK  (from FCK -)
   Destination:    FF         Data in        xdac_0io[1]  (to FCK +)

   Delay:               5.062ns  (12.4% logic, 87.6% route), 2 logic levels.

 Constraint Details:

      5.062ns physical path delay SLICE_180 to xdac[1]_MGIOL meets
     -0.047ns DO_HLD and
    -50.000ns delay constraint less
     -0.131ns skew requirement (totaling -49.916ns) by 54.978ns

 Physical Path Details:

      Data path SLICE_180 to xdac[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R2C13D.CLK to      R2C13D.Q0 SLICE_180 (from FCK)
ROUTE        48     3.023      R2C13D.Q0 to      R7C18B.A1 TCK_1
CTOF_DEL    ---     0.274      R7C18B.A1 to      R7C18B.F1 SLICE_567
ROUTE         1     1.411      R7C18B.F1 to   IOL_R8C.OPOS Frequency_Modulation.xdac_4[1] (to FCK)
                  --------
                    5.062   (12.4% logic, 87.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path Fast_CK/SLICE_83 to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.987      R4C21C.Q1 to     R2C13D.CLK FCK
                  --------
                    2.987   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Fast_CK/SLICE_83 to xdac[1]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.118      R4C21C.Q1 to    IOL_R8C.CLK FCK
                  --------
                    3.118   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 55.699ns (weighted slack = 111.398ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TCK  (from FCK -)
   Destination:    FF         Data in        xdac_0io[2]  (to FCK +)

   Delay:               5.783ns  (15.6% logic, 84.4% route), 3 logic levels.

 Constraint Details:

      5.783ns physical path delay SLICE_180 to xdac[2]_MGIOL meets
     -0.047ns DO_HLD and
    -50.000ns delay constraint less
     -0.131ns skew requirement (totaling -49.916ns) by 55.699ns

 Physical Path Details:

      Data path SLICE_180 to xdac[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R2C13D.CLK to      R2C13D.Q0 SLICE_180 (from FCK)
ROUTE        48     2.856      R2C13D.Q0 to      R7C18A.C1 TCK_1
CTOF_DEL    ---     0.274      R7C18A.C1 to      R7C18A.F1 SLICE_551
ROUTE         3     0.614      R7C18A.F1 to      R7C18D.C1 N_4_0
CTOF_DEL    ---     0.274      R7C18D.C1 to      R7C18D.F1 SLICE_566
ROUTE         1     1.411      R7C18D.F1 to   IOL_R8A.OPOS Frequency_Modulation.xdac_4[2] (to FCK)
                  --------
                    5.783   (15.6% logic, 84.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path Fast_CK/SLICE_83 to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.987      R4C21C.Q1 to     R2C13D.CLK FCK
                  --------
                    2.987   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Fast_CK/SLICE_83 to xdac[2]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.118      R4C21C.Q1 to    IOL_R8A.CLK FCK
                  --------
                    3.118   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 55.947ns (weighted slack = 111.894ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TCK  (from FCK -)
   Destination:    FF         Data in        xdac_0io[3]  (to FCK +)

   Delay:               6.031ns  (15.0% logic, 85.0% route), 3 logic levels.

 Constraint Details:

      6.031ns physical path delay SLICE_180 to xdac[3]_MGIOL meets
     -0.047ns DO_HLD and
    -50.000ns delay constraint less
     -0.131ns skew requirement (totaling -49.916ns) by 55.947ns

 Physical Path Details:

      Data path SLICE_180 to xdac[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R2C13D.CLK to      R2C13D.Q0 SLICE_180 (from FCK)
ROUTE        48     2.856      R2C13D.Q0 to      R7C18A.C1 TCK_1
CTOF_DEL    ---     0.274      R7C18A.C1 to      R7C18A.F1 SLICE_551
ROUTE         3     0.614      R7C18A.F1 to      R7C18D.C0 N_4_0
CTOF_DEL    ---     0.274      R7C18D.C0 to      R7C18D.F0 SLICE_566
ROUTE         1     1.659      R7C18D.F0 to  IOL_T10D.OPOS Frequency_Modulation.xdac_4[3] (to FCK)
                  --------
                    6.031   (15.0% logic, 85.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path Fast_CK/SLICE_83 to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.987      R4C21C.Q1 to     R2C13D.CLK FCK
                  --------
                    2.987   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Fast_CK/SLICE_83 to xdac[3]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.118      R4C21C.Q1 to   IOL_T10D.CLK FCK
                  --------
                    3.118   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 56.119ns (weighted slack = 112.238ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              TCK  (from FCK -)
   Destination:    FF         Data in        xdac_0io[4]  (to FCK +)

   Delay:               6.203ns  (14.5% logic, 85.5% route), 3 logic levels.

 Constraint Details:

      6.203ns physical path delay SLICE_180 to xdac[4]_MGIOL meets
     -0.047ns DO_HLD and
    -50.000ns delay constraint less
     -0.131ns skew requirement (totaling -49.916ns) by 56.119ns

 Physical Path Details:

      Data path SLICE_180 to xdac[4]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R2C13D.CLK to      R2C13D.Q0 SLICE_180 (from FCK)
ROUTE        48     2.856      R2C13D.Q0 to      R7C18A.C1 TCK_1
CTOF_DEL    ---     0.274      R7C18A.C1 to      R7C18A.F1 SLICE_551
ROUTE         3     0.542      R7C18A.F1 to      R7C18A.B0 N_4_0
CTOF_DEL    ---     0.274      R7C18A.B0 to      R7C18A.F0 SLICE_551
ROUTE         1     1.903      R7C18A.F0 to  IOL_T10C.OPOS Frequency_Modulation.xdac_4[4] (to FCK)
                  --------
                    6.203   (14.5% logic, 85.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path Fast_CK/SLICE_83 to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.987      R4C21C.Q1 to     R2C13D.CLK FCK
                  --------
                    2.987   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path Fast_CK/SLICE_83 to xdac[4]_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     3.118      R4C21C.Q1 to   IOL_T10C.CLK FCK
                  --------
                    3.118   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "RCK_c" 0.032000 MHz ;
            410 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.261ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_5[0]  (from RCK_c +)
   Destination:    FF         Data in        state_5[0]  (to RCK_c +)

   Delay:               1.217ns  (51.6% logic, 48.4% route), 2 logic levels.

 Constraint Details:

      1.217ns physical path delay SLICE_102 to SLICE_102 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.261ns

 Physical Path Details:

      Data path SLICE_102 to SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R4C15D.CLK to      R4C15D.Q0 SLICE_102 (from RCK_c)
ROUTE         6     0.589      R4C15D.Q0 to      R4C15D.D0 CO0_1
CTOF_DEL    ---     0.274      R4C15D.D0 to      R4C15D.F0 SLICE_102
ROUTE         1     0.000      R4C15D.F0 to     R4C15D.DI0 state_6_0_iv_i_0[0] (to RCK_c)
                  --------
                    1.217   (51.6% logic, 48.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.161        1.PADDI to     R4C15D.CLK RCK_c
                  --------
                    2.161   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.161        1.PADDI to     R4C15D.CLK RCK_c
                  --------
                    2.161   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.261ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_5[0]  (from RCK_c +)
   Destination:    FF         Data in        state_5[2]  (to RCK_c +)

   Delay:               1.217ns  (51.6% logic, 48.4% route), 2 logic levels.

 Constraint Details:

      1.217ns physical path delay SLICE_102 to SLICE_256 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.261ns

 Physical Path Details:

      Data path SLICE_102 to SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R4C15D.CLK to      R4C15D.Q0 SLICE_102 (from RCK_c)
ROUTE         6     0.589      R4C15D.Q0 to      R4C15C.D1 CO0_1
CTOF_DEL    ---     0.274      R4C15C.D1 to      R4C15C.F1 SLICE_256
ROUTE         1     0.000      R4C15C.F1 to     R4C15C.DI1 PowerUp.un1_sflag_i (to RCK_c)
                  --------
                    1.217   (51.6% logic, 48.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.161        1.PADDI to     R4C15D.CLK RCK_c
                  --------
                    2.161   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.161        1.PADDI to     R4C15C.CLK RCK_c
                  --------
                    2.161   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.261ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_5[0]  (from RCK_c +)
   Destination:    FF         Data in        state_5[1]  (to RCK_c +)

   Delay:               1.217ns  (51.6% logic, 48.4% route), 2 logic levels.

 Constraint Details:

      1.217ns physical path delay SLICE_102 to SLICE_256 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.261ns

 Physical Path Details:

      Data path SLICE_102 to SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R4C15D.CLK to      R4C15D.Q0 SLICE_102 (from RCK_c)
ROUTE         6     0.589      R4C15D.Q0 to      R4C15C.D0 CO0_1
CTOF_DEL    ---     0.274      R4C15C.D0 to      R4C15C.F0 SLICE_256
ROUTE         1     0.000      R4C15C.F0 to     R4C15C.DI0 state_6_0_iv_i_0[1] (to RCK_c)
                  --------
                    1.217   (51.6% logic, 48.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.161        1.PADDI to     R4C15D.CLK RCK_c
                  --------
                    2.161   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.161        1.PADDI to     R4C15C.CLK RCK_c
                  --------
                    2.161   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.279ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter[6]  (from RCK_c -)
   Destination:    FF         Data in        counter[6]  (to RCK_c -)

   Delay:               1.235ns  (50.9% logic, 49.1% route), 2 logic levels.

 Constraint Details:

      1.235ns physical path delay SLICE_90 to SLICE_90 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.279ns

 Physical Path Details:

      Data path SLICE_90 to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354    R10C16D.CLK to     R10C16D.Q1 SLICE_90 (from RCK_c)
ROUTE         2     0.607     R10C16D.Q1 to     R10C16D.C1 counter[6]
CTOF_DEL    ---     0.274     R10C16D.C1 to     R10C16D.F1 SLICE_90
ROUTE         1     0.000     R10C16D.F1 to    R10C16D.DI1 counter_s[6] (to RCK_c)
                  --------
                    1.235   (50.9% logic, 49.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.161        1.PADDI to    R10C16D.CLK RCK_c
                  --------
                    2.161   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_90:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.161        1.PADDI to    R10C16D.CLK RCK_c
                  --------
                    2.161   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.279ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter[3]  (from RCK_c -)
   Destination:    FF         Data in        counter[3]  (to RCK_c -)

   Delay:               1.235ns  (50.9% logic, 49.1% route), 2 logic levels.

 Constraint Details:

      1.235ns physical path delay SLICE_91 to SLICE_91 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.279ns

 Physical Path Details:

      Data path SLICE_91 to SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354    R10C16C.CLK to     R10C16C.Q0 SLICE_91 (from RCK_c)
ROUTE         2     0.607     R10C16C.Q0 to     R10C16C.C0 counter[3]
CTOF_DEL    ---     0.274     R10C16C.C0 to     R10C16C.F0 SLICE_91
ROUTE         1     0.000     R10C16C.F0 to    R10C16C.DI0 counter_s[3] (to RCK_c)
                  --------
                    1.235   (50.9% logic, 49.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.161        1.PADDI to    R10C16C.CLK RCK_c
                  --------
                    2.161   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_91:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.161        1.PADDI to    R10C16C.CLK RCK_c
                  --------
                    2.161   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.279ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter[1]  (from RCK_c -)
   Destination:    FF         Data in        counter[1]  (to RCK_c -)

   Delay:               1.235ns  (50.9% logic, 49.1% route), 2 logic levels.

 Constraint Details:

      1.235ns physical path delay SLICE_92 to SLICE_92 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.279ns

 Physical Path Details:

      Data path SLICE_92 to SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354    R10C16B.CLK to     R10C16B.Q0 SLICE_92 (from RCK_c)
ROUTE         2     0.607     R10C16B.Q0 to     R10C16B.C0 counter[1]
CTOF_DEL    ---     0.274     R10C16B.C0 to     R10C16B.F0 SLICE_92
ROUTE         1     0.000     R10C16B.F0 to    R10C16B.DI0 counter_s[1] (to RCK_c)
                  --------
                    1.235   (50.9% logic, 49.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.161        1.PADDI to    R10C16B.CLK RCK_c
                  --------
                    2.161   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_92:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.161        1.PADDI to    R10C16B.CLK RCK_c
                  --------
                    2.161   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.279ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter[0]  (from RCK_c -)
   Destination:    FF         Data in        counter[0]  (to RCK_c -)

   Delay:               1.235ns  (50.9% logic, 49.1% route), 2 logic levels.

 Constraint Details:

      1.235ns physical path delay SLICE_93 to SLICE_93 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.279ns

 Physical Path Details:

      Data path SLICE_93 to SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354    R10C16A.CLK to     R10C16A.Q1 SLICE_93 (from RCK_c)
ROUTE         2     0.607     R10C16A.Q1 to     R10C16A.C1 counter[0]
CTOF_DEL    ---     0.274     R10C16A.C1 to     R10C16A.F1 SLICE_93
ROUTE         1     0.000     R10C16A.F1 to    R10C16A.DI1 counter_s[0] (to RCK_c)
                  --------
                    1.235   (50.9% logic, 49.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.161        1.PADDI to    R10C16A.CLK RCK_c
                  --------
                    2.161   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_93:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.161        1.PADDI to    R10C16A.CLK RCK_c
                  --------
                    2.161   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.283ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              counter[7]  (from RCK_c -)
   Destination:    FF         Data in        counter[7]  (to RCK_c -)

   Delay:               1.239ns  (50.7% logic, 49.3% route), 2 logic levels.

 Constraint Details:

      1.239ns physical path delay SLICE_89 to SLICE_89 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.283ns

 Physical Path Details:

      Data path SLICE_89 to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354    R10C17A.CLK to     R10C17A.Q0 SLICE_89 (from RCK_c)
ROUTE         2     0.611     R10C17A.Q0 to     R10C17A.C0 counter[7]
CTOF_DEL    ---     0.274     R10C17A.C0 to     R10C17A.F0 SLICE_89
ROUTE         1     0.000     R10C17A.F0 to    R10C17A.DI0 counter_s[7] (to RCK_c)
                  --------
                    1.239   (50.7% logic, 49.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.161        1.PADDI to    R10C17A.CLK RCK_c
                  --------
                    2.161   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_89:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.161        1.PADDI to    R10C17A.CLK RCK_c
                  --------
                    2.161   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.305ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_5[1]  (from RCK_c +)
   Destination:    FF         Data in        state_5[0]  (to RCK_c +)

   Delay:               1.261ns  (49.8% logic, 50.2% route), 2 logic levels.

 Constraint Details:

      1.261ns physical path delay SLICE_256 to SLICE_102 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.305ns

 Physical Path Details:

      Data path SLICE_256 to SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R4C15C.CLK to      R4C15C.Q0 SLICE_256 (from RCK_c)
ROUTE         6     0.633      R4C15C.Q0 to      R4C15D.C0 state_5[1]
CTOF_DEL    ---     0.274      R4C15D.C0 to      R4C15D.F0 SLICE_102
ROUTE         1     0.000      R4C15D.F0 to     R4C15D.DI0 state_6_0_iv_i_0[0] (to RCK_c)
                  --------
                    1.261   (49.8% logic, 50.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.161        1.PADDI to     R4C15C.CLK RCK_c
                  --------
                    2.161   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_102:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.161        1.PADDI to     R4C15D.CLK RCK_c
                  --------
                    2.161   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.305ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state_5[1]  (from RCK_c +)
   Destination:    FF         Data in        state_5[2]  (to RCK_c +)

   Delay:               1.261ns  (49.8% logic, 50.2% route), 2 logic levels.

 Constraint Details:

      1.261ns physical path delay SLICE_256 to SLICE_256 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.305ns

 Physical Path Details:

      Data path SLICE_256 to SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R4C15C.CLK to      R4C15C.Q0 SLICE_256 (from RCK_c)
ROUTE         6     0.633      R4C15C.Q0 to      R4C15C.C1 state_5[1]
CTOF_DEL    ---     0.274      R4C15C.C1 to      R4C15C.F1 SLICE_256
ROUTE         1     0.000      R4C15C.F1 to     R4C15C.DI1 PowerUp.un1_sflag_i (to RCK_c)
                  --------
                    1.261   (49.8% logic, 50.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path RCK to SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.161        1.PADDI to     R4C15C.CLK RCK_c
                  --------
                    2.161   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path RCK to SLICE_256:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        15     2.161        1.PADDI to     R4C15C.CLK RCK_c
                  --------
                    2.161   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "CK" 5.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              int_bits[3]  (from CK +)
   Destination:    FF         Data in        int_bits[3]  (to CK +)

   Delay:               1.135ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      1.135ns physical path delay SLICE_211 to SLICE_211 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.179ns

 Physical Path Details:

      Data path SLICE_211 to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R7C17A.CLK to      R7C17A.Q1 SLICE_211 (from CK)
ROUTE         3     0.507      R7C17A.Q1 to      R7C17A.A1 int_bits[3]
CTOF_DEL    ---     0.274      R7C17A.A1 to      R7C17A.F1 SLICE_211
ROUTE         1     0.000      R7C17A.F1 to     R7C17A.DI1 Interrupt_Controller.int_bits_24_iv_i[1] (to CK)
                  --------
                    1.135   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_180 to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     3.828      R2C13D.F1 to     R7C17A.CLK CK
                  --------
                    3.828   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_180 to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     3.828      R2C13D.F1 to     R7C17A.CLK CK
                  --------
                    3.828   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              int_bits[5]  (from CK +)
   Destination:    FF         Data in        int_bits[5]  (to CK +)

   Delay:               1.135ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      1.135ns physical path delay SLICE_212 to SLICE_212 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.179ns

 Physical Path Details:

      Data path SLICE_212 to SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R5C17D.CLK to      R5C17D.Q1 SLICE_212 (from CK)
ROUTE         3     0.507      R5C17D.Q1 to      R5C17D.A1 int_bits[5]
CTOF_DEL    ---     0.274      R5C17D.A1 to      R5C17D.F1 SLICE_212
ROUTE         1     0.000      R5C17D.F1 to     R5C17D.DI1 Interrupt_Controller.int_bits_24_iv_i[5] (to CK)
                  --------
                    1.135   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_180 to SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     3.828      R2C13D.F1 to     R5C17D.CLK CK
                  --------
                    3.828   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_180 to SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     3.828      R2C13D.F1 to     R5C17D.CLK CK
                  --------
                    3.828   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              int_bits[7]  (from CK +)
   Destination:    FF         Data in        int_bits[7]  (to CK +)

   Delay:               1.135ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      1.135ns physical path delay SLICE_213 to SLICE_213 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.179ns

 Physical Path Details:

      Data path SLICE_213 to SLICE_213:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R7C16D.CLK to      R7C16D.Q1 SLICE_213 (from CK)
ROUTE         3     0.507      R7C16D.Q1 to      R7C16D.A1 int_bits[7]
CTOF_DEL    ---     0.274      R7C16D.A1 to      R7C16D.F1 SLICE_213
ROUTE         1     0.000      R7C16D.F1 to     R7C16D.DI1 Interrupt_Controller.int_bits_24_iv_i[7] (to CK)
                  --------
                    1.135   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_180 to SLICE_213:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     3.828      R2C13D.F1 to     R7C16D.CLK CK
                  --------
                    3.828   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_180 to SLICE_213:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     3.828      R2C13D.F1 to     R7C16D.CLK CK
                  --------
                    3.828   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              int_bits[6]  (from CK +)
   Destination:    FF         Data in        int_bits[6]  (to CK +)

   Delay:               1.135ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      1.135ns physical path delay SLICE_213 to SLICE_213 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.179ns

 Physical Path Details:

      Data path SLICE_213 to SLICE_213:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R7C16D.CLK to      R7C16D.Q0 SLICE_213 (from CK)
ROUTE         3     0.507      R7C16D.Q0 to      R7C16D.A0 int_bits[6]
CTOF_DEL    ---     0.274      R7C16D.A0 to      R7C16D.F0 SLICE_213
ROUTE         1     0.000      R7C16D.F0 to     R7C16D.DI0 Interrupt_Controller.int_bits_24_iv_i[6] (to CK)
                  --------
                    1.135   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_180 to SLICE_213:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     3.828      R2C13D.F1 to     R7C16D.CLK CK
                  --------
                    3.828   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_180 to SLICE_213:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     3.828      R2C13D.F1 to     R7C16D.CLK CK
                  --------
                    3.828   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              xmit_bits[0]  (from CK -)
   Destination:    FF         Data in        xmit_bits[0]  (to CK -)

   Delay:               1.135ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      1.135ns physical path delay SLICE_263 to SLICE_263 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.179ns

 Physical Path Details:

      Data path SLICE_263 to SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R4C17D.CLK to      R4C17D.Q0 SLICE_263 (from CK)
ROUTE         2     0.507      R4C17D.Q0 to      R4C17D.A0 xmit_bits[0]
CTOF_DEL    ---     0.274      R4C17D.A0 to      R4C17D.F0 SLICE_263
ROUTE         1     0.000      R4C17D.F0 to     R4C17D.DI0 un1_xmit_bits_i_o3[0] (to CK)
                  --------
                    1.135   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_180 to SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     3.828      R2C13D.F1 to     R4C17D.CLK CK
                  --------
                    3.828   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_180 to SLICE_263:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     3.828      R2C13D.F1 to     R4C17D.CLK CK
                  --------
                    3.828   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              int_bits[2]  (from CK +)
   Destination:    FF         Data in        int_bits[2]  (to CK +)

   Delay:               1.137ns  (55.2% logic, 44.8% route), 2 logic levels.

 Constraint Details:

      1.137ns physical path delay SLICE_211 to SLICE_211 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.181ns

 Physical Path Details:

      Data path SLICE_211 to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R7C17A.CLK to      R7C17A.Q0 SLICE_211 (from CK)
ROUTE         3     0.509      R7C17A.Q0 to      R7C17A.A0 int_bits[2]
CTOF_DEL    ---     0.274      R7C17A.A0 to      R7C17A.F0 SLICE_211
ROUTE         1     0.000      R7C17A.F0 to     R7C17A.DI0 Interrupt_Controller.int_bits_24_iv_i[0] (to CK)
                  --------
                    1.137   (55.2% logic, 44.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_180 to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     3.828      R2C13D.F1 to     R7C17A.CLK CK
                  --------
                    3.828   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_180 to SLICE_211:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     3.828      R2C13D.F1 to     R7C17A.CLK CK
                  --------
                    3.828   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              int_bits[4]  (from CK +)
   Destination:    FF         Data in        int_bits[4]  (to CK +)

   Delay:               1.137ns  (55.2% logic, 44.8% route), 2 logic levels.

 Constraint Details:

      1.137ns physical path delay SLICE_212 to SLICE_212 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.181ns

 Physical Path Details:

      Data path SLICE_212 to SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R5C17D.CLK to      R5C17D.Q0 SLICE_212 (from CK)
ROUTE         3     0.509      R5C17D.Q0 to      R5C17D.A0 int_bits[4]
CTOF_DEL    ---     0.274      R5C17D.A0 to      R5C17D.F0 SLICE_212
ROUTE         1     0.000      R5C17D.F0 to     R5C17D.DI0 Interrupt_Controller.int_bits_24_iv_i[2] (to CK)
                  --------
                    1.137   (55.2% logic, 44.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_180 to SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     3.828      R2C13D.F1 to     R5C17D.CLK CK
                  --------
                    3.828   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_180 to SLICE_212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     3.828      R2C13D.F1 to     R5C17D.CLK CK
                  --------
                    3.828   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.279ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CPU/prog_cntr[0]  (from CK +)
   Destination:    FF         Data in        CPU/prog_cntr[0]  (to CK +)

   Delay:               1.235ns  (50.9% logic, 49.1% route), 2 logic levels.

 Constraint Details:

      1.235ns physical path delay CPU/SLICE_18 to CPU/SLICE_18 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.279ns

 Physical Path Details:

      Data path CPU/SLICE_18 to CPU/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R5C13A.CLK to      R5C13A.Q1 CPU/SLICE_18 (from CK)
ROUTE         8     0.607      R5C13A.Q1 to      R5C13A.C1 prog_addr[0]
CTOF_DEL    ---     0.274      R5C13A.C1 to      R5C13A.F1 CPU/SLICE_18
ROUTE         1     0.000      R5C13A.F1 to     R5C13A.DI1 CPU/prog_cntr_s[0] (to CK)
                  --------
                    1.235   (50.9% logic, 49.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_180 to CPU/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     3.828      R2C13D.F1 to     R5C13A.CLK CK
                  --------
                    3.828   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_180 to CPU/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     3.828      R2C13D.F1 to     R5C13A.CLK CK
                  --------
                    3.828   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.279ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CPU/reg_SP[7]  (from CK +)
   Destination:    FF         Data in        CPU/reg_SP[7]  (to CK +)

   Delay:               1.235ns  (50.9% logic, 49.1% route), 2 logic levels.

 Constraint Details:

      1.235ns physical path delay CPU/SLICE_34 to CPU/SLICE_34 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.279ns

 Physical Path Details:

      Data path CPU/SLICE_34 to CPU/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R2C15A.CLK to      R2C15A.Q0 CPU/SLICE_34 (from CK)
ROUTE         4     0.607      R2C15A.Q0 to      R2C15A.C0 CPU/reg_SP[7]
CTOF_DEL    ---     0.274      R2C15A.C0 to      R2C15A.F0 CPU/SLICE_34
ROUTE         1     0.000      R2C15A.F0 to     R2C15A.DI0 CPU/reg_SP_s[7] (to CK)
                  --------
                    1.235   (50.9% logic, 49.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_180 to CPU/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     3.828      R2C13D.F1 to     R2C15A.CLK CK
                  --------
                    3.828   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_180 to CPU/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     3.828      R2C13D.F1 to     R2C15A.CLK CK
                  --------
                    3.828   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.280ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              CPU/prog_cntr[11]  (from CK +)
   Destination:    FF         Data in        CPU/prog_cntr[11]  (to CK +)

   Delay:               1.236ns  (50.8% logic, 49.2% route), 2 logic levels.

 Constraint Details:

      1.236ns physical path delay CPU/SLICE_12 to CPU/SLICE_12 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.280ns

 Physical Path Details:

      Data path CPU/SLICE_12 to CPU/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R5C14C.CLK to      R5C14C.Q0 CPU/SLICE_12 (from CK)
ROUTE         8     0.608      R5C14C.Q0 to      R5C14C.C0 prog_addr[11]
CTOF_DEL    ---     0.274      R5C14C.C0 to      R5C14C.F0 CPU/SLICE_12
ROUTE         1     0.000      R5C14C.F0 to     R5C14C.DI0 CPU/prog_cntr_s[11] (to CK)
                  --------
                    1.236   (50.8% logic, 49.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_180 to CPU/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     3.828      R2C13D.F1 to     R5C14C.CLK CK
                  --------
                    3.828   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_180 to CPU/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       169     3.828      R2C13D.F1 to     R5C14C.CLK CK
                  --------
                    3.828   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: FREQUENCY NET "Fast_CK/RIN" 100.000000 MHz ;
            26 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[2]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[2]  (to Fast_CK/RIN +)

   Delay:               1.137ns  (55.2% logic, 44.8% route), 2 logic levels.

 Constraint Details:

      1.137ns physical path delay Fast_CK/SLICE_163 to Fast_CK/SLICE_163 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.181ns

 Physical Path Details:

      Data path Fast_CK/SLICE_163 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R4C20C.CLK to      R4C20C.Q1 Fast_CK/SLICE_163 (from Fast_CK/RIN)
ROUTE         4     0.509      R4C20C.Q1 to      R4C20C.A1 Fast_CK/ANB2
CTOF_DEL    ---     0.274      R4C20C.A1 to      R4C20C.F1 Fast_CK/SLICE_163
ROUTE         1     0.000      R4C20C.F1 to     R4C20C.DI1 Fast_CK/next_count_3[2] (to Fast_CK/RIN)
                  --------
                    1.137   (55.2% logic, 44.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_543 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.940      R2C20A.F1 to     R4C20C.CLK Fast_CK/RIN
                  --------
                    0.940   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_543 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.940      R2C20A.F1 to     R4C20C.CLK Fast_CK/RIN
                  --------
                    0.940   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[1]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[1]  (to Fast_CK/RIN +)

   Delay:               1.137ns  (55.2% logic, 44.8% route), 2 logic levels.

 Constraint Details:

      1.137ns physical path delay Fast_CK/SLICE_163 to Fast_CK/SLICE_163 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.181ns

 Physical Path Details:

      Data path Fast_CK/SLICE_163 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R4C20C.CLK to      R4C20C.Q0 Fast_CK/SLICE_163 (from Fast_CK/RIN)
ROUTE         4     0.509      R4C20C.Q0 to      R4C20C.A0 Fast_CK/ANB1
CTOF_DEL    ---     0.274      R4C20C.A0 to      R4C20C.F0 Fast_CK/SLICE_163
ROUTE         1     0.000      R4C20C.F0 to     R4C20C.DI0 Fast_CK/next_count_3[1] (to Fast_CK/RIN)
                  --------
                    1.137   (55.2% logic, 44.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_543 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.940      R2C20A.F1 to     R4C20C.CLK Fast_CK/RIN
                  --------
                    0.940   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_543 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.940      R2C20A.F1 to     R4C20C.CLK Fast_CK/RIN
                  --------
                    0.940   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[3]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[3]  (to Fast_CK/RIN +)

   Delay:               1.137ns  (55.2% logic, 44.8% route), 2 logic levels.

 Constraint Details:

      1.137ns physical path delay Fast_CK/SLICE_164 to Fast_CK/SLICE_164 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.181ns

 Physical Path Details:

      Data path Fast_CK/SLICE_164 to Fast_CK/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R4C20B.CLK to      R4C20B.Q0 Fast_CK/SLICE_164 (from Fast_CK/RIN)
ROUTE         3     0.509      R4C20B.Q0 to      R4C20B.A0 Fast_CK/ANB3
CTOF_DEL    ---     0.274      R4C20B.A0 to      R4C20B.F0 Fast_CK/SLICE_164
ROUTE         1     0.000      R4C20B.F0 to     R4C20B.DI0 Fast_CK/next_count_3[3] (to Fast_CK/RIN)
                  --------
                    1.137   (55.2% logic, 44.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_543 to Fast_CK/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.940      R2C20A.F1 to     R4C20B.CLK Fast_CK/RIN
                  --------
                    0.940   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_543 to Fast_CK/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.940      R2C20A.F1 to     R4C20B.CLK Fast_CK/RIN
                  --------
                    0.940   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.182ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[0]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[0]  (to Fast_CK/RIN +)

   Delay:               1.138ns  (55.2% logic, 44.8% route), 2 logic levels.

 Constraint Details:

      1.138ns physical path delay Fast_CK/SLICE_165 to Fast_CK/SLICE_165 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.182ns

 Physical Path Details:

      Data path Fast_CK/SLICE_165 to Fast_CK/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R4C20D.CLK to      R4C20D.Q0 Fast_CK/SLICE_165 (from Fast_CK/RIN)
ROUTE         5     0.510      R4C20D.Q0 to      R4C20D.A0 Fast_CK/CO0
CTOF_DEL    ---     0.274      R4C20D.A0 to      R4C20D.F0 Fast_CK/SLICE_165
ROUTE         1     0.000      R4C20D.F0 to     R4C20D.DI0 Fast_CK/next_count_3[0] (to Fast_CK/RIN)
                  --------
                    1.138   (55.2% logic, 44.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_543 to Fast_CK/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.940      R2C20A.F1 to     R4C20D.CLK Fast_CK/RIN
                  --------
                    0.940   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_543 to Fast_CK/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.940      R2C20A.F1 to     R4C20D.CLK Fast_CK/RIN
                  --------
                    0.940   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.246ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[2]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[3]  (to Fast_CK/RIN +)

   Delay:               1.202ns  (52.2% logic, 47.8% route), 2 logic levels.

 Constraint Details:

      1.202ns physical path delay Fast_CK/SLICE_163 to Fast_CK/SLICE_164 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.246ns

 Physical Path Details:

      Data path Fast_CK/SLICE_163 to Fast_CK/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R4C20C.CLK to      R4C20C.Q1 Fast_CK/SLICE_163 (from Fast_CK/RIN)
ROUTE         4     0.574      R4C20C.Q1 to      R4C20B.D0 Fast_CK/ANB2
CTOF_DEL    ---     0.274      R4C20B.D0 to      R4C20B.F0 Fast_CK/SLICE_164
ROUTE         1     0.000      R4C20B.F0 to     R4C20B.DI0 Fast_CK/next_count_3[3] (to Fast_CK/RIN)
                  --------
                    1.202   (52.2% logic, 47.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_543 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.940      R2C20A.F1 to     R4C20C.CLK Fast_CK/RIN
                  --------
                    0.940   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_543 to Fast_CK/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.940      R2C20A.F1 to     R4C20B.CLK Fast_CK/RIN
                  --------
                    0.940   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.247ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[0]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[1]  (to Fast_CK/RIN +)

   Delay:               1.203ns  (52.2% logic, 47.8% route), 2 logic levels.

 Constraint Details:

      1.203ns physical path delay Fast_CK/SLICE_165 to Fast_CK/SLICE_163 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.247ns

 Physical Path Details:

      Data path Fast_CK/SLICE_165 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R4C20D.CLK to      R4C20D.Q0 Fast_CK/SLICE_165 (from Fast_CK/RIN)
ROUTE         5     0.575      R4C20D.Q0 to      R4C20C.D0 Fast_CK/CO0
CTOF_DEL    ---     0.274      R4C20C.D0 to      R4C20C.F0 Fast_CK/SLICE_163
ROUTE         1     0.000      R4C20C.F0 to     R4C20C.DI0 Fast_CK/next_count_3[1] (to Fast_CK/RIN)
                  --------
                    1.203   (52.2% logic, 47.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_543 to Fast_CK/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.940      R2C20A.F1 to     R4C20D.CLK Fast_CK/RIN
                  --------
                    0.940   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_543 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.940      R2C20A.F1 to     R4C20C.CLK Fast_CK/RIN
                  --------
                    0.940   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.488ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[3]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/CK  (to Fast_CK/RIN +)

   Delay:               1.846ns  (54.7% logic, 45.3% route), 2 logic levels.

 Constraint Details:

      1.846ns physical path delay Fast_CK/SLICE_164 to Fast_CK/SLICE_83 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
     -0.402ns skew requirement (totaling 0.358ns) by 1.488ns

 Physical Path Details:

      Data path Fast_CK/SLICE_164 to Fast_CK/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R4C20B.CLK to      R4C20B.Q0 Fast_CK/SLICE_164 (from Fast_CK/RIN)
ROUTE         3     0.837      R4C20B.Q0 to      R4C21C.B0 Fast_CK/ANB3
CTOF1_DEL   ---     0.655      R4C21C.B0 to      R4C21C.F1 Fast_CK/SLICE_83
ROUTE         1     0.000      R4C21C.F1 to     R4C21C.DI1 Fast_CK/un1_calib_i (to Fast_CK/RIN)
                  --------
                    1.846   (54.7% logic, 45.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_543 to Fast_CK/SLICE_164:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.940      R2C20A.F1 to     R4C20B.CLK Fast_CK/RIN
                  --------
                    0.940   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_543 to Fast_CK/SLICE_83:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     1.342      R2C20A.F1 to     R4C21C.CLK Fast_CK/RIN
                  --------
                    1.342   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.821ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[2]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[2]  (to Fast_CK/RIN +)

   Delay:               1.777ns  (50.8% logic, 49.2% route), 3 logic levels.

 Constraint Details:

      1.777ns physical path delay Fast_CK/SLICE_163 to Fast_CK/SLICE_163 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.821ns

 Physical Path Details:

      Data path Fast_CK/SLICE_163 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R4C20C.CLK to      R4C20C.Q1 Fast_CK/SLICE_163 (from Fast_CK/RIN)
ROUTE         4     0.574      R4C20C.Q1 to      R4C20D.D1 Fast_CK/ANB2
CTOF_DEL    ---     0.274      R4C20D.D1 to      R4C20D.F1 Fast_CK/SLICE_165
ROUTE         3     0.301      R4C20D.F1 to      R4C20C.D1 Fast_CK/un1_count
CTOF_DEL    ---     0.274      R4C20C.D1 to      R4C20C.F1 Fast_CK/SLICE_163
ROUTE         1     0.000      R4C20C.F1 to     R4C20C.DI1 Fast_CK/next_count_3[2] (to Fast_CK/RIN)
                  --------
                    1.777   (50.8% logic, 49.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_543 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.940      R2C20A.F1 to     R4C20C.CLK Fast_CK/RIN
                  --------
                    0.940   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_543 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.940      R2C20A.F1 to     R4C20C.CLK Fast_CK/RIN
                  --------
                    0.940   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.862ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[1]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[2]  (to Fast_CK/RIN +)

   Delay:               1.818ns  (49.6% logic, 50.4% route), 3 logic levels.

 Constraint Details:

      1.818ns physical path delay Fast_CK/SLICE_163 to Fast_CK/SLICE_163 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.862ns

 Physical Path Details:

      Data path Fast_CK/SLICE_163 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R4C20C.CLK to      R4C20C.Q0 Fast_CK/SLICE_163 (from Fast_CK/RIN)
ROUTE         4     0.615      R4C20C.Q0 to      R4C20D.C1 Fast_CK/ANB1
CTOF_DEL    ---     0.274      R4C20D.C1 to      R4C20D.F1 Fast_CK/SLICE_165
ROUTE         3     0.301      R4C20D.F1 to      R4C20C.D1 Fast_CK/un1_count
CTOF_DEL    ---     0.274      R4C20C.D1 to      R4C20C.F1 Fast_CK/SLICE_163
ROUTE         1     0.000      R4C20C.F1 to     R4C20C.DI1 Fast_CK/next_count_3[2] (to Fast_CK/RIN)
                  --------
                    1.818   (49.6% logic, 50.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_543 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.940      R2C20A.F1 to     R4C20C.CLK Fast_CK/RIN
                  --------
                    0.940   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_543 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.940      R2C20A.F1 to     R4C20C.CLK Fast_CK/RIN
                  --------
                    0.940   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.862ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Fast_CK/count[2]  (from Fast_CK/RIN +)
   Destination:    FF         Data in        Fast_CK/count[0]  (to Fast_CK/RIN +)

   Delay:               1.818ns  (49.6% logic, 50.4% route), 3 logic levels.

 Constraint Details:

      1.818ns physical path delay Fast_CK/SLICE_163 to Fast_CK/SLICE_165 meets
     -0.044ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.044ns) by 1.862ns

 Physical Path Details:

      Data path Fast_CK/SLICE_163 to Fast_CK/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.354     R4C20C.CLK to      R4C20C.Q1 Fast_CK/SLICE_163 (from Fast_CK/RIN)
ROUTE         4     0.574      R4C20C.Q1 to      R4C20D.D1 Fast_CK/ANB2
CTOF_DEL    ---     0.274      R4C20D.D1 to      R4C20D.F1 Fast_CK/SLICE_165
ROUTE         3     0.342      R4C20D.F1 to      R4C20D.C0 Fast_CK/un1_count
CTOF_DEL    ---     0.274      R4C20D.C0 to      R4C20D.F0 Fast_CK/SLICE_165
ROUTE         1     0.000      R4C20D.F0 to     R4C20D.DI0 Fast_CK/next_count_3[0] (to Fast_CK/RIN)
                  --------
                    1.818   (49.6% logic, 50.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path SLICE_543 to Fast_CK/SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.940      R2C20A.F1 to     R4C20C.CLK Fast_CK/RIN
                  --------
                    0.940   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path SLICE_543 to Fast_CK/SLICE_165:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         5     0.940      R2C20A.F1 to     R4C20D.CLK Fast_CK/RIN
                  --------
                    0.940   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "FCK" 10.000000 MHz ;     |     0.000 ns|     1.181 ns|   2  
                                        |             |             |
FREQUENCY NET "RCK_c" 0.032000 MHz ;    |     0.000 ns|     1.261 ns|   2  
                                        |             |             |
FREQUENCY NET "CK" 5.000000 MHz ;       |     0.000 ns|     1.179 ns|   2  
                                        |             |             |
FREQUENCY NET "Fast_CK/RIN" 100.000000  |             |             |
MHz ;                                   |     0.000 ns|     1.181 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

No clock domain analysis is done. To analyze clock domains, please remove the BLOCK INTERCLOCKDOMAIN PATHS preference.


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 308308 paths, 11 nets, and 4119 connections (86.32% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
