|DE2_115_CAMERA
CLOCK_50 => CLOCK_50.IN1
CLOCK2_50 => CLOCK2_50.IN3
CLOCK3_50 => ~NO_FANOUT~
SMA_CLKIN => ~NO_FANOUT~
SMA_CLKOUT << <GND>
LEDG[0] << Y_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] << Y_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] << Y_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] << Y_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] << Y_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] << Y_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] << Y_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] << Y_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
LEDG[8] << Y_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[0] << <GND>
LEDR[1] << <GND>
LEDR[2] << <GND>
LEDR[3] << <GND>
LEDR[4] << <GND>
LEDR[5] << <GND>
LEDR[6] << <GND>
LEDR[7] << <GND>
LEDR[8] << <GND>
LEDR[9] << <GND>
LEDR[10] << <GND>
LEDR[11] << <GND>
LEDR[12] << <GND>
LEDR[13] << <GND>
LEDR[14] << <GND>
LEDR[15] << <GND>
LEDR[16] << <GND>
LEDR[17] << <GND>
KEY[0] => KEY[0].IN3
KEY[1] => KEY[1].IN2
KEY[2] => KEY[2].IN1
KEY[3] => KEY[3].IN5
EX_IO[0] <> EX_IO[0]
EX_IO[1] <> EX_IO[1]
EX_IO[2] <> EX_IO[2]
EX_IO[3] <> EX_IO[3]
EX_IO[4] <> EX_IO[4]
EX_IO[5] <> <UNC>
EX_IO[6] <> <UNC>
SW[0] => SW[0].IN2
SW[1] => SW[1].IN2
SW[2] => SW[2].IN2
SW[3] => SW[3].IN2
SW[4] => SW[4].IN2
SW[5] => SW[5].IN2
SW[6] => SW[6].IN2
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => SW[12].IN1
SW[13] => SW[13].IN1
SW[14] => SW[14].IN1
SW[15] => SW[15].IN1
SW[16] => SW[16].IN3
SW[17] => ~NO_FANOUT~
HEX0[0] << SEG7_LUT_8:u5.oSEG0
HEX0[1] << SEG7_LUT_8:u5.oSEG0
HEX0[2] << SEG7_LUT_8:u5.oSEG0
HEX0[3] << SEG7_LUT_8:u5.oSEG0
HEX0[4] << SEG7_LUT_8:u5.oSEG0
HEX0[5] << SEG7_LUT_8:u5.oSEG0
HEX0[6] << SEG7_LUT_8:u5.oSEG0
HEX1[0] << SEG7_LUT_8:u5.oSEG1
HEX1[1] << SEG7_LUT_8:u5.oSEG1
HEX1[2] << SEG7_LUT_8:u5.oSEG1
HEX1[3] << SEG7_LUT_8:u5.oSEG1
HEX1[4] << SEG7_LUT_8:u5.oSEG1
HEX1[5] << SEG7_LUT_8:u5.oSEG1
HEX1[6] << SEG7_LUT_8:u5.oSEG1
HEX2[0] << SEG7_LUT_8:u5.oSEG2
HEX2[1] << SEG7_LUT_8:u5.oSEG2
HEX2[2] << SEG7_LUT_8:u5.oSEG2
HEX2[3] << SEG7_LUT_8:u5.oSEG2
HEX2[4] << SEG7_LUT_8:u5.oSEG2
HEX2[5] << SEG7_LUT_8:u5.oSEG2
HEX2[6] << SEG7_LUT_8:u5.oSEG2
HEX3[0] << SEG7_LUT_8:u5.oSEG3
HEX3[1] << SEG7_LUT_8:u5.oSEG3
HEX3[2] << SEG7_LUT_8:u5.oSEG3
HEX3[3] << SEG7_LUT_8:u5.oSEG3
HEX3[4] << SEG7_LUT_8:u5.oSEG3
HEX3[5] << SEG7_LUT_8:u5.oSEG3
HEX3[6] << SEG7_LUT_8:u5.oSEG3
HEX4[0] << SEG7_LUT_8:u5.oSEG4
HEX4[1] << SEG7_LUT_8:u5.oSEG4
HEX4[2] << SEG7_LUT_8:u5.oSEG4
HEX4[3] << SEG7_LUT_8:u5.oSEG4
HEX4[4] << SEG7_LUT_8:u5.oSEG4
HEX4[5] << SEG7_LUT_8:u5.oSEG4
HEX4[6] << SEG7_LUT_8:u5.oSEG4
HEX5[0] << SEG7_LUT_8:u5.oSEG5
HEX5[1] << SEG7_LUT_8:u5.oSEG5
HEX5[2] << SEG7_LUT_8:u5.oSEG5
HEX5[3] << SEG7_LUT_8:u5.oSEG5
HEX5[4] << SEG7_LUT_8:u5.oSEG5
HEX5[5] << SEG7_LUT_8:u5.oSEG5
HEX5[6] << SEG7_LUT_8:u5.oSEG5
HEX6[0] << SEG7_LUT_8:u5.oSEG6
HEX6[1] << SEG7_LUT_8:u5.oSEG6
HEX6[2] << SEG7_LUT_8:u5.oSEG6
HEX6[3] << SEG7_LUT_8:u5.oSEG6
HEX6[4] << SEG7_LUT_8:u5.oSEG6
HEX6[5] << SEG7_LUT_8:u5.oSEG6
HEX6[6] << SEG7_LUT_8:u5.oSEG6
HEX7[0] << SEG7_LUT_8:u5.oSEG7
HEX7[1] << SEG7_LUT_8:u5.oSEG7
HEX7[2] << SEG7_LUT_8:u5.oSEG7
HEX7[3] << SEG7_LUT_8:u5.oSEG7
HEX7[4] << SEG7_LUT_8:u5.oSEG7
HEX7[5] << SEG7_LUT_8:u5.oSEG7
HEX7[6] << SEG7_LUT_8:u5.oSEG7
LCD_BLON << <GND>
LCD_DATA[0] <> <UNC>
LCD_DATA[1] <> <UNC>
LCD_DATA[2] <> <UNC>
LCD_DATA[3] <> <UNC>
LCD_DATA[4] <> <UNC>
LCD_DATA[5] <> <UNC>
LCD_DATA[6] <> <UNC>
LCD_DATA[7] <> <UNC>
LCD_EN << <GND>
LCD_ON << <GND>
LCD_RS << <GND>
LCD_RW << <GND>
UART_CTS << <GND>
UART_RTS => ~NO_FANOUT~
UART_RXD => UART_TXD.DATAIN
UART_TXD << UART_RXD.DB_MAX_OUTPUT_PORT_TYPE
PS2_CLK <> <UNC>
PS2_CLK2 <> <UNC>
PS2_DAT <> <UNC>
PS2_DAT2 <> <UNC>
SD_CLK << <GND>
SD_CMD <> <UNC>
SD_DAT[0] <> <UNC>
SD_DAT[1] <> <UNC>
SD_DAT[2] <> <UNC>
SD_DAT[3] <> <UNC>
SD_WP_N => ~NO_FANOUT~
VGA_B[0] << VGA_Controller:u1.oVGA_B
VGA_B[1] << VGA_Controller:u1.oVGA_B
VGA_B[2] << VGA_Controller:u1.oVGA_B
VGA_B[3] << VGA_Controller:u1.oVGA_B
VGA_B[4] << VGA_Controller:u1.oVGA_B
VGA_B[5] << VGA_Controller:u1.oVGA_B
VGA_B[6] << VGA_Controller:u1.oVGA_B
VGA_B[7] << VGA_Controller:u1.oVGA_B
VGA_BLANK_N << VGA_Controller:u1.oVGA_BLANK
VGA_CLK << VGA_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] << VGA_Controller:u1.oVGA_G
VGA_G[1] << VGA_Controller:u1.oVGA_G
VGA_G[2] << VGA_Controller:u1.oVGA_G
VGA_G[3] << VGA_Controller:u1.oVGA_G
VGA_G[4] << VGA_Controller:u1.oVGA_G
VGA_G[5] << VGA_Controller:u1.oVGA_G
VGA_G[6] << VGA_Controller:u1.oVGA_G
VGA_G[7] << VGA_Controller:u1.oVGA_G
VGA_HS << VGA_Controller:u1.oVGA_H_SYNC
VGA_R[0] << VGA_Controller:u1.oVGA_R
VGA_R[1] << VGA_Controller:u1.oVGA_R
VGA_R[2] << VGA_Controller:u1.oVGA_R
VGA_R[3] << VGA_Controller:u1.oVGA_R
VGA_R[4] << VGA_Controller:u1.oVGA_R
VGA_R[5] << VGA_Controller:u1.oVGA_R
VGA_R[6] << VGA_Controller:u1.oVGA_R
VGA_R[7] << VGA_Controller:u1.oVGA_R
VGA_SYNC_N << VGA_Controller:u1.oVGA_SYNC
VGA_VS << VGA_Controller:u1.oVGA_V_SYNC
AUD_ADCDAT => AUD_ADCDAT.IN1
AUD_ADCLRCK <> Top:top0.i_AUD_ADCLRCK
AUD_BCLK <> Top:top0.i_AUD_BCLK
AUD_DACDAT << Top:top0.o_AUD_DACDAT
AUD_DACLRCK <> Top:top0.i_AUD_DACLRCK
AUD_XCK << CLK_12M.DB_MAX_OUTPUT_PORT_TYPE
EEP_I2C_SCLK << <GND>
EEP_I2C_SDAT <> <UNC>
I2C_SCLK << Top:top0.o_I2C_SCLK
I2C_SDAT <> Top:top0.io_I2C_SDAT
ENET0_GTX_CLK << <GND>
ENET0_INT_N => ~NO_FANOUT~
ENET0_LINK100 => ~NO_FANOUT~
ENET0_MDC << <GND>
ENET0_MDIO <> <UNC>
ENET0_RST_N << <GND>
ENET0_RX_CLK => ~NO_FANOUT~
ENET0_RX_COL => ~NO_FANOUT~
ENET0_RX_CRS => ~NO_FANOUT~
ENET0_RX_DATA[0] => ~NO_FANOUT~
ENET0_RX_DATA[1] => ~NO_FANOUT~
ENET0_RX_DATA[2] => ~NO_FANOUT~
ENET0_RX_DATA[3] => ~NO_FANOUT~
ENET0_RX_DV => ~NO_FANOUT~
ENET0_RX_ER => ~NO_FANOUT~
ENET0_TX_CLK => ~NO_FANOUT~
ENET0_TX_DATA[0] << <GND>
ENET0_TX_DATA[1] << <GND>
ENET0_TX_DATA[2] << <GND>
ENET0_TX_DATA[3] << <GND>
ENET0_TX_EN << <GND>
ENET0_TX_ER << <GND>
ENETCLK_25 => ~NO_FANOUT~
ENET1_GTX_CLK << <GND>
ENET1_INT_N => ~NO_FANOUT~
ENET1_LINK100 => ~NO_FANOUT~
ENET1_MDC << <GND>
ENET1_MDIO <> <UNC>
ENET1_RST_N << <GND>
ENET1_RX_CLK => ~NO_FANOUT~
ENET1_RX_COL => ~NO_FANOUT~
ENET1_RX_CRS => ~NO_FANOUT~
ENET1_RX_DATA[0] => ~NO_FANOUT~
ENET1_RX_DATA[1] => ~NO_FANOUT~
ENET1_RX_DATA[2] => ~NO_FANOUT~
ENET1_RX_DATA[3] => ~NO_FANOUT~
ENET1_RX_DV => ~NO_FANOUT~
ENET1_RX_ER => ~NO_FANOUT~
ENET1_TX_CLK => ~NO_FANOUT~
ENET1_TX_DATA[0] << <GND>
ENET1_TX_DATA[1] << <GND>
ENET1_TX_DATA[2] << <GND>
ENET1_TX_DATA[3] << <GND>
ENET1_TX_EN << <GND>
ENET1_TX_ER << <GND>
TD_CLK27 => ~NO_FANOUT~
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_RESET_N << <GND>
TD_VS => ~NO_FANOUT~
OTG_ADDR[0] << <GND>
OTG_ADDR[1] << <GND>
OTG_CS_N << <GND>
OTG_DACK_N[0] << <GND>
OTG_DACK_N[1] << <GND>
OTG_DATA[0] <> <UNC>
OTG_DATA[1] <> <UNC>
OTG_DATA[2] <> <UNC>
OTG_DATA[3] <> <UNC>
OTG_DATA[4] <> <UNC>
OTG_DATA[5] <> <UNC>
OTG_DATA[6] <> <UNC>
OTG_DATA[7] <> <UNC>
OTG_DATA[8] <> <UNC>
OTG_DATA[9] <> <UNC>
OTG_DATA[10] <> <UNC>
OTG_DATA[11] <> <UNC>
OTG_DATA[12] <> <UNC>
OTG_DATA[13] <> <UNC>
OTG_DATA[14] <> <UNC>
OTG_DATA[15] <> <UNC>
OTG_DREQ[0] => ~NO_FANOUT~
OTG_DREQ[1] => ~NO_FANOUT~
OTG_FSPEED <> <UNC>
OTG_INT[0] => ~NO_FANOUT~
OTG_INT[1] => ~NO_FANOUT~
OTG_LSPEED <> <UNC>
OTG_RD_N << <GND>
OTG_RST_N << <GND>
OTG_WE_N << <GND>
IRDA_RXD => ~NO_FANOUT~
DRAM_ADDR[0] << Sdram_Control:u7.SA
DRAM_ADDR[1] << Sdram_Control:u7.SA
DRAM_ADDR[2] << Sdram_Control:u7.SA
DRAM_ADDR[3] << Sdram_Control:u7.SA
DRAM_ADDR[4] << Sdram_Control:u7.SA
DRAM_ADDR[5] << Sdram_Control:u7.SA
DRAM_ADDR[6] << Sdram_Control:u7.SA
DRAM_ADDR[7] << Sdram_Control:u7.SA
DRAM_ADDR[8] << Sdram_Control:u7.SA
DRAM_ADDR[9] << Sdram_Control:u7.SA
DRAM_ADDR[10] << Sdram_Control:u7.SA
DRAM_ADDR[11] << Sdram_Control:u7.SA
DRAM_ADDR[12] << Sdram_Control:u7.SA
DRAM_BA[0] << Sdram_Control:u7.BA
DRAM_BA[1] << Sdram_Control:u7.BA
DRAM_CAS_N << Sdram_Control:u7.CAS_N
DRAM_CKE << Sdram_Control:u7.CKE
DRAM_CLK << sdram_pll:u6.c1
DRAM_CS_N << Sdram_Control:u7.CS_N
DRAM_DQ[0] <> Sdram_Control:u7.DQ
DRAM_DQ[1] <> Sdram_Control:u7.DQ
DRAM_DQ[2] <> Sdram_Control:u7.DQ
DRAM_DQ[3] <> Sdram_Control:u7.DQ
DRAM_DQ[4] <> Sdram_Control:u7.DQ
DRAM_DQ[5] <> Sdram_Control:u7.DQ
DRAM_DQ[6] <> Sdram_Control:u7.DQ
DRAM_DQ[7] <> Sdram_Control:u7.DQ
DRAM_DQ[8] <> Sdram_Control:u7.DQ
DRAM_DQ[9] <> Sdram_Control:u7.DQ
DRAM_DQ[10] <> Sdram_Control:u7.DQ
DRAM_DQ[11] <> Sdram_Control:u7.DQ
DRAM_DQ[12] <> Sdram_Control:u7.DQ
DRAM_DQ[13] <> Sdram_Control:u7.DQ
DRAM_DQ[14] <> Sdram_Control:u7.DQ
DRAM_DQ[15] <> Sdram_Control:u7.DQ
DRAM_DQ[16] <> Sdram_Control:u7.DQ
DRAM_DQ[17] <> Sdram_Control:u7.DQ
DRAM_DQ[18] <> Sdram_Control:u7.DQ
DRAM_DQ[19] <> Sdram_Control:u7.DQ
DRAM_DQ[20] <> Sdram_Control:u7.DQ
DRAM_DQ[21] <> Sdram_Control:u7.DQ
DRAM_DQ[22] <> Sdram_Control:u7.DQ
DRAM_DQ[23] <> Sdram_Control:u7.DQ
DRAM_DQ[24] <> Sdram_Control:u7.DQ
DRAM_DQ[25] <> Sdram_Control:u7.DQ
DRAM_DQ[26] <> Sdram_Control:u7.DQ
DRAM_DQ[27] <> Sdram_Control:u7.DQ
DRAM_DQ[28] <> Sdram_Control:u7.DQ
DRAM_DQ[29] <> Sdram_Control:u7.DQ
DRAM_DQ[30] <> Sdram_Control:u7.DQ
DRAM_DQ[31] <> Sdram_Control:u7.DQ
DRAM_DQM[0] << Sdram_Control:u7.DQM
DRAM_DQM[1] << Sdram_Control:u7.DQM
DRAM_DQM[2] << Sdram_Control:u7.DQM
DRAM_DQM[3] << Sdram_Control:u7.DQM
DRAM_RAS_N << Sdram_Control:u7.RAS_N
DRAM_WE_N << Sdram_Control:u7.WE_N
SRAM_ADDR[0] << Top:top0.o_SRAM_ADDR
SRAM_ADDR[1] << Top:top0.o_SRAM_ADDR
SRAM_ADDR[2] << Top:top0.o_SRAM_ADDR
SRAM_ADDR[3] << Top:top0.o_SRAM_ADDR
SRAM_ADDR[4] << Top:top0.o_SRAM_ADDR
SRAM_ADDR[5] << Top:top0.o_SRAM_ADDR
SRAM_ADDR[6] << Top:top0.o_SRAM_ADDR
SRAM_ADDR[7] << Top:top0.o_SRAM_ADDR
SRAM_ADDR[8] << Top:top0.o_SRAM_ADDR
SRAM_ADDR[9] << Top:top0.o_SRAM_ADDR
SRAM_ADDR[10] << Top:top0.o_SRAM_ADDR
SRAM_ADDR[11] << Top:top0.o_SRAM_ADDR
SRAM_ADDR[12] << Top:top0.o_SRAM_ADDR
SRAM_ADDR[13] << Top:top0.o_SRAM_ADDR
SRAM_ADDR[14] << Top:top0.o_SRAM_ADDR
SRAM_ADDR[15] << Top:top0.o_SRAM_ADDR
SRAM_ADDR[16] << Top:top0.o_SRAM_ADDR
SRAM_ADDR[17] << Top:top0.o_SRAM_ADDR
SRAM_ADDR[18] << Top:top0.o_SRAM_ADDR
SRAM_ADDR[19] << Top:top0.o_SRAM_ADDR
SRAM_CE_N << Top:top0.o_SRAM_CE_N
SRAM_DQ[0] <> Top:top0.io_SRAM_DQ
SRAM_DQ[1] <> Top:top0.io_SRAM_DQ
SRAM_DQ[2] <> Top:top0.io_SRAM_DQ
SRAM_DQ[3] <> Top:top0.io_SRAM_DQ
SRAM_DQ[4] <> Top:top0.io_SRAM_DQ
SRAM_DQ[5] <> Top:top0.io_SRAM_DQ
SRAM_DQ[6] <> Top:top0.io_SRAM_DQ
SRAM_DQ[7] <> Top:top0.io_SRAM_DQ
SRAM_DQ[8] <> Top:top0.io_SRAM_DQ
SRAM_DQ[9] <> Top:top0.io_SRAM_DQ
SRAM_DQ[10] <> Top:top0.io_SRAM_DQ
SRAM_DQ[11] <> Top:top0.io_SRAM_DQ
SRAM_DQ[12] <> Top:top0.io_SRAM_DQ
SRAM_DQ[13] <> Top:top0.io_SRAM_DQ
SRAM_DQ[14] <> Top:top0.io_SRAM_DQ
SRAM_DQ[15] <> Top:top0.io_SRAM_DQ
SRAM_LB_N << Top:top0.o_SRAM_LB_N
SRAM_OE_N << Top:top0.o_SRAM_OE_N
SRAM_UB_N << Top:top0.o_SRAM_UB_N
SRAM_WE_N << Top:top0.o_SRAM_WE_N
FL_ADDR[0] << <GND>
FL_ADDR[1] << <GND>
FL_ADDR[2] << <GND>
FL_ADDR[3] << <GND>
FL_ADDR[4] << <GND>
FL_ADDR[5] << <GND>
FL_ADDR[6] << <GND>
FL_ADDR[7] << <GND>
FL_ADDR[8] << <GND>
FL_ADDR[9] << <GND>
FL_ADDR[10] << <GND>
FL_ADDR[11] << <GND>
FL_ADDR[12] << <GND>
FL_ADDR[13] << <GND>
FL_ADDR[14] << <GND>
FL_ADDR[15] << <GND>
FL_ADDR[16] << <GND>
FL_ADDR[17] << <GND>
FL_ADDR[18] << <GND>
FL_ADDR[19] << <GND>
FL_ADDR[20] << <GND>
FL_ADDR[21] << <GND>
FL_ADDR[22] << <GND>
FL_CE_N << <GND>
FL_DQ[0] <> <UNC>
FL_DQ[1] <> <UNC>
FL_DQ[2] <> <UNC>
FL_DQ[3] <> <UNC>
FL_DQ[4] <> <UNC>
FL_DQ[5] <> <UNC>
FL_DQ[6] <> <UNC>
FL_DQ[7] <> <UNC>
FL_OE_N << <GND>
FL_RST_N << <GND>
FL_RY => ~NO_FANOUT~
FL_WE_N << <GND>
FL_WP_N << <GND>
D5M_D[0] => rCCD_DATA[0].DATAIN
D5M_D[1] => rCCD_DATA[1].DATAIN
D5M_D[2] => rCCD_DATA[2].DATAIN
D5M_D[3] => rCCD_DATA[3].DATAIN
D5M_D[4] => rCCD_DATA[4].DATAIN
D5M_D[5] => rCCD_DATA[5].DATAIN
D5M_D[6] => rCCD_DATA[6].DATAIN
D5M_D[7] => rCCD_DATA[7].DATAIN
D5M_D[8] => rCCD_DATA[8].DATAIN
D5M_D[9] => rCCD_DATA[9].DATAIN
D5M_D[10] => rCCD_DATA[10].DATAIN
D5M_D[11] => rCCD_DATA[11].DATAIN
D5M_FVAL => rCCD_FVAL.DATAIN
D5M_LVAL => rCCD_LVAL.DATAIN
D5M_PIXLCLK => D5M_PIXLCLK.IN3
D5M_RESET_N << DLY_RST_1.DB_MAX_OUTPUT_PORT_TYPE
D5M_SCLK << I2C_CCD_Config:u8.I2C_SCLK
D5M_SDATA <> I2C_CCD_Config:u8.I2C_SDAT
D5M_STROBE => ~NO_FANOUT~
D5M_TRIGGER << <VCC>
D5M_XCLKIN << sdram_pll:u6.c2


|DE2_115_CAMERA|Reset_Delay:u2
iCLK => oRST_4~reg0.CLK
iCLK => oRST_3~reg0.CLK
iCLK => oRST_2~reg0.CLK
iCLK => oRST_1~reg0.CLK
iCLK => oRST_0~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
iCLK => Cont[20].CLK
iCLK => Cont[21].CLK
iCLK => Cont[22].CLK
iCLK => Cont[23].CLK
iCLK => Cont[24].CLK
iCLK => Cont[25].CLK
iCLK => Cont[26].CLK
iCLK => Cont[27].CLK
iCLK => Cont[28].CLK
iCLK => Cont[29].CLK
iCLK => Cont[30].CLK
iCLK => Cont[31].CLK
iRST => oRST_4~reg0.ACLR
iRST => oRST_3~reg0.ACLR
iRST => oRST_2~reg0.ACLR
iRST => oRST_1~reg0.ACLR
iRST => oRST_0~reg0.ACLR
iRST => Cont[0].ACLR
iRST => Cont[1].ACLR
iRST => Cont[2].ACLR
iRST => Cont[3].ACLR
iRST => Cont[4].ACLR
iRST => Cont[5].ACLR
iRST => Cont[6].ACLR
iRST => Cont[7].ACLR
iRST => Cont[8].ACLR
iRST => Cont[9].ACLR
iRST => Cont[10].ACLR
iRST => Cont[11].ACLR
iRST => Cont[12].ACLR
iRST => Cont[13].ACLR
iRST => Cont[14].ACLR
iRST => Cont[15].ACLR
iRST => Cont[16].ACLR
iRST => Cont[17].ACLR
iRST => Cont[18].ACLR
iRST => Cont[19].ACLR
iRST => Cont[20].ACLR
iRST => Cont[21].ACLR
iRST => Cont[22].ACLR
iRST => Cont[23].ACLR
iRST => Cont[24].ACLR
iRST => Cont[25].ACLR
iRST => Cont[26].ACLR
iRST => Cont[27].ACLR
iRST => Cont[28].ACLR
iRST => Cont[29].ACLR
iRST => Cont[30].ACLR
iRST => Cont[31].ACLR
oRST_0 <= oRST_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_1 <= oRST_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_2 <= oRST_2~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_3 <= oRST_3~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_4 <= oRST_4~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|CCD_Capture:u3
oDATA[0] <= mCCD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= mCCD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= mCCD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= mCCD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= mCCD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= mCCD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= mCCD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= mCCD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= mCCD_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= mCCD_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
oDATA[10] <= mCCD_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
oDATA[11] <= mCCD_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= oDVAL.DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[0] <= X_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[1] <= X_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[2] <= X_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[3] <= X_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[4] <= X_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[5] <= X_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[6] <= X_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[7] <= X_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[8] <= X_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[9] <= X_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[10] <= X_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[11] <= X_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[12] <= X_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[13] <= X_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[14] <= X_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[15] <= X_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[0] <= Y_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[1] <= Y_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[2] <= Y_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[3] <= Y_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[4] <= Y_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[5] <= Y_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[6] <= Y_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[7] <= Y_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[8] <= Y_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[9] <= Y_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[10] <= Y_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[11] <= Y_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[12] <= Y_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[13] <= Y_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[14] <= Y_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[15] <= Y_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[0] <= Frame_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[1] <= Frame_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[2] <= Frame_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[3] <= Frame_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[4] <= Frame_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[5] <= Frame_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[6] <= Frame_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[7] <= Frame_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[8] <= Frame_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[9] <= Frame_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[10] <= Frame_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[11] <= Frame_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[12] <= Frame_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[13] <= Frame_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[14] <= Frame_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[15] <= Frame_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[16] <= Frame_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[17] <= Frame_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[18] <= Frame_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[19] <= Frame_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[20] <= Frame_Cont[20].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[21] <= Frame_Cont[21].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[22] <= Frame_Cont[22].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[23] <= Frame_Cont[23].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[24] <= Frame_Cont[24].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[25] <= Frame_Cont[25].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[26] <= Frame_Cont[26].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[27] <= Frame_Cont[27].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[28] <= Frame_Cont[28].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[29] <= Frame_Cont[29].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[30] <= Frame_Cont[30].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[31] <= Frame_Cont[31].DB_MAX_OUTPUT_PORT_TYPE
iDATA[0] => mCCD_DATA.DATAB
iDATA[1] => mCCD_DATA.DATAB
iDATA[2] => mCCD_DATA.DATAB
iDATA[3] => mCCD_DATA.DATAB
iDATA[4] => mCCD_DATA.DATAB
iDATA[5] => mCCD_DATA.DATAB
iDATA[6] => mCCD_DATA.DATAB
iDATA[7] => mCCD_DATA.DATAB
iDATA[8] => mCCD_DATA.DATAB
iDATA[9] => mCCD_DATA.DATAB
iDATA[10] => mCCD_DATA.DATAB
iDATA[11] => mCCD_DATA.DATAB
iFVAL => Pre_FVAL.DATAIN
iFVAL => Equal0.IN1
iFVAL => Equal1.IN0
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_LVAL.DATAIN
iSTART => mSTART.OUTPUTSELECT
iEND => mSTART.OUTPUTSELECT
iCLK => mCCD_DATA[0].CLK
iCLK => mCCD_DATA[1].CLK
iCLK => mCCD_DATA[2].CLK
iCLK => mCCD_DATA[3].CLK
iCLK => mCCD_DATA[4].CLK
iCLK => mCCD_DATA[5].CLK
iCLK => mCCD_DATA[6].CLK
iCLK => mCCD_DATA[7].CLK
iCLK => mCCD_DATA[8].CLK
iCLK => mCCD_DATA[9].CLK
iCLK => mCCD_DATA[10].CLK
iCLK => mCCD_DATA[11].CLK
iCLK => Frame_Cont[0].CLK
iCLK => Frame_Cont[1].CLK
iCLK => Frame_Cont[2].CLK
iCLK => Frame_Cont[3].CLK
iCLK => Frame_Cont[4].CLK
iCLK => Frame_Cont[5].CLK
iCLK => Frame_Cont[6].CLK
iCLK => Frame_Cont[7].CLK
iCLK => Frame_Cont[8].CLK
iCLK => Frame_Cont[9].CLK
iCLK => Frame_Cont[10].CLK
iCLK => Frame_Cont[11].CLK
iCLK => Frame_Cont[12].CLK
iCLK => Frame_Cont[13].CLK
iCLK => Frame_Cont[14].CLK
iCLK => Frame_Cont[15].CLK
iCLK => Frame_Cont[16].CLK
iCLK => Frame_Cont[17].CLK
iCLK => Frame_Cont[18].CLK
iCLK => Frame_Cont[19].CLK
iCLK => Frame_Cont[20].CLK
iCLK => Frame_Cont[21].CLK
iCLK => Frame_Cont[22].CLK
iCLK => Frame_Cont[23].CLK
iCLK => Frame_Cont[24].CLK
iCLK => Frame_Cont[25].CLK
iCLK => Frame_Cont[26].CLK
iCLK => Frame_Cont[27].CLK
iCLK => Frame_Cont[28].CLK
iCLK => Frame_Cont[29].CLK
iCLK => Frame_Cont[30].CLK
iCLK => Frame_Cont[31].CLK
iCLK => Y_Cont[0].CLK
iCLK => Y_Cont[1].CLK
iCLK => Y_Cont[2].CLK
iCLK => Y_Cont[3].CLK
iCLK => Y_Cont[4].CLK
iCLK => Y_Cont[5].CLK
iCLK => Y_Cont[6].CLK
iCLK => Y_Cont[7].CLK
iCLK => Y_Cont[8].CLK
iCLK => Y_Cont[9].CLK
iCLK => Y_Cont[10].CLK
iCLK => Y_Cont[11].CLK
iCLK => Y_Cont[12].CLK
iCLK => Y_Cont[13].CLK
iCLK => Y_Cont[14].CLK
iCLK => Y_Cont[15].CLK
iCLK => X_Cont[0].CLK
iCLK => X_Cont[1].CLK
iCLK => X_Cont[2].CLK
iCLK => X_Cont[3].CLK
iCLK => X_Cont[4].CLK
iCLK => X_Cont[5].CLK
iCLK => X_Cont[6].CLK
iCLK => X_Cont[7].CLK
iCLK => X_Cont[8].CLK
iCLK => X_Cont[9].CLK
iCLK => X_Cont[10].CLK
iCLK => X_Cont[11].CLK
iCLK => X_Cont[12].CLK
iCLK => X_Cont[13].CLK
iCLK => X_Cont[14].CLK
iCLK => X_Cont[15].CLK
iCLK => mCCD_LVAL.CLK
iCLK => mCCD_FVAL.CLK
iCLK => Pre_FVAL.CLK
iCLK => mSTART.CLK
iRST => Y_Cont[0].ACLR
iRST => Y_Cont[1].ACLR
iRST => Y_Cont[2].ACLR
iRST => Y_Cont[3].ACLR
iRST => Y_Cont[4].ACLR
iRST => Y_Cont[5].ACLR
iRST => Y_Cont[6].ACLR
iRST => Y_Cont[7].ACLR
iRST => Y_Cont[8].ACLR
iRST => Y_Cont[9].ACLR
iRST => Y_Cont[10].ACLR
iRST => Y_Cont[11].ACLR
iRST => Y_Cont[12].ACLR
iRST => Y_Cont[13].ACLR
iRST => Y_Cont[14].ACLR
iRST => Y_Cont[15].ACLR
iRST => X_Cont[0].ACLR
iRST => X_Cont[1].ACLR
iRST => X_Cont[2].ACLR
iRST => X_Cont[3].ACLR
iRST => X_Cont[4].ACLR
iRST => X_Cont[5].ACLR
iRST => X_Cont[6].ACLR
iRST => X_Cont[7].ACLR
iRST => X_Cont[8].ACLR
iRST => X_Cont[9].ACLR
iRST => X_Cont[10].ACLR
iRST => X_Cont[11].ACLR
iRST => X_Cont[12].ACLR
iRST => X_Cont[13].ACLR
iRST => X_Cont[14].ACLR
iRST => X_Cont[15].ACLR
iRST => mCCD_LVAL.ACLR
iRST => mCCD_FVAL.ACLR
iRST => Pre_FVAL.ACLR
iRST => mCCD_DATA[0].ACLR
iRST => mCCD_DATA[1].ACLR
iRST => mCCD_DATA[2].ACLR
iRST => mCCD_DATA[3].ACLR
iRST => mCCD_DATA[4].ACLR
iRST => mCCD_DATA[5].ACLR
iRST => mCCD_DATA[6].ACLR
iRST => mCCD_DATA[7].ACLR
iRST => mCCD_DATA[8].ACLR
iRST => mCCD_DATA[9].ACLR
iRST => mCCD_DATA[10].ACLR
iRST => mCCD_DATA[11].ACLR
iRST => Frame_Cont[0].ACLR
iRST => Frame_Cont[1].ACLR
iRST => Frame_Cont[2].ACLR
iRST => Frame_Cont[3].ACLR
iRST => Frame_Cont[4].ACLR
iRST => Frame_Cont[5].ACLR
iRST => Frame_Cont[6].ACLR
iRST => Frame_Cont[7].ACLR
iRST => Frame_Cont[8].ACLR
iRST => Frame_Cont[9].ACLR
iRST => Frame_Cont[10].ACLR
iRST => Frame_Cont[11].ACLR
iRST => Frame_Cont[12].ACLR
iRST => Frame_Cont[13].ACLR
iRST => Frame_Cont[14].ACLR
iRST => Frame_Cont[15].ACLR
iRST => Frame_Cont[16].ACLR
iRST => Frame_Cont[17].ACLR
iRST => Frame_Cont[18].ACLR
iRST => Frame_Cont[19].ACLR
iRST => Frame_Cont[20].ACLR
iRST => Frame_Cont[21].ACLR
iRST => Frame_Cont[22].ACLR
iRST => Frame_Cont[23].ACLR
iRST => Frame_Cont[24].ACLR
iRST => Frame_Cont[25].ACLR
iRST => Frame_Cont[26].ACLR
iRST => Frame_Cont[27].ACLR
iRST => Frame_Cont[28].ACLR
iRST => Frame_Cont[29].ACLR
iRST => Frame_Cont[30].ACLR
iRST => Frame_Cont[31].ACLR
iRST => mSTART.ACLR


|DE2_115_CAMERA|RAW2RGB:u4
iCLK => iCLK.IN1
iRST_n => wData2_d2[0].ACLR
iRST_n => wData2_d2[1].ACLR
iRST_n => wData2_d2[2].ACLR
iRST_n => wData2_d2[3].ACLR
iRST_n => wData2_d2[4].ACLR
iRST_n => wData2_d2[5].ACLR
iRST_n => wData2_d2[6].ACLR
iRST_n => wData2_d2[7].ACLR
iRST_n => wData2_d2[8].ACLR
iRST_n => wData2_d2[9].ACLR
iRST_n => wData2_d2[10].ACLR
iRST_n => wData2_d2[11].ACLR
iRST_n => wData2_d1[0].ACLR
iRST_n => wData2_d1[1].ACLR
iRST_n => wData2_d1[2].ACLR
iRST_n => wData2_d1[3].ACLR
iRST_n => wData2_d1[4].ACLR
iRST_n => wData2_d1[5].ACLR
iRST_n => wData2_d1[6].ACLR
iRST_n => wData2_d1[7].ACLR
iRST_n => wData2_d1[8].ACLR
iRST_n => wData2_d1[9].ACLR
iRST_n => wData2_d1[10].ACLR
iRST_n => wData2_d1[11].ACLR
iRST_n => wData1_d2[0].ACLR
iRST_n => wData1_d2[1].ACLR
iRST_n => wData1_d2[2].ACLR
iRST_n => wData1_d2[3].ACLR
iRST_n => wData1_d2[4].ACLR
iRST_n => wData1_d2[5].ACLR
iRST_n => wData1_d2[6].ACLR
iRST_n => wData1_d2[7].ACLR
iRST_n => wData1_d2[8].ACLR
iRST_n => wData1_d2[9].ACLR
iRST_n => wData1_d2[10].ACLR
iRST_n => wData1_d2[11].ACLR
iRST_n => wData1_d1[0].ACLR
iRST_n => wData1_d1[1].ACLR
iRST_n => wData1_d1[2].ACLR
iRST_n => wData1_d1[3].ACLR
iRST_n => wData1_d1[4].ACLR
iRST_n => wData1_d1[5].ACLR
iRST_n => wData1_d1[6].ACLR
iRST_n => wData1_d1[7].ACLR
iRST_n => wData1_d1[8].ACLR
iRST_n => wData1_d1[9].ACLR
iRST_n => wData1_d1[10].ACLR
iRST_n => wData1_d1[11].ACLR
iRST_n => wData0_d2[0].ACLR
iRST_n => wData0_d2[1].ACLR
iRST_n => wData0_d2[2].ACLR
iRST_n => wData0_d2[3].ACLR
iRST_n => wData0_d2[4].ACLR
iRST_n => wData0_d2[5].ACLR
iRST_n => wData0_d2[6].ACLR
iRST_n => wData0_d2[7].ACLR
iRST_n => wData0_d2[8].ACLR
iRST_n => wData0_d2[9].ACLR
iRST_n => wData0_d2[10].ACLR
iRST_n => wData0_d2[11].ACLR
iRST_n => wData0_d1[0].ACLR
iRST_n => wData0_d1[1].ACLR
iRST_n => wData0_d1[2].ACLR
iRST_n => wData0_d1[3].ACLR
iRST_n => wData0_d1[4].ACLR
iRST_n => wData0_d1[5].ACLR
iRST_n => wData0_d1[6].ACLR
iRST_n => wData0_d1[7].ACLR
iRST_n => wData0_d1[8].ACLR
iRST_n => wData0_d1[9].ACLR
iRST_n => wData0_d1[10].ACLR
iRST_n => wData0_d1[11].ACLR
iRST_n => rBlue[0].ACLR
iRST_n => rBlue[1].ACLR
iRST_n => rBlue[2].ACLR
iRST_n => rBlue[3].ACLR
iRST_n => rBlue[4].ACLR
iRST_n => rBlue[5].ACLR
iRST_n => rBlue[6].ACLR
iRST_n => rBlue[7].ACLR
iRST_n => rBlue[8].ACLR
iRST_n => rBlue[9].ACLR
iRST_n => rBlue[10].ACLR
iRST_n => rBlue[11].ACLR
iRST_n => rGreen[1].ACLR
iRST_n => rGreen[2].ACLR
iRST_n => rGreen[3].ACLR
iRST_n => rGreen[4].ACLR
iRST_n => rGreen[5].ACLR
iRST_n => rGreen[6].ACLR
iRST_n => rGreen[7].ACLR
iRST_n => rGreen[8].ACLR
iRST_n => rGreen[9].ACLR
iRST_n => rGreen[10].ACLR
iRST_n => rGreen[11].ACLR
iRST_n => rGreen[12].ACLR
iRST_n => rRed[0].ACLR
iRST_n => rRed[1].ACLR
iRST_n => rRed[2].ACLR
iRST_n => rRed[3].ACLR
iRST_n => rRed[4].ACLR
iRST_n => rRed[5].ACLR
iRST_n => rRed[6].ACLR
iRST_n => rRed[7].ACLR
iRST_n => rRed[8].ACLR
iRST_n => rRed[9].ACLR
iRST_n => rRed[10].ACLR
iRST_n => rRed[11].ACLR
iRST_n => oDval~reg0.ACLR
iRST_n => rDval.ACLR
iRST_n => dval_ctrl.ACLR
iRST_n => dval_ctrl_en.ACLR
iData[0] => iData[0].IN1
iData[1] => iData[1].IN1
iData[2] => iData[2].IN1
iData[3] => iData[3].IN1
iData[4] => iData[4].IN1
iData[5] => iData[5].IN1
iData[6] => iData[6].IN1
iData[7] => iData[7].IN1
iData[8] => iData[8].IN1
iData[9] => iData[9].IN1
iData[10] => iData[10].IN1
iData[11] => iData[11].IN1
iDval => iDval.IN1
oRed[0] <= rRed[0].DB_MAX_OUTPUT_PORT_TYPE
oRed[1] <= rRed[1].DB_MAX_OUTPUT_PORT_TYPE
oRed[2] <= rRed[2].DB_MAX_OUTPUT_PORT_TYPE
oRed[3] <= rRed[3].DB_MAX_OUTPUT_PORT_TYPE
oRed[4] <= rRed[4].DB_MAX_OUTPUT_PORT_TYPE
oRed[5] <= rRed[5].DB_MAX_OUTPUT_PORT_TYPE
oRed[6] <= rRed[6].DB_MAX_OUTPUT_PORT_TYPE
oRed[7] <= rRed[7].DB_MAX_OUTPUT_PORT_TYPE
oRed[8] <= rRed[8].DB_MAX_OUTPUT_PORT_TYPE
oRed[9] <= rRed[9].DB_MAX_OUTPUT_PORT_TYPE
oRed[10] <= rRed[10].DB_MAX_OUTPUT_PORT_TYPE
oRed[11] <= rRed[11].DB_MAX_OUTPUT_PORT_TYPE
oGreen[0] <= rGreen[1].DB_MAX_OUTPUT_PORT_TYPE
oGreen[1] <= rGreen[2].DB_MAX_OUTPUT_PORT_TYPE
oGreen[2] <= rGreen[3].DB_MAX_OUTPUT_PORT_TYPE
oGreen[3] <= rGreen[4].DB_MAX_OUTPUT_PORT_TYPE
oGreen[4] <= rGreen[5].DB_MAX_OUTPUT_PORT_TYPE
oGreen[5] <= rGreen[6].DB_MAX_OUTPUT_PORT_TYPE
oGreen[6] <= rGreen[7].DB_MAX_OUTPUT_PORT_TYPE
oGreen[7] <= rGreen[8].DB_MAX_OUTPUT_PORT_TYPE
oGreen[8] <= rGreen[9].DB_MAX_OUTPUT_PORT_TYPE
oGreen[9] <= rGreen[10].DB_MAX_OUTPUT_PORT_TYPE
oGreen[10] <= rGreen[11].DB_MAX_OUTPUT_PORT_TYPE
oGreen[11] <= rGreen[12].DB_MAX_OUTPUT_PORT_TYPE
oBlue[0] <= rBlue[0].DB_MAX_OUTPUT_PORT_TYPE
oBlue[1] <= rBlue[1].DB_MAX_OUTPUT_PORT_TYPE
oBlue[2] <= rBlue[2].DB_MAX_OUTPUT_PORT_TYPE
oBlue[3] <= rBlue[3].DB_MAX_OUTPUT_PORT_TYPE
oBlue[4] <= rBlue[4].DB_MAX_OUTPUT_PORT_TYPE
oBlue[5] <= rBlue[5].DB_MAX_OUTPUT_PORT_TYPE
oBlue[6] <= rBlue[6].DB_MAX_OUTPUT_PORT_TYPE
oBlue[7] <= rBlue[7].DB_MAX_OUTPUT_PORT_TYPE
oBlue[8] <= rBlue[8].DB_MAX_OUTPUT_PORT_TYPE
oBlue[9] <= rBlue[9].DB_MAX_OUTPUT_PORT_TYPE
oBlue[10] <= rBlue[10].DB_MAX_OUTPUT_PORT_TYPE
oBlue[11] <= rBlue[11].DB_MAX_OUTPUT_PORT_TYPE
oDval <= oDval~reg0.DB_MAX_OUTPUT_PORT_TYPE
iZoom[0] => ~NO_FANOUT~
iZoom[1] => ~NO_FANOUT~
iX_Cont[0] => Equal0.IN1
iX_Cont[0] => Equal1.IN1
iX_Cont[0] => Equal3.IN0
iX_Cont[0] => Equal4.IN1
iX_Cont[0] => Equal5.IN15
iX_Cont[1] => Equal5.IN14
iX_Cont[2] => Equal5.IN13
iX_Cont[3] => Equal5.IN12
iX_Cont[4] => Equal5.IN11
iX_Cont[5] => Equal5.IN10
iX_Cont[6] => Equal5.IN9
iX_Cont[7] => Equal5.IN8
iX_Cont[8] => Equal5.IN7
iX_Cont[9] => Equal5.IN6
iX_Cont[10] => Equal5.IN5
iX_Cont[11] => Equal5.IN4
iX_Cont[12] => Equal5.IN3
iX_Cont[13] => Equal5.IN2
iX_Cont[14] => Equal5.IN1
iX_Cont[15] => Equal5.IN0
iY_Cont[0] => LessThan0.IN32
iY_Cont[0] => Equal0.IN0
iY_Cont[0] => Equal1.IN0
iY_Cont[0] => Equal2.IN0
iY_Cont[0] => Equal3.IN1
iY_Cont[0] => Equal4.IN0
iY_Cont[1] => LessThan0.IN31
iY_Cont[1] => Equal2.IN15
iY_Cont[2] => LessThan0.IN30
iY_Cont[2] => Equal2.IN14
iY_Cont[3] => LessThan0.IN29
iY_Cont[3] => Equal2.IN13
iY_Cont[4] => LessThan0.IN28
iY_Cont[4] => Equal2.IN12
iY_Cont[5] => LessThan0.IN27
iY_Cont[5] => Equal2.IN11
iY_Cont[6] => LessThan0.IN26
iY_Cont[6] => Equal2.IN10
iY_Cont[7] => LessThan0.IN25
iY_Cont[7] => Equal2.IN9
iY_Cont[8] => LessThan0.IN24
iY_Cont[8] => Equal2.IN8
iY_Cont[9] => LessThan0.IN23
iY_Cont[9] => Equal2.IN7
iY_Cont[10] => LessThan0.IN22
iY_Cont[10] => Equal2.IN6
iY_Cont[11] => LessThan0.IN21
iY_Cont[11] => Equal2.IN5
iY_Cont[12] => LessThan0.IN20
iY_Cont[12] => Equal2.IN4
iY_Cont[13] => LessThan0.IN19
iY_Cont[13] => Equal2.IN3
iY_Cont[14] => LessThan0.IN18
iY_Cont[14] => Equal2.IN2
iY_Cont[15] => LessThan0.IN17
iY_Cont[15] => Equal2.IN1


|DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftout[0] <= altshift_taps:altshift_taps_component.shiftout
shiftout[1] <= altshift_taps:altshift_taps_component.shiftout
shiftout[2] <= altshift_taps:altshift_taps_component.shiftout
shiftout[3] <= altshift_taps:altshift_taps_component.shiftout
shiftout[4] <= altshift_taps:altshift_taps_component.shiftout
shiftout[5] <= altshift_taps:altshift_taps_component.shiftout
shiftout[6] <= altshift_taps:altshift_taps_component.shiftout
shiftout[7] <= altshift_taps:altshift_taps_component.shiftout
shiftout[8] <= altshift_taps:altshift_taps_component.shiftout
shiftout[9] <= altshift_taps:altshift_taps_component.shiftout
shiftout[10] <= altshift_taps:altshift_taps_component.shiftout
shiftout[11] <= altshift_taps:altshift_taps_component.shiftout
taps0x[0] <= altshift_taps:altshift_taps_component.taps
taps0x[1] <= altshift_taps:altshift_taps_component.taps
taps0x[2] <= altshift_taps:altshift_taps_component.taps
taps0x[3] <= altshift_taps:altshift_taps_component.taps
taps0x[4] <= altshift_taps:altshift_taps_component.taps
taps0x[5] <= altshift_taps:altshift_taps_component.taps
taps0x[6] <= altshift_taps:altshift_taps_component.taps
taps0x[7] <= altshift_taps:altshift_taps_component.taps
taps0x[8] <= altshift_taps:altshift_taps_component.taps
taps0x[9] <= altshift_taps:altshift_taps_component.taps
taps0x[10] <= altshift_taps:altshift_taps_component.taps
taps0x[11] <= altshift_taps:altshift_taps_component.taps
taps1x[0] <= altshift_taps:altshift_taps_component.taps
taps1x[1] <= altshift_taps:altshift_taps_component.taps
taps1x[2] <= altshift_taps:altshift_taps_component.taps
taps1x[3] <= altshift_taps:altshift_taps_component.taps
taps1x[4] <= altshift_taps:altshift_taps_component.taps
taps1x[5] <= altshift_taps:altshift_taps_component.taps
taps1x[6] <= altshift_taps:altshift_taps_component.taps
taps1x[7] <= altshift_taps:altshift_taps_component.taps
taps1x[8] <= altshift_taps:altshift_taps_component.taps
taps1x[9] <= altshift_taps:altshift_taps_component.taps
taps1x[10] <= altshift_taps:altshift_taps_component.taps
taps1x[11] <= altshift_taps:altshift_taps_component.taps
taps2x[0] <= altshift_taps:altshift_taps_component.taps
taps2x[1] <= altshift_taps:altshift_taps_component.taps
taps2x[2] <= altshift_taps:altshift_taps_component.taps
taps2x[3] <= altshift_taps:altshift_taps_component.taps
taps2x[4] <= altshift_taps:altshift_taps_component.taps
taps2x[5] <= altshift_taps:altshift_taps_component.taps
taps2x[6] <= altshift_taps:altshift_taps_component.taps
taps2x[7] <= altshift_taps:altshift_taps_component.taps
taps2x[8] <= altshift_taps:altshift_taps_component.taps
taps2x[9] <= altshift_taps:altshift_taps_component.taps
taps2x[10] <= altshift_taps:altshift_taps_component.taps
taps2x[11] <= altshift_taps:altshift_taps_component.taps


|DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component
shiftin[0] => shift_taps_4cs:auto_generated.shiftin[0]
shiftin[1] => shift_taps_4cs:auto_generated.shiftin[1]
shiftin[2] => shift_taps_4cs:auto_generated.shiftin[2]
shiftin[3] => shift_taps_4cs:auto_generated.shiftin[3]
shiftin[4] => shift_taps_4cs:auto_generated.shiftin[4]
shiftin[5] => shift_taps_4cs:auto_generated.shiftin[5]
shiftin[6] => shift_taps_4cs:auto_generated.shiftin[6]
shiftin[7] => shift_taps_4cs:auto_generated.shiftin[7]
shiftin[8] => shift_taps_4cs:auto_generated.shiftin[8]
shiftin[9] => shift_taps_4cs:auto_generated.shiftin[9]
shiftin[10] => shift_taps_4cs:auto_generated.shiftin[10]
shiftin[11] => shift_taps_4cs:auto_generated.shiftin[11]
clock => shift_taps_4cs:auto_generated.clock
clken => shift_taps_4cs:auto_generated.clken
shiftout[0] <= shift_taps_4cs:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_4cs:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_4cs:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_4cs:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_4cs:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_4cs:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_4cs:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_4cs:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_4cs:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_4cs:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_4cs:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_4cs:auto_generated.shiftout[11]
taps[0] <= shift_taps_4cs:auto_generated.taps[0]
taps[1] <= shift_taps_4cs:auto_generated.taps[1]
taps[2] <= shift_taps_4cs:auto_generated.taps[2]
taps[3] <= shift_taps_4cs:auto_generated.taps[3]
taps[4] <= shift_taps_4cs:auto_generated.taps[4]
taps[5] <= shift_taps_4cs:auto_generated.taps[5]
taps[6] <= shift_taps_4cs:auto_generated.taps[6]
taps[7] <= shift_taps_4cs:auto_generated.taps[7]
taps[8] <= shift_taps_4cs:auto_generated.taps[8]
taps[9] <= shift_taps_4cs:auto_generated.taps[9]
taps[10] <= shift_taps_4cs:auto_generated.taps[10]
taps[11] <= shift_taps_4cs:auto_generated.taps[11]
taps[12] <= shift_taps_4cs:auto_generated.taps[12]
taps[13] <= shift_taps_4cs:auto_generated.taps[13]
taps[14] <= shift_taps_4cs:auto_generated.taps[14]
taps[15] <= shift_taps_4cs:auto_generated.taps[15]
taps[16] <= shift_taps_4cs:auto_generated.taps[16]
taps[17] <= shift_taps_4cs:auto_generated.taps[17]
taps[18] <= shift_taps_4cs:auto_generated.taps[18]
taps[19] <= shift_taps_4cs:auto_generated.taps[19]
taps[20] <= shift_taps_4cs:auto_generated.taps[20]
taps[21] <= shift_taps_4cs:auto_generated.taps[21]
taps[22] <= shift_taps_4cs:auto_generated.taps[22]
taps[23] <= shift_taps_4cs:auto_generated.taps[23]
taps[24] <= shift_taps_4cs:auto_generated.taps[24]
taps[25] <= shift_taps_4cs:auto_generated.taps[25]
taps[26] <= shift_taps_4cs:auto_generated.taps[26]
taps[27] <= shift_taps_4cs:auto_generated.taps[27]
taps[28] <= shift_taps_4cs:auto_generated.taps[28]
taps[29] <= shift_taps_4cs:auto_generated.taps[29]
taps[30] <= shift_taps_4cs:auto_generated.taps[30]
taps[31] <= shift_taps_4cs:auto_generated.taps[31]
taps[32] <= shift_taps_4cs:auto_generated.taps[32]
taps[33] <= shift_taps_4cs:auto_generated.taps[33]
taps[34] <= shift_taps_4cs:auto_generated.taps[34]
taps[35] <= shift_taps_4cs:auto_generated.taps[35]
aclr => ~NO_FANOUT~


|DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated
clken => altsyncram_bka1:altsyncram2.clocken0
clken => cntr_auf:cntr1.clk_en
clock => altsyncram_bka1:altsyncram2.clock0
clock => cntr_auf:cntr1.clock
shiftin[0] => altsyncram_bka1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_bka1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_bka1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_bka1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_bka1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_bka1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_bka1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_bka1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_bka1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_bka1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_bka1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_bka1:altsyncram2.data_a[11]
shiftout[0] <= altsyncram_bka1:altsyncram2.q_b[24]
shiftout[1] <= altsyncram_bka1:altsyncram2.q_b[25]
shiftout[2] <= altsyncram_bka1:altsyncram2.q_b[26]
shiftout[3] <= altsyncram_bka1:altsyncram2.q_b[27]
shiftout[4] <= altsyncram_bka1:altsyncram2.q_b[28]
shiftout[5] <= altsyncram_bka1:altsyncram2.q_b[29]
shiftout[6] <= altsyncram_bka1:altsyncram2.q_b[30]
shiftout[7] <= altsyncram_bka1:altsyncram2.q_b[31]
shiftout[8] <= altsyncram_bka1:altsyncram2.q_b[32]
shiftout[9] <= altsyncram_bka1:altsyncram2.q_b[33]
shiftout[10] <= altsyncram_bka1:altsyncram2.q_b[34]
shiftout[11] <= altsyncram_bka1:altsyncram2.q_b[35]
taps[0] <= altsyncram_bka1:altsyncram2.q_b[0]
taps[1] <= altsyncram_bka1:altsyncram2.q_b[1]
taps[2] <= altsyncram_bka1:altsyncram2.q_b[2]
taps[3] <= altsyncram_bka1:altsyncram2.q_b[3]
taps[4] <= altsyncram_bka1:altsyncram2.q_b[4]
taps[5] <= altsyncram_bka1:altsyncram2.q_b[5]
taps[6] <= altsyncram_bka1:altsyncram2.q_b[6]
taps[7] <= altsyncram_bka1:altsyncram2.q_b[7]
taps[8] <= altsyncram_bka1:altsyncram2.q_b[8]
taps[9] <= altsyncram_bka1:altsyncram2.q_b[9]
taps[10] <= altsyncram_bka1:altsyncram2.q_b[10]
taps[11] <= altsyncram_bka1:altsyncram2.q_b[11]
taps[12] <= altsyncram_bka1:altsyncram2.q_b[12]
taps[13] <= altsyncram_bka1:altsyncram2.q_b[13]
taps[14] <= altsyncram_bka1:altsyncram2.q_b[14]
taps[15] <= altsyncram_bka1:altsyncram2.q_b[15]
taps[16] <= altsyncram_bka1:altsyncram2.q_b[16]
taps[17] <= altsyncram_bka1:altsyncram2.q_b[17]
taps[18] <= altsyncram_bka1:altsyncram2.q_b[18]
taps[19] <= altsyncram_bka1:altsyncram2.q_b[19]
taps[20] <= altsyncram_bka1:altsyncram2.q_b[20]
taps[21] <= altsyncram_bka1:altsyncram2.q_b[21]
taps[22] <= altsyncram_bka1:altsyncram2.q_b[22]
taps[23] <= altsyncram_bka1:altsyncram2.q_b[23]
taps[24] <= altsyncram_bka1:altsyncram2.q_b[24]
taps[25] <= altsyncram_bka1:altsyncram2.q_b[25]
taps[26] <= altsyncram_bka1:altsyncram2.q_b[26]
taps[27] <= altsyncram_bka1:altsyncram2.q_b[27]
taps[28] <= altsyncram_bka1:altsyncram2.q_b[28]
taps[29] <= altsyncram_bka1:altsyncram2.q_b[29]
taps[30] <= altsyncram_bka1:altsyncram2.q_b[30]
taps[31] <= altsyncram_bka1:altsyncram2.q_b[31]
taps[32] <= altsyncram_bka1:altsyncram2.q_b[32]
taps[33] <= altsyncram_bka1:altsyncram2.q_b[33]
taps[34] <= altsyncram_bka1:altsyncram2.q_b[34]
taps[35] <= altsyncram_bka1:altsyncram2.q_b[35]


|DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[0] => ram_block3a32.PORTAADDR
address_a[0] => ram_block3a33.PORTAADDR
address_a[0] => ram_block3a34.PORTAADDR
address_a[0] => ram_block3a35.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[1] => ram_block3a32.PORTAADDR1
address_a[1] => ram_block3a33.PORTAADDR1
address_a[1] => ram_block3a34.PORTAADDR1
address_a[1] => ram_block3a35.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[2] => ram_block3a32.PORTAADDR2
address_a[2] => ram_block3a33.PORTAADDR2
address_a[2] => ram_block3a34.PORTAADDR2
address_a[2] => ram_block3a35.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[3] => ram_block3a32.PORTAADDR3
address_a[3] => ram_block3a33.PORTAADDR3
address_a[3] => ram_block3a34.PORTAADDR3
address_a[3] => ram_block3a35.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[4] => ram_block3a32.PORTAADDR4
address_a[4] => ram_block3a33.PORTAADDR4
address_a[4] => ram_block3a34.PORTAADDR4
address_a[4] => ram_block3a35.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[5] => ram_block3a32.PORTAADDR5
address_a[5] => ram_block3a33.PORTAADDR5
address_a[5] => ram_block3a34.PORTAADDR5
address_a[5] => ram_block3a35.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[6] => ram_block3a32.PORTAADDR6
address_a[6] => ram_block3a33.PORTAADDR6
address_a[6] => ram_block3a34.PORTAADDR6
address_a[6] => ram_block3a35.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[7] => ram_block3a32.PORTAADDR7
address_a[7] => ram_block3a33.PORTAADDR7
address_a[7] => ram_block3a34.PORTAADDR7
address_a[7] => ram_block3a35.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[8] => ram_block3a32.PORTAADDR8
address_a[8] => ram_block3a33.PORTAADDR8
address_a[8] => ram_block3a34.PORTAADDR8
address_a[8] => ram_block3a35.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[9] => ram_block3a32.PORTAADDR9
address_a[9] => ram_block3a33.PORTAADDR9
address_a[9] => ram_block3a34.PORTAADDR9
address_a[9] => ram_block3a35.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[0] => ram_block3a32.PORTBADDR
address_b[0] => ram_block3a33.PORTBADDR
address_b[0] => ram_block3a34.PORTBADDR
address_b[0] => ram_block3a35.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[1] => ram_block3a32.PORTBADDR1
address_b[1] => ram_block3a33.PORTBADDR1
address_b[1] => ram_block3a34.PORTBADDR1
address_b[1] => ram_block3a35.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[2] => ram_block3a32.PORTBADDR2
address_b[2] => ram_block3a33.PORTBADDR2
address_b[2] => ram_block3a34.PORTBADDR2
address_b[2] => ram_block3a35.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[3] => ram_block3a32.PORTBADDR3
address_b[3] => ram_block3a33.PORTBADDR3
address_b[3] => ram_block3a34.PORTBADDR3
address_b[3] => ram_block3a35.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[4] => ram_block3a32.PORTBADDR4
address_b[4] => ram_block3a33.PORTBADDR4
address_b[4] => ram_block3a34.PORTBADDR4
address_b[4] => ram_block3a35.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[5] => ram_block3a32.PORTBADDR5
address_b[5] => ram_block3a33.PORTBADDR5
address_b[5] => ram_block3a34.PORTBADDR5
address_b[5] => ram_block3a35.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[6] => ram_block3a32.PORTBADDR6
address_b[6] => ram_block3a33.PORTBADDR6
address_b[6] => ram_block3a34.PORTBADDR6
address_b[6] => ram_block3a35.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[7] => ram_block3a32.PORTBADDR7
address_b[7] => ram_block3a33.PORTBADDR7
address_b[7] => ram_block3a34.PORTBADDR7
address_b[7] => ram_block3a35.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[8] => ram_block3a32.PORTBADDR8
address_b[8] => ram_block3a33.PORTBADDR8
address_b[8] => ram_block3a34.PORTBADDR8
address_b[8] => ram_block3a35.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[9] => ram_block3a32.PORTBADDR9
address_b[9] => ram_block3a33.PORTBADDR9
address_b[9] => ram_block3a34.PORTBADDR9
address_b[9] => ram_block3a35.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => ram_block3a32.CLK0
clock0 => ram_block3a33.CLK0
clock0 => ram_block3a34.CLK0
clock0 => ram_block3a35.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
clocken0 => ram_block3a12.ENA0
clocken0 => ram_block3a13.ENA0
clocken0 => ram_block3a14.ENA0
clocken0 => ram_block3a15.ENA0
clocken0 => ram_block3a16.ENA0
clocken0 => ram_block3a17.ENA0
clocken0 => ram_block3a18.ENA0
clocken0 => ram_block3a19.ENA0
clocken0 => ram_block3a20.ENA0
clocken0 => ram_block3a21.ENA0
clocken0 => ram_block3a22.ENA0
clocken0 => ram_block3a23.ENA0
clocken0 => ram_block3a24.ENA0
clocken0 => ram_block3a25.ENA0
clocken0 => ram_block3a26.ENA0
clocken0 => ram_block3a27.ENA0
clocken0 => ram_block3a28.ENA0
clocken0 => ram_block3a29.ENA0
clocken0 => ram_block3a30.ENA0
clocken0 => ram_block3a31.ENA0
clocken0 => ram_block3a32.ENA0
clocken0 => ram_block3a33.ENA0
clocken0 => ram_block3a34.ENA0
clocken0 => ram_block3a35.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[16] => ram_block3a16.PORTADATAIN
data_a[17] => ram_block3a17.PORTADATAIN
data_a[18] => ram_block3a18.PORTADATAIN
data_a[19] => ram_block3a19.PORTADATAIN
data_a[20] => ram_block3a20.PORTADATAIN
data_a[21] => ram_block3a21.PORTADATAIN
data_a[22] => ram_block3a22.PORTADATAIN
data_a[23] => ram_block3a23.PORTADATAIN
data_a[24] => ram_block3a24.PORTADATAIN
data_a[25] => ram_block3a25.PORTADATAIN
data_a[26] => ram_block3a26.PORTADATAIN
data_a[27] => ram_block3a27.PORTADATAIN
data_a[28] => ram_block3a28.PORTADATAIN
data_a[29] => ram_block3a29.PORTADATAIN
data_a[30] => ram_block3a30.PORTADATAIN
data_a[31] => ram_block3a31.PORTADATAIN
data_a[32] => ram_block3a32.PORTADATAIN
data_a[33] => ram_block3a33.PORTADATAIN
data_a[34] => ram_block3a34.PORTADATAIN
data_a[35] => ram_block3a35.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
q_b[16] <= ram_block3a16.PORTBDATAOUT
q_b[17] <= ram_block3a17.PORTBDATAOUT
q_b[18] <= ram_block3a18.PORTBDATAOUT
q_b[19] <= ram_block3a19.PORTBDATAOUT
q_b[20] <= ram_block3a20.PORTBDATAOUT
q_b[21] <= ram_block3a21.PORTBDATAOUT
q_b[22] <= ram_block3a22.PORTBDATAOUT
q_b[23] <= ram_block3a23.PORTBDATAOUT
q_b[24] <= ram_block3a24.PORTBDATAOUT
q_b[25] <= ram_block3a25.PORTBDATAOUT
q_b[26] <= ram_block3a26.PORTBDATAOUT
q_b[27] <= ram_block3a27.PORTBDATAOUT
q_b[28] <= ram_block3a28.PORTBDATAOUT
q_b[29] <= ram_block3a29.PORTBDATAOUT
q_b[30] <= ram_block3a30.PORTBDATAOUT
q_b[31] <= ram_block3a31.PORTBDATAOUT
q_b[32] <= ram_block3a32.PORTBDATAOUT
q_b[33] <= ram_block3a33.PORTBDATAOUT
q_b[34] <= ram_block3a34.PORTBDATAOUT
q_b[35] <= ram_block3a35.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_a => ram_block3a16.PORTAWE
wren_a => ram_block3a17.PORTAWE
wren_a => ram_block3a18.PORTAWE
wren_a => ram_block3a19.PORTAWE
wren_a => ram_block3a20.PORTAWE
wren_a => ram_block3a21.PORTAWE
wren_a => ram_block3a22.PORTAWE
wren_a => ram_block3a23.PORTAWE
wren_a => ram_block3a24.PORTAWE
wren_a => ram_block3a25.PORTAWE
wren_a => ram_block3a26.PORTAWE
wren_a => ram_block3a27.PORTAWE
wren_a => ram_block3a28.PORTAWE
wren_a => ram_block3a29.PORTAWE
wren_a => ram_block3a30.PORTAWE
wren_a => ram_block3a31.PORTAWE
wren_a => ram_block3a32.PORTAWE
wren_a => ram_block3a33.PORTAWE
wren_a => ram_block3a34.PORTAWE
wren_a => ram_block3a35.PORTAWE


|DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|cntr_auf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_115_CAMERA|SEG7_LUT_8:u5
oSEG0[0] <= SEG7_LUT:u0.port0
oSEG0[1] <= SEG7_LUT:u0.port0
oSEG0[2] <= SEG7_LUT:u0.port0
oSEG0[3] <= SEG7_LUT:u0.port0
oSEG0[4] <= SEG7_LUT:u0.port0
oSEG0[5] <= SEG7_LUT:u0.port0
oSEG0[6] <= SEG7_LUT:u0.port0
oSEG1[0] <= SEG7_LUT:u1.port0
oSEG1[1] <= SEG7_LUT:u1.port0
oSEG1[2] <= SEG7_LUT:u1.port0
oSEG1[3] <= SEG7_LUT:u1.port0
oSEG1[4] <= SEG7_LUT:u1.port0
oSEG1[5] <= SEG7_LUT:u1.port0
oSEG1[6] <= SEG7_LUT:u1.port0
oSEG2[0] <= SEG7_LUT:u2.port0
oSEG2[1] <= SEG7_LUT:u2.port0
oSEG2[2] <= SEG7_LUT:u2.port0
oSEG2[3] <= SEG7_LUT:u2.port0
oSEG2[4] <= SEG7_LUT:u2.port0
oSEG2[5] <= SEG7_LUT:u2.port0
oSEG2[6] <= SEG7_LUT:u2.port0
oSEG3[0] <= SEG7_LUT:u3.port0
oSEG3[1] <= SEG7_LUT:u3.port0
oSEG3[2] <= SEG7_LUT:u3.port0
oSEG3[3] <= SEG7_LUT:u3.port0
oSEG3[4] <= SEG7_LUT:u3.port0
oSEG3[5] <= SEG7_LUT:u3.port0
oSEG3[6] <= SEG7_LUT:u3.port0
oSEG4[0] <= SEG7_LUT:u4.port0
oSEG4[1] <= SEG7_LUT:u4.port0
oSEG4[2] <= SEG7_LUT:u4.port0
oSEG4[3] <= SEG7_LUT:u4.port0
oSEG4[4] <= SEG7_LUT:u4.port0
oSEG4[5] <= SEG7_LUT:u4.port0
oSEG4[6] <= SEG7_LUT:u4.port0
oSEG5[0] <= SEG7_LUT:u5.port0
oSEG5[1] <= SEG7_LUT:u5.port0
oSEG5[2] <= SEG7_LUT:u5.port0
oSEG5[3] <= SEG7_LUT:u5.port0
oSEG5[4] <= SEG7_LUT:u5.port0
oSEG5[5] <= SEG7_LUT:u5.port0
oSEG5[6] <= SEG7_LUT:u5.port0
oSEG6[0] <= SEG7_LUT:u6.port0
oSEG6[1] <= SEG7_LUT:u6.port0
oSEG6[2] <= SEG7_LUT:u6.port0
oSEG6[3] <= SEG7_LUT:u6.port0
oSEG6[4] <= SEG7_LUT:u6.port0
oSEG6[5] <= SEG7_LUT:u6.port0
oSEG6[6] <= SEG7_LUT:u6.port0
oSEG7[0] <= SEG7_LUT:u7.port0
oSEG7[1] <= SEG7_LUT:u7.port0
oSEG7[2] <= SEG7_LUT:u7.port0
oSEG7[3] <= SEG7_LUT:u7.port0
oSEG7[4] <= SEG7_LUT:u7.port0
oSEG7[5] <= SEG7_LUT:u7.port0
oSEG7[6] <= SEG7_LUT:u7.port0
iDIG[0] => iDIG[0].IN1
iDIG[1] => iDIG[1].IN1
iDIG[2] => iDIG[2].IN1
iDIG[3] => iDIG[3].IN1
iDIG[4] => iDIG[4].IN1
iDIG[5] => iDIG[5].IN1
iDIG[6] => iDIG[6].IN1
iDIG[7] => iDIG[7].IN1
iDIG[8] => iDIG[8].IN1
iDIG[9] => iDIG[9].IN1
iDIG[10] => iDIG[10].IN1
iDIG[11] => iDIG[11].IN1
iDIG[12] => iDIG[12].IN1
iDIG[13] => iDIG[13].IN1
iDIG[14] => iDIG[14].IN1
iDIG[15] => iDIG[15].IN1
iDIG[16] => iDIG[16].IN1
iDIG[17] => iDIG[17].IN1
iDIG[18] => iDIG[18].IN1
iDIG[19] => iDIG[19].IN1
iDIG[20] => iDIG[20].IN1
iDIG[21] => iDIG[21].IN1
iDIG[22] => iDIG[22].IN1
iDIG[23] => iDIG[23].IN1
iDIG[24] => iDIG[24].IN1
iDIG[25] => iDIG[25].IN1
iDIG[26] => iDIG[26].IN1
iDIG[27] => iDIG[27].IN1
iDIG[28] => iDIG[28].IN1
iDIG[29] => iDIG[29].IN1
iDIG[30] => iDIG[30].IN1
iDIG[31] => iDIG[31].IN1


|DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u0
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u1
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u2
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u3
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u4
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u5
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u6
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u7
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE2_115_CAMERA|sdram_pll:u6
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
c3 <= altpll:altpll_component.clk
c4 <= altpll:altpll_component.clk


|DE2_115_CAMERA|sdram_pll:u6|altpll:altpll_component
inclk[0] => altpll_f423:auto_generated.inclk[0]
inclk[1] => altpll_f423:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE2_115_CAMERA|sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|DE2_115_CAMERA|Sdram_Control:u7
RESET_N => RESET_N.IN3
CLK => CLK.IN7
WR1_DATA[0] => WR1_DATA[0].IN1
WR1_DATA[1] => WR1_DATA[1].IN1
WR1_DATA[2] => WR1_DATA[2].IN1
WR1_DATA[3] => WR1_DATA[3].IN1
WR1_DATA[4] => WR1_DATA[4].IN1
WR1_DATA[5] => WR1_DATA[5].IN1
WR1_DATA[6] => WR1_DATA[6].IN1
WR1_DATA[7] => WR1_DATA[7].IN1
WR1_DATA[8] => WR1_DATA[8].IN1
WR1_DATA[9] => WR1_DATA[9].IN1
WR1_DATA[10] => WR1_DATA[10].IN1
WR1_DATA[11] => WR1_DATA[11].IN1
WR1_DATA[12] => WR1_DATA[12].IN1
WR1_DATA[13] => WR1_DATA[13].IN1
WR1_DATA[14] => WR1_DATA[14].IN1
WR1_DATA[15] => WR1_DATA[15].IN1
WR1 => WR1.IN1
WR1_ADDR[0] => rWR1_ADDR.DATAA
WR1_ADDR[0] => rWR1_ADDR[0].ADATA
WR1_ADDR[1] => rWR1_ADDR.DATAA
WR1_ADDR[1] => rWR1_ADDR[1].ADATA
WR1_ADDR[2] => rWR1_ADDR.DATAA
WR1_ADDR[2] => rWR1_ADDR[2].ADATA
WR1_ADDR[3] => rWR1_ADDR.DATAA
WR1_ADDR[3] => rWR1_ADDR[3].ADATA
WR1_ADDR[4] => rWR1_ADDR.DATAA
WR1_ADDR[4] => rWR1_ADDR[4].ADATA
WR1_ADDR[5] => rWR1_ADDR.DATAA
WR1_ADDR[5] => rWR1_ADDR[5].ADATA
WR1_ADDR[6] => rWR1_ADDR.DATAA
WR1_ADDR[6] => rWR1_ADDR[6].ADATA
WR1_ADDR[7] => rWR1_ADDR.DATAA
WR1_ADDR[7] => rWR1_ADDR[7].ADATA
WR1_ADDR[8] => rWR1_ADDR.DATAA
WR1_ADDR[8] => rWR1_ADDR[8].ADATA
WR1_ADDR[9] => rWR1_ADDR.DATAA
WR1_ADDR[9] => rWR1_ADDR[9].ADATA
WR1_ADDR[10] => rWR1_ADDR.DATAA
WR1_ADDR[10] => rWR1_ADDR[10].ADATA
WR1_ADDR[11] => rWR1_ADDR.DATAA
WR1_ADDR[11] => rWR1_ADDR[11].ADATA
WR1_ADDR[12] => rWR1_ADDR.DATAA
WR1_ADDR[12] => rWR1_ADDR[12].ADATA
WR1_ADDR[13] => rWR1_ADDR.DATAA
WR1_ADDR[13] => rWR1_ADDR[13].ADATA
WR1_ADDR[14] => rWR1_ADDR.DATAA
WR1_ADDR[14] => rWR1_ADDR[14].ADATA
WR1_ADDR[15] => rWR1_ADDR.DATAA
WR1_ADDR[15] => rWR1_ADDR[15].ADATA
WR1_ADDR[16] => rWR1_ADDR.DATAA
WR1_ADDR[16] => rWR1_ADDR[16].ADATA
WR1_ADDR[17] => rWR1_ADDR.DATAA
WR1_ADDR[17] => rWR1_ADDR[17].ADATA
WR1_ADDR[18] => rWR1_ADDR.DATAA
WR1_ADDR[18] => rWR1_ADDR[18].ADATA
WR1_ADDR[19] => rWR1_ADDR.DATAA
WR1_ADDR[19] => rWR1_ADDR[19].ADATA
WR1_ADDR[20] => rWR1_ADDR.DATAA
WR1_ADDR[20] => rWR1_ADDR[20].ADATA
WR1_ADDR[21] => rWR1_ADDR.DATAA
WR1_ADDR[21] => rWR1_ADDR[21].ADATA
WR1_ADDR[22] => rWR1_ADDR.DATAA
WR1_ADDR[22] => rWR1_ADDR[22].ADATA
WR1_MAX_ADDR[0] => rWR1_MAX_ADDR[0].DATAIN
WR1_MAX_ADDR[1] => rWR1_MAX_ADDR[1].DATAIN
WR1_MAX_ADDR[2] => rWR1_MAX_ADDR[2].DATAIN
WR1_MAX_ADDR[3] => rWR1_MAX_ADDR[3].DATAIN
WR1_MAX_ADDR[4] => rWR1_MAX_ADDR[4].DATAIN
WR1_MAX_ADDR[5] => rWR1_MAX_ADDR[5].DATAIN
WR1_MAX_ADDR[6] => rWR1_MAX_ADDR[6].DATAIN
WR1_MAX_ADDR[7] => rWR1_MAX_ADDR[7].DATAIN
WR1_MAX_ADDR[8] => rWR1_MAX_ADDR[8].DATAIN
WR1_MAX_ADDR[9] => rWR1_MAX_ADDR[9].DATAIN
WR1_MAX_ADDR[10] => rWR1_MAX_ADDR[10].DATAIN
WR1_MAX_ADDR[11] => rWR1_MAX_ADDR[11].DATAIN
WR1_MAX_ADDR[12] => rWR1_MAX_ADDR[12].DATAIN
WR1_MAX_ADDR[13] => rWR1_MAX_ADDR[13].DATAIN
WR1_MAX_ADDR[14] => rWR1_MAX_ADDR[14].DATAIN
WR1_MAX_ADDR[15] => rWR1_MAX_ADDR[15].DATAIN
WR1_MAX_ADDR[16] => rWR1_MAX_ADDR[16].DATAIN
WR1_MAX_ADDR[17] => rWR1_MAX_ADDR[17].DATAIN
WR1_MAX_ADDR[18] => rWR1_MAX_ADDR[18].DATAIN
WR1_MAX_ADDR[19] => rWR1_MAX_ADDR[19].DATAIN
WR1_MAX_ADDR[20] => rWR1_MAX_ADDR[20].DATAIN
WR1_MAX_ADDR[21] => rWR1_MAX_ADDR[21].DATAIN
WR1_MAX_ADDR[22] => rWR1_MAX_ADDR[22].DATAIN
WR1_LENGTH[0] => rWR1_LENGTH[0].DATAIN
WR1_LENGTH[1] => rWR1_LENGTH[1].DATAIN
WR1_LENGTH[2] => rWR1_LENGTH[2].DATAIN
WR1_LENGTH[3] => rWR1_LENGTH[3].DATAIN
WR1_LENGTH[4] => rWR1_LENGTH[4].DATAIN
WR1_LENGTH[5] => rWR1_LENGTH[5].DATAIN
WR1_LENGTH[6] => rWR1_LENGTH[6].DATAIN
WR1_LENGTH[7] => rWR1_LENGTH[7].DATAIN
WR1_LOAD => WR1_LOAD.IN1
WR1_CLK => WR1_CLK.IN1
WR2_DATA[0] => WR2_DATA[0].IN1
WR2_DATA[1] => WR2_DATA[1].IN1
WR2_DATA[2] => WR2_DATA[2].IN1
WR2_DATA[3] => WR2_DATA[3].IN1
WR2_DATA[4] => WR2_DATA[4].IN1
WR2_DATA[5] => WR2_DATA[5].IN1
WR2_DATA[6] => WR2_DATA[6].IN1
WR2_DATA[7] => WR2_DATA[7].IN1
WR2_DATA[8] => WR2_DATA[8].IN1
WR2_DATA[9] => WR2_DATA[9].IN1
WR2_DATA[10] => WR2_DATA[10].IN1
WR2_DATA[11] => WR2_DATA[11].IN1
WR2_DATA[12] => WR2_DATA[12].IN1
WR2_DATA[13] => WR2_DATA[13].IN1
WR2_DATA[14] => WR2_DATA[14].IN1
WR2_DATA[15] => WR2_DATA[15].IN1
WR2 => WR2.IN1
WR2_ADDR[0] => rWR2_ADDR.DATAA
WR2_ADDR[0] => rWR2_ADDR[0].ADATA
WR2_ADDR[1] => rWR2_ADDR.DATAA
WR2_ADDR[1] => rWR2_ADDR[1].ADATA
WR2_ADDR[2] => rWR2_ADDR.DATAA
WR2_ADDR[2] => rWR2_ADDR[2].ADATA
WR2_ADDR[3] => rWR2_ADDR.DATAA
WR2_ADDR[3] => rWR2_ADDR[3].ADATA
WR2_ADDR[4] => rWR2_ADDR.DATAA
WR2_ADDR[4] => rWR2_ADDR[4].ADATA
WR2_ADDR[5] => rWR2_ADDR.DATAA
WR2_ADDR[5] => rWR2_ADDR[5].ADATA
WR2_ADDR[6] => rWR2_ADDR.DATAA
WR2_ADDR[6] => rWR2_ADDR[6].ADATA
WR2_ADDR[7] => rWR2_ADDR.DATAA
WR2_ADDR[7] => rWR2_ADDR[7].ADATA
WR2_ADDR[8] => rWR2_ADDR.DATAA
WR2_ADDR[8] => rWR2_ADDR[8].ADATA
WR2_ADDR[9] => rWR2_ADDR.DATAA
WR2_ADDR[9] => rWR2_ADDR[9].ADATA
WR2_ADDR[10] => rWR2_ADDR.DATAA
WR2_ADDR[10] => rWR2_ADDR[10].ADATA
WR2_ADDR[11] => rWR2_ADDR.DATAA
WR2_ADDR[11] => rWR2_ADDR[11].ADATA
WR2_ADDR[12] => rWR2_ADDR.DATAA
WR2_ADDR[12] => rWR2_ADDR[12].ADATA
WR2_ADDR[13] => rWR2_ADDR.DATAA
WR2_ADDR[13] => rWR2_ADDR[13].ADATA
WR2_ADDR[14] => rWR2_ADDR.DATAA
WR2_ADDR[14] => rWR2_ADDR[14].ADATA
WR2_ADDR[15] => rWR2_ADDR.DATAA
WR2_ADDR[15] => rWR2_ADDR[15].ADATA
WR2_ADDR[16] => rWR2_ADDR.DATAA
WR2_ADDR[16] => rWR2_ADDR[16].ADATA
WR2_ADDR[17] => rWR2_ADDR.DATAA
WR2_ADDR[17] => rWR2_ADDR[17].ADATA
WR2_ADDR[18] => rWR2_ADDR.DATAA
WR2_ADDR[18] => rWR2_ADDR[18].ADATA
WR2_ADDR[19] => rWR2_ADDR.DATAA
WR2_ADDR[19] => rWR2_ADDR[19].ADATA
WR2_ADDR[20] => rWR2_ADDR.DATAA
WR2_ADDR[20] => rWR2_ADDR[20].ADATA
WR2_ADDR[21] => rWR2_ADDR.DATAA
WR2_ADDR[21] => rWR2_ADDR[21].ADATA
WR2_ADDR[22] => rWR2_ADDR.DATAA
WR2_ADDR[22] => rWR2_ADDR[22].ADATA
WR2_MAX_ADDR[0] => rWR2_MAX_ADDR[0].DATAIN
WR2_MAX_ADDR[1] => rWR2_MAX_ADDR[1].DATAIN
WR2_MAX_ADDR[2] => rWR2_MAX_ADDR[2].DATAIN
WR2_MAX_ADDR[3] => rWR2_MAX_ADDR[3].DATAIN
WR2_MAX_ADDR[4] => rWR2_MAX_ADDR[4].DATAIN
WR2_MAX_ADDR[5] => rWR2_MAX_ADDR[5].DATAIN
WR2_MAX_ADDR[6] => rWR2_MAX_ADDR[6].DATAIN
WR2_MAX_ADDR[7] => rWR2_MAX_ADDR[7].DATAIN
WR2_MAX_ADDR[8] => rWR2_MAX_ADDR[8].DATAIN
WR2_MAX_ADDR[9] => rWR2_MAX_ADDR[9].DATAIN
WR2_MAX_ADDR[10] => rWR2_MAX_ADDR[10].DATAIN
WR2_MAX_ADDR[11] => rWR2_MAX_ADDR[11].DATAIN
WR2_MAX_ADDR[12] => rWR2_MAX_ADDR[12].DATAIN
WR2_MAX_ADDR[13] => rWR2_MAX_ADDR[13].DATAIN
WR2_MAX_ADDR[14] => rWR2_MAX_ADDR[14].DATAIN
WR2_MAX_ADDR[15] => rWR2_MAX_ADDR[15].DATAIN
WR2_MAX_ADDR[16] => rWR2_MAX_ADDR[16].DATAIN
WR2_MAX_ADDR[17] => rWR2_MAX_ADDR[17].DATAIN
WR2_MAX_ADDR[18] => rWR2_MAX_ADDR[18].DATAIN
WR2_MAX_ADDR[19] => rWR2_MAX_ADDR[19].DATAIN
WR2_MAX_ADDR[20] => rWR2_MAX_ADDR[20].DATAIN
WR2_MAX_ADDR[21] => rWR2_MAX_ADDR[21].DATAIN
WR2_MAX_ADDR[22] => rWR2_MAX_ADDR[22].DATAIN
WR2_LENGTH[0] => rWR2_LENGTH[0].DATAIN
WR2_LENGTH[1] => rWR2_LENGTH[1].DATAIN
WR2_LENGTH[2] => rWR2_LENGTH[2].DATAIN
WR2_LENGTH[3] => rWR2_LENGTH[3].DATAIN
WR2_LENGTH[4] => rWR2_LENGTH[4].DATAIN
WR2_LENGTH[5] => rWR2_LENGTH[5].DATAIN
WR2_LENGTH[6] => rWR2_LENGTH[6].DATAIN
WR2_LENGTH[7] => rWR2_LENGTH[7].DATAIN
WR2_LOAD => WR2_LOAD.IN1
WR2_CLK => WR2_CLK.IN1
RD1_DATA[0] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[1] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[2] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[3] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[4] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[5] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[6] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[7] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[8] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[9] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[10] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[11] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[12] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[13] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[14] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[15] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1 => RD1.IN1
RD1_ADDR[0] => rRD1_ADDR.DATAA
RD1_ADDR[0] => rRD1_ADDR[0].ADATA
RD1_ADDR[1] => rRD1_ADDR.DATAA
RD1_ADDR[1] => rRD1_ADDR[1].ADATA
RD1_ADDR[2] => rRD1_ADDR.DATAA
RD1_ADDR[2] => rRD1_ADDR[2].ADATA
RD1_ADDR[3] => rRD1_ADDR.DATAA
RD1_ADDR[3] => rRD1_ADDR[3].ADATA
RD1_ADDR[4] => rRD1_ADDR.DATAA
RD1_ADDR[4] => rRD1_ADDR[4].ADATA
RD1_ADDR[5] => rRD1_ADDR.DATAA
RD1_ADDR[5] => rRD1_ADDR[5].ADATA
RD1_ADDR[6] => rRD1_ADDR.DATAA
RD1_ADDR[6] => rRD1_ADDR[6].ADATA
RD1_ADDR[7] => rRD1_ADDR.DATAA
RD1_ADDR[7] => rRD1_ADDR[7].ADATA
RD1_ADDR[8] => rRD1_ADDR.DATAA
RD1_ADDR[8] => rRD1_ADDR[8].ADATA
RD1_ADDR[9] => rRD1_ADDR.DATAA
RD1_ADDR[9] => rRD1_ADDR[9].ADATA
RD1_ADDR[10] => rRD1_ADDR.DATAA
RD1_ADDR[10] => rRD1_ADDR[10].ADATA
RD1_ADDR[11] => rRD1_ADDR.DATAA
RD1_ADDR[11] => rRD1_ADDR[11].ADATA
RD1_ADDR[12] => rRD1_ADDR.DATAA
RD1_ADDR[12] => rRD1_ADDR[12].ADATA
RD1_ADDR[13] => rRD1_ADDR.DATAA
RD1_ADDR[13] => rRD1_ADDR[13].ADATA
RD1_ADDR[14] => rRD1_ADDR.DATAA
RD1_ADDR[14] => rRD1_ADDR[14].ADATA
RD1_ADDR[15] => rRD1_ADDR.DATAA
RD1_ADDR[15] => rRD1_ADDR[15].ADATA
RD1_ADDR[16] => rRD1_ADDR.DATAA
RD1_ADDR[16] => rRD1_ADDR[16].ADATA
RD1_ADDR[17] => rRD1_ADDR.DATAA
RD1_ADDR[17] => rRD1_ADDR[17].ADATA
RD1_ADDR[18] => rRD1_ADDR.DATAA
RD1_ADDR[18] => rRD1_ADDR[18].ADATA
RD1_ADDR[19] => rRD1_ADDR.DATAA
RD1_ADDR[19] => rRD1_ADDR[19].ADATA
RD1_ADDR[20] => rRD1_ADDR.DATAA
RD1_ADDR[20] => rRD1_ADDR[20].ADATA
RD1_ADDR[21] => rRD1_ADDR.DATAA
RD1_ADDR[21] => rRD1_ADDR[21].ADATA
RD1_ADDR[22] => rRD1_ADDR.DATAA
RD1_ADDR[22] => rRD1_ADDR[22].ADATA
RD1_MAX_ADDR[0] => rRD1_MAX_ADDR[0].DATAIN
RD1_MAX_ADDR[1] => rRD1_MAX_ADDR[1].DATAIN
RD1_MAX_ADDR[2] => rRD1_MAX_ADDR[2].DATAIN
RD1_MAX_ADDR[3] => rRD1_MAX_ADDR[3].DATAIN
RD1_MAX_ADDR[4] => rRD1_MAX_ADDR[4].DATAIN
RD1_MAX_ADDR[5] => rRD1_MAX_ADDR[5].DATAIN
RD1_MAX_ADDR[6] => rRD1_MAX_ADDR[6].DATAIN
RD1_MAX_ADDR[7] => rRD1_MAX_ADDR[7].DATAIN
RD1_MAX_ADDR[8] => rRD1_MAX_ADDR[8].DATAIN
RD1_MAX_ADDR[9] => rRD1_MAX_ADDR[9].DATAIN
RD1_MAX_ADDR[10] => rRD1_MAX_ADDR[10].DATAIN
RD1_MAX_ADDR[11] => rRD1_MAX_ADDR[11].DATAIN
RD1_MAX_ADDR[12] => rRD1_MAX_ADDR[12].DATAIN
RD1_MAX_ADDR[13] => rRD1_MAX_ADDR[13].DATAIN
RD1_MAX_ADDR[14] => rRD1_MAX_ADDR[14].DATAIN
RD1_MAX_ADDR[15] => rRD1_MAX_ADDR[15].DATAIN
RD1_MAX_ADDR[16] => rRD1_MAX_ADDR[16].DATAIN
RD1_MAX_ADDR[17] => rRD1_MAX_ADDR[17].DATAIN
RD1_MAX_ADDR[18] => rRD1_MAX_ADDR[18].DATAIN
RD1_MAX_ADDR[19] => rRD1_MAX_ADDR[19].DATAIN
RD1_MAX_ADDR[20] => rRD1_MAX_ADDR[20].DATAIN
RD1_MAX_ADDR[21] => rRD1_MAX_ADDR[21].DATAIN
RD1_MAX_ADDR[22] => rRD1_MAX_ADDR[22].DATAIN
RD1_LENGTH[0] => rRD1_LENGTH[0].DATAIN
RD1_LENGTH[1] => rRD1_LENGTH[1].DATAIN
RD1_LENGTH[2] => rRD1_LENGTH[2].DATAIN
RD1_LENGTH[3] => rRD1_LENGTH[3].DATAIN
RD1_LENGTH[4] => rRD1_LENGTH[4].DATAIN
RD1_LENGTH[5] => rRD1_LENGTH[5].DATAIN
RD1_LENGTH[6] => rRD1_LENGTH[6].DATAIN
RD1_LENGTH[7] => rRD1_LENGTH[7].DATAIN
RD1_LOAD => RD1_LOAD.IN1
RD1_CLK => RD1_CLK.IN1
RD2_DATA[0] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[1] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[2] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[3] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[4] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[5] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[6] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[7] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[8] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[9] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[10] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[11] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[12] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[13] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[14] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[15] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2 => RD2.IN1
RD2_ADDR[0] => rRD2_ADDR.DATAA
RD2_ADDR[0] => rRD2_ADDR[0].ADATA
RD2_ADDR[1] => rRD2_ADDR.DATAA
RD2_ADDR[1] => rRD2_ADDR[1].ADATA
RD2_ADDR[2] => rRD2_ADDR.DATAA
RD2_ADDR[2] => rRD2_ADDR[2].ADATA
RD2_ADDR[3] => rRD2_ADDR.DATAA
RD2_ADDR[3] => rRD2_ADDR[3].ADATA
RD2_ADDR[4] => rRD2_ADDR.DATAA
RD2_ADDR[4] => rRD2_ADDR[4].ADATA
RD2_ADDR[5] => rRD2_ADDR.DATAA
RD2_ADDR[5] => rRD2_ADDR[5].ADATA
RD2_ADDR[6] => rRD2_ADDR.DATAA
RD2_ADDR[6] => rRD2_ADDR[6].ADATA
RD2_ADDR[7] => rRD2_ADDR.DATAA
RD2_ADDR[7] => rRD2_ADDR[7].ADATA
RD2_ADDR[8] => rRD2_ADDR.DATAA
RD2_ADDR[8] => rRD2_ADDR[8].ADATA
RD2_ADDR[9] => rRD2_ADDR.DATAA
RD2_ADDR[9] => rRD2_ADDR[9].ADATA
RD2_ADDR[10] => rRD2_ADDR.DATAA
RD2_ADDR[10] => rRD2_ADDR[10].ADATA
RD2_ADDR[11] => rRD2_ADDR.DATAA
RD2_ADDR[11] => rRD2_ADDR[11].ADATA
RD2_ADDR[12] => rRD2_ADDR.DATAA
RD2_ADDR[12] => rRD2_ADDR[12].ADATA
RD2_ADDR[13] => rRD2_ADDR.DATAA
RD2_ADDR[13] => rRD2_ADDR[13].ADATA
RD2_ADDR[14] => rRD2_ADDR.DATAA
RD2_ADDR[14] => rRD2_ADDR[14].ADATA
RD2_ADDR[15] => rRD2_ADDR.DATAA
RD2_ADDR[15] => rRD2_ADDR[15].ADATA
RD2_ADDR[16] => rRD2_ADDR.DATAA
RD2_ADDR[16] => rRD2_ADDR[16].ADATA
RD2_ADDR[17] => rRD2_ADDR.DATAA
RD2_ADDR[17] => rRD2_ADDR[17].ADATA
RD2_ADDR[18] => rRD2_ADDR.DATAA
RD2_ADDR[18] => rRD2_ADDR[18].ADATA
RD2_ADDR[19] => rRD2_ADDR.DATAA
RD2_ADDR[19] => rRD2_ADDR[19].ADATA
RD2_ADDR[20] => rRD2_ADDR.DATAA
RD2_ADDR[20] => rRD2_ADDR[20].ADATA
RD2_ADDR[21] => rRD2_ADDR.DATAA
RD2_ADDR[21] => rRD2_ADDR[21].ADATA
RD2_ADDR[22] => rRD2_ADDR.DATAA
RD2_ADDR[22] => rRD2_ADDR[22].ADATA
RD2_MAX_ADDR[0] => rRD2_MAX_ADDR[0].DATAIN
RD2_MAX_ADDR[1] => rRD2_MAX_ADDR[1].DATAIN
RD2_MAX_ADDR[2] => rRD2_MAX_ADDR[2].DATAIN
RD2_MAX_ADDR[3] => rRD2_MAX_ADDR[3].DATAIN
RD2_MAX_ADDR[4] => rRD2_MAX_ADDR[4].DATAIN
RD2_MAX_ADDR[5] => rRD2_MAX_ADDR[5].DATAIN
RD2_MAX_ADDR[6] => rRD2_MAX_ADDR[6].DATAIN
RD2_MAX_ADDR[7] => rRD2_MAX_ADDR[7].DATAIN
RD2_MAX_ADDR[8] => rRD2_MAX_ADDR[8].DATAIN
RD2_MAX_ADDR[9] => rRD2_MAX_ADDR[9].DATAIN
RD2_MAX_ADDR[10] => rRD2_MAX_ADDR[10].DATAIN
RD2_MAX_ADDR[11] => rRD2_MAX_ADDR[11].DATAIN
RD2_MAX_ADDR[12] => rRD2_MAX_ADDR[12].DATAIN
RD2_MAX_ADDR[13] => rRD2_MAX_ADDR[13].DATAIN
RD2_MAX_ADDR[14] => rRD2_MAX_ADDR[14].DATAIN
RD2_MAX_ADDR[15] => rRD2_MAX_ADDR[15].DATAIN
RD2_MAX_ADDR[16] => rRD2_MAX_ADDR[16].DATAIN
RD2_MAX_ADDR[17] => rRD2_MAX_ADDR[17].DATAIN
RD2_MAX_ADDR[18] => rRD2_MAX_ADDR[18].DATAIN
RD2_MAX_ADDR[19] => rRD2_MAX_ADDR[19].DATAIN
RD2_MAX_ADDR[20] => rRD2_MAX_ADDR[20].DATAIN
RD2_MAX_ADDR[21] => rRD2_MAX_ADDR[21].DATAIN
RD2_MAX_ADDR[22] => rRD2_MAX_ADDR[22].DATAIN
RD2_LENGTH[0] => rRD2_LENGTH[0].DATAIN
RD2_LENGTH[1] => rRD2_LENGTH[1].DATAIN
RD2_LENGTH[2] => rRD2_LENGTH[2].DATAIN
RD2_LENGTH[3] => rRD2_LENGTH[3].DATAIN
RD2_LENGTH[4] => rRD2_LENGTH[4].DATAIN
RD2_LENGTH[5] => rRD2_LENGTH[5].DATAIN
RD2_LENGTH[6] => rRD2_LENGTH[6].DATAIN
RD2_LENGTH[7] => rRD2_LENGTH[7].DATAIN
RD2_LOAD => RD2_LOAD.IN1
RD2_CLK => RD2_CLK.IN1
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQ[0] <> DQ[0]
DQ[1] <> DQ[1]
DQ[2] <> DQ[2]
DQ[3] <> DQ[3]
DQ[4] <> DQ[4]
DQ[5] <> DQ[5]
DQ[6] <> DQ[6]
DQ[7] <> DQ[7]
DQ[8] <> DQ[8]
DQ[9] <> DQ[9]
DQ[10] <> DQ[10]
DQ[11] <> DQ[11]
DQ[12] <> DQ[12]
DQ[13] <> DQ[13]
DQ[14] <> DQ[14]
DQ[15] <> DQ[15]
DQ[16] <> DQ[16]
DQ[17] <> DQ[17]
DQ[18] <> DQ[18]
DQ[19] <> DQ[19]
DQ[20] <> DQ[20]
DQ[21] <> DQ[21]
DQ[22] <> DQ[22]
DQ[23] <> DQ[23]
DQ[24] <> DQ[24]
DQ[25] <> DQ[25]
DQ[26] <> DQ[26]
DQ[27] <> DQ[27]
DQ[28] <> DQ[28]
DQ[29] <> DQ[29]
DQ[30] <> DQ[30]
DQ[31] <> DQ[31]
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[2] <= DQM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[3] <= DQM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|control_interface:u_control_interface
CLK => INIT_REQ~reg0.CLK
CLK => LOAD_MODE~reg0.CLK
CLK => PRECHARGE~reg0.CLK
CLK => REFRESH~reg0.CLK
CLK => init_timer[0].CLK
CLK => init_timer[1].CLK
CLK => init_timer[2].CLK
CLK => init_timer[3].CLK
CLK => init_timer[4].CLK
CLK => init_timer[5].CLK
CLK => init_timer[6].CLK
CLK => init_timer[7].CLK
CLK => init_timer[8].CLK
CLK => init_timer[9].CLK
CLK => init_timer[10].CLK
CLK => init_timer[11].CLK
CLK => init_timer[12].CLK
CLK => init_timer[13].CLK
CLK => init_timer[14].CLK
CLK => init_timer[15].CLK
CLK => REF_REQ~reg0.CLK
CLK => timer[0].CLK
CLK => timer[1].CLK
CLK => timer[2].CLK
CLK => timer[3].CLK
CLK => timer[4].CLK
CLK => timer[5].CLK
CLK => timer[6].CLK
CLK => timer[7].CLK
CLK => timer[8].CLK
CLK => timer[9].CLK
CLK => timer[10].CLK
CLK => timer[11].CLK
CLK => timer[12].CLK
CLK => timer[13].CLK
CLK => timer[14].CLK
CLK => timer[15].CLK
CLK => CMD_ACK~reg0.CLK
CLK => SADDR[0]~reg0.CLK
CLK => SADDR[1]~reg0.CLK
CLK => SADDR[2]~reg0.CLK
CLK => SADDR[3]~reg0.CLK
CLK => SADDR[4]~reg0.CLK
CLK => SADDR[5]~reg0.CLK
CLK => SADDR[6]~reg0.CLK
CLK => SADDR[7]~reg0.CLK
CLK => SADDR[8]~reg0.CLK
CLK => SADDR[9]~reg0.CLK
CLK => SADDR[10]~reg0.CLK
CLK => SADDR[11]~reg0.CLK
CLK => SADDR[12]~reg0.CLK
CLK => SADDR[13]~reg0.CLK
CLK => SADDR[14]~reg0.CLK
CLK => SADDR[15]~reg0.CLK
CLK => SADDR[16]~reg0.CLK
CLK => SADDR[17]~reg0.CLK
CLK => SADDR[18]~reg0.CLK
CLK => SADDR[19]~reg0.CLK
CLK => SADDR[20]~reg0.CLK
CLK => SADDR[21]~reg0.CLK
CLK => SADDR[22]~reg0.CLK
CLK => WRITEA~reg0.CLK
CLK => READA~reg0.CLK
CLK => NOP~reg0.CLK
RESET_N => SADDR[0]~reg0.ACLR
RESET_N => SADDR[1]~reg0.ACLR
RESET_N => SADDR[2]~reg0.ACLR
RESET_N => SADDR[3]~reg0.ACLR
RESET_N => SADDR[4]~reg0.ACLR
RESET_N => SADDR[5]~reg0.ACLR
RESET_N => SADDR[6]~reg0.ACLR
RESET_N => SADDR[7]~reg0.ACLR
RESET_N => SADDR[8]~reg0.ACLR
RESET_N => SADDR[9]~reg0.ACLR
RESET_N => SADDR[10]~reg0.ACLR
RESET_N => SADDR[11]~reg0.ACLR
RESET_N => SADDR[12]~reg0.ACLR
RESET_N => SADDR[13]~reg0.ACLR
RESET_N => SADDR[14]~reg0.ACLR
RESET_N => SADDR[15]~reg0.ACLR
RESET_N => SADDR[16]~reg0.ACLR
RESET_N => SADDR[17]~reg0.ACLR
RESET_N => SADDR[18]~reg0.ACLR
RESET_N => SADDR[19]~reg0.ACLR
RESET_N => SADDR[20]~reg0.ACLR
RESET_N => SADDR[21]~reg0.ACLR
RESET_N => SADDR[22]~reg0.ACLR
RESET_N => WRITEA~reg0.ACLR
RESET_N => READA~reg0.ACLR
RESET_N => NOP~reg0.ACLR
RESET_N => INIT_REQ~reg0.ACLR
RESET_N => LOAD_MODE~reg0.ACLR
RESET_N => PRECHARGE~reg0.ACLR
RESET_N => REFRESH~reg0.ACLR
RESET_N => init_timer[0].ACLR
RESET_N => init_timer[1].ACLR
RESET_N => init_timer[2].ACLR
RESET_N => init_timer[3].ACLR
RESET_N => init_timer[4].ACLR
RESET_N => init_timer[5].ACLR
RESET_N => init_timer[6].ACLR
RESET_N => init_timer[7].ACLR
RESET_N => init_timer[8].ACLR
RESET_N => init_timer[9].ACLR
RESET_N => init_timer[10].ACLR
RESET_N => init_timer[11].ACLR
RESET_N => init_timer[12].ACLR
RESET_N => init_timer[13].ACLR
RESET_N => init_timer[14].ACLR
RESET_N => init_timer[15].ACLR
RESET_N => REF_REQ~reg0.ACLR
RESET_N => timer[0].ACLR
RESET_N => timer[1].ACLR
RESET_N => timer[2].ACLR
RESET_N => timer[3].ACLR
RESET_N => timer[4].ACLR
RESET_N => timer[5].ACLR
RESET_N => timer[6].ACLR
RESET_N => timer[7].ACLR
RESET_N => timer[8].ACLR
RESET_N => timer[9].ACLR
RESET_N => timer[10].ACLR
RESET_N => timer[11].ACLR
RESET_N => timer[12].ACLR
RESET_N => timer[13].ACLR
RESET_N => timer[14].ACLR
RESET_N => timer[15].ACLR
RESET_N => CMD_ACK~reg0.ACLR
CMD[0] => Equal0.IN2
CMD[0] => Equal1.IN0
CMD[0] => Equal2.IN2
CMD[1] => Equal0.IN1
CMD[1] => Equal1.IN2
CMD[1] => Equal2.IN0
CMD[2] => Equal0.IN0
CMD[2] => Equal1.IN1
CMD[2] => Equal2.IN1
ADDR[0] => SADDR[0]~reg0.DATAIN
ADDR[1] => SADDR[1]~reg0.DATAIN
ADDR[2] => SADDR[2]~reg0.DATAIN
ADDR[3] => SADDR[3]~reg0.DATAIN
ADDR[4] => SADDR[4]~reg0.DATAIN
ADDR[5] => SADDR[5]~reg0.DATAIN
ADDR[6] => SADDR[6]~reg0.DATAIN
ADDR[7] => SADDR[7]~reg0.DATAIN
ADDR[8] => SADDR[8]~reg0.DATAIN
ADDR[9] => SADDR[9]~reg0.DATAIN
ADDR[10] => SADDR[10]~reg0.DATAIN
ADDR[11] => SADDR[11]~reg0.DATAIN
ADDR[12] => SADDR[12]~reg0.DATAIN
ADDR[13] => SADDR[13]~reg0.DATAIN
ADDR[14] => SADDR[14]~reg0.DATAIN
ADDR[15] => SADDR[15]~reg0.DATAIN
ADDR[16] => SADDR[16]~reg0.DATAIN
ADDR[17] => SADDR[17]~reg0.DATAIN
ADDR[18] => SADDR[18]~reg0.DATAIN
ADDR[19] => SADDR[19]~reg0.DATAIN
ADDR[20] => SADDR[20]~reg0.DATAIN
ADDR[21] => SADDR[21]~reg0.DATAIN
ADDR[22] => SADDR[22]~reg0.DATAIN
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => REF_REQ.OUTPUTSELECT
INIT_ACK => ~NO_FANOUT~
CM_ACK => always1.IN1
NOP <= NOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
READA <= READA~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEA <= WRITEA~reg0.DB_MAX_OUTPUT_PORT_TYPE
REFRESH <= REFRESH~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRECHARGE <= PRECHARGE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_MODE <= LOAD_MODE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[0] <= SADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[1] <= SADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[2] <= SADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[3] <= SADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[4] <= SADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[5] <= SADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[6] <= SADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[7] <= SADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[8] <= SADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[9] <= SADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[10] <= SADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[11] <= SADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[12] <= SADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[13] <= SADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[14] <= SADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[15] <= SADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[16] <= SADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[17] <= SADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[18] <= SADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[19] <= SADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[20] <= SADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[21] <= SADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[22] <= SADDR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REF_REQ <= REF_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
INIT_REQ <= INIT_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMD_ACK <= CMD_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|command:u_command
CLK => CKE~reg0.CLK
CLK => WE_N~reg0.CLK
CLK => CAS_N~reg0.CLK
CLK => RAS_N~reg0.CLK
CLK => CS_N[0]~reg0.CLK
CLK => CS_N[1]~reg0.CLK
CLK => BA[0]~reg0.CLK
CLK => BA[1]~reg0.CLK
CLK => SA[0]~reg0.CLK
CLK => SA[1]~reg0.CLK
CLK => SA[2]~reg0.CLK
CLK => SA[3]~reg0.CLK
CLK => SA[4]~reg0.CLK
CLK => SA[5]~reg0.CLK
CLK => SA[6]~reg0.CLK
CLK => SA[7]~reg0.CLK
CLK => SA[8]~reg0.CLK
CLK => SA[9]~reg0.CLK
CLK => SA[10]~reg0.CLK
CLK => SA[11]~reg0.CLK
CLK => REF_ACK~reg0.CLK
CLK => CM_ACK~reg0.CLK
CLK => do_rw.CLK
CLK => rw_shift[0].CLK
CLK => rw_shift[1].CLK
CLK => oe4.CLK
CLK => OE~reg0.CLK
CLK => ex_write.CLK
CLK => ex_read.CLK
CLK => rp_done.CLK
CLK => rp_shift[0].CLK
CLK => rp_shift[1].CLK
CLK => rp_shift[2].CLK
CLK => rp_shift[3].CLK
CLK => rw_flag.CLK
CLK => command_delay[0].CLK
CLK => command_delay[1].CLK
CLK => command_delay[2].CLK
CLK => command_delay[3].CLK
CLK => command_delay[4].CLK
CLK => command_delay[5].CLK
CLK => command_delay[6].CLK
CLK => command_delay[7].CLK
CLK => command_done.CLK
CLK => do_initial.CLK
CLK => do_load_mode.CLK
CLK => do_precharge.CLK
CLK => do_refresh.CLK
CLK => do_writea.CLK
CLK => do_reada.CLK
RESET_N => CKE~reg0.DATAIN
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => RAS_N.OUTPUTSELECT
RESET_N => CAS_N.OUTPUTSELECT
RESET_N => WE_N.OUTPUTSELECT
RESET_N => REF_ACK~reg0.ACLR
RESET_N => CM_ACK~reg0.ACLR
RESET_N => OE~reg0.ACLR
RESET_N => ex_write.ACLR
RESET_N => ex_read.ACLR
RESET_N => rp_done.ACLR
RESET_N => rp_shift[0].ACLR
RESET_N => rp_shift[1].ACLR
RESET_N => rp_shift[2].ACLR
RESET_N => rp_shift[3].ACLR
RESET_N => rw_flag.ACLR
RESET_N => command_delay[0].ACLR
RESET_N => command_delay[1].ACLR
RESET_N => command_delay[2].ACLR
RESET_N => command_delay[3].ACLR
RESET_N => command_delay[4].ACLR
RESET_N => command_delay[5].ACLR
RESET_N => command_delay[6].ACLR
RESET_N => command_delay[7].ACLR
RESET_N => command_done.ACLR
RESET_N => do_initial.ACLR
RESET_N => do_load_mode.ACLR
RESET_N => do_precharge.ACLR
RESET_N => do_refresh.ACLR
RESET_N => do_writea.ACLR
RESET_N => do_reada.ACLR
RESET_N => do_rw.ACLR
RESET_N => rw_shift[0].ACLR
RESET_N => rw_shift[1].ACLR
RESET_N => oe4.ENA
SADDR[0] => SA.DATAA
SADDR[1] => SA.DATAA
SADDR[2] => SA.DATAA
SADDR[3] => SA.DATAA
SADDR[4] => SA.DATAA
SADDR[5] => SA.DATAA
SADDR[6] => SA.DATAA
SADDR[7] => SA.DATAA
SADDR[8] => SA.DATAB
SADDR[9] => SA.DATAB
SADDR[10] => SA.DATAB
SADDR[11] => SA.DATAB
SADDR[12] => SA.DATAB
SADDR[13] => SA.DATAB
SADDR[14] => SA.DATAB
SADDR[15] => SA.DATAB
SADDR[16] => SA.DATAB
SADDR[17] => SA.DATAB
SADDR[18] => SA.DATAB
SADDR[19] => SA.DATAB
SADDR[20] => BA.DATAA
SADDR[21] => BA.DATAA
SADDR[22] => CS_N.DATAA
SADDR[22] => CS_N.DATAA
NOP => ~NO_FANOUT~
READA => always0.IN1
WRITEA => always0.IN1
REFRESH => always0.IN0
PRECHARGE => always0.IN1
LOAD_MODE => always0.IN1
REF_REQ => always0.IN1
REF_REQ => always3.IN1
REF_REQ => always0.IN1
REF_REQ => always0.IN1
INIT_REQ => do_reada.OUTPUTSELECT
INIT_REQ => do_writea.OUTPUTSELECT
INIT_REQ => do_refresh.OUTPUTSELECT
INIT_REQ => do_precharge.OUTPUTSELECT
INIT_REQ => do_load_mode.OUTPUTSELECT
INIT_REQ => command_done.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => rw_flag.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_done.OUTPUTSELECT
INIT_REQ => ex_read.OUTPUTSELECT
INIT_REQ => ex_write.OUTPUTSELECT
INIT_REQ => do_initial.DATAIN
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_done.OUTPUTSELECT
PM_STOP => ex_read.OUTPUTSELECT
PM_STOP => ex_write.OUTPUTSELECT
PM_STOP => always1.IN1
PM_DONE => ~NO_FANOUT~
REF_ACK <= REF_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CM_ACK <= CM_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE <= OE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|sdr_data_path:u_sdr_data_path
CLK => DQM[0]~reg0.CLK
CLK => DQM[1]~reg0.CLK
CLK => DQM[2]~reg0.CLK
CLK => DQM[3]~reg0.CLK
RESET_N => DQM[0]~reg0.PRESET
RESET_N => DQM[1]~reg0.PRESET
RESET_N => DQM[2]~reg0.ACLR
RESET_N => DQM[3]~reg0.ACLR
DATAIN[0] => DQOUT[0].DATAIN
DATAIN[1] => DQOUT[1].DATAIN
DATAIN[2] => DQOUT[2].DATAIN
DATAIN[3] => DQOUT[3].DATAIN
DATAIN[4] => DQOUT[4].DATAIN
DATAIN[5] => DQOUT[5].DATAIN
DATAIN[6] => DQOUT[6].DATAIN
DATAIN[7] => DQOUT[7].DATAIN
DATAIN[8] => DQOUT[8].DATAIN
DATAIN[9] => DQOUT[9].DATAIN
DATAIN[10] => DQOUT[10].DATAIN
DATAIN[11] => DQOUT[11].DATAIN
DATAIN[12] => DQOUT[12].DATAIN
DATAIN[13] => DQOUT[13].DATAIN
DATAIN[14] => DQOUT[14].DATAIN
DATAIN[15] => DQOUT[15].DATAIN
DATAIN[16] => DQOUT[16].DATAIN
DATAIN[17] => DQOUT[17].DATAIN
DATAIN[18] => DQOUT[18].DATAIN
DATAIN[19] => DQOUT[19].DATAIN
DATAIN[20] => DQOUT[20].DATAIN
DATAIN[21] => DQOUT[21].DATAIN
DATAIN[22] => DQOUT[22].DATAIN
DATAIN[23] => DQOUT[23].DATAIN
DATAIN[24] => DQOUT[24].DATAIN
DATAIN[25] => DQOUT[25].DATAIN
DATAIN[26] => DQOUT[26].DATAIN
DATAIN[27] => DQOUT[27].DATAIN
DATAIN[28] => DQOUT[28].DATAIN
DATAIN[29] => DQOUT[29].DATAIN
DATAIN[30] => DQOUT[30].DATAIN
DATAIN[31] => DQOUT[31].DATAIN
DM[0] => DQM[0]~reg0.DATAIN
DM[1] => DQM[1]~reg0.DATAIN
DM[2] => DQM[2]~reg0.DATAIN
DM[3] => DQM[3]~reg0.DATAIN
DQOUT[0] <= DATAIN[0].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[1] <= DATAIN[1].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[2] <= DATAIN[2].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[3] <= DATAIN[3].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[4] <= DATAIN[4].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[5] <= DATAIN[5].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[6] <= DATAIN[6].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[7] <= DATAIN[7].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[8] <= DATAIN[8].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[9] <= DATAIN[9].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[10] <= DATAIN[10].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[11] <= DATAIN[11].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[12] <= DATAIN[12].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[13] <= DATAIN[13].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[14] <= DATAIN[14].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[15] <= DATAIN[15].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[16] <= DATAIN[16].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[17] <= DATAIN[17].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[18] <= DATAIN[18].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[19] <= DATAIN[19].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[20] <= DATAIN[20].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[21] <= DATAIN[21].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[22] <= DATAIN[22].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[23] <= DATAIN[23].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[24] <= DATAIN[24].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[25] <= DATAIN[25].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[26] <= DATAIN[26].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[27] <= DATAIN[27].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[28] <= DATAIN[28].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[29] <= DATAIN[29].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[30] <= DATAIN[30].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[31] <= DATAIN[31].DB_MAX_OUTPUT_PORT_TYPE
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[2] <= DQM[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[3] <= DQM[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[16] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[17] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[18] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[19] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[20] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[21] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[22] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[23] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[24] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[25] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[26] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[27] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[28] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[29] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[30] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[31] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_lhh1:auto_generated.aclr
data[0] => dcfifo_lhh1:auto_generated.data[0]
data[1] => dcfifo_lhh1:auto_generated.data[1]
data[2] => dcfifo_lhh1:auto_generated.data[2]
data[3] => dcfifo_lhh1:auto_generated.data[3]
data[4] => dcfifo_lhh1:auto_generated.data[4]
data[5] => dcfifo_lhh1:auto_generated.data[5]
data[6] => dcfifo_lhh1:auto_generated.data[6]
data[7] => dcfifo_lhh1:auto_generated.data[7]
data[8] => dcfifo_lhh1:auto_generated.data[8]
data[9] => dcfifo_lhh1:auto_generated.data[9]
data[10] => dcfifo_lhh1:auto_generated.data[10]
data[11] => dcfifo_lhh1:auto_generated.data[11]
data[12] => dcfifo_lhh1:auto_generated.data[12]
data[13] => dcfifo_lhh1:auto_generated.data[13]
data[14] => dcfifo_lhh1:auto_generated.data[14]
data[15] => dcfifo_lhh1:auto_generated.data[15]
q[0] <= dcfifo_lhh1:auto_generated.q[0]
q[1] <= dcfifo_lhh1:auto_generated.q[1]
q[2] <= dcfifo_lhh1:auto_generated.q[2]
q[3] <= dcfifo_lhh1:auto_generated.q[3]
q[4] <= dcfifo_lhh1:auto_generated.q[4]
q[5] <= dcfifo_lhh1:auto_generated.q[5]
q[6] <= dcfifo_lhh1:auto_generated.q[6]
q[7] <= dcfifo_lhh1:auto_generated.q[7]
q[8] <= dcfifo_lhh1:auto_generated.q[8]
q[9] <= dcfifo_lhh1:auto_generated.q[9]
q[10] <= dcfifo_lhh1:auto_generated.q[10]
q[11] <= dcfifo_lhh1:auto_generated.q[11]
q[12] <= dcfifo_lhh1:auto_generated.q[12]
q[13] <= dcfifo_lhh1:auto_generated.q[13]
q[14] <= dcfifo_lhh1:auto_generated.q[14]
q[15] <= dcfifo_lhh1:auto_generated.q[15]
q[16] <= dcfifo_lhh1:auto_generated.q[16]
q[17] <= dcfifo_lhh1:auto_generated.q[17]
q[18] <= dcfifo_lhh1:auto_generated.q[18]
q[19] <= dcfifo_lhh1:auto_generated.q[19]
q[20] <= dcfifo_lhh1:auto_generated.q[20]
q[21] <= dcfifo_lhh1:auto_generated.q[21]
q[22] <= dcfifo_lhh1:auto_generated.q[22]
q[23] <= dcfifo_lhh1:auto_generated.q[23]
q[24] <= dcfifo_lhh1:auto_generated.q[24]
q[25] <= dcfifo_lhh1:auto_generated.q[25]
q[26] <= dcfifo_lhh1:auto_generated.q[26]
q[27] <= dcfifo_lhh1:auto_generated.q[27]
q[28] <= dcfifo_lhh1:auto_generated.q[28]
q[29] <= dcfifo_lhh1:auto_generated.q[29]
q[30] <= dcfifo_lhh1:auto_generated.q[30]
q[31] <= dcfifo_lhh1:auto_generated.q[31]
rdclk => dcfifo_lhh1:auto_generated.rdclk
rdempty <= <GND>
rdfull <= <GND>
rdreq => dcfifo_lhh1:auto_generated.rdreq
rdusedw[0] <= dcfifo_lhh1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_lhh1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_lhh1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_lhh1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_lhh1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_lhh1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_lhh1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_lhh1:auto_generated.rdusedw[7]
wrclk => dcfifo_lhh1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= <GND>
wrreq => dcfifo_lhh1:auto_generated.wrreq
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated
aclr => a_graycounter_t57:rdptr_g1p.aclr
aclr => a_graycounter_ojc:wrptr_g1p.aclr
aclr => altsyncram_rj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_g[8].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => cntr_54e:cntr_b.aset
data[0] => altsyncram_rj31:fifo_ram.data_a[0]
data[1] => altsyncram_rj31:fifo_ram.data_a[1]
data[2] => altsyncram_rj31:fifo_ram.data_a[2]
data[3] => altsyncram_rj31:fifo_ram.data_a[3]
data[4] => altsyncram_rj31:fifo_ram.data_a[4]
data[5] => altsyncram_rj31:fifo_ram.data_a[5]
data[6] => altsyncram_rj31:fifo_ram.data_a[6]
data[7] => altsyncram_rj31:fifo_ram.data_a[7]
data[8] => altsyncram_rj31:fifo_ram.data_a[8]
data[9] => altsyncram_rj31:fifo_ram.data_a[9]
data[10] => altsyncram_rj31:fifo_ram.data_a[10]
data[11] => altsyncram_rj31:fifo_ram.data_a[11]
data[12] => altsyncram_rj31:fifo_ram.data_a[12]
data[13] => altsyncram_rj31:fifo_ram.data_a[13]
data[14] => altsyncram_rj31:fifo_ram.data_a[14]
data[15] => altsyncram_rj31:fifo_ram.data_a[15]
q[0] <= altsyncram_rj31:fifo_ram.q_b[0]
q[1] <= altsyncram_rj31:fifo_ram.q_b[1]
q[2] <= altsyncram_rj31:fifo_ram.q_b[2]
q[3] <= altsyncram_rj31:fifo_ram.q_b[3]
q[4] <= altsyncram_rj31:fifo_ram.q_b[4]
q[5] <= altsyncram_rj31:fifo_ram.q_b[5]
q[6] <= altsyncram_rj31:fifo_ram.q_b[6]
q[7] <= altsyncram_rj31:fifo_ram.q_b[7]
q[8] <= altsyncram_rj31:fifo_ram.q_b[8]
q[9] <= altsyncram_rj31:fifo_ram.q_b[9]
q[10] <= altsyncram_rj31:fifo_ram.q_b[10]
q[11] <= altsyncram_rj31:fifo_ram.q_b[11]
q[12] <= altsyncram_rj31:fifo_ram.q_b[12]
q[13] <= altsyncram_rj31:fifo_ram.q_b[13]
q[14] <= altsyncram_rj31:fifo_ram.q_b[14]
q[15] <= altsyncram_rj31:fifo_ram.q_b[15]
q[16] <= altsyncram_rj31:fifo_ram.q_b[16]
q[17] <= altsyncram_rj31:fifo_ram.q_b[17]
q[18] <= altsyncram_rj31:fifo_ram.q_b[18]
q[19] <= altsyncram_rj31:fifo_ram.q_b[19]
q[20] <= altsyncram_rj31:fifo_ram.q_b[20]
q[21] <= altsyncram_rj31:fifo_ram.q_b[21]
q[22] <= altsyncram_rj31:fifo_ram.q_b[22]
q[23] <= altsyncram_rj31:fifo_ram.q_b[23]
q[24] <= altsyncram_rj31:fifo_ram.q_b[24]
q[25] <= altsyncram_rj31:fifo_ram.q_b[25]
q[26] <= altsyncram_rj31:fifo_ram.q_b[26]
q[27] <= altsyncram_rj31:fifo_ram.q_b[27]
q[28] <= altsyncram_rj31:fifo_ram.q_b[28]
q[29] <= altsyncram_rj31:fifo_ram.q_b[29]
q[30] <= altsyncram_rj31:fifo_ram.q_b[30]
q[31] <= altsyncram_rj31:fifo_ram.q_b[31]
rdclk => a_graycounter_t57:rdptr_g1p.clock
rdclk => altsyncram_rj31:fifo_ram.clock1
rdclk => dffpipe_gd9:rs_brp.clock
rdclk => dffpipe_gd9:rs_bwp.clock
rdclk => alt_synch_pipe_ikd:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_ojc:wrptr_g1p.clock
wrclk => altsyncram_rj31:fifo_ram.clock0
wrclk => alt_synch_pipe_jkd:ws_dgrp.clock
wrclk => cntr_54e:cntr_b.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p
aclr => counter10a[8].IN0
aclr => counter10a[7].IN0
aclr => counter10a[6].IN0
aclr => counter10a[5].IN0
aclr => counter10a[4].IN0
aclr => counter10a[3].IN0
aclr => counter10a[2].IN0
aclr => counter10a[1].IN0
aclr => counter10a[0].IN0
aclr => parity8.IN0
aclr => sub_parity9a1.IN0
aclr => sub_parity9a0.IN0
clock => counter10a[8].CLK
clock => counter10a[7].CLK
clock => counter10a[6].CLK
clock => counter10a[5].CLK
clock => counter10a[4].CLK
clock => counter10a[3].CLK
clock => counter10a[2].CLK
clock => counter10a[1].CLK
clock => counter10a[0].CLK
clock => parity8.CLK
clock => sub_parity9a0.CLK
clock => sub_parity9a1.CLK
clock => sub_parity9a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter10a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a0.PORTBDATAOUT1
q_b[17] <= ram_block11a1.PORTBDATAOUT1
q_b[18] <= ram_block11a2.PORTBDATAOUT1
q_b[19] <= ram_block11a3.PORTBDATAOUT1
q_b[20] <= ram_block11a4.PORTBDATAOUT1
q_b[21] <= ram_block11a5.PORTBDATAOUT1
q_b[22] <= ram_block11a6.PORTBDATAOUT1
q_b[23] <= ram_block11a7.PORTBDATAOUT1
q_b[24] <= ram_block11a8.PORTBDATAOUT1
q_b[25] <= ram_block11a9.PORTBDATAOUT1
q_b[26] <= ram_block11a10.PORTBDATAOUT1
q_b[27] <= ram_block11a11.PORTBDATAOUT1
q_b[28] <= ram_block11a12.PORTBDATAOUT1
q_b[29] <= ram_block11a13.PORTBDATAOUT1
q_b[30] <= ram_block11a14.PORTBDATAOUT1
q_b[31] <= ram_block11a15.PORTBDATAOUT1
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
clock => dffpipe_hd9:dffpipe13.clock
clrn => dffpipe_hd9:dffpipe13.clrn
d[0] => dffpipe_hd9:dffpipe13.d[0]
d[1] => dffpipe_hd9:dffpipe13.d[1]
d[2] => dffpipe_hd9:dffpipe13.d[2]
d[3] => dffpipe_hd9:dffpipe13.d[3]
d[4] => dffpipe_hd9:dffpipe13.d[4]
d[5] => dffpipe_hd9:dffpipe13.d[5]
d[6] => dffpipe_hd9:dffpipe13.d[6]
d[7] => dffpipe_hd9:dffpipe13.d[7]
d[8] => dffpipe_hd9:dffpipe13.d[8]
q[0] <= dffpipe_hd9:dffpipe13.q[0]
q[1] <= dffpipe_hd9:dffpipe13.q[1]
q[2] <= dffpipe_hd9:dffpipe13.q[2]
q[3] <= dffpipe_hd9:dffpipe13.q[3]
q[4] <= dffpipe_hd9:dffpipe13.q[4]
q[5] <= dffpipe_hd9:dffpipe13.q[5]
q[6] <= dffpipe_hd9:dffpipe13.q[6]
q[7] <= dffpipe_hd9:dffpipe13.q[7]
q[8] <= dffpipe_hd9:dffpipe13.q[8]


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
clock => dffpipe_id9:dffpipe16.clock
clrn => dffpipe_id9:dffpipe16.clrn
d[0] => dffpipe_id9:dffpipe16.d[0]
d[1] => dffpipe_id9:dffpipe16.d[1]
d[2] => dffpipe_id9:dffpipe16.d[2]
d[3] => dffpipe_id9:dffpipe16.d[3]
d[4] => dffpipe_id9:dffpipe16.d[4]
d[5] => dffpipe_id9:dffpipe16.d[5]
d[6] => dffpipe_id9:dffpipe16.d[6]
d[7] => dffpipe_id9:dffpipe16.d[7]
d[8] => dffpipe_id9:dffpipe16.d[8]
q[0] <= dffpipe_id9:dffpipe16.q[0]
q[1] <= dffpipe_id9:dffpipe16.q[1]
q[2] <= dffpipe_id9:dffpipe16.q[2]
q[3] <= dffpipe_id9:dffpipe16.q[3]
q[4] <= dffpipe_id9:dffpipe16.q[4]
q[5] <= dffpipe_id9:dffpipe16.q[5]
q[6] <= dffpipe_id9:dffpipe16.q[6]
q[7] <= dffpipe_id9:dffpipe16.q[7]
q[8] <= dffpipe_id9:dffpipe16.q[8]


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b
aset => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[16] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[17] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[18] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[19] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[20] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[21] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[22] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[23] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[24] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[25] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[26] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[27] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[28] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[29] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[30] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[31] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_lhh1:auto_generated.aclr
data[0] => dcfifo_lhh1:auto_generated.data[0]
data[1] => dcfifo_lhh1:auto_generated.data[1]
data[2] => dcfifo_lhh1:auto_generated.data[2]
data[3] => dcfifo_lhh1:auto_generated.data[3]
data[4] => dcfifo_lhh1:auto_generated.data[4]
data[5] => dcfifo_lhh1:auto_generated.data[5]
data[6] => dcfifo_lhh1:auto_generated.data[6]
data[7] => dcfifo_lhh1:auto_generated.data[7]
data[8] => dcfifo_lhh1:auto_generated.data[8]
data[9] => dcfifo_lhh1:auto_generated.data[9]
data[10] => dcfifo_lhh1:auto_generated.data[10]
data[11] => dcfifo_lhh1:auto_generated.data[11]
data[12] => dcfifo_lhh1:auto_generated.data[12]
data[13] => dcfifo_lhh1:auto_generated.data[13]
data[14] => dcfifo_lhh1:auto_generated.data[14]
data[15] => dcfifo_lhh1:auto_generated.data[15]
q[0] <= dcfifo_lhh1:auto_generated.q[0]
q[1] <= dcfifo_lhh1:auto_generated.q[1]
q[2] <= dcfifo_lhh1:auto_generated.q[2]
q[3] <= dcfifo_lhh1:auto_generated.q[3]
q[4] <= dcfifo_lhh1:auto_generated.q[4]
q[5] <= dcfifo_lhh1:auto_generated.q[5]
q[6] <= dcfifo_lhh1:auto_generated.q[6]
q[7] <= dcfifo_lhh1:auto_generated.q[7]
q[8] <= dcfifo_lhh1:auto_generated.q[8]
q[9] <= dcfifo_lhh1:auto_generated.q[9]
q[10] <= dcfifo_lhh1:auto_generated.q[10]
q[11] <= dcfifo_lhh1:auto_generated.q[11]
q[12] <= dcfifo_lhh1:auto_generated.q[12]
q[13] <= dcfifo_lhh1:auto_generated.q[13]
q[14] <= dcfifo_lhh1:auto_generated.q[14]
q[15] <= dcfifo_lhh1:auto_generated.q[15]
q[16] <= dcfifo_lhh1:auto_generated.q[16]
q[17] <= dcfifo_lhh1:auto_generated.q[17]
q[18] <= dcfifo_lhh1:auto_generated.q[18]
q[19] <= dcfifo_lhh1:auto_generated.q[19]
q[20] <= dcfifo_lhh1:auto_generated.q[20]
q[21] <= dcfifo_lhh1:auto_generated.q[21]
q[22] <= dcfifo_lhh1:auto_generated.q[22]
q[23] <= dcfifo_lhh1:auto_generated.q[23]
q[24] <= dcfifo_lhh1:auto_generated.q[24]
q[25] <= dcfifo_lhh1:auto_generated.q[25]
q[26] <= dcfifo_lhh1:auto_generated.q[26]
q[27] <= dcfifo_lhh1:auto_generated.q[27]
q[28] <= dcfifo_lhh1:auto_generated.q[28]
q[29] <= dcfifo_lhh1:auto_generated.q[29]
q[30] <= dcfifo_lhh1:auto_generated.q[30]
q[31] <= dcfifo_lhh1:auto_generated.q[31]
rdclk => dcfifo_lhh1:auto_generated.rdclk
rdempty <= <GND>
rdfull <= <GND>
rdreq => dcfifo_lhh1:auto_generated.rdreq
rdusedw[0] <= dcfifo_lhh1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_lhh1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_lhh1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_lhh1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_lhh1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_lhh1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_lhh1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_lhh1:auto_generated.rdusedw[7]
wrclk => dcfifo_lhh1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= <GND>
wrreq => dcfifo_lhh1:auto_generated.wrreq
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated
aclr => a_graycounter_t57:rdptr_g1p.aclr
aclr => a_graycounter_ojc:wrptr_g1p.aclr
aclr => altsyncram_rj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_g[8].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => cntr_54e:cntr_b.aset
data[0] => altsyncram_rj31:fifo_ram.data_a[0]
data[1] => altsyncram_rj31:fifo_ram.data_a[1]
data[2] => altsyncram_rj31:fifo_ram.data_a[2]
data[3] => altsyncram_rj31:fifo_ram.data_a[3]
data[4] => altsyncram_rj31:fifo_ram.data_a[4]
data[5] => altsyncram_rj31:fifo_ram.data_a[5]
data[6] => altsyncram_rj31:fifo_ram.data_a[6]
data[7] => altsyncram_rj31:fifo_ram.data_a[7]
data[8] => altsyncram_rj31:fifo_ram.data_a[8]
data[9] => altsyncram_rj31:fifo_ram.data_a[9]
data[10] => altsyncram_rj31:fifo_ram.data_a[10]
data[11] => altsyncram_rj31:fifo_ram.data_a[11]
data[12] => altsyncram_rj31:fifo_ram.data_a[12]
data[13] => altsyncram_rj31:fifo_ram.data_a[13]
data[14] => altsyncram_rj31:fifo_ram.data_a[14]
data[15] => altsyncram_rj31:fifo_ram.data_a[15]
q[0] <= altsyncram_rj31:fifo_ram.q_b[0]
q[1] <= altsyncram_rj31:fifo_ram.q_b[1]
q[2] <= altsyncram_rj31:fifo_ram.q_b[2]
q[3] <= altsyncram_rj31:fifo_ram.q_b[3]
q[4] <= altsyncram_rj31:fifo_ram.q_b[4]
q[5] <= altsyncram_rj31:fifo_ram.q_b[5]
q[6] <= altsyncram_rj31:fifo_ram.q_b[6]
q[7] <= altsyncram_rj31:fifo_ram.q_b[7]
q[8] <= altsyncram_rj31:fifo_ram.q_b[8]
q[9] <= altsyncram_rj31:fifo_ram.q_b[9]
q[10] <= altsyncram_rj31:fifo_ram.q_b[10]
q[11] <= altsyncram_rj31:fifo_ram.q_b[11]
q[12] <= altsyncram_rj31:fifo_ram.q_b[12]
q[13] <= altsyncram_rj31:fifo_ram.q_b[13]
q[14] <= altsyncram_rj31:fifo_ram.q_b[14]
q[15] <= altsyncram_rj31:fifo_ram.q_b[15]
q[16] <= altsyncram_rj31:fifo_ram.q_b[16]
q[17] <= altsyncram_rj31:fifo_ram.q_b[17]
q[18] <= altsyncram_rj31:fifo_ram.q_b[18]
q[19] <= altsyncram_rj31:fifo_ram.q_b[19]
q[20] <= altsyncram_rj31:fifo_ram.q_b[20]
q[21] <= altsyncram_rj31:fifo_ram.q_b[21]
q[22] <= altsyncram_rj31:fifo_ram.q_b[22]
q[23] <= altsyncram_rj31:fifo_ram.q_b[23]
q[24] <= altsyncram_rj31:fifo_ram.q_b[24]
q[25] <= altsyncram_rj31:fifo_ram.q_b[25]
q[26] <= altsyncram_rj31:fifo_ram.q_b[26]
q[27] <= altsyncram_rj31:fifo_ram.q_b[27]
q[28] <= altsyncram_rj31:fifo_ram.q_b[28]
q[29] <= altsyncram_rj31:fifo_ram.q_b[29]
q[30] <= altsyncram_rj31:fifo_ram.q_b[30]
q[31] <= altsyncram_rj31:fifo_ram.q_b[31]
rdclk => a_graycounter_t57:rdptr_g1p.clock
rdclk => altsyncram_rj31:fifo_ram.clock1
rdclk => dffpipe_gd9:rs_brp.clock
rdclk => dffpipe_gd9:rs_bwp.clock
rdclk => alt_synch_pipe_ikd:rs_dgwp.clock
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_ojc:wrptr_g1p.clock
wrclk => altsyncram_rj31:fifo_ram.clock0
wrclk => alt_synch_pipe_jkd:ws_dgrp.clock
wrclk => cntr_54e:cntr_b.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p
aclr => counter10a[8].IN0
aclr => counter10a[7].IN0
aclr => counter10a[6].IN0
aclr => counter10a[5].IN0
aclr => counter10a[4].IN0
aclr => counter10a[3].IN0
aclr => counter10a[2].IN0
aclr => counter10a[1].IN0
aclr => counter10a[0].IN0
aclr => parity8.IN0
aclr => sub_parity9a1.IN0
aclr => sub_parity9a0.IN0
clock => counter10a[8].CLK
clock => counter10a[7].CLK
clock => counter10a[6].CLK
clock => counter10a[5].CLK
clock => counter10a[4].CLK
clock => counter10a[3].CLK
clock => counter10a[2].CLK
clock => counter10a[1].CLK
clock => counter10a[0].CLK
clock => parity8.CLK
clock => sub_parity9a0.CLK
clock => sub_parity9a1.CLK
clock => sub_parity9a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter10a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
q_b[16] <= ram_block11a0.PORTBDATAOUT1
q_b[17] <= ram_block11a1.PORTBDATAOUT1
q_b[18] <= ram_block11a2.PORTBDATAOUT1
q_b[19] <= ram_block11a3.PORTBDATAOUT1
q_b[20] <= ram_block11a4.PORTBDATAOUT1
q_b[21] <= ram_block11a5.PORTBDATAOUT1
q_b[22] <= ram_block11a6.PORTBDATAOUT1
q_b[23] <= ram_block11a7.PORTBDATAOUT1
q_b[24] <= ram_block11a8.PORTBDATAOUT1
q_b[25] <= ram_block11a9.PORTBDATAOUT1
q_b[26] <= ram_block11a10.PORTBDATAOUT1
q_b[27] <= ram_block11a11.PORTBDATAOUT1
q_b[28] <= ram_block11a12.PORTBDATAOUT1
q_b[29] <= ram_block11a13.PORTBDATAOUT1
q_b[30] <= ram_block11a14.PORTBDATAOUT1
q_b[31] <= ram_block11a15.PORTBDATAOUT1
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
clock => dffpipe_hd9:dffpipe13.clock
clrn => dffpipe_hd9:dffpipe13.clrn
d[0] => dffpipe_hd9:dffpipe13.d[0]
d[1] => dffpipe_hd9:dffpipe13.d[1]
d[2] => dffpipe_hd9:dffpipe13.d[2]
d[3] => dffpipe_hd9:dffpipe13.d[3]
d[4] => dffpipe_hd9:dffpipe13.d[4]
d[5] => dffpipe_hd9:dffpipe13.d[5]
d[6] => dffpipe_hd9:dffpipe13.d[6]
d[7] => dffpipe_hd9:dffpipe13.d[7]
d[8] => dffpipe_hd9:dffpipe13.d[8]
q[0] <= dffpipe_hd9:dffpipe13.q[0]
q[1] <= dffpipe_hd9:dffpipe13.q[1]
q[2] <= dffpipe_hd9:dffpipe13.q[2]
q[3] <= dffpipe_hd9:dffpipe13.q[3]
q[4] <= dffpipe_hd9:dffpipe13.q[4]
q[5] <= dffpipe_hd9:dffpipe13.q[5]
q[6] <= dffpipe_hd9:dffpipe13.q[6]
q[7] <= dffpipe_hd9:dffpipe13.q[7]
q[8] <= dffpipe_hd9:dffpipe13.q[8]


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
clock => dffpipe_id9:dffpipe16.clock
clrn => dffpipe_id9:dffpipe16.clrn
d[0] => dffpipe_id9:dffpipe16.d[0]
d[1] => dffpipe_id9:dffpipe16.d[1]
d[2] => dffpipe_id9:dffpipe16.d[2]
d[3] => dffpipe_id9:dffpipe16.d[3]
d[4] => dffpipe_id9:dffpipe16.d[4]
d[5] => dffpipe_id9:dffpipe16.d[5]
d[6] => dffpipe_id9:dffpipe16.d[6]
d[7] => dffpipe_id9:dffpipe16.d[7]
d[8] => dffpipe_id9:dffpipe16.d[8]
q[0] <= dffpipe_id9:dffpipe16.q[0]
q[1] <= dffpipe_id9:dffpipe16.q[1]
q[2] <= dffpipe_id9:dffpipe16.q[2]
q[3] <= dffpipe_id9:dffpipe16.q[3]
q[4] <= dffpipe_id9:dffpipe16.q[4]
q[5] <= dffpipe_id9:dffpipe16.q[5]
q[6] <= dffpipe_id9:dffpipe16.q[6]
q[7] <= dffpipe_id9:dffpipe16.q[7]
q[8] <= dffpipe_id9:dffpipe16.q[8]


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b
aset => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_dih1:auto_generated.aclr
data[0] => dcfifo_dih1:auto_generated.data[0]
data[1] => dcfifo_dih1:auto_generated.data[1]
data[2] => dcfifo_dih1:auto_generated.data[2]
data[3] => dcfifo_dih1:auto_generated.data[3]
data[4] => dcfifo_dih1:auto_generated.data[4]
data[5] => dcfifo_dih1:auto_generated.data[5]
data[6] => dcfifo_dih1:auto_generated.data[6]
data[7] => dcfifo_dih1:auto_generated.data[7]
data[8] => dcfifo_dih1:auto_generated.data[8]
data[9] => dcfifo_dih1:auto_generated.data[9]
data[10] => dcfifo_dih1:auto_generated.data[10]
data[11] => dcfifo_dih1:auto_generated.data[11]
data[12] => dcfifo_dih1:auto_generated.data[12]
data[13] => dcfifo_dih1:auto_generated.data[13]
data[14] => dcfifo_dih1:auto_generated.data[14]
data[15] => dcfifo_dih1:auto_generated.data[15]
data[16] => dcfifo_dih1:auto_generated.data[16]
data[17] => dcfifo_dih1:auto_generated.data[17]
data[18] => dcfifo_dih1:auto_generated.data[18]
data[19] => dcfifo_dih1:auto_generated.data[19]
data[20] => dcfifo_dih1:auto_generated.data[20]
data[21] => dcfifo_dih1:auto_generated.data[21]
data[22] => dcfifo_dih1:auto_generated.data[22]
data[23] => dcfifo_dih1:auto_generated.data[23]
data[24] => dcfifo_dih1:auto_generated.data[24]
data[25] => dcfifo_dih1:auto_generated.data[25]
data[26] => dcfifo_dih1:auto_generated.data[26]
data[27] => dcfifo_dih1:auto_generated.data[27]
data[28] => dcfifo_dih1:auto_generated.data[28]
data[29] => dcfifo_dih1:auto_generated.data[29]
data[30] => dcfifo_dih1:auto_generated.data[30]
data[31] => dcfifo_dih1:auto_generated.data[31]
q[0] <= dcfifo_dih1:auto_generated.q[0]
q[1] <= dcfifo_dih1:auto_generated.q[1]
q[2] <= dcfifo_dih1:auto_generated.q[2]
q[3] <= dcfifo_dih1:auto_generated.q[3]
q[4] <= dcfifo_dih1:auto_generated.q[4]
q[5] <= dcfifo_dih1:auto_generated.q[5]
q[6] <= dcfifo_dih1:auto_generated.q[6]
q[7] <= dcfifo_dih1:auto_generated.q[7]
q[8] <= dcfifo_dih1:auto_generated.q[8]
q[9] <= dcfifo_dih1:auto_generated.q[9]
q[10] <= dcfifo_dih1:auto_generated.q[10]
q[11] <= dcfifo_dih1:auto_generated.q[11]
q[12] <= dcfifo_dih1:auto_generated.q[12]
q[13] <= dcfifo_dih1:auto_generated.q[13]
q[14] <= dcfifo_dih1:auto_generated.q[14]
q[15] <= dcfifo_dih1:auto_generated.q[15]
rdclk => dcfifo_dih1:auto_generated.rdclk
rdempty <= <GND>
rdfull <= <GND>
rdreq => dcfifo_dih1:auto_generated.rdreq
rdusedw[0] <= <GND>
rdusedw[1] <= <GND>
rdusedw[2] <= <GND>
rdusedw[3] <= <GND>
rdusedw[4] <= <GND>
rdusedw[5] <= <GND>
rdusedw[6] <= <GND>
rdusedw[7] <= <GND>
rdusedw[8] <= <GND>
wrclk => dcfifo_dih1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= <GND>
wrreq => dcfifo_dih1:auto_generated.wrreq
wrusedw[0] <= dcfifo_dih1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_dih1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_dih1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_dih1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_dih1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_dih1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_dih1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_dih1:auto_generated.wrusedw[7]


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated
aclr => a_graycounter_s57:rdptr_g1p.aclr
aclr => a_graycounter_pjc:wrptr_g1p.aclr
aclr => altsyncram_sj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_b[0].IN0
aclr => rdptr_g[8].IN0
aclr => wrptr_g[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => cntr_54e:cntr_b.aset
data[0] => altsyncram_sj31:fifo_ram.data_a[0]
data[1] => altsyncram_sj31:fifo_ram.data_a[1]
data[2] => altsyncram_sj31:fifo_ram.data_a[2]
data[3] => altsyncram_sj31:fifo_ram.data_a[3]
data[4] => altsyncram_sj31:fifo_ram.data_a[4]
data[5] => altsyncram_sj31:fifo_ram.data_a[5]
data[6] => altsyncram_sj31:fifo_ram.data_a[6]
data[7] => altsyncram_sj31:fifo_ram.data_a[7]
data[8] => altsyncram_sj31:fifo_ram.data_a[8]
data[9] => altsyncram_sj31:fifo_ram.data_a[9]
data[10] => altsyncram_sj31:fifo_ram.data_a[10]
data[11] => altsyncram_sj31:fifo_ram.data_a[11]
data[12] => altsyncram_sj31:fifo_ram.data_a[12]
data[13] => altsyncram_sj31:fifo_ram.data_a[13]
data[14] => altsyncram_sj31:fifo_ram.data_a[14]
data[15] => altsyncram_sj31:fifo_ram.data_a[15]
data[16] => altsyncram_sj31:fifo_ram.data_a[16]
data[17] => altsyncram_sj31:fifo_ram.data_a[17]
data[18] => altsyncram_sj31:fifo_ram.data_a[18]
data[19] => altsyncram_sj31:fifo_ram.data_a[19]
data[20] => altsyncram_sj31:fifo_ram.data_a[20]
data[21] => altsyncram_sj31:fifo_ram.data_a[21]
data[22] => altsyncram_sj31:fifo_ram.data_a[22]
data[23] => altsyncram_sj31:fifo_ram.data_a[23]
data[24] => altsyncram_sj31:fifo_ram.data_a[24]
data[25] => altsyncram_sj31:fifo_ram.data_a[25]
data[26] => altsyncram_sj31:fifo_ram.data_a[26]
data[27] => altsyncram_sj31:fifo_ram.data_a[27]
data[28] => altsyncram_sj31:fifo_ram.data_a[28]
data[29] => altsyncram_sj31:fifo_ram.data_a[29]
data[30] => altsyncram_sj31:fifo_ram.data_a[30]
data[31] => altsyncram_sj31:fifo_ram.data_a[31]
q[0] <= altsyncram_sj31:fifo_ram.q_b[0]
q[1] <= altsyncram_sj31:fifo_ram.q_b[1]
q[2] <= altsyncram_sj31:fifo_ram.q_b[2]
q[3] <= altsyncram_sj31:fifo_ram.q_b[3]
q[4] <= altsyncram_sj31:fifo_ram.q_b[4]
q[5] <= altsyncram_sj31:fifo_ram.q_b[5]
q[6] <= altsyncram_sj31:fifo_ram.q_b[6]
q[7] <= altsyncram_sj31:fifo_ram.q_b[7]
q[8] <= altsyncram_sj31:fifo_ram.q_b[8]
q[9] <= altsyncram_sj31:fifo_ram.q_b[9]
q[10] <= altsyncram_sj31:fifo_ram.q_b[10]
q[11] <= altsyncram_sj31:fifo_ram.q_b[11]
q[12] <= altsyncram_sj31:fifo_ram.q_b[12]
q[13] <= altsyncram_sj31:fifo_ram.q_b[13]
q[14] <= altsyncram_sj31:fifo_ram.q_b[14]
q[15] <= altsyncram_sj31:fifo_ram.q_b[15]
rdclk => a_graycounter_s57:rdptr_g1p.clock
rdclk => altsyncram_sj31:fifo_ram.clock1
rdclk => alt_synch_pipe_kkd:rs_dgwp.clock
rdclk => cntr_54e:cntr_b.clock
rdclk => rdptr_b[0].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_pjc:wrptr_g1p.clock
wrclk => altsyncram_sj31:fifo_ram.clock0
wrclk => dffpipe_gd9:ws_brp.clock
wrclk => dffpipe_gd9:ws_bwp.clock
wrclk => alt_synch_pipe_lkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a0.PORTADATAIN1
data_a[17] => ram_block11a1.PORTADATAIN1
data_a[18] => ram_block11a2.PORTADATAIN1
data_a[19] => ram_block11a3.PORTADATAIN1
data_a[20] => ram_block11a4.PORTADATAIN1
data_a[21] => ram_block11a5.PORTADATAIN1
data_a[22] => ram_block11a6.PORTADATAIN1
data_a[23] => ram_block11a7.PORTADATAIN1
data_a[24] => ram_block11a8.PORTADATAIN1
data_a[25] => ram_block11a9.PORTADATAIN1
data_a[26] => ram_block11a10.PORTADATAIN1
data_a[27] => ram_block11a11.PORTADATAIN1
data_a[28] => ram_block11a12.PORTADATAIN1
data_a[29] => ram_block11a13.PORTADATAIN1
data_a[30] => ram_block11a14.PORTADATAIN1
data_a[31] => ram_block11a15.PORTADATAIN1
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp
clock => dffpipe_jd9:dffpipe12.clock
clrn => dffpipe_jd9:dffpipe12.clrn
d[0] => dffpipe_jd9:dffpipe12.d[0]
d[1] => dffpipe_jd9:dffpipe12.d[1]
d[2] => dffpipe_jd9:dffpipe12.d[2]
d[3] => dffpipe_jd9:dffpipe12.d[3]
d[4] => dffpipe_jd9:dffpipe12.d[4]
d[5] => dffpipe_jd9:dffpipe12.d[5]
d[6] => dffpipe_jd9:dffpipe12.d[6]
d[7] => dffpipe_jd9:dffpipe12.d[7]
d[8] => dffpipe_jd9:dffpipe12.d[8]
q[0] <= dffpipe_jd9:dffpipe12.q[0]
q[1] <= dffpipe_jd9:dffpipe12.q[1]
q[2] <= dffpipe_jd9:dffpipe12.q[2]
q[3] <= dffpipe_jd9:dffpipe12.q[3]
q[4] <= dffpipe_jd9:dffpipe12.q[4]
q[5] <= dffpipe_jd9:dffpipe12.q[5]
q[6] <= dffpipe_jd9:dffpipe12.q[6]
q[7] <= dffpipe_jd9:dffpipe12.q[7]
q[8] <= dffpipe_jd9:dffpipe12.q[8]


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp
clock => dffpipe_kd9:dffpipe15.clock
clrn => dffpipe_kd9:dffpipe15.clrn
d[0] => dffpipe_kd9:dffpipe15.d[0]
d[1] => dffpipe_kd9:dffpipe15.d[1]
d[2] => dffpipe_kd9:dffpipe15.d[2]
d[3] => dffpipe_kd9:dffpipe15.d[3]
d[4] => dffpipe_kd9:dffpipe15.d[4]
d[5] => dffpipe_kd9:dffpipe15.d[5]
d[6] => dffpipe_kd9:dffpipe15.d[6]
d[7] => dffpipe_kd9:dffpipe15.d[7]
d[8] => dffpipe_kd9:dffpipe15.d[8]
q[0] <= dffpipe_kd9:dffpipe15.q[0]
q[1] <= dffpipe_kd9:dffpipe15.q[1]
q[2] <= dffpipe_kd9:dffpipe15.q[2]
q[3] <= dffpipe_kd9:dffpipe15.q[3]
q[4] <= dffpipe_kd9:dffpipe15.q[4]
q[5] <= dffpipe_kd9:dffpipe15.q[5]
q[6] <= dffpipe_kd9:dffpipe15.q[6]
q[7] <= dffpipe_kd9:dffpipe15.q[7]
q[8] <= dffpipe_kd9:dffpipe15.q[8]


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b
aset => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_dih1:auto_generated.aclr
data[0] => dcfifo_dih1:auto_generated.data[0]
data[1] => dcfifo_dih1:auto_generated.data[1]
data[2] => dcfifo_dih1:auto_generated.data[2]
data[3] => dcfifo_dih1:auto_generated.data[3]
data[4] => dcfifo_dih1:auto_generated.data[4]
data[5] => dcfifo_dih1:auto_generated.data[5]
data[6] => dcfifo_dih1:auto_generated.data[6]
data[7] => dcfifo_dih1:auto_generated.data[7]
data[8] => dcfifo_dih1:auto_generated.data[8]
data[9] => dcfifo_dih1:auto_generated.data[9]
data[10] => dcfifo_dih1:auto_generated.data[10]
data[11] => dcfifo_dih1:auto_generated.data[11]
data[12] => dcfifo_dih1:auto_generated.data[12]
data[13] => dcfifo_dih1:auto_generated.data[13]
data[14] => dcfifo_dih1:auto_generated.data[14]
data[15] => dcfifo_dih1:auto_generated.data[15]
data[16] => dcfifo_dih1:auto_generated.data[16]
data[17] => dcfifo_dih1:auto_generated.data[17]
data[18] => dcfifo_dih1:auto_generated.data[18]
data[19] => dcfifo_dih1:auto_generated.data[19]
data[20] => dcfifo_dih1:auto_generated.data[20]
data[21] => dcfifo_dih1:auto_generated.data[21]
data[22] => dcfifo_dih1:auto_generated.data[22]
data[23] => dcfifo_dih1:auto_generated.data[23]
data[24] => dcfifo_dih1:auto_generated.data[24]
data[25] => dcfifo_dih1:auto_generated.data[25]
data[26] => dcfifo_dih1:auto_generated.data[26]
data[27] => dcfifo_dih1:auto_generated.data[27]
data[28] => dcfifo_dih1:auto_generated.data[28]
data[29] => dcfifo_dih1:auto_generated.data[29]
data[30] => dcfifo_dih1:auto_generated.data[30]
data[31] => dcfifo_dih1:auto_generated.data[31]
q[0] <= dcfifo_dih1:auto_generated.q[0]
q[1] <= dcfifo_dih1:auto_generated.q[1]
q[2] <= dcfifo_dih1:auto_generated.q[2]
q[3] <= dcfifo_dih1:auto_generated.q[3]
q[4] <= dcfifo_dih1:auto_generated.q[4]
q[5] <= dcfifo_dih1:auto_generated.q[5]
q[6] <= dcfifo_dih1:auto_generated.q[6]
q[7] <= dcfifo_dih1:auto_generated.q[7]
q[8] <= dcfifo_dih1:auto_generated.q[8]
q[9] <= dcfifo_dih1:auto_generated.q[9]
q[10] <= dcfifo_dih1:auto_generated.q[10]
q[11] <= dcfifo_dih1:auto_generated.q[11]
q[12] <= dcfifo_dih1:auto_generated.q[12]
q[13] <= dcfifo_dih1:auto_generated.q[13]
q[14] <= dcfifo_dih1:auto_generated.q[14]
q[15] <= dcfifo_dih1:auto_generated.q[15]
rdclk => dcfifo_dih1:auto_generated.rdclk
rdempty <= <GND>
rdfull <= <GND>
rdreq => dcfifo_dih1:auto_generated.rdreq
rdusedw[0] <= <GND>
rdusedw[1] <= <GND>
rdusedw[2] <= <GND>
rdusedw[3] <= <GND>
rdusedw[4] <= <GND>
rdusedw[5] <= <GND>
rdusedw[6] <= <GND>
rdusedw[7] <= <GND>
rdusedw[8] <= <GND>
wrclk => dcfifo_dih1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= <GND>
wrreq => dcfifo_dih1:auto_generated.wrreq
wrusedw[0] <= dcfifo_dih1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_dih1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_dih1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_dih1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_dih1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_dih1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_dih1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_dih1:auto_generated.wrusedw[7]


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated
aclr => a_graycounter_s57:rdptr_g1p.aclr
aclr => a_graycounter_pjc:wrptr_g1p.aclr
aclr => altsyncram_sj31:fifo_ram.aclr1
aclr => delayed_wrptr_g[8].IN0
aclr => rdptr_b[0].IN0
aclr => rdptr_g[8].IN0
aclr => wrptr_g[8].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => cntr_54e:cntr_b.aset
data[0] => altsyncram_sj31:fifo_ram.data_a[0]
data[1] => altsyncram_sj31:fifo_ram.data_a[1]
data[2] => altsyncram_sj31:fifo_ram.data_a[2]
data[3] => altsyncram_sj31:fifo_ram.data_a[3]
data[4] => altsyncram_sj31:fifo_ram.data_a[4]
data[5] => altsyncram_sj31:fifo_ram.data_a[5]
data[6] => altsyncram_sj31:fifo_ram.data_a[6]
data[7] => altsyncram_sj31:fifo_ram.data_a[7]
data[8] => altsyncram_sj31:fifo_ram.data_a[8]
data[9] => altsyncram_sj31:fifo_ram.data_a[9]
data[10] => altsyncram_sj31:fifo_ram.data_a[10]
data[11] => altsyncram_sj31:fifo_ram.data_a[11]
data[12] => altsyncram_sj31:fifo_ram.data_a[12]
data[13] => altsyncram_sj31:fifo_ram.data_a[13]
data[14] => altsyncram_sj31:fifo_ram.data_a[14]
data[15] => altsyncram_sj31:fifo_ram.data_a[15]
data[16] => altsyncram_sj31:fifo_ram.data_a[16]
data[17] => altsyncram_sj31:fifo_ram.data_a[17]
data[18] => altsyncram_sj31:fifo_ram.data_a[18]
data[19] => altsyncram_sj31:fifo_ram.data_a[19]
data[20] => altsyncram_sj31:fifo_ram.data_a[20]
data[21] => altsyncram_sj31:fifo_ram.data_a[21]
data[22] => altsyncram_sj31:fifo_ram.data_a[22]
data[23] => altsyncram_sj31:fifo_ram.data_a[23]
data[24] => altsyncram_sj31:fifo_ram.data_a[24]
data[25] => altsyncram_sj31:fifo_ram.data_a[25]
data[26] => altsyncram_sj31:fifo_ram.data_a[26]
data[27] => altsyncram_sj31:fifo_ram.data_a[27]
data[28] => altsyncram_sj31:fifo_ram.data_a[28]
data[29] => altsyncram_sj31:fifo_ram.data_a[29]
data[30] => altsyncram_sj31:fifo_ram.data_a[30]
data[31] => altsyncram_sj31:fifo_ram.data_a[31]
q[0] <= altsyncram_sj31:fifo_ram.q_b[0]
q[1] <= altsyncram_sj31:fifo_ram.q_b[1]
q[2] <= altsyncram_sj31:fifo_ram.q_b[2]
q[3] <= altsyncram_sj31:fifo_ram.q_b[3]
q[4] <= altsyncram_sj31:fifo_ram.q_b[4]
q[5] <= altsyncram_sj31:fifo_ram.q_b[5]
q[6] <= altsyncram_sj31:fifo_ram.q_b[6]
q[7] <= altsyncram_sj31:fifo_ram.q_b[7]
q[8] <= altsyncram_sj31:fifo_ram.q_b[8]
q[9] <= altsyncram_sj31:fifo_ram.q_b[9]
q[10] <= altsyncram_sj31:fifo_ram.q_b[10]
q[11] <= altsyncram_sj31:fifo_ram.q_b[11]
q[12] <= altsyncram_sj31:fifo_ram.q_b[12]
q[13] <= altsyncram_sj31:fifo_ram.q_b[13]
q[14] <= altsyncram_sj31:fifo_ram.q_b[14]
q[15] <= altsyncram_sj31:fifo_ram.q_b[15]
rdclk => a_graycounter_s57:rdptr_g1p.clock
rdclk => altsyncram_sj31:fifo_ram.clock1
rdclk => alt_synch_pipe_kkd:rs_dgwp.clock
rdclk => cntr_54e:cntr_b.clock
rdclk => rdptr_b[0].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_pjc:wrptr_g1p.clock
wrclk => altsyncram_sj31:fifo_ram.clock0
wrclk => dffpipe_gd9:ws_brp.clock
wrclk => dffpipe_gd9:ws_bwp.clock
wrclk => alt_synch_pipe_lkd:ws_dgrp.clock
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= gray[8].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN1
gray[8] => bin[8].DATAIN
gray[8] => xor7.IN0


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
data_a[16] => ram_block11a0.PORTADATAIN1
data_a[17] => ram_block11a1.PORTADATAIN1
data_a[18] => ram_block11a2.PORTADATAIN1
data_a[19] => ram_block11a3.PORTADATAIN1
data_a[20] => ram_block11a4.PORTADATAIN1
data_a[21] => ram_block11a5.PORTADATAIN1
data_a[22] => ram_block11a6.PORTADATAIN1
data_a[23] => ram_block11a7.PORTADATAIN1
data_a[24] => ram_block11a8.PORTADATAIN1
data_a[25] => ram_block11a9.PORTADATAIN1
data_a[26] => ram_block11a10.PORTADATAIN1
data_a[27] => ram_block11a11.PORTADATAIN1
data_a[28] => ram_block11a12.PORTADATAIN1
data_a[29] => ram_block11a13.PORTADATAIN1
data_a[30] => ram_block11a14.PORTADATAIN1
data_a[31] => ram_block11a15.PORTADATAIN1
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp
clock => dffpipe_jd9:dffpipe12.clock
clrn => dffpipe_jd9:dffpipe12.clrn
d[0] => dffpipe_jd9:dffpipe12.d[0]
d[1] => dffpipe_jd9:dffpipe12.d[1]
d[2] => dffpipe_jd9:dffpipe12.d[2]
d[3] => dffpipe_jd9:dffpipe12.d[3]
d[4] => dffpipe_jd9:dffpipe12.d[4]
d[5] => dffpipe_jd9:dffpipe12.d[5]
d[6] => dffpipe_jd9:dffpipe12.d[6]
d[7] => dffpipe_jd9:dffpipe12.d[7]
d[8] => dffpipe_jd9:dffpipe12.d[8]
q[0] <= dffpipe_jd9:dffpipe12.q[0]
q[1] <= dffpipe_jd9:dffpipe12.q[1]
q[2] <= dffpipe_jd9:dffpipe12.q[2]
q[3] <= dffpipe_jd9:dffpipe12.q[3]
q[4] <= dffpipe_jd9:dffpipe12.q[4]
q[5] <= dffpipe_jd9:dffpipe12.q[5]
q[6] <= dffpipe_jd9:dffpipe12.q[6]
q[7] <= dffpipe_jd9:dffpipe12.q[7]
q[8] <= dffpipe_jd9:dffpipe12.q[8]


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clrn => dffe13a[8].ACLR
clrn => dffe13a[7].ACLR
clrn => dffe13a[6].ACLR
clrn => dffe13a[5].ACLR
clrn => dffe13a[4].ACLR
clrn => dffe13a[3].ACLR
clrn => dffe13a[2].ACLR
clrn => dffe13a[1].ACLR
clrn => dffe13a[0].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp
clock => dffpipe_kd9:dffpipe15.clock
clrn => dffpipe_kd9:dffpipe15.clrn
d[0] => dffpipe_kd9:dffpipe15.d[0]
d[1] => dffpipe_kd9:dffpipe15.d[1]
d[2] => dffpipe_kd9:dffpipe15.d[2]
d[3] => dffpipe_kd9:dffpipe15.d[3]
d[4] => dffpipe_kd9:dffpipe15.d[4]
d[5] => dffpipe_kd9:dffpipe15.d[5]
d[6] => dffpipe_kd9:dffpipe15.d[6]
d[7] => dffpipe_kd9:dffpipe15.d[7]
d[8] => dffpipe_kd9:dffpipe15.d[8]
q[0] <= dffpipe_kd9:dffpipe15.q[0]
q[1] <= dffpipe_kd9:dffpipe15.q[1]
q[2] <= dffpipe_kd9:dffpipe15.q[2]
q[3] <= dffpipe_kd9:dffpipe15.q[3]
q[4] <= dffpipe_kd9:dffpipe15.q[4]
q[5] <= dffpipe_kd9:dffpipe15.q[5]
q[6] <= dffpipe_kd9:dffpipe15.q[6]
q[7] <= dffpipe_kd9:dffpipe15.q[7]
q[8] <= dffpipe_kd9:dffpipe15.q[8]


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[8].ACLR
clrn => dffe16a[7].ACLR
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cmpr_f66:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cmpr_f66:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1


|DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b
aset => counter_reg_bit[0].IN0
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= safe_q[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|I2C_CCD_Config:u8
iCLK => mI2C_CLK_DIV[0].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CTRL_CLK.CLK
iCLK => combo_cnt[0].CLK
iCLK => combo_cnt[1].CLK
iCLK => combo_cnt[2].CLK
iCLK => combo_cnt[3].CLK
iCLK => combo_cnt[4].CLK
iCLK => combo_cnt[5].CLK
iCLK => combo_cnt[6].CLK
iCLK => combo_cnt[7].CLK
iCLK => combo_cnt[8].CLK
iCLK => combo_cnt[9].CLK
iCLK => combo_cnt[10].CLK
iCLK => combo_cnt[11].CLK
iCLK => combo_cnt[12].CLK
iCLK => combo_cnt[13].CLK
iCLK => combo_cnt[14].CLK
iCLK => combo_cnt[15].CLK
iCLK => combo_cnt[16].CLK
iCLK => combo_cnt[17].CLK
iCLK => combo_cnt[18].CLK
iCLK => combo_cnt[19].CLK
iCLK => combo_cnt[20].CLK
iCLK => combo_cnt[21].CLK
iCLK => combo_cnt[22].CLK
iCLK => combo_cnt[23].CLK
iCLK => combo_cnt[24].CLK
iCLK => senosr_exposure[0].CLK
iCLK => senosr_exposure[1].CLK
iCLK => senosr_exposure[2].CLK
iCLK => senosr_exposure[3].CLK
iCLK => senosr_exposure[4].CLK
iCLK => senosr_exposure[5].CLK
iCLK => senosr_exposure[6].CLK
iCLK => senosr_exposure[7].CLK
iCLK => senosr_exposure[8].CLK
iCLK => senosr_exposure[9].CLK
iCLK => senosr_exposure[10].CLK
iCLK => senosr_exposure[11].CLK
iCLK => senosr_exposure[12].CLK
iCLK => senosr_exposure[13].CLK
iCLK => senosr_exposure[14].CLK
iCLK => senosr_exposure[15].CLK
iCLK => iexposure_adj_delay[0].CLK
iCLK => iexposure_adj_delay[1].CLK
iCLK => iexposure_adj_delay[2].CLK
iCLK => iexposure_adj_delay[3].CLK
iRST_N => i2c_reset.IN1
iRST_N => combo_cnt[0].ACLR
iRST_N => combo_cnt[1].ACLR
iRST_N => combo_cnt[2].ACLR
iRST_N => combo_cnt[3].ACLR
iRST_N => combo_cnt[4].ACLR
iRST_N => combo_cnt[5].ACLR
iRST_N => combo_cnt[6].ACLR
iRST_N => combo_cnt[7].ACLR
iRST_N => combo_cnt[8].ACLR
iRST_N => combo_cnt[9].ACLR
iRST_N => combo_cnt[10].ACLR
iRST_N => combo_cnt[11].ACLR
iRST_N => combo_cnt[12].ACLR
iRST_N => combo_cnt[13].ACLR
iRST_N => combo_cnt[14].ACLR
iRST_N => combo_cnt[15].ACLR
iRST_N => combo_cnt[16].ACLR
iRST_N => combo_cnt[17].ACLR
iRST_N => combo_cnt[18].ACLR
iRST_N => combo_cnt[19].ACLR
iRST_N => combo_cnt[20].ACLR
iRST_N => combo_cnt[21].ACLR
iRST_N => combo_cnt[22].ACLR
iRST_N => combo_cnt[23].ACLR
iRST_N => combo_cnt[24].ACLR
iRST_N => senosr_exposure[0].ACLR
iRST_N => senosr_exposure[1].ACLR
iRST_N => senosr_exposure[2].ACLR
iRST_N => senosr_exposure[3].ACLR
iRST_N => senosr_exposure[4].ACLR
iRST_N => senosr_exposure[5].ACLR
iRST_N => senosr_exposure[6].PRESET
iRST_N => senosr_exposure[7].PRESET
iRST_N => senosr_exposure[8].PRESET
iRST_N => senosr_exposure[9].PRESET
iRST_N => senosr_exposure[10].PRESET
iRST_N => senosr_exposure[11].ACLR
iRST_N => senosr_exposure[12].ACLR
iRST_N => senosr_exposure[13].ACLR
iRST_N => senosr_exposure[14].ACLR
iRST_N => senosr_exposure[15].ACLR
iRST_N => iexposure_adj_delay[0].ACLR
iRST_N => iexposure_adj_delay[1].ACLR
iRST_N => iexposure_adj_delay[2].ACLR
iRST_N => iexposure_adj_delay[3].ACLR
iZOOM_MODE_SW => Mux18.IN67
iZOOM_MODE_SW => Mux19.IN65
iZOOM_MODE_SW => Mux21.IN69
iZOOM_MODE_SW => Mux22.IN69
iZOOM_MODE_SW => Mux19.IN66
iZOOM_MODE_SW => Mux13.IN68
iZOOM_MODE_SW => Mux14.IN69
iZOOM_MODE_SW => Mux16.IN69
iZOOM_MODE_SW => Mux17.IN69
iZOOM_MODE_SW => Mux18.IN68
iZOOM_MODE_SW => Mux19.IN67
iZOOM_MODE_SW => Mux20.IN69
iZOOM_MODE_SW => Mux13.IN69
iZOOM_MODE_SW => Mux15.IN69
iZOOM_MODE_SW => Mux18.IN69
iZOOM_MODE_SW => Mux19.IN68
iZOOM_MODE_SW => Mux23.IN68
iZOOM_MODE_SW => Mux19.IN69
iZOOM_MODE_SW => Mux23.IN69
iEXPOSURE_ADJ => iexposure_adj_delay[0].DATAIN
iEXPOSURE_ADJ => Equal0.IN0
iEXPOSURE_DEC_p => senosr_exposure_temp[17].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[16].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[15].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[14].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[13].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[12].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[11].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[10].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[9].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[8].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[7].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[6].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[5].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[4].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[3].OUTPUTSELECT
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|DE2_115_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => SD[24].CLK
CLOCK => SD[25].CLK
CLOCK => SD[26].CLK
CLOCK => SD[27].CLK
CLOCK => SD[28].CLK
CLOCK => SD[29].CLK
CLOCK => SD[30].CLK
CLOCK => SD[31].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK4.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0].CLK
CLOCK => SD_COUNTER[1].CLK
CLOCK => SD_COUNTER[2].CLK
CLOCK => SD_COUNTER[3].CLK
CLOCK => SD_COUNTER[4].CLK
CLOCK => SD_COUNTER[5].CLK
CLOCK => SD_COUNTER[6].CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
I2C_DATA[24] => SD.DATAB
I2C_DATA[25] => SD.DATAB
I2C_DATA[26] => SD.DATAB
I2C_DATA[27] => SD.DATAB
I2C_DATA[28] => SD.DATAB
I2C_DATA[29] => SD.DATAB
I2C_DATA[30] => SD.DATAB
I2C_DATA[31] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK4.ACLR
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0].PRESET
RESET => SD_COUNTER[1].PRESET
RESET => SD_COUNTER[2].PRESET
RESET => SD_COUNTER[3].PRESET
RESET => SD_COUNTER[4].PRESET
RESET => SD_COUNTER[5].PRESET
RESET => SD_COUNTER[6].ACLR
RESET => SD[0].ENA
RESET => SD[31].ENA
RESET => SD[30].ENA
RESET => SD[29].ENA
RESET => SD[28].ENA
RESET => SD[27].ENA
RESET => SD[26].ENA
RESET => SD[25].ENA
RESET => SD[24].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA


|DE2_115_CAMERA|RGB2YCbCr:dsp0
iCLK => iCLK.IN3
iRST_N => oBlue[0]~reg0.ACLR
iRST_N => oBlue[1]~reg0.ACLR
iRST_N => oBlue[2]~reg0.ACLR
iRST_N => oBlue[3]~reg0.ACLR
iRST_N => oBlue[4]~reg0.ACLR
iRST_N => oBlue[5]~reg0.ACLR
iRST_N => oBlue[6]~reg0.ACLR
iRST_N => oBlue[7]~reg0.ACLR
iRST_N => oBlue[8]~reg0.ACLR
iRST_N => oBlue[9]~reg0.ACLR
iRST_N => oGreen[0]~reg0.ACLR
iRST_N => oGreen[1]~reg0.ACLR
iRST_N => oGreen[2]~reg0.ACLR
iRST_N => oGreen[3]~reg0.ACLR
iRST_N => oGreen[4]~reg0.ACLR
iRST_N => oGreen[5]~reg0.ACLR
iRST_N => oGreen[6]~reg0.ACLR
iRST_N => oGreen[7]~reg0.ACLR
iRST_N => oGreen[8]~reg0.ACLR
iRST_N => oGreen[9]~reg0.ACLR
iRST_N => oRed[0]~reg0.ACLR
iRST_N => oRed[1]~reg0.ACLR
iRST_N => oRed[2]~reg0.ACLR
iRST_N => oRed[3]~reg0.ACLR
iRST_N => oRed[4]~reg0.ACLR
iRST_N => oRed[5]~reg0.ACLR
iRST_N => oRed[6]~reg0.ACLR
iRST_N => oRed[7]~reg0.ACLR
iRST_N => oRed[8]~reg0.ACLR
iRST_N => oRed[9]~reg0.ACLR
iRST_N => Cr[0].ACLR
iRST_N => Cr[1].ACLR
iRST_N => Cr[2].ACLR
iRST_N => Cr[3].ACLR
iRST_N => Cr[4].ACLR
iRST_N => Cr[5].ACLR
iRST_N => Cr[6].ACLR
iRST_N => Cr[7].ACLR
iRST_N => Cb[0].ACLR
iRST_N => Cb[1].ACLR
iRST_N => Cb[2].ACLR
iRST_N => Cb[3].ACLR
iRST_N => Cb[4].ACLR
iRST_N => Cb[5].ACLR
iRST_N => Cb[6].ACLR
iRST_N => Cb[7].ACLR
iRST_N => tCr_r[0].ACLR
iRST_N => tCr_r[1].ACLR
iRST_N => tCr_r[2].ACLR
iRST_N => tCr_r[3].ACLR
iRST_N => tCr_r[4].ACLR
iRST_N => tCr_r[5].ACLR
iRST_N => tCr_r[6].ACLR
iRST_N => tCr_r[7].ACLR
iRST_N => tCr_r[8].ACLR
iRST_N => tCr_r[9].ACLR
iRST_N => tCr_r[10].ACLR
iRST_N => tCr_r[11].ACLR
iRST_N => tCr_r[12].ACLR
iRST_N => tCr_r[13].ACLR
iRST_N => tCb_r[0].ACLR
iRST_N => tCb_r[1].ACLR
iRST_N => tCb_r[2].ACLR
iRST_N => tCb_r[3].ACLR
iRST_N => tCb_r[4].ACLR
iRST_N => tCb_r[5].ACLR
iRST_N => tCb_r[6].ACLR
iRST_N => tCb_r[7].ACLR
iRST_N => tCb_r[8].ACLR
iRST_N => tCb_r[9].ACLR
iRST_N => tCb_r[10].ACLR
iRST_N => tCb_r[11].ACLR
iRST_N => tCb_r[12].ACLR
iRST_N => tCb_r[13].ACLR
iRST_N => _.IN1
iRST_N => _.IN1
iRST_N => _.IN1
iRed[0] => iRed[0].IN3
iRed[1] => iRed[1].IN3
iRed[2] => iRed[2].IN3
iRed[3] => iRed[3].IN3
iRed[4] => iRed[4].IN3
iRed[5] => iRed[5].IN3
iRed[6] => iRed[6].IN3
iRed[7] => iRed[7].IN3
iRed[8] => iRed[8].IN3
iRed[9] => iRed[9].IN3
iGreen[0] => iGreen[0].IN3
iGreen[1] => iGreen[1].IN3
iGreen[2] => iGreen[2].IN3
iGreen[3] => iGreen[3].IN3
iGreen[4] => iGreen[4].IN3
iGreen[5] => iGreen[5].IN3
iGreen[6] => iGreen[6].IN3
iGreen[7] => iGreen[7].IN3
iGreen[8] => iGreen[8].IN3
iGreen[9] => iGreen[9].IN3
iBlue[0] => iBlue[0].IN3
iBlue[1] => iBlue[1].IN3
iBlue[2] => iBlue[2].IN3
iBlue[3] => iBlue[3].IN3
iBlue[4] => iBlue[4].IN3
iBlue[5] => iBlue[5].IN3
iBlue[6] => iBlue[6].IN3
iBlue[7] => iBlue[7].IN3
iBlue[8] => iBlue[8].IN3
iBlue[9] => iBlue[9].IN3
oRed[0] <= oRed[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[1] <= oRed[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[2] <= oRed[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[3] <= oRed[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[4] <= oRed[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[5] <= oRed[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[6] <= oRed[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[7] <= oRed[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[8] <= oRed[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRed[9] <= oRed[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[0] <= oGreen[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[1] <= oGreen[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[2] <= oGreen[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[3] <= oGreen[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[4] <= oGreen[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[5] <= oGreen[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[6] <= oGreen[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[7] <= oGreen[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[8] <= oGreen[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oGreen[9] <= oGreen[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[0] <= oBlue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[1] <= oBlue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[2] <= oBlue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[3] <= oBlue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[4] <= oBlue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[5] <= oBlue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[6] <= oBlue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[7] <= oBlue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[8] <= oBlue[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oBlue[9] <= oBlue[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|RGB2YCbCr:dsp0|MAC_3:u0
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire1[0].IN1
dataa_0[1] => sub_wire1[1].IN1
dataa_0[2] => sub_wire1[2].IN1
dataa_0[3] => sub_wire1[3].IN1
dataa_0[4] => sub_wire1[4].IN1
dataa_0[5] => sub_wire1[5].IN1
dataa_0[6] => sub_wire1[6].IN1
dataa_0[7] => sub_wire1[7].IN1
dataa_0[8] => sub_wire1[8].IN1
dataa_0[9] => sub_wire1[9].IN1
dataa_1[0] => sub_wire1[10].IN1
dataa_1[1] => sub_wire1[11].IN1
dataa_1[2] => sub_wire1[12].IN1
dataa_1[3] => sub_wire1[13].IN1
dataa_1[4] => sub_wire1[14].IN1
dataa_1[5] => sub_wire1[15].IN1
dataa_1[6] => sub_wire1[16].IN1
dataa_1[7] => sub_wire1[17].IN1
dataa_1[8] => sub_wire1[18].IN1
dataa_1[9] => sub_wire1[19].IN1
dataa_2[0] => sub_wire1[20].IN1
dataa_2[1] => sub_wire1[21].IN1
dataa_2[2] => sub_wire1[22].IN1
dataa_2[3] => sub_wire1[23].IN1
dataa_2[4] => sub_wire1[24].IN1
dataa_2[5] => sub_wire1[25].IN1
dataa_2[6] => sub_wire1[26].IN1
dataa_2[7] => sub_wire1[27].IN1
dataa_2[8] => sub_wire1[28].IN1
dataa_2[9] => sub_wire1[29].IN1
datab_0[0] => sub_wire5[0].IN1
datab_0[1] => sub_wire5[1].IN1
datab_0[2] => sub_wire5[2].IN1
datab_0[3] => sub_wire5[3].IN1
datab_0[4] => sub_wire5[4].IN1
datab_0[5] => sub_wire5[5].IN1
datab_0[6] => sub_wire5[6].IN1
datab_0[7] => sub_wire5[7].IN1
datab_0[8] => sub_wire5[8].IN1
datab_0[9] => sub_wire5[9].IN1
datab_0[10] => sub_wire5[10].IN1
datab_0[11] => sub_wire5[11].IN1
datab_1[0] => sub_wire5[12].IN1
datab_1[1] => sub_wire5[13].IN1
datab_1[2] => sub_wire5[14].IN1
datab_1[3] => sub_wire5[15].IN1
datab_1[4] => sub_wire5[16].IN1
datab_1[5] => sub_wire5[17].IN1
datab_1[6] => sub_wire5[18].IN1
datab_1[7] => sub_wire5[19].IN1
datab_1[8] => sub_wire5[20].IN1
datab_1[9] => sub_wire5[21].IN1
datab_1[10] => sub_wire5[22].IN1
datab_1[11] => sub_wire5[23].IN1
datab_2[0] => sub_wire5[24].IN1
datab_2[1] => sub_wire5[25].IN1
datab_2[2] => sub_wire5[26].IN1
datab_2[3] => sub_wire5[27].IN1
datab_2[4] => sub_wire5[28].IN1
datab_2[5] => sub_wire5[29].IN1
datab_2[6] => sub_wire5[30].IN1
datab_2[7] => sub_wire5[31].IN1
datab_2[8] => sub_wire5[32].IN1
datab_2[9] => sub_wire5[33].IN1
datab_2[10] => sub_wire5[34].IN1
datab_2[11] => sub_wire5[35].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result
result[18] <= altmult_add:ALTMULT_ADD_component.result
result[19] <= altmult_add:ALTMULT_ADD_component.result
result[20] <= altmult_add:ALTMULT_ADD_component.result
result[21] <= altmult_add:ALTMULT_ADD_component.result
result[22] <= altmult_add:ALTMULT_ADD_component.result
result[23] <= altmult_add:ALTMULT_ADD_component.result


|DE2_115_CAMERA|RGB2YCbCr:dsp0|MAC_3:u0|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_add_am74:auto_generated.aclr3
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_am74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_am74:auto_generated.dataa[0]
dataa[1] => mult_add_am74:auto_generated.dataa[1]
dataa[2] => mult_add_am74:auto_generated.dataa[2]
dataa[3] => mult_add_am74:auto_generated.dataa[3]
dataa[4] => mult_add_am74:auto_generated.dataa[4]
dataa[5] => mult_add_am74:auto_generated.dataa[5]
dataa[6] => mult_add_am74:auto_generated.dataa[6]
dataa[7] => mult_add_am74:auto_generated.dataa[7]
dataa[8] => mult_add_am74:auto_generated.dataa[8]
dataa[9] => mult_add_am74:auto_generated.dataa[9]
dataa[10] => mult_add_am74:auto_generated.dataa[10]
dataa[11] => mult_add_am74:auto_generated.dataa[11]
dataa[12] => mult_add_am74:auto_generated.dataa[12]
dataa[13] => mult_add_am74:auto_generated.dataa[13]
dataa[14] => mult_add_am74:auto_generated.dataa[14]
dataa[15] => mult_add_am74:auto_generated.dataa[15]
dataa[16] => mult_add_am74:auto_generated.dataa[16]
dataa[17] => mult_add_am74:auto_generated.dataa[17]
dataa[18] => mult_add_am74:auto_generated.dataa[18]
dataa[19] => mult_add_am74:auto_generated.dataa[19]
dataa[20] => mult_add_am74:auto_generated.dataa[20]
dataa[21] => mult_add_am74:auto_generated.dataa[21]
dataa[22] => mult_add_am74:auto_generated.dataa[22]
dataa[23] => mult_add_am74:auto_generated.dataa[23]
dataa[24] => mult_add_am74:auto_generated.dataa[24]
dataa[25] => mult_add_am74:auto_generated.dataa[25]
dataa[26] => mult_add_am74:auto_generated.dataa[26]
dataa[27] => mult_add_am74:auto_generated.dataa[27]
dataa[28] => mult_add_am74:auto_generated.dataa[28]
dataa[29] => mult_add_am74:auto_generated.dataa[29]
datab[0] => mult_add_am74:auto_generated.datab[0]
datab[1] => mult_add_am74:auto_generated.datab[1]
datab[2] => mult_add_am74:auto_generated.datab[2]
datab[3] => mult_add_am74:auto_generated.datab[3]
datab[4] => mult_add_am74:auto_generated.datab[4]
datab[5] => mult_add_am74:auto_generated.datab[5]
datab[6] => mult_add_am74:auto_generated.datab[6]
datab[7] => mult_add_am74:auto_generated.datab[7]
datab[8] => mult_add_am74:auto_generated.datab[8]
datab[9] => mult_add_am74:auto_generated.datab[9]
datab[10] => mult_add_am74:auto_generated.datab[10]
datab[11] => mult_add_am74:auto_generated.datab[11]
datab[12] => mult_add_am74:auto_generated.datab[12]
datab[13] => mult_add_am74:auto_generated.datab[13]
datab[14] => mult_add_am74:auto_generated.datab[14]
datab[15] => mult_add_am74:auto_generated.datab[15]
datab[16] => mult_add_am74:auto_generated.datab[16]
datab[17] => mult_add_am74:auto_generated.datab[17]
datab[18] => mult_add_am74:auto_generated.datab[18]
datab[19] => mult_add_am74:auto_generated.datab[19]
datab[20] => mult_add_am74:auto_generated.datab[20]
datab[21] => mult_add_am74:auto_generated.datab[21]
datab[22] => mult_add_am74:auto_generated.datab[22]
datab[23] => mult_add_am74:auto_generated.datab[23]
datab[24] => mult_add_am74:auto_generated.datab[24]
datab[25] => mult_add_am74:auto_generated.datab[25]
datab[26] => mult_add_am74:auto_generated.datab[26]
datab[27] => mult_add_am74:auto_generated.datab[27]
datab[28] => mult_add_am74:auto_generated.datab[28]
datab[29] => mult_add_am74:auto_generated.datab[29]
datab[30] => mult_add_am74:auto_generated.datab[30]
datab[31] => mult_add_am74:auto_generated.datab[31]
datab[32] => mult_add_am74:auto_generated.datab[32]
datab[33] => mult_add_am74:auto_generated.datab[33]
datab[34] => mult_add_am74:auto_generated.datab[34]
datab[35] => mult_add_am74:auto_generated.datab[35]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_am74:auto_generated.result[0]
result[1] <= mult_add_am74:auto_generated.result[1]
result[2] <= mult_add_am74:auto_generated.result[2]
result[3] <= mult_add_am74:auto_generated.result[3]
result[4] <= mult_add_am74:auto_generated.result[4]
result[5] <= mult_add_am74:auto_generated.result[5]
result[6] <= mult_add_am74:auto_generated.result[6]
result[7] <= mult_add_am74:auto_generated.result[7]
result[8] <= mult_add_am74:auto_generated.result[8]
result[9] <= mult_add_am74:auto_generated.result[9]
result[10] <= mult_add_am74:auto_generated.result[10]
result[11] <= mult_add_am74:auto_generated.result[11]
result[12] <= mult_add_am74:auto_generated.result[12]
result[13] <= mult_add_am74:auto_generated.result[13]
result[14] <= mult_add_am74:auto_generated.result[14]
result[15] <= mult_add_am74:auto_generated.result[15]
result[16] <= mult_add_am74:auto_generated.result[16]
result[17] <= mult_add_am74:auto_generated.result[17]
result[18] <= mult_add_am74:auto_generated.result[18]
result[19] <= mult_add_am74:auto_generated.result[19]
result[20] <= mult_add_am74:auto_generated.result[20]
result[21] <= mult_add_am74:auto_generated.result[21]
result[22] <= mult_add_am74:auto_generated.result[22]
result[23] <= mult_add_am74:auto_generated.result[23]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|DE2_115_CAMERA|RGB2YCbCr:dsp0|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated
aclr3 => ded_mult_nh91:ded_mult1.aclr[3]
aclr3 => ded_mult_nh91:ded_mult2.aclr[3]
aclr3 => ded_mult_nh91:ded_mult3.aclr[3]
aclr3 => dffe8a[23].IN0
clock0 => ded_mult_nh91:ded_mult1.clock[0]
clock0 => ded_mult_nh91:ded_mult2.clock[0]
clock0 => ded_mult_nh91:ded_mult3.clock[0]
clock0 => dffe8a[23].CLK
clock0 => dffe8a[22].CLK
clock0 => dffe8a[21].CLK
clock0 => dffe8a[20].CLK
clock0 => dffe8a[19].CLK
clock0 => dffe8a[18].CLK
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_nh91:ded_mult1.dataa[0]
dataa[1] => ded_mult_nh91:ded_mult1.dataa[1]
dataa[2] => ded_mult_nh91:ded_mult1.dataa[2]
dataa[3] => ded_mult_nh91:ded_mult1.dataa[3]
dataa[4] => ded_mult_nh91:ded_mult1.dataa[4]
dataa[5] => ded_mult_nh91:ded_mult1.dataa[5]
dataa[6] => ded_mult_nh91:ded_mult1.dataa[6]
dataa[7] => ded_mult_nh91:ded_mult1.dataa[7]
dataa[8] => ded_mult_nh91:ded_mult1.dataa[8]
dataa[9] => ded_mult_nh91:ded_mult1.dataa[9]
dataa[10] => ded_mult_nh91:ded_mult2.dataa[0]
dataa[11] => ded_mult_nh91:ded_mult2.dataa[1]
dataa[12] => ded_mult_nh91:ded_mult2.dataa[2]
dataa[13] => ded_mult_nh91:ded_mult2.dataa[3]
dataa[14] => ded_mult_nh91:ded_mult2.dataa[4]
dataa[15] => ded_mult_nh91:ded_mult2.dataa[5]
dataa[16] => ded_mult_nh91:ded_mult2.dataa[6]
dataa[17] => ded_mult_nh91:ded_mult2.dataa[7]
dataa[18] => ded_mult_nh91:ded_mult2.dataa[8]
dataa[19] => ded_mult_nh91:ded_mult2.dataa[9]
dataa[20] => ded_mult_nh91:ded_mult3.dataa[0]
dataa[21] => ded_mult_nh91:ded_mult3.dataa[1]
dataa[22] => ded_mult_nh91:ded_mult3.dataa[2]
dataa[23] => ded_mult_nh91:ded_mult3.dataa[3]
dataa[24] => ded_mult_nh91:ded_mult3.dataa[4]
dataa[25] => ded_mult_nh91:ded_mult3.dataa[5]
dataa[26] => ded_mult_nh91:ded_mult3.dataa[6]
dataa[27] => ded_mult_nh91:ded_mult3.dataa[7]
dataa[28] => ded_mult_nh91:ded_mult3.dataa[8]
dataa[29] => ded_mult_nh91:ded_mult3.dataa[9]
datab[0] => ded_mult_nh91:ded_mult1.datab[0]
datab[1] => ded_mult_nh91:ded_mult1.datab[1]
datab[2] => ded_mult_nh91:ded_mult1.datab[2]
datab[3] => ded_mult_nh91:ded_mult1.datab[3]
datab[4] => ded_mult_nh91:ded_mult1.datab[4]
datab[5] => ded_mult_nh91:ded_mult1.datab[5]
datab[6] => ded_mult_nh91:ded_mult1.datab[6]
datab[7] => ded_mult_nh91:ded_mult1.datab[7]
datab[8] => ded_mult_nh91:ded_mult1.datab[8]
datab[9] => ded_mult_nh91:ded_mult1.datab[9]
datab[10] => ded_mult_nh91:ded_mult1.datab[10]
datab[11] => ded_mult_nh91:ded_mult1.datab[11]
datab[12] => ded_mult_nh91:ded_mult2.datab[0]
datab[13] => ded_mult_nh91:ded_mult2.datab[1]
datab[14] => ded_mult_nh91:ded_mult2.datab[2]
datab[15] => ded_mult_nh91:ded_mult2.datab[3]
datab[16] => ded_mult_nh91:ded_mult2.datab[4]
datab[17] => ded_mult_nh91:ded_mult2.datab[5]
datab[18] => ded_mult_nh91:ded_mult2.datab[6]
datab[19] => ded_mult_nh91:ded_mult2.datab[7]
datab[20] => ded_mult_nh91:ded_mult2.datab[8]
datab[21] => ded_mult_nh91:ded_mult2.datab[9]
datab[22] => ded_mult_nh91:ded_mult2.datab[10]
datab[23] => ded_mult_nh91:ded_mult2.datab[11]
datab[24] => ded_mult_nh91:ded_mult3.datab[0]
datab[25] => ded_mult_nh91:ded_mult3.datab[1]
datab[26] => ded_mult_nh91:ded_mult3.datab[2]
datab[27] => ded_mult_nh91:ded_mult3.datab[3]
datab[28] => ded_mult_nh91:ded_mult3.datab[4]
datab[29] => ded_mult_nh91:ded_mult3.datab[5]
datab[30] => ded_mult_nh91:ded_mult3.datab[6]
datab[31] => ded_mult_nh91:ded_mult3.datab[7]
datab[32] => ded_mult_nh91:ded_mult3.datab[8]
datab[33] => ded_mult_nh91:ded_mult3.datab[9]
datab[34] => ded_mult_nh91:ded_mult3.datab[10]
datab[35] => ded_mult_nh91:ded_mult3.datab[11]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe8a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe8a[23].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|RGB2YCbCr:dsp0|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
dataa[8] => mac_mult9.DATAA8
dataa[9] => mac_mult9.DATAA9
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_83c:pre_result.q[0]
result[1] <= dffpipe_83c:pre_result.q[1]
result[2] <= dffpipe_83c:pre_result.q[2]
result[3] <= dffpipe_83c:pre_result.q[3]
result[4] <= dffpipe_83c:pre_result.q[4]
result[5] <= dffpipe_83c:pre_result.q[5]
result[6] <= dffpipe_83c:pre_result.q[6]
result[7] <= dffpipe_83c:pre_result.q[7]
result[8] <= dffpipe_83c:pre_result.q[8]
result[9] <= dffpipe_83c:pre_result.q[9]
result[10] <= dffpipe_83c:pre_result.q[10]
result[11] <= dffpipe_83c:pre_result.q[11]
result[12] <= dffpipe_83c:pre_result.q[12]
result[13] <= dffpipe_83c:pre_result.q[13]
result[14] <= dffpipe_83c:pre_result.q[14]
result[15] <= dffpipe_83c:pre_result.q[15]
result[16] <= dffpipe_83c:pre_result.q[16]
result[17] <= dffpipe_83c:pre_result.q[17]
result[18] <= dffpipe_83c:pre_result.q[18]
result[19] <= dffpipe_83c:pre_result.q[19]
result[20] <= dffpipe_83c:pre_result.q[20]
result[21] <= dffpipe_83c:pre_result.q[21]


|DE2_115_CAMERA|RGB2YCbCr:dsp0|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|dffpipe_83c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|RGB2YCbCr:dsp0|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
dataa[8] => mac_mult9.DATAA8
dataa[9] => mac_mult9.DATAA9
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_83c:pre_result.q[0]
result[1] <= dffpipe_83c:pre_result.q[1]
result[2] <= dffpipe_83c:pre_result.q[2]
result[3] <= dffpipe_83c:pre_result.q[3]
result[4] <= dffpipe_83c:pre_result.q[4]
result[5] <= dffpipe_83c:pre_result.q[5]
result[6] <= dffpipe_83c:pre_result.q[6]
result[7] <= dffpipe_83c:pre_result.q[7]
result[8] <= dffpipe_83c:pre_result.q[8]
result[9] <= dffpipe_83c:pre_result.q[9]
result[10] <= dffpipe_83c:pre_result.q[10]
result[11] <= dffpipe_83c:pre_result.q[11]
result[12] <= dffpipe_83c:pre_result.q[12]
result[13] <= dffpipe_83c:pre_result.q[13]
result[14] <= dffpipe_83c:pre_result.q[14]
result[15] <= dffpipe_83c:pre_result.q[15]
result[16] <= dffpipe_83c:pre_result.q[16]
result[17] <= dffpipe_83c:pre_result.q[17]
result[18] <= dffpipe_83c:pre_result.q[18]
result[19] <= dffpipe_83c:pre_result.q[19]
result[20] <= dffpipe_83c:pre_result.q[20]
result[21] <= dffpipe_83c:pre_result.q[21]


|DE2_115_CAMERA|RGB2YCbCr:dsp0|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|dffpipe_83c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|RGB2YCbCr:dsp0|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
dataa[8] => mac_mult9.DATAA8
dataa[9] => mac_mult9.DATAA9
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_83c:pre_result.q[0]
result[1] <= dffpipe_83c:pre_result.q[1]
result[2] <= dffpipe_83c:pre_result.q[2]
result[3] <= dffpipe_83c:pre_result.q[3]
result[4] <= dffpipe_83c:pre_result.q[4]
result[5] <= dffpipe_83c:pre_result.q[5]
result[6] <= dffpipe_83c:pre_result.q[6]
result[7] <= dffpipe_83c:pre_result.q[7]
result[8] <= dffpipe_83c:pre_result.q[8]
result[9] <= dffpipe_83c:pre_result.q[9]
result[10] <= dffpipe_83c:pre_result.q[10]
result[11] <= dffpipe_83c:pre_result.q[11]
result[12] <= dffpipe_83c:pre_result.q[12]
result[13] <= dffpipe_83c:pre_result.q[13]
result[14] <= dffpipe_83c:pre_result.q[14]
result[15] <= dffpipe_83c:pre_result.q[15]
result[16] <= dffpipe_83c:pre_result.q[16]
result[17] <= dffpipe_83c:pre_result.q[17]
result[18] <= dffpipe_83c:pre_result.q[18]
result[19] <= dffpipe_83c:pre_result.q[19]
result[20] <= dffpipe_83c:pre_result.q[20]
result[21] <= dffpipe_83c:pre_result.q[21]


|DE2_115_CAMERA|RGB2YCbCr:dsp0|MAC_3:u0|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|dffpipe_83c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|RGB2YCbCr:dsp0|MAC_3:u1
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire1[0].IN1
dataa_0[1] => sub_wire1[1].IN1
dataa_0[2] => sub_wire1[2].IN1
dataa_0[3] => sub_wire1[3].IN1
dataa_0[4] => sub_wire1[4].IN1
dataa_0[5] => sub_wire1[5].IN1
dataa_0[6] => sub_wire1[6].IN1
dataa_0[7] => sub_wire1[7].IN1
dataa_0[8] => sub_wire1[8].IN1
dataa_0[9] => sub_wire1[9].IN1
dataa_1[0] => sub_wire1[10].IN1
dataa_1[1] => sub_wire1[11].IN1
dataa_1[2] => sub_wire1[12].IN1
dataa_1[3] => sub_wire1[13].IN1
dataa_1[4] => sub_wire1[14].IN1
dataa_1[5] => sub_wire1[15].IN1
dataa_1[6] => sub_wire1[16].IN1
dataa_1[7] => sub_wire1[17].IN1
dataa_1[8] => sub_wire1[18].IN1
dataa_1[9] => sub_wire1[19].IN1
dataa_2[0] => sub_wire1[20].IN1
dataa_2[1] => sub_wire1[21].IN1
dataa_2[2] => sub_wire1[22].IN1
dataa_2[3] => sub_wire1[23].IN1
dataa_2[4] => sub_wire1[24].IN1
dataa_2[5] => sub_wire1[25].IN1
dataa_2[6] => sub_wire1[26].IN1
dataa_2[7] => sub_wire1[27].IN1
dataa_2[8] => sub_wire1[28].IN1
dataa_2[9] => sub_wire1[29].IN1
datab_0[0] => sub_wire5[0].IN1
datab_0[1] => sub_wire5[1].IN1
datab_0[2] => sub_wire5[2].IN1
datab_0[3] => sub_wire5[3].IN1
datab_0[4] => sub_wire5[4].IN1
datab_0[5] => sub_wire5[5].IN1
datab_0[6] => sub_wire5[6].IN1
datab_0[7] => sub_wire5[7].IN1
datab_0[8] => sub_wire5[8].IN1
datab_0[9] => sub_wire5[9].IN1
datab_0[10] => sub_wire5[10].IN1
datab_0[11] => sub_wire5[11].IN1
datab_1[0] => sub_wire5[12].IN1
datab_1[1] => sub_wire5[13].IN1
datab_1[2] => sub_wire5[14].IN1
datab_1[3] => sub_wire5[15].IN1
datab_1[4] => sub_wire5[16].IN1
datab_1[5] => sub_wire5[17].IN1
datab_1[6] => sub_wire5[18].IN1
datab_1[7] => sub_wire5[19].IN1
datab_1[8] => sub_wire5[20].IN1
datab_1[9] => sub_wire5[21].IN1
datab_1[10] => sub_wire5[22].IN1
datab_1[11] => sub_wire5[23].IN1
datab_2[0] => sub_wire5[24].IN1
datab_2[1] => sub_wire5[25].IN1
datab_2[2] => sub_wire5[26].IN1
datab_2[3] => sub_wire5[27].IN1
datab_2[4] => sub_wire5[28].IN1
datab_2[5] => sub_wire5[29].IN1
datab_2[6] => sub_wire5[30].IN1
datab_2[7] => sub_wire5[31].IN1
datab_2[8] => sub_wire5[32].IN1
datab_2[9] => sub_wire5[33].IN1
datab_2[10] => sub_wire5[34].IN1
datab_2[11] => sub_wire5[35].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result
result[18] <= altmult_add:ALTMULT_ADD_component.result
result[19] <= altmult_add:ALTMULT_ADD_component.result
result[20] <= altmult_add:ALTMULT_ADD_component.result
result[21] <= altmult_add:ALTMULT_ADD_component.result
result[22] <= altmult_add:ALTMULT_ADD_component.result
result[23] <= altmult_add:ALTMULT_ADD_component.result


|DE2_115_CAMERA|RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_add_am74:auto_generated.aclr3
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_am74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_am74:auto_generated.dataa[0]
dataa[1] => mult_add_am74:auto_generated.dataa[1]
dataa[2] => mult_add_am74:auto_generated.dataa[2]
dataa[3] => mult_add_am74:auto_generated.dataa[3]
dataa[4] => mult_add_am74:auto_generated.dataa[4]
dataa[5] => mult_add_am74:auto_generated.dataa[5]
dataa[6] => mult_add_am74:auto_generated.dataa[6]
dataa[7] => mult_add_am74:auto_generated.dataa[7]
dataa[8] => mult_add_am74:auto_generated.dataa[8]
dataa[9] => mult_add_am74:auto_generated.dataa[9]
dataa[10] => mult_add_am74:auto_generated.dataa[10]
dataa[11] => mult_add_am74:auto_generated.dataa[11]
dataa[12] => mult_add_am74:auto_generated.dataa[12]
dataa[13] => mult_add_am74:auto_generated.dataa[13]
dataa[14] => mult_add_am74:auto_generated.dataa[14]
dataa[15] => mult_add_am74:auto_generated.dataa[15]
dataa[16] => mult_add_am74:auto_generated.dataa[16]
dataa[17] => mult_add_am74:auto_generated.dataa[17]
dataa[18] => mult_add_am74:auto_generated.dataa[18]
dataa[19] => mult_add_am74:auto_generated.dataa[19]
dataa[20] => mult_add_am74:auto_generated.dataa[20]
dataa[21] => mult_add_am74:auto_generated.dataa[21]
dataa[22] => mult_add_am74:auto_generated.dataa[22]
dataa[23] => mult_add_am74:auto_generated.dataa[23]
dataa[24] => mult_add_am74:auto_generated.dataa[24]
dataa[25] => mult_add_am74:auto_generated.dataa[25]
dataa[26] => mult_add_am74:auto_generated.dataa[26]
dataa[27] => mult_add_am74:auto_generated.dataa[27]
dataa[28] => mult_add_am74:auto_generated.dataa[28]
dataa[29] => mult_add_am74:auto_generated.dataa[29]
datab[0] => mult_add_am74:auto_generated.datab[0]
datab[1] => mult_add_am74:auto_generated.datab[1]
datab[2] => mult_add_am74:auto_generated.datab[2]
datab[3] => mult_add_am74:auto_generated.datab[3]
datab[4] => mult_add_am74:auto_generated.datab[4]
datab[5] => mult_add_am74:auto_generated.datab[5]
datab[6] => mult_add_am74:auto_generated.datab[6]
datab[7] => mult_add_am74:auto_generated.datab[7]
datab[8] => mult_add_am74:auto_generated.datab[8]
datab[9] => mult_add_am74:auto_generated.datab[9]
datab[10] => mult_add_am74:auto_generated.datab[10]
datab[11] => mult_add_am74:auto_generated.datab[11]
datab[12] => mult_add_am74:auto_generated.datab[12]
datab[13] => mult_add_am74:auto_generated.datab[13]
datab[14] => mult_add_am74:auto_generated.datab[14]
datab[15] => mult_add_am74:auto_generated.datab[15]
datab[16] => mult_add_am74:auto_generated.datab[16]
datab[17] => mult_add_am74:auto_generated.datab[17]
datab[18] => mult_add_am74:auto_generated.datab[18]
datab[19] => mult_add_am74:auto_generated.datab[19]
datab[20] => mult_add_am74:auto_generated.datab[20]
datab[21] => mult_add_am74:auto_generated.datab[21]
datab[22] => mult_add_am74:auto_generated.datab[22]
datab[23] => mult_add_am74:auto_generated.datab[23]
datab[24] => mult_add_am74:auto_generated.datab[24]
datab[25] => mult_add_am74:auto_generated.datab[25]
datab[26] => mult_add_am74:auto_generated.datab[26]
datab[27] => mult_add_am74:auto_generated.datab[27]
datab[28] => mult_add_am74:auto_generated.datab[28]
datab[29] => mult_add_am74:auto_generated.datab[29]
datab[30] => mult_add_am74:auto_generated.datab[30]
datab[31] => mult_add_am74:auto_generated.datab[31]
datab[32] => mult_add_am74:auto_generated.datab[32]
datab[33] => mult_add_am74:auto_generated.datab[33]
datab[34] => mult_add_am74:auto_generated.datab[34]
datab[35] => mult_add_am74:auto_generated.datab[35]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_am74:auto_generated.result[0]
result[1] <= mult_add_am74:auto_generated.result[1]
result[2] <= mult_add_am74:auto_generated.result[2]
result[3] <= mult_add_am74:auto_generated.result[3]
result[4] <= mult_add_am74:auto_generated.result[4]
result[5] <= mult_add_am74:auto_generated.result[5]
result[6] <= mult_add_am74:auto_generated.result[6]
result[7] <= mult_add_am74:auto_generated.result[7]
result[8] <= mult_add_am74:auto_generated.result[8]
result[9] <= mult_add_am74:auto_generated.result[9]
result[10] <= mult_add_am74:auto_generated.result[10]
result[11] <= mult_add_am74:auto_generated.result[11]
result[12] <= mult_add_am74:auto_generated.result[12]
result[13] <= mult_add_am74:auto_generated.result[13]
result[14] <= mult_add_am74:auto_generated.result[14]
result[15] <= mult_add_am74:auto_generated.result[15]
result[16] <= mult_add_am74:auto_generated.result[16]
result[17] <= mult_add_am74:auto_generated.result[17]
result[18] <= mult_add_am74:auto_generated.result[18]
result[19] <= mult_add_am74:auto_generated.result[19]
result[20] <= mult_add_am74:auto_generated.result[20]
result[21] <= mult_add_am74:auto_generated.result[21]
result[22] <= mult_add_am74:auto_generated.result[22]
result[23] <= mult_add_am74:auto_generated.result[23]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|DE2_115_CAMERA|RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated
aclr3 => ded_mult_nh91:ded_mult1.aclr[3]
aclr3 => ded_mult_nh91:ded_mult2.aclr[3]
aclr3 => ded_mult_nh91:ded_mult3.aclr[3]
aclr3 => dffe8a[23].IN0
clock0 => ded_mult_nh91:ded_mult1.clock[0]
clock0 => ded_mult_nh91:ded_mult2.clock[0]
clock0 => ded_mult_nh91:ded_mult3.clock[0]
clock0 => dffe8a[23].CLK
clock0 => dffe8a[22].CLK
clock0 => dffe8a[21].CLK
clock0 => dffe8a[20].CLK
clock0 => dffe8a[19].CLK
clock0 => dffe8a[18].CLK
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_nh91:ded_mult1.dataa[0]
dataa[1] => ded_mult_nh91:ded_mult1.dataa[1]
dataa[2] => ded_mult_nh91:ded_mult1.dataa[2]
dataa[3] => ded_mult_nh91:ded_mult1.dataa[3]
dataa[4] => ded_mult_nh91:ded_mult1.dataa[4]
dataa[5] => ded_mult_nh91:ded_mult1.dataa[5]
dataa[6] => ded_mult_nh91:ded_mult1.dataa[6]
dataa[7] => ded_mult_nh91:ded_mult1.dataa[7]
dataa[8] => ded_mult_nh91:ded_mult1.dataa[8]
dataa[9] => ded_mult_nh91:ded_mult1.dataa[9]
dataa[10] => ded_mult_nh91:ded_mult2.dataa[0]
dataa[11] => ded_mult_nh91:ded_mult2.dataa[1]
dataa[12] => ded_mult_nh91:ded_mult2.dataa[2]
dataa[13] => ded_mult_nh91:ded_mult2.dataa[3]
dataa[14] => ded_mult_nh91:ded_mult2.dataa[4]
dataa[15] => ded_mult_nh91:ded_mult2.dataa[5]
dataa[16] => ded_mult_nh91:ded_mult2.dataa[6]
dataa[17] => ded_mult_nh91:ded_mult2.dataa[7]
dataa[18] => ded_mult_nh91:ded_mult2.dataa[8]
dataa[19] => ded_mult_nh91:ded_mult2.dataa[9]
dataa[20] => ded_mult_nh91:ded_mult3.dataa[0]
dataa[21] => ded_mult_nh91:ded_mult3.dataa[1]
dataa[22] => ded_mult_nh91:ded_mult3.dataa[2]
dataa[23] => ded_mult_nh91:ded_mult3.dataa[3]
dataa[24] => ded_mult_nh91:ded_mult3.dataa[4]
dataa[25] => ded_mult_nh91:ded_mult3.dataa[5]
dataa[26] => ded_mult_nh91:ded_mult3.dataa[6]
dataa[27] => ded_mult_nh91:ded_mult3.dataa[7]
dataa[28] => ded_mult_nh91:ded_mult3.dataa[8]
dataa[29] => ded_mult_nh91:ded_mult3.dataa[9]
datab[0] => ded_mult_nh91:ded_mult1.datab[0]
datab[1] => ded_mult_nh91:ded_mult1.datab[1]
datab[2] => ded_mult_nh91:ded_mult1.datab[2]
datab[3] => ded_mult_nh91:ded_mult1.datab[3]
datab[4] => ded_mult_nh91:ded_mult1.datab[4]
datab[5] => ded_mult_nh91:ded_mult1.datab[5]
datab[6] => ded_mult_nh91:ded_mult1.datab[6]
datab[7] => ded_mult_nh91:ded_mult1.datab[7]
datab[8] => ded_mult_nh91:ded_mult1.datab[8]
datab[9] => ded_mult_nh91:ded_mult1.datab[9]
datab[10] => ded_mult_nh91:ded_mult1.datab[10]
datab[11] => ded_mult_nh91:ded_mult1.datab[11]
datab[12] => ded_mult_nh91:ded_mult2.datab[0]
datab[13] => ded_mult_nh91:ded_mult2.datab[1]
datab[14] => ded_mult_nh91:ded_mult2.datab[2]
datab[15] => ded_mult_nh91:ded_mult2.datab[3]
datab[16] => ded_mult_nh91:ded_mult2.datab[4]
datab[17] => ded_mult_nh91:ded_mult2.datab[5]
datab[18] => ded_mult_nh91:ded_mult2.datab[6]
datab[19] => ded_mult_nh91:ded_mult2.datab[7]
datab[20] => ded_mult_nh91:ded_mult2.datab[8]
datab[21] => ded_mult_nh91:ded_mult2.datab[9]
datab[22] => ded_mult_nh91:ded_mult2.datab[10]
datab[23] => ded_mult_nh91:ded_mult2.datab[11]
datab[24] => ded_mult_nh91:ded_mult3.datab[0]
datab[25] => ded_mult_nh91:ded_mult3.datab[1]
datab[26] => ded_mult_nh91:ded_mult3.datab[2]
datab[27] => ded_mult_nh91:ded_mult3.datab[3]
datab[28] => ded_mult_nh91:ded_mult3.datab[4]
datab[29] => ded_mult_nh91:ded_mult3.datab[5]
datab[30] => ded_mult_nh91:ded_mult3.datab[6]
datab[31] => ded_mult_nh91:ded_mult3.datab[7]
datab[32] => ded_mult_nh91:ded_mult3.datab[8]
datab[33] => ded_mult_nh91:ded_mult3.datab[9]
datab[34] => ded_mult_nh91:ded_mult3.datab[10]
datab[35] => ded_mult_nh91:ded_mult3.datab[11]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe8a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe8a[23].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
dataa[8] => mac_mult9.DATAA8
dataa[9] => mac_mult9.DATAA9
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_83c:pre_result.q[0]
result[1] <= dffpipe_83c:pre_result.q[1]
result[2] <= dffpipe_83c:pre_result.q[2]
result[3] <= dffpipe_83c:pre_result.q[3]
result[4] <= dffpipe_83c:pre_result.q[4]
result[5] <= dffpipe_83c:pre_result.q[5]
result[6] <= dffpipe_83c:pre_result.q[6]
result[7] <= dffpipe_83c:pre_result.q[7]
result[8] <= dffpipe_83c:pre_result.q[8]
result[9] <= dffpipe_83c:pre_result.q[9]
result[10] <= dffpipe_83c:pre_result.q[10]
result[11] <= dffpipe_83c:pre_result.q[11]
result[12] <= dffpipe_83c:pre_result.q[12]
result[13] <= dffpipe_83c:pre_result.q[13]
result[14] <= dffpipe_83c:pre_result.q[14]
result[15] <= dffpipe_83c:pre_result.q[15]
result[16] <= dffpipe_83c:pre_result.q[16]
result[17] <= dffpipe_83c:pre_result.q[17]
result[18] <= dffpipe_83c:pre_result.q[18]
result[19] <= dffpipe_83c:pre_result.q[19]
result[20] <= dffpipe_83c:pre_result.q[20]
result[21] <= dffpipe_83c:pre_result.q[21]


|DE2_115_CAMERA|RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|dffpipe_83c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
dataa[8] => mac_mult9.DATAA8
dataa[9] => mac_mult9.DATAA9
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_83c:pre_result.q[0]
result[1] <= dffpipe_83c:pre_result.q[1]
result[2] <= dffpipe_83c:pre_result.q[2]
result[3] <= dffpipe_83c:pre_result.q[3]
result[4] <= dffpipe_83c:pre_result.q[4]
result[5] <= dffpipe_83c:pre_result.q[5]
result[6] <= dffpipe_83c:pre_result.q[6]
result[7] <= dffpipe_83c:pre_result.q[7]
result[8] <= dffpipe_83c:pre_result.q[8]
result[9] <= dffpipe_83c:pre_result.q[9]
result[10] <= dffpipe_83c:pre_result.q[10]
result[11] <= dffpipe_83c:pre_result.q[11]
result[12] <= dffpipe_83c:pre_result.q[12]
result[13] <= dffpipe_83c:pre_result.q[13]
result[14] <= dffpipe_83c:pre_result.q[14]
result[15] <= dffpipe_83c:pre_result.q[15]
result[16] <= dffpipe_83c:pre_result.q[16]
result[17] <= dffpipe_83c:pre_result.q[17]
result[18] <= dffpipe_83c:pre_result.q[18]
result[19] <= dffpipe_83c:pre_result.q[19]
result[20] <= dffpipe_83c:pre_result.q[20]
result[21] <= dffpipe_83c:pre_result.q[21]


|DE2_115_CAMERA|RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|dffpipe_83c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
dataa[8] => mac_mult9.DATAA8
dataa[9] => mac_mult9.DATAA9
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_83c:pre_result.q[0]
result[1] <= dffpipe_83c:pre_result.q[1]
result[2] <= dffpipe_83c:pre_result.q[2]
result[3] <= dffpipe_83c:pre_result.q[3]
result[4] <= dffpipe_83c:pre_result.q[4]
result[5] <= dffpipe_83c:pre_result.q[5]
result[6] <= dffpipe_83c:pre_result.q[6]
result[7] <= dffpipe_83c:pre_result.q[7]
result[8] <= dffpipe_83c:pre_result.q[8]
result[9] <= dffpipe_83c:pre_result.q[9]
result[10] <= dffpipe_83c:pre_result.q[10]
result[11] <= dffpipe_83c:pre_result.q[11]
result[12] <= dffpipe_83c:pre_result.q[12]
result[13] <= dffpipe_83c:pre_result.q[13]
result[14] <= dffpipe_83c:pre_result.q[14]
result[15] <= dffpipe_83c:pre_result.q[15]
result[16] <= dffpipe_83c:pre_result.q[16]
result[17] <= dffpipe_83c:pre_result.q[17]
result[18] <= dffpipe_83c:pre_result.q[18]
result[19] <= dffpipe_83c:pre_result.q[19]
result[20] <= dffpipe_83c:pre_result.q[20]
result[21] <= dffpipe_83c:pre_result.q[21]


|DE2_115_CAMERA|RGB2YCbCr:dsp0|MAC_3:u1|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|dffpipe_83c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|RGB2YCbCr:dsp0|MAC_3:u2
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire1[0].IN1
dataa_0[1] => sub_wire1[1].IN1
dataa_0[2] => sub_wire1[2].IN1
dataa_0[3] => sub_wire1[3].IN1
dataa_0[4] => sub_wire1[4].IN1
dataa_0[5] => sub_wire1[5].IN1
dataa_0[6] => sub_wire1[6].IN1
dataa_0[7] => sub_wire1[7].IN1
dataa_0[8] => sub_wire1[8].IN1
dataa_0[9] => sub_wire1[9].IN1
dataa_1[0] => sub_wire1[10].IN1
dataa_1[1] => sub_wire1[11].IN1
dataa_1[2] => sub_wire1[12].IN1
dataa_1[3] => sub_wire1[13].IN1
dataa_1[4] => sub_wire1[14].IN1
dataa_1[5] => sub_wire1[15].IN1
dataa_1[6] => sub_wire1[16].IN1
dataa_1[7] => sub_wire1[17].IN1
dataa_1[8] => sub_wire1[18].IN1
dataa_1[9] => sub_wire1[19].IN1
dataa_2[0] => sub_wire1[20].IN1
dataa_2[1] => sub_wire1[21].IN1
dataa_2[2] => sub_wire1[22].IN1
dataa_2[3] => sub_wire1[23].IN1
dataa_2[4] => sub_wire1[24].IN1
dataa_2[5] => sub_wire1[25].IN1
dataa_2[6] => sub_wire1[26].IN1
dataa_2[7] => sub_wire1[27].IN1
dataa_2[8] => sub_wire1[28].IN1
dataa_2[9] => sub_wire1[29].IN1
datab_0[0] => sub_wire5[0].IN1
datab_0[1] => sub_wire5[1].IN1
datab_0[2] => sub_wire5[2].IN1
datab_0[3] => sub_wire5[3].IN1
datab_0[4] => sub_wire5[4].IN1
datab_0[5] => sub_wire5[5].IN1
datab_0[6] => sub_wire5[6].IN1
datab_0[7] => sub_wire5[7].IN1
datab_0[8] => sub_wire5[8].IN1
datab_0[9] => sub_wire5[9].IN1
datab_0[10] => sub_wire5[10].IN1
datab_0[11] => sub_wire5[11].IN1
datab_1[0] => sub_wire5[12].IN1
datab_1[1] => sub_wire5[13].IN1
datab_1[2] => sub_wire5[14].IN1
datab_1[3] => sub_wire5[15].IN1
datab_1[4] => sub_wire5[16].IN1
datab_1[5] => sub_wire5[17].IN1
datab_1[6] => sub_wire5[18].IN1
datab_1[7] => sub_wire5[19].IN1
datab_1[8] => sub_wire5[20].IN1
datab_1[9] => sub_wire5[21].IN1
datab_1[10] => sub_wire5[22].IN1
datab_1[11] => sub_wire5[23].IN1
datab_2[0] => sub_wire5[24].IN1
datab_2[1] => sub_wire5[25].IN1
datab_2[2] => sub_wire5[26].IN1
datab_2[3] => sub_wire5[27].IN1
datab_2[4] => sub_wire5[28].IN1
datab_2[5] => sub_wire5[29].IN1
datab_2[6] => sub_wire5[30].IN1
datab_2[7] => sub_wire5[31].IN1
datab_2[8] => sub_wire5[32].IN1
datab_2[9] => sub_wire5[33].IN1
datab_2[10] => sub_wire5[34].IN1
datab_2[11] => sub_wire5[35].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result
result[18] <= altmult_add:ALTMULT_ADD_component.result
result[19] <= altmult_add:ALTMULT_ADD_component.result
result[20] <= altmult_add:ALTMULT_ADD_component.result
result[21] <= altmult_add:ALTMULT_ADD_component.result
result[22] <= altmult_add:ALTMULT_ADD_component.result
result[23] <= altmult_add:ALTMULT_ADD_component.result


|DE2_115_CAMERA|RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_add_am74:auto_generated.aclr3
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_am74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_am74:auto_generated.dataa[0]
dataa[1] => mult_add_am74:auto_generated.dataa[1]
dataa[2] => mult_add_am74:auto_generated.dataa[2]
dataa[3] => mult_add_am74:auto_generated.dataa[3]
dataa[4] => mult_add_am74:auto_generated.dataa[4]
dataa[5] => mult_add_am74:auto_generated.dataa[5]
dataa[6] => mult_add_am74:auto_generated.dataa[6]
dataa[7] => mult_add_am74:auto_generated.dataa[7]
dataa[8] => mult_add_am74:auto_generated.dataa[8]
dataa[9] => mult_add_am74:auto_generated.dataa[9]
dataa[10] => mult_add_am74:auto_generated.dataa[10]
dataa[11] => mult_add_am74:auto_generated.dataa[11]
dataa[12] => mult_add_am74:auto_generated.dataa[12]
dataa[13] => mult_add_am74:auto_generated.dataa[13]
dataa[14] => mult_add_am74:auto_generated.dataa[14]
dataa[15] => mult_add_am74:auto_generated.dataa[15]
dataa[16] => mult_add_am74:auto_generated.dataa[16]
dataa[17] => mult_add_am74:auto_generated.dataa[17]
dataa[18] => mult_add_am74:auto_generated.dataa[18]
dataa[19] => mult_add_am74:auto_generated.dataa[19]
dataa[20] => mult_add_am74:auto_generated.dataa[20]
dataa[21] => mult_add_am74:auto_generated.dataa[21]
dataa[22] => mult_add_am74:auto_generated.dataa[22]
dataa[23] => mult_add_am74:auto_generated.dataa[23]
dataa[24] => mult_add_am74:auto_generated.dataa[24]
dataa[25] => mult_add_am74:auto_generated.dataa[25]
dataa[26] => mult_add_am74:auto_generated.dataa[26]
dataa[27] => mult_add_am74:auto_generated.dataa[27]
dataa[28] => mult_add_am74:auto_generated.dataa[28]
dataa[29] => mult_add_am74:auto_generated.dataa[29]
datab[0] => mult_add_am74:auto_generated.datab[0]
datab[1] => mult_add_am74:auto_generated.datab[1]
datab[2] => mult_add_am74:auto_generated.datab[2]
datab[3] => mult_add_am74:auto_generated.datab[3]
datab[4] => mult_add_am74:auto_generated.datab[4]
datab[5] => mult_add_am74:auto_generated.datab[5]
datab[6] => mult_add_am74:auto_generated.datab[6]
datab[7] => mult_add_am74:auto_generated.datab[7]
datab[8] => mult_add_am74:auto_generated.datab[8]
datab[9] => mult_add_am74:auto_generated.datab[9]
datab[10] => mult_add_am74:auto_generated.datab[10]
datab[11] => mult_add_am74:auto_generated.datab[11]
datab[12] => mult_add_am74:auto_generated.datab[12]
datab[13] => mult_add_am74:auto_generated.datab[13]
datab[14] => mult_add_am74:auto_generated.datab[14]
datab[15] => mult_add_am74:auto_generated.datab[15]
datab[16] => mult_add_am74:auto_generated.datab[16]
datab[17] => mult_add_am74:auto_generated.datab[17]
datab[18] => mult_add_am74:auto_generated.datab[18]
datab[19] => mult_add_am74:auto_generated.datab[19]
datab[20] => mult_add_am74:auto_generated.datab[20]
datab[21] => mult_add_am74:auto_generated.datab[21]
datab[22] => mult_add_am74:auto_generated.datab[22]
datab[23] => mult_add_am74:auto_generated.datab[23]
datab[24] => mult_add_am74:auto_generated.datab[24]
datab[25] => mult_add_am74:auto_generated.datab[25]
datab[26] => mult_add_am74:auto_generated.datab[26]
datab[27] => mult_add_am74:auto_generated.datab[27]
datab[28] => mult_add_am74:auto_generated.datab[28]
datab[29] => mult_add_am74:auto_generated.datab[29]
datab[30] => mult_add_am74:auto_generated.datab[30]
datab[31] => mult_add_am74:auto_generated.datab[31]
datab[32] => mult_add_am74:auto_generated.datab[32]
datab[33] => mult_add_am74:auto_generated.datab[33]
datab[34] => mult_add_am74:auto_generated.datab[34]
datab[35] => mult_add_am74:auto_generated.datab[35]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_am74:auto_generated.result[0]
result[1] <= mult_add_am74:auto_generated.result[1]
result[2] <= mult_add_am74:auto_generated.result[2]
result[3] <= mult_add_am74:auto_generated.result[3]
result[4] <= mult_add_am74:auto_generated.result[4]
result[5] <= mult_add_am74:auto_generated.result[5]
result[6] <= mult_add_am74:auto_generated.result[6]
result[7] <= mult_add_am74:auto_generated.result[7]
result[8] <= mult_add_am74:auto_generated.result[8]
result[9] <= mult_add_am74:auto_generated.result[9]
result[10] <= mult_add_am74:auto_generated.result[10]
result[11] <= mult_add_am74:auto_generated.result[11]
result[12] <= mult_add_am74:auto_generated.result[12]
result[13] <= mult_add_am74:auto_generated.result[13]
result[14] <= mult_add_am74:auto_generated.result[14]
result[15] <= mult_add_am74:auto_generated.result[15]
result[16] <= mult_add_am74:auto_generated.result[16]
result[17] <= mult_add_am74:auto_generated.result[17]
result[18] <= mult_add_am74:auto_generated.result[18]
result[19] <= mult_add_am74:auto_generated.result[19]
result[20] <= mult_add_am74:auto_generated.result[20]
result[21] <= mult_add_am74:auto_generated.result[21]
result[22] <= mult_add_am74:auto_generated.result[22]
result[23] <= mult_add_am74:auto_generated.result[23]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|DE2_115_CAMERA|RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated
aclr3 => ded_mult_nh91:ded_mult1.aclr[3]
aclr3 => ded_mult_nh91:ded_mult2.aclr[3]
aclr3 => ded_mult_nh91:ded_mult3.aclr[3]
aclr3 => dffe8a[23].IN0
clock0 => ded_mult_nh91:ded_mult1.clock[0]
clock0 => ded_mult_nh91:ded_mult2.clock[0]
clock0 => ded_mult_nh91:ded_mult3.clock[0]
clock0 => dffe8a[23].CLK
clock0 => dffe8a[22].CLK
clock0 => dffe8a[21].CLK
clock0 => dffe8a[20].CLK
clock0 => dffe8a[19].CLK
clock0 => dffe8a[18].CLK
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_nh91:ded_mult1.dataa[0]
dataa[1] => ded_mult_nh91:ded_mult1.dataa[1]
dataa[2] => ded_mult_nh91:ded_mult1.dataa[2]
dataa[3] => ded_mult_nh91:ded_mult1.dataa[3]
dataa[4] => ded_mult_nh91:ded_mult1.dataa[4]
dataa[5] => ded_mult_nh91:ded_mult1.dataa[5]
dataa[6] => ded_mult_nh91:ded_mult1.dataa[6]
dataa[7] => ded_mult_nh91:ded_mult1.dataa[7]
dataa[8] => ded_mult_nh91:ded_mult1.dataa[8]
dataa[9] => ded_mult_nh91:ded_mult1.dataa[9]
dataa[10] => ded_mult_nh91:ded_mult2.dataa[0]
dataa[11] => ded_mult_nh91:ded_mult2.dataa[1]
dataa[12] => ded_mult_nh91:ded_mult2.dataa[2]
dataa[13] => ded_mult_nh91:ded_mult2.dataa[3]
dataa[14] => ded_mult_nh91:ded_mult2.dataa[4]
dataa[15] => ded_mult_nh91:ded_mult2.dataa[5]
dataa[16] => ded_mult_nh91:ded_mult2.dataa[6]
dataa[17] => ded_mult_nh91:ded_mult2.dataa[7]
dataa[18] => ded_mult_nh91:ded_mult2.dataa[8]
dataa[19] => ded_mult_nh91:ded_mult2.dataa[9]
dataa[20] => ded_mult_nh91:ded_mult3.dataa[0]
dataa[21] => ded_mult_nh91:ded_mult3.dataa[1]
dataa[22] => ded_mult_nh91:ded_mult3.dataa[2]
dataa[23] => ded_mult_nh91:ded_mult3.dataa[3]
dataa[24] => ded_mult_nh91:ded_mult3.dataa[4]
dataa[25] => ded_mult_nh91:ded_mult3.dataa[5]
dataa[26] => ded_mult_nh91:ded_mult3.dataa[6]
dataa[27] => ded_mult_nh91:ded_mult3.dataa[7]
dataa[28] => ded_mult_nh91:ded_mult3.dataa[8]
dataa[29] => ded_mult_nh91:ded_mult3.dataa[9]
datab[0] => ded_mult_nh91:ded_mult1.datab[0]
datab[1] => ded_mult_nh91:ded_mult1.datab[1]
datab[2] => ded_mult_nh91:ded_mult1.datab[2]
datab[3] => ded_mult_nh91:ded_mult1.datab[3]
datab[4] => ded_mult_nh91:ded_mult1.datab[4]
datab[5] => ded_mult_nh91:ded_mult1.datab[5]
datab[6] => ded_mult_nh91:ded_mult1.datab[6]
datab[7] => ded_mult_nh91:ded_mult1.datab[7]
datab[8] => ded_mult_nh91:ded_mult1.datab[8]
datab[9] => ded_mult_nh91:ded_mult1.datab[9]
datab[10] => ded_mult_nh91:ded_mult1.datab[10]
datab[11] => ded_mult_nh91:ded_mult1.datab[11]
datab[12] => ded_mult_nh91:ded_mult2.datab[0]
datab[13] => ded_mult_nh91:ded_mult2.datab[1]
datab[14] => ded_mult_nh91:ded_mult2.datab[2]
datab[15] => ded_mult_nh91:ded_mult2.datab[3]
datab[16] => ded_mult_nh91:ded_mult2.datab[4]
datab[17] => ded_mult_nh91:ded_mult2.datab[5]
datab[18] => ded_mult_nh91:ded_mult2.datab[6]
datab[19] => ded_mult_nh91:ded_mult2.datab[7]
datab[20] => ded_mult_nh91:ded_mult2.datab[8]
datab[21] => ded_mult_nh91:ded_mult2.datab[9]
datab[22] => ded_mult_nh91:ded_mult2.datab[10]
datab[23] => ded_mult_nh91:ded_mult2.datab[11]
datab[24] => ded_mult_nh91:ded_mult3.datab[0]
datab[25] => ded_mult_nh91:ded_mult3.datab[1]
datab[26] => ded_mult_nh91:ded_mult3.datab[2]
datab[27] => ded_mult_nh91:ded_mult3.datab[3]
datab[28] => ded_mult_nh91:ded_mult3.datab[4]
datab[29] => ded_mult_nh91:ded_mult3.datab[5]
datab[30] => ded_mult_nh91:ded_mult3.datab[6]
datab[31] => ded_mult_nh91:ded_mult3.datab[7]
datab[32] => ded_mult_nh91:ded_mult3.datab[8]
datab[33] => ded_mult_nh91:ded_mult3.datab[9]
datab[34] => ded_mult_nh91:ded_mult3.datab[10]
datab[35] => ded_mult_nh91:ded_mult3.datab[11]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe8a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe8a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe8a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe8a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe8a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= dffe8a[23].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
dataa[8] => mac_mult9.DATAA8
dataa[9] => mac_mult9.DATAA9
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_83c:pre_result.q[0]
result[1] <= dffpipe_83c:pre_result.q[1]
result[2] <= dffpipe_83c:pre_result.q[2]
result[3] <= dffpipe_83c:pre_result.q[3]
result[4] <= dffpipe_83c:pre_result.q[4]
result[5] <= dffpipe_83c:pre_result.q[5]
result[6] <= dffpipe_83c:pre_result.q[6]
result[7] <= dffpipe_83c:pre_result.q[7]
result[8] <= dffpipe_83c:pre_result.q[8]
result[9] <= dffpipe_83c:pre_result.q[9]
result[10] <= dffpipe_83c:pre_result.q[10]
result[11] <= dffpipe_83c:pre_result.q[11]
result[12] <= dffpipe_83c:pre_result.q[12]
result[13] <= dffpipe_83c:pre_result.q[13]
result[14] <= dffpipe_83c:pre_result.q[14]
result[15] <= dffpipe_83c:pre_result.q[15]
result[16] <= dffpipe_83c:pre_result.q[16]
result[17] <= dffpipe_83c:pre_result.q[17]
result[18] <= dffpipe_83c:pre_result.q[18]
result[19] <= dffpipe_83c:pre_result.q[19]
result[20] <= dffpipe_83c:pre_result.q[20]
result[21] <= dffpipe_83c:pre_result.q[21]


|DE2_115_CAMERA|RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult1|dffpipe_83c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
dataa[8] => mac_mult9.DATAA8
dataa[9] => mac_mult9.DATAA9
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_83c:pre_result.q[0]
result[1] <= dffpipe_83c:pre_result.q[1]
result[2] <= dffpipe_83c:pre_result.q[2]
result[3] <= dffpipe_83c:pre_result.q[3]
result[4] <= dffpipe_83c:pre_result.q[4]
result[5] <= dffpipe_83c:pre_result.q[5]
result[6] <= dffpipe_83c:pre_result.q[6]
result[7] <= dffpipe_83c:pre_result.q[7]
result[8] <= dffpipe_83c:pre_result.q[8]
result[9] <= dffpipe_83c:pre_result.q[9]
result[10] <= dffpipe_83c:pre_result.q[10]
result[11] <= dffpipe_83c:pre_result.q[11]
result[12] <= dffpipe_83c:pre_result.q[12]
result[13] <= dffpipe_83c:pre_result.q[13]
result[14] <= dffpipe_83c:pre_result.q[14]
result[15] <= dffpipe_83c:pre_result.q[15]
result[16] <= dffpipe_83c:pre_result.q[16]
result[17] <= dffpipe_83c:pre_result.q[17]
result[18] <= dffpipe_83c:pre_result.q[18]
result[19] <= dffpipe_83c:pre_result.q[19]
result[20] <= dffpipe_83c:pre_result.q[20]
result[21] <= dffpipe_83c:pre_result.q[21]


|DE2_115_CAMERA|RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult2|dffpipe_83c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
dataa[8] => mac_mult9.DATAA8
dataa[9] => mac_mult9.DATAA9
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
datab[8] => mac_mult9.DATAB8
datab[9] => mac_mult9.DATAB9
datab[10] => mac_mult9.DATAB10
datab[11] => mac_mult9.DATAB11
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_83c:pre_result.q[0]
result[1] <= dffpipe_83c:pre_result.q[1]
result[2] <= dffpipe_83c:pre_result.q[2]
result[3] <= dffpipe_83c:pre_result.q[3]
result[4] <= dffpipe_83c:pre_result.q[4]
result[5] <= dffpipe_83c:pre_result.q[5]
result[6] <= dffpipe_83c:pre_result.q[6]
result[7] <= dffpipe_83c:pre_result.q[7]
result[8] <= dffpipe_83c:pre_result.q[8]
result[9] <= dffpipe_83c:pre_result.q[9]
result[10] <= dffpipe_83c:pre_result.q[10]
result[11] <= dffpipe_83c:pre_result.q[11]
result[12] <= dffpipe_83c:pre_result.q[12]
result[13] <= dffpipe_83c:pre_result.q[13]
result[14] <= dffpipe_83c:pre_result.q[14]
result[15] <= dffpipe_83c:pre_result.q[15]
result[16] <= dffpipe_83c:pre_result.q[16]
result[17] <= dffpipe_83c:pre_result.q[17]
result[18] <= dffpipe_83c:pre_result.q[18]
result[19] <= dffpipe_83c:pre_result.q[19]
result[20] <= dffpipe_83c:pre_result.q[20]
result[21] <= dffpipe_83c:pre_result.q[21]


|DE2_115_CAMERA|RGB2YCbCr:dsp0|MAC_3:u2|altmult_add:ALTMULT_ADD_component|mult_add_am74:auto_generated|ded_mult_nh91:ded_mult3|dffpipe_83c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1
iSkin_R[0] => LessThan0.IN20
iSkin_R[0] => mVGA_R.DATAB
iSkin_R[1] => LessThan0.IN19
iSkin_R[1] => mVGA_R.DATAB
iSkin_R[2] => LessThan0.IN18
iSkin_R[2] => mVGA_R.DATAB
iSkin_R[3] => LessThan0.IN17
iSkin_R[3] => mVGA_R.DATAB
iSkin_R[4] => LessThan0.IN16
iSkin_R[4] => mVGA_R.DATAB
iSkin_R[5] => LessThan0.IN15
iSkin_R[5] => mVGA_R.DATAB
iSkin_R[6] => LessThan0.IN14
iSkin_R[6] => mVGA_R.DATAB
iSkin_R[7] => LessThan0.IN13
iSkin_R[7] => mVGA_R.DATAB
iSkin_R[8] => LessThan0.IN12
iSkin_R[8] => mVGA_R.DATAB
iSkin_R[9] => LessThan0.IN11
iSkin_R[9] => mVGA_R.DATAB
iSkin_G[0] => iSkin_G[0].IN1
iSkin_G[1] => iSkin_G[1].IN1
iSkin_G[2] => iSkin_G[2].IN1
iSkin_G[3] => iSkin_G[3].IN1
iSkin_G[4] => iSkin_G[4].IN1
iSkin_G[5] => iSkin_G[5].IN1
iSkin_G[6] => iSkin_G[6].IN1
iSkin_G[7] => iSkin_G[7].IN1
iSkin_G[8] => iSkin_G[8].IN1
iSkin_G[9] => iSkin_G[9].IN1
iSkin_B[0] => mVGA_B.DATAB
iSkin_B[1] => mVGA_B.DATAB
iSkin_B[2] => mVGA_B.DATAB
iSkin_B[3] => mVGA_B.DATAB
iSkin_B[4] => mVGA_B.DATAB
iSkin_B[5] => mVGA_B.DATAB
iSkin_B[6] => mVGA_B.DATAB
iSkin_B[7] => mVGA_B.DATAB
iSkin_B[8] => mVGA_B.DATAB
iSkin_B[9] => mVGA_B.DATAB
iMode[0] => mVGA_R.OUTPUTSELECT
iMode[0] => mVGA_R.OUTPUTSELECT
iMode[0] => mVGA_R.OUTPUTSELECT
iMode[0] => mVGA_R.OUTPUTSELECT
iMode[0] => mVGA_R.OUTPUTSELECT
iMode[0] => mVGA_R.OUTPUTSELECT
iMode[0] => mVGA_R.OUTPUTSELECT
iMode[0] => mVGA_R.OUTPUTSELECT
iMode[0] => mVGA_R.OUTPUTSELECT
iMode[0] => mVGA_R.OUTPUTSELECT
iMode[0] => mVGA_G.OUTPUTSELECT
iMode[0] => mVGA_G.OUTPUTSELECT
iMode[0] => mVGA_G.OUTPUTSELECT
iMode[0] => mVGA_G.OUTPUTSELECT
iMode[0] => mVGA_G.OUTPUTSELECT
iMode[0] => mVGA_G.OUTPUTSELECT
iMode[0] => mVGA_G.OUTPUTSELECT
iMode[0] => mVGA_G.OUTPUTSELECT
iMode[0] => mVGA_G.OUTPUTSELECT
iMode[0] => mVGA_G.OUTPUTSELECT
iMode[0] => mVGA_B.OUTPUTSELECT
iMode[0] => mVGA_B.OUTPUTSELECT
iMode[0] => mVGA_B.OUTPUTSELECT
iMode[0] => mVGA_B.OUTPUTSELECT
iMode[0] => mVGA_B.OUTPUTSELECT
iMode[0] => mVGA_B.OUTPUTSELECT
iMode[0] => mVGA_B.OUTPUTSELECT
iMode[0] => mVGA_B.OUTPUTSELECT
iMode[0] => mVGA_B.OUTPUTSELECT
iMode[0] => mVGA_B.OUTPUTSELECT
iMode[1] => mVGA_R.OUTPUTSELECT
iMode[1] => mVGA_R.OUTPUTSELECT
iMode[1] => mVGA_R.OUTPUTSELECT
iMode[1] => mVGA_R.OUTPUTSELECT
iMode[1] => mVGA_R.OUTPUTSELECT
iMode[1] => mVGA_R.OUTPUTSELECT
iMode[1] => mVGA_R.OUTPUTSELECT
iMode[1] => mVGA_R.OUTPUTSELECT
iMode[1] => mVGA_R.OUTPUTSELECT
iMode[1] => mVGA_R.OUTPUTSELECT
iMode[1] => mVGA_G.OUTPUTSELECT
iMode[1] => mVGA_G.OUTPUTSELECT
iMode[1] => mVGA_G.OUTPUTSELECT
iMode[1] => mVGA_G.OUTPUTSELECT
iMode[1] => mVGA_G.OUTPUTSELECT
iMode[1] => mVGA_G.OUTPUTSELECT
iMode[1] => mVGA_G.OUTPUTSELECT
iMode[1] => mVGA_G.OUTPUTSELECT
iMode[1] => mVGA_G.OUTPUTSELECT
iMode[1] => mVGA_G.OUTPUTSELECT
iMode[1] => mVGA_B.OUTPUTSELECT
iMode[1] => mVGA_B.OUTPUTSELECT
iMode[1] => mVGA_B.OUTPUTSELECT
iMode[1] => mVGA_B.OUTPUTSELECT
iMode[1] => mVGA_B.OUTPUTSELECT
iMode[1] => mVGA_B.OUTPUTSELECT
iMode[1] => mVGA_B.OUTPUTSELECT
iMode[1] => mVGA_B.OUTPUTSELECT
iMode[1] => mVGA_B.OUTPUTSELECT
iMode[1] => mVGA_B.OUTPUTSELECT
iMode[2] => mVGA_R.OUTPUTSELECT
iMode[2] => mVGA_R.OUTPUTSELECT
iMode[2] => mVGA_R.OUTPUTSELECT
iMode[2] => mVGA_R.OUTPUTSELECT
iMode[2] => mVGA_R.OUTPUTSELECT
iMode[2] => mVGA_R.OUTPUTSELECT
iMode[2] => mVGA_R.OUTPUTSELECT
iMode[2] => mVGA_R.OUTPUTSELECT
iMode[2] => mVGA_R.OUTPUTSELECT
iMode[2] => mVGA_R.OUTPUTSELECT
iMode[2] => mVGA_G.OUTPUTSELECT
iMode[2] => mVGA_G.OUTPUTSELECT
iMode[2] => mVGA_G.OUTPUTSELECT
iMode[2] => mVGA_G.OUTPUTSELECT
iMode[2] => mVGA_G.OUTPUTSELECT
iMode[2] => mVGA_G.OUTPUTSELECT
iMode[2] => mVGA_G.OUTPUTSELECT
iMode[2] => mVGA_G.OUTPUTSELECT
iMode[2] => mVGA_G.OUTPUTSELECT
iMode[2] => mVGA_G.OUTPUTSELECT
iMode[2] => mVGA_B.OUTPUTSELECT
iMode[2] => mVGA_B.OUTPUTSELECT
iMode[2] => mVGA_B.OUTPUTSELECT
iMode[2] => mVGA_B.OUTPUTSELECT
iMode[2] => mVGA_B.OUTPUTSELECT
iMode[2] => mVGA_B.OUTPUTSELECT
iMode[2] => mVGA_B.OUTPUTSELECT
iMode[2] => mVGA_B.OUTPUTSELECT
iMode[2] => mVGA_B.OUTPUTSELECT
iMode[2] => mVGA_B.OUTPUTSELECT
iMode[3] => mVGA_R.OUTPUTSELECT
iMode[3] => mVGA_R.OUTPUTSELECT
iMode[3] => mVGA_R.OUTPUTSELECT
iMode[3] => mVGA_R.OUTPUTSELECT
iMode[3] => mVGA_R.OUTPUTSELECT
iMode[3] => mVGA_R.OUTPUTSELECT
iMode[3] => mVGA_R.OUTPUTSELECT
iMode[3] => mVGA_R.OUTPUTSELECT
iMode[3] => mVGA_R.OUTPUTSELECT
iMode[3] => mVGA_R.OUTPUTSELECT
iMode[3] => mVGA_G.OUTPUTSELECT
iMode[3] => mVGA_G.OUTPUTSELECT
iMode[3] => mVGA_G.OUTPUTSELECT
iMode[3] => mVGA_G.OUTPUTSELECT
iMode[3] => mVGA_G.OUTPUTSELECT
iMode[3] => mVGA_G.OUTPUTSELECT
iMode[3] => mVGA_G.OUTPUTSELECT
iMode[3] => mVGA_G.OUTPUTSELECT
iMode[3] => mVGA_G.OUTPUTSELECT
iMode[3] => mVGA_G.OUTPUTSELECT
iMode[3] => mVGA_B.OUTPUTSELECT
iMode[3] => mVGA_B.OUTPUTSELECT
iMode[3] => mVGA_B.OUTPUTSELECT
iMode[3] => mVGA_B.OUTPUTSELECT
iMode[3] => mVGA_B.OUTPUTSELECT
iMode[3] => mVGA_B.OUTPUTSELECT
iMode[3] => mVGA_B.OUTPUTSELECT
iMode[3] => mVGA_B.OUTPUTSELECT
iMode[3] => mVGA_B.OUTPUTSELECT
iMode[3] => mVGA_B.OUTPUTSELECT
iRed[0] => mVGA_R.DATAA
iRed[1] => mVGA_R.DATAA
iRed[2] => mVGA_R.DATAA
iRed[3] => mVGA_R.DATAA
iRed[4] => mVGA_R.DATAA
iRed[5] => mVGA_R.DATAA
iRed[6] => mVGA_R.DATAA
iRed[7] => mVGA_R.DATAA
iRed[8] => mVGA_R.DATAA
iRed[9] => mVGA_R.DATAA
iGreen[0] => iGreen[0].IN1
iGreen[1] => iGreen[1].IN1
iGreen[2] => iGreen[2].IN1
iGreen[3] => iGreen[3].IN1
iGreen[4] => iGreen[4].IN1
iGreen[5] => iGreen[5].IN1
iGreen[6] => iGreen[6].IN1
iGreen[7] => iGreen[7].IN1
iGreen[8] => iGreen[8].IN1
iGreen[9] => iGreen[9].IN1
iBlue[0] => mVGA_B.DATAA
iBlue[1] => mVGA_B.DATAA
iBlue[2] => mVGA_B.DATAA
iBlue[3] => mVGA_B.DATAA
iBlue[4] => mVGA_B.DATAA
iBlue[5] => mVGA_B.DATAA
iBlue[6] => mVGA_B.DATAA
iBlue[7] => mVGA_B.DATAA
iBlue[8] => mVGA_B.DATAA
iBlue[9] => mVGA_B.DATAA
iThreshold[0] => iThreshold[0].IN1
iThreshold[1] => iThreshold[1].IN1
iThreshold[2] => iThreshold[2].IN1
iThreshold[3] => iThreshold[3].IN1
iThreshold[4] => iThreshold[4].IN1
iThreshold[5] => iThreshold[5].IN1
iThreshold[6] => iThreshold[6].IN1
iThreshold[7] => iThreshold[7].IN1
oRequest <= oRequest.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= oVGA_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= oVGA_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= oVGA_G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= oVGA_G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= oVGA_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= oVGA_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= oVGA_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_BLANK <= oVGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDirection[0] <= CalcHand:calc0.oDirection
oDirection[1] <= CalcHand:calc0.oDirection
oDirection[2] <= CalcHand:calc0.oDirection
oAreaEdge[0] <= CalcHand:calc0.oAreaEdge
oAreaEdge[1] <= CalcHand:calc0.oAreaEdge
oAreaEdge[2] <= CalcHand:calc0.oAreaEdge
oAreaEdge[3] <= CalcHand:calc0.oAreaEdge
iCLK => iCLK.IN3
iRST_N => iRST_N.IN3
iZOOM_MODE_SW => ~NO_FANOUT~


|DE2_115_CAMERA|VGA_Controller:u1|CalcHand:calc0
iCLK => oAreaEdge[0]~reg0.CLK
iCLK => oAreaEdge[1]~reg0.CLK
iCLK => oAreaEdge[2]~reg0.CLK
iCLK => oAreaEdge[3]~reg0.CLK
iCLK => oDirection[0]~reg0.CLK
iCLK => oDirection[1]~reg0.CLK
iCLK => oDirection[2]~reg0.CLK
iCLK => EdgePixel[0].CLK
iCLK => EdgePixel[1].CLK
iCLK => EdgePixel[2].CLK
iCLK => EdgePixel[3].CLK
iCLK => EdgePixel[4].CLK
iCLK => EdgePixel[5].CLK
iCLK => EdgePixel[6].CLK
iCLK => EdgePixel[7].CLK
iCLK => EdgePixel[8].CLK
iCLK => EdgePixel[9].CLK
iCLK => EdgePixel[10].CLK
iCLK => EdgePixel[11].CLK
iCLK => EdgePixel[12].CLK
iCLK => EdgePixel[13].CLK
iCLK => EdgePixel[14].CLK
iCLK => EdgePixel[15].CLK
iCLK => EdgePixel[16].CLK
iCLK => EdgePixel[17].CLK
iCLK => skincount[6][0].CLK
iCLK => skincount[6][1].CLK
iCLK => skincount[6][2].CLK
iCLK => skincount[6][3].CLK
iCLK => skincount[6][4].CLK
iCLK => skincount[6][5].CLK
iCLK => skincount[6][6].CLK
iCLK => skincount[6][7].CLK
iCLK => skincount[6][8].CLK
iCLK => skincount[6][9].CLK
iCLK => skincount[6][10].CLK
iCLK => skincount[6][11].CLK
iCLK => skincount[6][12].CLK
iCLK => skincount[6][13].CLK
iCLK => skincount[6][14].CLK
iCLK => skincount[6][15].CLK
iCLK => skincount[6][16].CLK
iCLK => skincount[6][17].CLK
iCLK => skincount[5][0].CLK
iCLK => skincount[5][1].CLK
iCLK => skincount[5][2].CLK
iCLK => skincount[5][3].CLK
iCLK => skincount[5][4].CLK
iCLK => skincount[5][5].CLK
iCLK => skincount[5][6].CLK
iCLK => skincount[5][7].CLK
iCLK => skincount[5][8].CLK
iCLK => skincount[5][9].CLK
iCLK => skincount[5][10].CLK
iCLK => skincount[5][11].CLK
iCLK => skincount[5][12].CLK
iCLK => skincount[5][13].CLK
iCLK => skincount[5][14].CLK
iCLK => skincount[5][15].CLK
iCLK => skincount[5][16].CLK
iCLK => skincount[5][17].CLK
iCLK => skincount[4][0].CLK
iCLK => skincount[4][1].CLK
iCLK => skincount[4][2].CLK
iCLK => skincount[4][3].CLK
iCLK => skincount[4][4].CLK
iCLK => skincount[4][5].CLK
iCLK => skincount[4][6].CLK
iCLK => skincount[4][7].CLK
iCLK => skincount[4][8].CLK
iCLK => skincount[4][9].CLK
iCLK => skincount[4][10].CLK
iCLK => skincount[4][11].CLK
iCLK => skincount[4][12].CLK
iCLK => skincount[4][13].CLK
iCLK => skincount[4][14].CLK
iCLK => skincount[4][15].CLK
iCLK => skincount[4][16].CLK
iCLK => skincount[4][17].CLK
iCLK => skincount[3][0].CLK
iCLK => skincount[3][1].CLK
iCLK => skincount[3][2].CLK
iCLK => skincount[3][3].CLK
iCLK => skincount[3][4].CLK
iCLK => skincount[3][5].CLK
iCLK => skincount[3][6].CLK
iCLK => skincount[3][7].CLK
iCLK => skincount[3][8].CLK
iCLK => skincount[3][9].CLK
iCLK => skincount[3][10].CLK
iCLK => skincount[3][11].CLK
iCLK => skincount[3][12].CLK
iCLK => skincount[3][13].CLK
iCLK => skincount[3][14].CLK
iCLK => skincount[3][15].CLK
iCLK => skincount[3][16].CLK
iCLK => skincount[3][17].CLK
iCLK => skincount[2][0].CLK
iCLK => skincount[2][1].CLK
iCLK => skincount[2][2].CLK
iCLK => skincount[2][3].CLK
iCLK => skincount[2][4].CLK
iCLK => skincount[2][5].CLK
iCLK => skincount[2][6].CLK
iCLK => skincount[2][7].CLK
iCLK => skincount[2][8].CLK
iCLK => skincount[2][9].CLK
iCLK => skincount[2][10].CLK
iCLK => skincount[2][11].CLK
iCLK => skincount[2][12].CLK
iCLK => skincount[2][13].CLK
iCLK => skincount[2][14].CLK
iCLK => skincount[2][15].CLK
iCLK => skincount[2][16].CLK
iCLK => skincount[2][17].CLK
iCLK => skincount[1][0].CLK
iCLK => skincount[1][1].CLK
iCLK => skincount[1][2].CLK
iCLK => skincount[1][3].CLK
iCLK => skincount[1][4].CLK
iCLK => skincount[1][5].CLK
iCLK => skincount[1][6].CLK
iCLK => skincount[1][7].CLK
iCLK => skincount[1][8].CLK
iCLK => skincount[1][9].CLK
iCLK => skincount[1][10].CLK
iCLK => skincount[1][11].CLK
iCLK => skincount[1][12].CLK
iCLK => skincount[1][13].CLK
iCLK => skincount[1][14].CLK
iCLK => skincount[1][15].CLK
iCLK => skincount[1][16].CLK
iCLK => skincount[1][17].CLK
iCLK => skincount[0][0].CLK
iCLK => skincount[0][1].CLK
iCLK => skincount[0][2].CLK
iCLK => skincount[0][3].CLK
iCLK => skincount[0][4].CLK
iCLK => skincount[0][5].CLK
iCLK => skincount[0][6].CLK
iCLK => skincount[0][7].CLK
iCLK => skincount[0][8].CLK
iCLK => skincount[0][9].CLK
iCLK => skincount[0][10].CLK
iCLK => skincount[0][11].CLK
iCLK => skincount[0][12].CLK
iCLK => skincount[0][13].CLK
iCLK => skincount[0][14].CLK
iCLK => skincount[0][15].CLK
iCLK => skincount[0][16].CLK
iCLK => skincount[0][17].CLK
iRST_N => EdgePixel[0].ACLR
iRST_N => EdgePixel[1].ACLR
iRST_N => EdgePixel[2].ACLR
iRST_N => EdgePixel[3].ACLR
iRST_N => EdgePixel[4].ACLR
iRST_N => EdgePixel[5].ACLR
iRST_N => EdgePixel[6].ACLR
iRST_N => EdgePixel[7].ACLR
iRST_N => EdgePixel[8].ACLR
iRST_N => EdgePixel[9].ACLR
iRST_N => EdgePixel[10].ACLR
iRST_N => EdgePixel[11].ACLR
iRST_N => EdgePixel[12].ACLR
iRST_N => EdgePixel[13].ACLR
iRST_N => EdgePixel[14].ACLR
iRST_N => EdgePixel[15].ACLR
iRST_N => EdgePixel[16].ACLR
iRST_N => EdgePixel[17].ACLR
iRST_N => skincount[6][0].ACLR
iRST_N => skincount[6][1].ACLR
iRST_N => skincount[6][2].ACLR
iRST_N => skincount[6][3].ACLR
iRST_N => skincount[6][4].ACLR
iRST_N => skincount[6][5].ACLR
iRST_N => skincount[6][6].ACLR
iRST_N => skincount[6][7].ACLR
iRST_N => skincount[6][8].ACLR
iRST_N => skincount[6][9].ACLR
iRST_N => skincount[6][10].ACLR
iRST_N => skincount[6][11].ACLR
iRST_N => skincount[6][12].ACLR
iRST_N => skincount[6][13].ACLR
iRST_N => skincount[6][14].ACLR
iRST_N => skincount[6][15].ACLR
iRST_N => skincount[6][16].ACLR
iRST_N => skincount[6][17].ACLR
iRST_N => skincount[5][0].ACLR
iRST_N => skincount[5][1].ACLR
iRST_N => skincount[5][2].ACLR
iRST_N => skincount[5][3].ACLR
iRST_N => skincount[5][4].ACLR
iRST_N => skincount[5][5].ACLR
iRST_N => skincount[5][6].ACLR
iRST_N => skincount[5][7].ACLR
iRST_N => skincount[5][8].ACLR
iRST_N => skincount[5][9].ACLR
iRST_N => skincount[5][10].ACLR
iRST_N => skincount[5][11].ACLR
iRST_N => skincount[5][12].ACLR
iRST_N => skincount[5][13].ACLR
iRST_N => skincount[5][14].ACLR
iRST_N => skincount[5][15].ACLR
iRST_N => skincount[5][16].ACLR
iRST_N => skincount[5][17].ACLR
iRST_N => skincount[4][0].ACLR
iRST_N => skincount[4][1].ACLR
iRST_N => skincount[4][2].ACLR
iRST_N => skincount[4][3].ACLR
iRST_N => skincount[4][4].ACLR
iRST_N => skincount[4][5].ACLR
iRST_N => skincount[4][6].ACLR
iRST_N => skincount[4][7].ACLR
iRST_N => skincount[4][8].ACLR
iRST_N => skincount[4][9].ACLR
iRST_N => skincount[4][10].ACLR
iRST_N => skincount[4][11].ACLR
iRST_N => skincount[4][12].ACLR
iRST_N => skincount[4][13].ACLR
iRST_N => skincount[4][14].ACLR
iRST_N => skincount[4][15].ACLR
iRST_N => skincount[4][16].ACLR
iRST_N => skincount[4][17].ACLR
iRST_N => skincount[3][0].ACLR
iRST_N => skincount[3][1].ACLR
iRST_N => skincount[3][2].ACLR
iRST_N => skincount[3][3].ACLR
iRST_N => skincount[3][4].ACLR
iRST_N => skincount[3][5].ACLR
iRST_N => skincount[3][6].ACLR
iRST_N => skincount[3][7].ACLR
iRST_N => skincount[3][8].ACLR
iRST_N => skincount[3][9].ACLR
iRST_N => skincount[3][10].ACLR
iRST_N => skincount[3][11].ACLR
iRST_N => skincount[3][12].ACLR
iRST_N => skincount[3][13].ACLR
iRST_N => skincount[3][14].ACLR
iRST_N => skincount[3][15].ACLR
iRST_N => skincount[3][16].ACLR
iRST_N => skincount[3][17].ACLR
iRST_N => skincount[2][0].ACLR
iRST_N => skincount[2][1].ACLR
iRST_N => skincount[2][2].ACLR
iRST_N => skincount[2][3].ACLR
iRST_N => skincount[2][4].ACLR
iRST_N => skincount[2][5].ACLR
iRST_N => skincount[2][6].ACLR
iRST_N => skincount[2][7].ACLR
iRST_N => skincount[2][8].ACLR
iRST_N => skincount[2][9].ACLR
iRST_N => skincount[2][10].ACLR
iRST_N => skincount[2][11].ACLR
iRST_N => skincount[2][12].ACLR
iRST_N => skincount[2][13].ACLR
iRST_N => skincount[2][14].ACLR
iRST_N => skincount[2][15].ACLR
iRST_N => skincount[2][16].ACLR
iRST_N => skincount[2][17].ACLR
iRST_N => skincount[1][0].ACLR
iRST_N => skincount[1][1].ACLR
iRST_N => skincount[1][2].ACLR
iRST_N => skincount[1][3].ACLR
iRST_N => skincount[1][4].ACLR
iRST_N => skincount[1][5].ACLR
iRST_N => skincount[1][6].ACLR
iRST_N => skincount[1][7].ACLR
iRST_N => skincount[1][8].ACLR
iRST_N => skincount[1][9].ACLR
iRST_N => skincount[1][10].ACLR
iRST_N => skincount[1][11].ACLR
iRST_N => skincount[1][12].ACLR
iRST_N => skincount[1][13].ACLR
iRST_N => skincount[1][14].ACLR
iRST_N => skincount[1][15].ACLR
iRST_N => skincount[1][16].ACLR
iRST_N => skincount[1][17].ACLR
iRST_N => skincount[0][0].ACLR
iRST_N => skincount[0][1].ACLR
iRST_N => skincount[0][2].ACLR
iRST_N => skincount[0][3].ACLR
iRST_N => skincount[0][4].ACLR
iRST_N => skincount[0][5].ACLR
iRST_N => skincount[0][6].ACLR
iRST_N => skincount[0][7].ACLR
iRST_N => skincount[0][8].ACLR
iRST_N => skincount[0][9].ACLR
iRST_N => skincount[0][10].ACLR
iRST_N => skincount[0][11].ACLR
iRST_N => skincount[0][12].ACLR
iRST_N => skincount[0][13].ACLR
iRST_N => skincount[0][14].ACLR
iRST_N => skincount[0][15].ACLR
iRST_N => skincount[0][16].ACLR
iRST_N => skincount[0][17].ACLR
iRST_N => oDirection[0]~reg0.PRESET
iRST_N => oDirection[1]~reg0.PRESET
iRST_N => oDirection[2]~reg0.ACLR
iRST_N => oAreaEdge[0]~reg0.ACLR
iRST_N => oAreaEdge[1]~reg0.ACLR
iRST_N => oAreaEdge[2]~reg0.ACLR
iRST_N => oAreaEdge[3]~reg0.ACLR
iH_Cont[0] => LessThan2.IN26
iH_Cont[0] => LessThan3.IN26
iH_Cont[0] => LessThan5.IN64
iH_Cont[0] => LessThan6.IN64
iH_Cont[0] => LessThan7.IN64
iH_Cont[0] => LessThan8.IN64
iH_Cont[0] => LessThan9.IN64
iH_Cont[0] => LessThan10.IN64
iH_Cont[0] => LessThan11.IN64
iH_Cont[0] => Equal1.IN8
iH_Cont[1] => LessThan2.IN25
iH_Cont[1] => LessThan3.IN25
iH_Cont[1] => LessThan5.IN63
iH_Cont[1] => LessThan6.IN63
iH_Cont[1] => LessThan7.IN63
iH_Cont[1] => LessThan8.IN63
iH_Cont[1] => LessThan9.IN63
iH_Cont[1] => LessThan10.IN63
iH_Cont[1] => LessThan11.IN63
iH_Cont[1] => Equal1.IN7
iH_Cont[2] => LessThan2.IN24
iH_Cont[2] => LessThan3.IN24
iH_Cont[2] => LessThan5.IN62
iH_Cont[2] => LessThan6.IN62
iH_Cont[2] => LessThan7.IN62
iH_Cont[2] => LessThan8.IN62
iH_Cont[2] => LessThan9.IN62
iH_Cont[2] => LessThan10.IN62
iH_Cont[2] => LessThan11.IN62
iH_Cont[2] => Equal1.IN6
iH_Cont[3] => LessThan2.IN23
iH_Cont[3] => LessThan3.IN23
iH_Cont[3] => Add6.IN20
iH_Cont[3] => Equal1.IN31
iH_Cont[4] => LessThan2.IN22
iH_Cont[4] => LessThan3.IN22
iH_Cont[4] => Add6.IN19
iH_Cont[4] => Equal1.IN5
iH_Cont[5] => LessThan2.IN21
iH_Cont[5] => LessThan3.IN21
iH_Cont[5] => Add6.IN18
iH_Cont[5] => Equal1.IN4
iH_Cont[6] => LessThan2.IN20
iH_Cont[6] => LessThan3.IN20
iH_Cont[6] => Add6.IN17
iH_Cont[6] => Equal1.IN3
iH_Cont[7] => LessThan2.IN19
iH_Cont[7] => LessThan3.IN19
iH_Cont[7] => Add6.IN16
iH_Cont[7] => Equal1.IN2
iH_Cont[8] => LessThan2.IN18
iH_Cont[8] => LessThan3.IN18
iH_Cont[8] => Add6.IN15
iH_Cont[8] => Equal1.IN1
iH_Cont[9] => LessThan2.IN17
iH_Cont[9] => LessThan3.IN17
iH_Cont[9] => Add6.IN14
iH_Cont[9] => Equal1.IN0
iH_Cont[10] => LessThan2.IN16
iH_Cont[10] => LessThan3.IN16
iH_Cont[10] => Add6.IN13
iH_Cont[10] => Equal1.IN30
iH_Cont[11] => LessThan2.IN15
iH_Cont[11] => LessThan3.IN15
iH_Cont[11] => Add6.IN12
iH_Cont[11] => Equal1.IN29
iH_Cont[12] => LessThan2.IN14
iH_Cont[12] => LessThan3.IN14
iH_Cont[12] => Add6.IN11
iH_Cont[12] => Equal1.IN28
iV_Cont[0] => LessThan0.IN26
iV_Cont[0] => LessThan1.IN26
iV_Cont[0] => Equal0.IN31
iV_Cont[1] => LessThan0.IN25
iV_Cont[1] => LessThan1.IN25
iV_Cont[1] => Equal0.IN4
iV_Cont[2] => LessThan0.IN24
iV_Cont[2] => LessThan1.IN24
iV_Cont[2] => Equal0.IN30
iV_Cont[3] => LessThan0.IN23
iV_Cont[3] => LessThan1.IN23
iV_Cont[3] => Equal0.IN29
iV_Cont[4] => LessThan0.IN22
iV_Cont[4] => LessThan1.IN22
iV_Cont[4] => Equal0.IN3
iV_Cont[5] => LessThan0.IN21
iV_Cont[5] => LessThan1.IN21
iV_Cont[5] => Equal0.IN2
iV_Cont[6] => LessThan0.IN20
iV_Cont[6] => LessThan1.IN20
iV_Cont[6] => Equal0.IN1
iV_Cont[7] => LessThan0.IN19
iV_Cont[7] => LessThan1.IN19
iV_Cont[7] => Equal0.IN28
iV_Cont[8] => LessThan0.IN18
iV_Cont[8] => LessThan1.IN18
iV_Cont[8] => Equal0.IN27
iV_Cont[9] => LessThan0.IN17
iV_Cont[9] => LessThan1.IN17
iV_Cont[9] => Equal0.IN0
iV_Cont[10] => LessThan0.IN16
iV_Cont[10] => LessThan1.IN16
iV_Cont[10] => Equal0.IN26
iV_Cont[11] => LessThan0.IN15
iV_Cont[11] => LessThan1.IN15
iV_Cont[11] => Equal0.IN25
iV_Cont[12] => LessThan0.IN14
iV_Cont[12] => LessThan1.IN14
iV_Cont[12] => Equal0.IN24
iColorVal[0] => LessThan4.IN20
iColorVal[1] => LessThan4.IN19
iColorVal[2] => LessThan4.IN18
iColorVal[3] => LessThan4.IN17
iColorVal[4] => LessThan4.IN16
iColorVal[5] => LessThan4.IN15
iColorVal[6] => LessThan4.IN14
iColorVal[7] => LessThan4.IN13
iColorVal[8] => LessThan4.IN12
iColorVal[9] => LessThan4.IN11
iEdgeVal[0] => LessThan12.IN20
iEdgeVal[1] => LessThan12.IN19
iEdgeVal[2] => LessThan12.IN18
iEdgeVal[3] => LessThan12.IN17
iEdgeVal[4] => LessThan12.IN16
iEdgeVal[5] => LessThan12.IN15
iEdgeVal[6] => LessThan12.IN14
iEdgeVal[7] => LessThan12.IN13
iEdgeVal[8] => LessThan12.IN12
iEdgeVal[9] => LessThan12.IN11
oDirection[0] <= oDirection[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDirection[1] <= oDirection[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oDirection[2] <= oDirection[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAreaEdge[0] <= oAreaEdge[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAreaEdge[1] <= oAreaEdge[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAreaEdge[2] <= oAreaEdge[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oAreaEdge[3] <= oAreaEdge[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0
iCLK => iCLK.IN9
iRST_N => iRST_N.IN1
idata[0] => ~NO_FANOUT~
idata[1] => ~NO_FANOUT~
idata[2] => idata[2].IN1
idata[3] => idata[3].IN1
idata[4] => idata[4].IN1
idata[5] => idata[5].IN1
idata[6] => idata[6].IN1
idata[7] => idata[7].IN1
idata[8] => idata[8].IN1
idata[9] => idata[9].IN1
iDVAL => iDVAL.IN1
iThreshold[0] => LessThan0.IN8
iThreshold[1] => LessThan0.IN7
iThreshold[2] => LessThan0.IN6
iThreshold[3] => LessThan0.IN5
iThreshold[4] => LessThan0.IN4
iThreshold[5] => LessThan0.IN3
iThreshold[6] => LessThan0.IN2
iThreshold[7] => LessThan0.IN1
odata[0] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
odata[1] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
odata[2] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
odata[3] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
odata[4] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
odata[5] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
odata[6] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
odata[7] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
odata[8] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
odata[9] <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0
iCLK => iCLK.IN1
iRST_N => _.IN1
iCLKen => iCLKen.IN1
idata[0] => idata[0].IN1
idata[1] => idata[1].IN1
idata[2] => idata[2].IN1
idata[3] => idata[3].IN1
idata[4] => idata[4].IN1
idata[5] => idata[5].IN1
idata[6] => idata[6].IN1
idata[7] => idata[7].IN1
oRow0[0] <= Sobel_Line_Buffer:buf0.taps1x
oRow0[1] <= Sobel_Line_Buffer:buf0.taps1x
oRow0[2] <= Sobel_Line_Buffer:buf0.taps1x
oRow0[3] <= Sobel_Line_Buffer:buf0.taps1x
oRow0[4] <= Sobel_Line_Buffer:buf0.taps1x
oRow0[5] <= Sobel_Line_Buffer:buf0.taps1x
oRow0[6] <= Sobel_Line_Buffer:buf0.taps1x
oRow0[7] <= Sobel_Line_Buffer:buf0.taps1x
oRow1[0] <= Sobel_Line_Buffer:buf0.taps0x
oRow1[1] <= Sobel_Line_Buffer:buf0.taps0x
oRow1[2] <= Sobel_Line_Buffer:buf0.taps0x
oRow1[3] <= Sobel_Line_Buffer:buf0.taps0x
oRow1[4] <= Sobel_Line_Buffer:buf0.taps0x
oRow1[5] <= Sobel_Line_Buffer:buf0.taps0x
oRow1[6] <= Sobel_Line_Buffer:buf0.taps0x
oRow1[7] <= Sobel_Line_Buffer:buf0.taps0x
oRow2[0] <= idata[0].DB_MAX_OUTPUT_PORT_TYPE
oRow2[1] <= idata[1].DB_MAX_OUTPUT_PORT_TYPE
oRow2[2] <= idata[2].DB_MAX_OUTPUT_PORT_TYPE
oRow2[3] <= idata[3].DB_MAX_OUTPUT_PORT_TYPE
oRow2[4] <= idata[4].DB_MAX_OUTPUT_PORT_TYPE
oRow2[5] <= idata[5].DB_MAX_OUTPUT_PORT_TYPE
oRow2[6] <= idata[6].DB_MAX_OUTPUT_PORT_TYPE
oRow2[7] <= idata[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_oj01:auto_generated.shiftin[0]
shiftin[1] => shift_taps_oj01:auto_generated.shiftin[1]
shiftin[2] => shift_taps_oj01:auto_generated.shiftin[2]
shiftin[3] => shift_taps_oj01:auto_generated.shiftin[3]
shiftin[4] => shift_taps_oj01:auto_generated.shiftin[4]
shiftin[5] => shift_taps_oj01:auto_generated.shiftin[5]
shiftin[6] => shift_taps_oj01:auto_generated.shiftin[6]
shiftin[7] => shift_taps_oj01:auto_generated.shiftin[7]
clock => shift_taps_oj01:auto_generated.clock
clken => shift_taps_oj01:auto_generated.clken
shiftout[0] <= shift_taps_oj01:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_oj01:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_oj01:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_oj01:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_oj01:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_oj01:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_oj01:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_oj01:auto_generated.shiftout[7]
taps[0] <= shift_taps_oj01:auto_generated.taps[0]
taps[1] <= shift_taps_oj01:auto_generated.taps[1]
taps[2] <= shift_taps_oj01:auto_generated.taps[2]
taps[3] <= shift_taps_oj01:auto_generated.taps[3]
taps[4] <= shift_taps_oj01:auto_generated.taps[4]
taps[5] <= shift_taps_oj01:auto_generated.taps[5]
taps[6] <= shift_taps_oj01:auto_generated.taps[6]
taps[7] <= shift_taps_oj01:auto_generated.taps[7]
taps[8] <= shift_taps_oj01:auto_generated.taps[8]
taps[9] <= shift_taps_oj01:auto_generated.taps[9]
taps[10] <= shift_taps_oj01:auto_generated.taps[10]
taps[11] <= shift_taps_oj01:auto_generated.taps[11]
taps[12] <= shift_taps_oj01:auto_generated.taps[12]
taps[13] <= shift_taps_oj01:auto_generated.taps[13]
taps[14] <= shift_taps_oj01:auto_generated.taps[14]
taps[15] <= shift_taps_oj01:auto_generated.taps[15]
taps[16] <= shift_taps_oj01:auto_generated.taps[16]
taps[17] <= shift_taps_oj01:auto_generated.taps[17]
taps[18] <= shift_taps_oj01:auto_generated.taps[18]
taps[19] <= shift_taps_oj01:auto_generated.taps[19]
taps[20] <= shift_taps_oj01:auto_generated.taps[20]
taps[21] <= shift_taps_oj01:auto_generated.taps[21]
taps[22] <= shift_taps_oj01:auto_generated.taps[22]
taps[23] <= shift_taps_oj01:auto_generated.taps[23]
aclr => shift_taps_oj01:auto_generated.aclr


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated
aclr => dffe4.IN0
aclr => cntr_0eh:cntr3.aset
clken => altsyncram_bdd1:altsyncram2.clocken0
clken => cntr_auf:cntr1.clk_en
clken => cntr_0eh:cntr3.clk_en
clken => dffe4.ENA
clock => altsyncram_bdd1:altsyncram2.clock0
clock => cntr_auf:cntr1.clock
clock => cntr_0eh:cntr3.clock
clock => dffe4.CLK
shiftin[0] => altsyncram_bdd1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_bdd1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_bdd1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_bdd1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_bdd1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_bdd1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_bdd1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_bdd1:altsyncram2.data_a[7]
shiftout[0] <= altsyncram_bdd1:altsyncram2.q_b[16]
shiftout[1] <= altsyncram_bdd1:altsyncram2.q_b[17]
shiftout[2] <= altsyncram_bdd1:altsyncram2.q_b[18]
shiftout[3] <= altsyncram_bdd1:altsyncram2.q_b[19]
shiftout[4] <= altsyncram_bdd1:altsyncram2.q_b[20]
shiftout[5] <= altsyncram_bdd1:altsyncram2.q_b[21]
shiftout[6] <= altsyncram_bdd1:altsyncram2.q_b[22]
shiftout[7] <= altsyncram_bdd1:altsyncram2.q_b[23]
taps[0] <= altsyncram_bdd1:altsyncram2.q_b[0]
taps[1] <= altsyncram_bdd1:altsyncram2.q_b[1]
taps[2] <= altsyncram_bdd1:altsyncram2.q_b[2]
taps[3] <= altsyncram_bdd1:altsyncram2.q_b[3]
taps[4] <= altsyncram_bdd1:altsyncram2.q_b[4]
taps[5] <= altsyncram_bdd1:altsyncram2.q_b[5]
taps[6] <= altsyncram_bdd1:altsyncram2.q_b[6]
taps[7] <= altsyncram_bdd1:altsyncram2.q_b[7]
taps[8] <= altsyncram_bdd1:altsyncram2.q_b[8]
taps[9] <= altsyncram_bdd1:altsyncram2.q_b[9]
taps[10] <= altsyncram_bdd1:altsyncram2.q_b[10]
taps[11] <= altsyncram_bdd1:altsyncram2.q_b[11]
taps[12] <= altsyncram_bdd1:altsyncram2.q_b[12]
taps[13] <= altsyncram_bdd1:altsyncram2.q_b[13]
taps[14] <= altsyncram_bdd1:altsyncram2.q_b[14]
taps[15] <= altsyncram_bdd1:altsyncram2.q_b[15]
taps[16] <= altsyncram_bdd1:altsyncram2.q_b[16]
taps[17] <= altsyncram_bdd1:altsyncram2.q_b[17]
taps[18] <= altsyncram_bdd1:altsyncram2.q_b[18]
taps[19] <= altsyncram_bdd1:altsyncram2.q_b[19]
taps[20] <= altsyncram_bdd1:altsyncram2.q_b[20]
taps[21] <= altsyncram_bdd1:altsyncram2.q_b[21]
taps[22] <= altsyncram_bdd1:altsyncram2.q_b[22]
taps[23] <= altsyncram_bdd1:altsyncram2.q_b[23]


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2
aclr0 => ram_block5a0.CLR0
aclr0 => ram_block5a1.CLR0
aclr0 => ram_block5a2.CLR0
aclr0 => ram_block5a3.CLR0
aclr0 => ram_block5a4.CLR0
aclr0 => ram_block5a5.CLR0
aclr0 => ram_block5a6.CLR0
aclr0 => ram_block5a7.CLR0
aclr0 => ram_block5a8.CLR0
aclr0 => ram_block5a9.CLR0
aclr0 => ram_block5a10.CLR0
aclr0 => ram_block5a11.CLR0
aclr0 => ram_block5a12.CLR0
aclr0 => ram_block5a13.CLR0
aclr0 => ram_block5a14.CLR0
aclr0 => ram_block5a15.CLR0
aclr0 => ram_block5a16.CLR0
aclr0 => ram_block5a17.CLR0
aclr0 => ram_block5a18.CLR0
aclr0 => ram_block5a19.CLR0
aclr0 => ram_block5a20.CLR0
aclr0 => ram_block5a21.CLR0
aclr0 => ram_block5a22.CLR0
aclr0 => ram_block5a23.CLR0
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[0] => ram_block5a20.PORTAADDR
address_a[0] => ram_block5a21.PORTAADDR
address_a[0] => ram_block5a22.PORTAADDR
address_a[0] => ram_block5a23.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[1] => ram_block5a20.PORTAADDR1
address_a[1] => ram_block5a21.PORTAADDR1
address_a[1] => ram_block5a22.PORTAADDR1
address_a[1] => ram_block5a23.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[2] => ram_block5a20.PORTAADDR2
address_a[2] => ram_block5a21.PORTAADDR2
address_a[2] => ram_block5a22.PORTAADDR2
address_a[2] => ram_block5a23.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[3] => ram_block5a20.PORTAADDR3
address_a[3] => ram_block5a21.PORTAADDR3
address_a[3] => ram_block5a22.PORTAADDR3
address_a[3] => ram_block5a23.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[4] => ram_block5a19.PORTAADDR4
address_a[4] => ram_block5a20.PORTAADDR4
address_a[4] => ram_block5a21.PORTAADDR4
address_a[4] => ram_block5a22.PORTAADDR4
address_a[4] => ram_block5a23.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[5] => ram_block5a19.PORTAADDR5
address_a[5] => ram_block5a20.PORTAADDR5
address_a[5] => ram_block5a21.PORTAADDR5
address_a[5] => ram_block5a22.PORTAADDR5
address_a[5] => ram_block5a23.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[6] => ram_block5a19.PORTAADDR6
address_a[6] => ram_block5a20.PORTAADDR6
address_a[6] => ram_block5a21.PORTAADDR6
address_a[6] => ram_block5a22.PORTAADDR6
address_a[6] => ram_block5a23.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_a[7] => ram_block5a19.PORTAADDR7
address_a[7] => ram_block5a20.PORTAADDR7
address_a[7] => ram_block5a21.PORTAADDR7
address_a[7] => ram_block5a22.PORTAADDR7
address_a[7] => ram_block5a23.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[8] => ram_block5a3.PORTAADDR8
address_a[8] => ram_block5a4.PORTAADDR8
address_a[8] => ram_block5a5.PORTAADDR8
address_a[8] => ram_block5a6.PORTAADDR8
address_a[8] => ram_block5a7.PORTAADDR8
address_a[8] => ram_block5a8.PORTAADDR8
address_a[8] => ram_block5a9.PORTAADDR8
address_a[8] => ram_block5a10.PORTAADDR8
address_a[8] => ram_block5a11.PORTAADDR8
address_a[8] => ram_block5a12.PORTAADDR8
address_a[8] => ram_block5a13.PORTAADDR8
address_a[8] => ram_block5a14.PORTAADDR8
address_a[8] => ram_block5a15.PORTAADDR8
address_a[8] => ram_block5a16.PORTAADDR8
address_a[8] => ram_block5a17.PORTAADDR8
address_a[8] => ram_block5a18.PORTAADDR8
address_a[8] => ram_block5a19.PORTAADDR8
address_a[8] => ram_block5a20.PORTAADDR8
address_a[8] => ram_block5a21.PORTAADDR8
address_a[8] => ram_block5a22.PORTAADDR8
address_a[8] => ram_block5a23.PORTAADDR8
address_a[9] => ram_block5a0.PORTAADDR9
address_a[9] => ram_block5a1.PORTAADDR9
address_a[9] => ram_block5a2.PORTAADDR9
address_a[9] => ram_block5a3.PORTAADDR9
address_a[9] => ram_block5a4.PORTAADDR9
address_a[9] => ram_block5a5.PORTAADDR9
address_a[9] => ram_block5a6.PORTAADDR9
address_a[9] => ram_block5a7.PORTAADDR9
address_a[9] => ram_block5a8.PORTAADDR9
address_a[9] => ram_block5a9.PORTAADDR9
address_a[9] => ram_block5a10.PORTAADDR9
address_a[9] => ram_block5a11.PORTAADDR9
address_a[9] => ram_block5a12.PORTAADDR9
address_a[9] => ram_block5a13.PORTAADDR9
address_a[9] => ram_block5a14.PORTAADDR9
address_a[9] => ram_block5a15.PORTAADDR9
address_a[9] => ram_block5a16.PORTAADDR9
address_a[9] => ram_block5a17.PORTAADDR9
address_a[9] => ram_block5a18.PORTAADDR9
address_a[9] => ram_block5a19.PORTAADDR9
address_a[9] => ram_block5a20.PORTAADDR9
address_a[9] => ram_block5a21.PORTAADDR9
address_a[9] => ram_block5a22.PORTAADDR9
address_a[9] => ram_block5a23.PORTAADDR9
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[0] => ram_block5a20.PORTBADDR
address_b[0] => ram_block5a21.PORTBADDR
address_b[0] => ram_block5a22.PORTBADDR
address_b[0] => ram_block5a23.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[1] => ram_block5a20.PORTBADDR1
address_b[1] => ram_block5a21.PORTBADDR1
address_b[1] => ram_block5a22.PORTBADDR1
address_b[1] => ram_block5a23.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[2] => ram_block5a20.PORTBADDR2
address_b[2] => ram_block5a21.PORTBADDR2
address_b[2] => ram_block5a22.PORTBADDR2
address_b[2] => ram_block5a23.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[3] => ram_block5a20.PORTBADDR3
address_b[3] => ram_block5a21.PORTBADDR3
address_b[3] => ram_block5a22.PORTBADDR3
address_b[3] => ram_block5a23.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[4] => ram_block5a19.PORTBADDR4
address_b[4] => ram_block5a20.PORTBADDR4
address_b[4] => ram_block5a21.PORTBADDR4
address_b[4] => ram_block5a22.PORTBADDR4
address_b[4] => ram_block5a23.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[5] => ram_block5a19.PORTBADDR5
address_b[5] => ram_block5a20.PORTBADDR5
address_b[5] => ram_block5a21.PORTBADDR5
address_b[5] => ram_block5a22.PORTBADDR5
address_b[5] => ram_block5a23.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[6] => ram_block5a19.PORTBADDR6
address_b[6] => ram_block5a20.PORTBADDR6
address_b[6] => ram_block5a21.PORTBADDR6
address_b[6] => ram_block5a22.PORTBADDR6
address_b[6] => ram_block5a23.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
address_b[7] => ram_block5a19.PORTBADDR7
address_b[7] => ram_block5a20.PORTBADDR7
address_b[7] => ram_block5a21.PORTBADDR7
address_b[7] => ram_block5a22.PORTBADDR7
address_b[7] => ram_block5a23.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[8] => ram_block5a3.PORTBADDR8
address_b[8] => ram_block5a4.PORTBADDR8
address_b[8] => ram_block5a5.PORTBADDR8
address_b[8] => ram_block5a6.PORTBADDR8
address_b[8] => ram_block5a7.PORTBADDR8
address_b[8] => ram_block5a8.PORTBADDR8
address_b[8] => ram_block5a9.PORTBADDR8
address_b[8] => ram_block5a10.PORTBADDR8
address_b[8] => ram_block5a11.PORTBADDR8
address_b[8] => ram_block5a12.PORTBADDR8
address_b[8] => ram_block5a13.PORTBADDR8
address_b[8] => ram_block5a14.PORTBADDR8
address_b[8] => ram_block5a15.PORTBADDR8
address_b[8] => ram_block5a16.PORTBADDR8
address_b[8] => ram_block5a17.PORTBADDR8
address_b[8] => ram_block5a18.PORTBADDR8
address_b[8] => ram_block5a19.PORTBADDR8
address_b[8] => ram_block5a20.PORTBADDR8
address_b[8] => ram_block5a21.PORTBADDR8
address_b[8] => ram_block5a22.PORTBADDR8
address_b[8] => ram_block5a23.PORTBADDR8
address_b[9] => ram_block5a0.PORTBADDR9
address_b[9] => ram_block5a1.PORTBADDR9
address_b[9] => ram_block5a2.PORTBADDR9
address_b[9] => ram_block5a3.PORTBADDR9
address_b[9] => ram_block5a4.PORTBADDR9
address_b[9] => ram_block5a5.PORTBADDR9
address_b[9] => ram_block5a6.PORTBADDR9
address_b[9] => ram_block5a7.PORTBADDR9
address_b[9] => ram_block5a8.PORTBADDR9
address_b[9] => ram_block5a9.PORTBADDR9
address_b[9] => ram_block5a10.PORTBADDR9
address_b[9] => ram_block5a11.PORTBADDR9
address_b[9] => ram_block5a12.PORTBADDR9
address_b[9] => ram_block5a13.PORTBADDR9
address_b[9] => ram_block5a14.PORTBADDR9
address_b[9] => ram_block5a15.PORTBADDR9
address_b[9] => ram_block5a16.PORTBADDR9
address_b[9] => ram_block5a17.PORTBADDR9
address_b[9] => ram_block5a18.PORTBADDR9
address_b[9] => ram_block5a19.PORTBADDR9
address_b[9] => ram_block5a20.PORTBADDR9
address_b[9] => ram_block5a21.PORTBADDR9
address_b[9] => ram_block5a22.PORTBADDR9
address_b[9] => ram_block5a23.PORTBADDR9
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clock0 => ram_block5a20.CLK0
clock0 => ram_block5a21.CLK0
clock0 => ram_block5a22.CLK0
clock0 => ram_block5a23.CLK0
clocken0 => ram_block5a0.ENA0
clocken0 => ram_block5a1.ENA0
clocken0 => ram_block5a2.ENA0
clocken0 => ram_block5a3.ENA0
clocken0 => ram_block5a4.ENA0
clocken0 => ram_block5a5.ENA0
clocken0 => ram_block5a6.ENA0
clocken0 => ram_block5a7.ENA0
clocken0 => ram_block5a8.ENA0
clocken0 => ram_block5a9.ENA0
clocken0 => ram_block5a10.ENA0
clocken0 => ram_block5a11.ENA0
clocken0 => ram_block5a12.ENA0
clocken0 => ram_block5a13.ENA0
clocken0 => ram_block5a14.ENA0
clocken0 => ram_block5a15.ENA0
clocken0 => ram_block5a16.ENA0
clocken0 => ram_block5a17.ENA0
clocken0 => ram_block5a18.ENA0
clocken0 => ram_block5a19.ENA0
clocken0 => ram_block5a20.ENA0
clocken0 => ram_block5a21.ENA0
clocken0 => ram_block5a22.ENA0
clocken0 => ram_block5a23.ENA0
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
data_a[20] => ram_block5a20.PORTADATAIN
data_a[21] => ram_block5a21.PORTADATAIN
data_a[22] => ram_block5a22.PORTADATAIN
data_a[23] => ram_block5a23.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
q_b[20] <= ram_block5a20.PORTBDATAOUT
q_b[21] <= ram_block5a21.PORTBDATAOUT
q_b[22] <= ram_block5a22.PORTBDATAOUT
q_b[23] <= ram_block5a23.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a19.PORTAWE
wren_a => ram_block5a20.PORTAWE
wren_a => ram_block5a21.PORTAWE
wren_a => ram_block5a22.PORTAWE
wren_a => ram_block5a23.PORTAWE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_buffer_3:buf3_0|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_0eh:cntr3
aset => counter_reg_bit[9].IN0
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire1[0].IN1
dataa_0[1] => sub_wire1[1].IN1
dataa_0[2] => sub_wire1[2].IN1
dataa_0[3] => sub_wire1[3].IN1
dataa_0[4] => sub_wire1[4].IN1
dataa_0[5] => sub_wire1[5].IN1
dataa_0[6] => sub_wire1[6].IN1
dataa_0[7] => sub_wire1[7].IN1
dataa_1[0] => sub_wire1[8].IN1
dataa_1[1] => sub_wire1[9].IN1
dataa_1[2] => sub_wire1[10].IN1
dataa_1[3] => sub_wire1[11].IN1
dataa_1[4] => sub_wire1[12].IN1
dataa_1[5] => sub_wire1[13].IN1
dataa_1[6] => sub_wire1[14].IN1
dataa_1[7] => sub_wire1[15].IN1
dataa_2[0] => sub_wire1[16].IN1
dataa_2[1] => sub_wire1[17].IN1
dataa_2[2] => sub_wire1[18].IN1
dataa_2[3] => sub_wire1[19].IN1
dataa_2[4] => sub_wire1[20].IN1
dataa_2[5] => sub_wire1[21].IN1
dataa_2[6] => sub_wire1[22].IN1
dataa_2[7] => sub_wire1[23].IN1
datab_0[0] => sub_wire5[0].IN1
datab_0[1] => sub_wire5[1].IN1
datab_0[2] => sub_wire5[2].IN1
datab_0[3] => sub_wire5[3].IN1
datab_0[4] => sub_wire5[4].IN1
datab_0[5] => sub_wire5[5].IN1
datab_0[6] => sub_wire5[6].IN1
datab_0[7] => sub_wire5[7].IN1
datab_1[0] => sub_wire5[8].IN1
datab_1[1] => sub_wire5[9].IN1
datab_1[2] => sub_wire5[10].IN1
datab_1[3] => sub_wire5[11].IN1
datab_1[4] => sub_wire5[12].IN1
datab_1[5] => sub_wire5[13].IN1
datab_1[6] => sub_wire5[14].IN1
datab_1[7] => sub_wire5[15].IN1
datab_2[0] => sub_wire5[16].IN1
datab_2[1] => sub_wire5[17].IN1
datab_2[2] => sub_wire5[18].IN1
datab_2[3] => sub_wire5[19].IN1
datab_2[4] => sub_wire5[20].IN1
datab_2[5] => sub_wire5[21].IN1
datab_2[6] => sub_wire5[22].IN1
datab_2[7] => sub_wire5[23].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_add_pj74:auto_generated.aclr3
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_pj74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_pj74:auto_generated.dataa[0]
dataa[1] => mult_add_pj74:auto_generated.dataa[1]
dataa[2] => mult_add_pj74:auto_generated.dataa[2]
dataa[3] => mult_add_pj74:auto_generated.dataa[3]
dataa[4] => mult_add_pj74:auto_generated.dataa[4]
dataa[5] => mult_add_pj74:auto_generated.dataa[5]
dataa[6] => mult_add_pj74:auto_generated.dataa[6]
dataa[7] => mult_add_pj74:auto_generated.dataa[7]
dataa[8] => mult_add_pj74:auto_generated.dataa[8]
dataa[9] => mult_add_pj74:auto_generated.dataa[9]
dataa[10] => mult_add_pj74:auto_generated.dataa[10]
dataa[11] => mult_add_pj74:auto_generated.dataa[11]
dataa[12] => mult_add_pj74:auto_generated.dataa[12]
dataa[13] => mult_add_pj74:auto_generated.dataa[13]
dataa[14] => mult_add_pj74:auto_generated.dataa[14]
dataa[15] => mult_add_pj74:auto_generated.dataa[15]
dataa[16] => mult_add_pj74:auto_generated.dataa[16]
dataa[17] => mult_add_pj74:auto_generated.dataa[17]
dataa[18] => mult_add_pj74:auto_generated.dataa[18]
dataa[19] => mult_add_pj74:auto_generated.dataa[19]
dataa[20] => mult_add_pj74:auto_generated.dataa[20]
dataa[21] => mult_add_pj74:auto_generated.dataa[21]
dataa[22] => mult_add_pj74:auto_generated.dataa[22]
dataa[23] => mult_add_pj74:auto_generated.dataa[23]
datab[0] => mult_add_pj74:auto_generated.datab[0]
datab[1] => mult_add_pj74:auto_generated.datab[1]
datab[2] => mult_add_pj74:auto_generated.datab[2]
datab[3] => mult_add_pj74:auto_generated.datab[3]
datab[4] => mult_add_pj74:auto_generated.datab[4]
datab[5] => mult_add_pj74:auto_generated.datab[5]
datab[6] => mult_add_pj74:auto_generated.datab[6]
datab[7] => mult_add_pj74:auto_generated.datab[7]
datab[8] => mult_add_pj74:auto_generated.datab[8]
datab[9] => mult_add_pj74:auto_generated.datab[9]
datab[10] => mult_add_pj74:auto_generated.datab[10]
datab[11] => mult_add_pj74:auto_generated.datab[11]
datab[12] => mult_add_pj74:auto_generated.datab[12]
datab[13] => mult_add_pj74:auto_generated.datab[13]
datab[14] => mult_add_pj74:auto_generated.datab[14]
datab[15] => mult_add_pj74:auto_generated.datab[15]
datab[16] => mult_add_pj74:auto_generated.datab[16]
datab[17] => mult_add_pj74:auto_generated.datab[17]
datab[18] => mult_add_pj74:auto_generated.datab[18]
datab[19] => mult_add_pj74:auto_generated.datab[19]
datab[20] => mult_add_pj74:auto_generated.datab[20]
datab[21] => mult_add_pj74:auto_generated.datab[21]
datab[22] => mult_add_pj74:auto_generated.datab[22]
datab[23] => mult_add_pj74:auto_generated.datab[23]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_pj74:auto_generated.result[0]
result[1] <= mult_add_pj74:auto_generated.result[1]
result[2] <= mult_add_pj74:auto_generated.result[2]
result[3] <= mult_add_pj74:auto_generated.result[3]
result[4] <= mult_add_pj74:auto_generated.result[4]
result[5] <= mult_add_pj74:auto_generated.result[5]
result[6] <= mult_add_pj74:auto_generated.result[6]
result[7] <= mult_add_pj74:auto_generated.result[7]
result[8] <= mult_add_pj74:auto_generated.result[8]
result[9] <= mult_add_pj74:auto_generated.result[9]
result[10] <= mult_add_pj74:auto_generated.result[10]
result[11] <= mult_add_pj74:auto_generated.result[11]
result[12] <= mult_add_pj74:auto_generated.result[12]
result[13] <= mult_add_pj74:auto_generated.result[13]
result[14] <= mult_add_pj74:auto_generated.result[14]
result[15] <= mult_add_pj74:auto_generated.result[15]
result[16] <= mult_add_pj74:auto_generated.result[16]
result[17] <= mult_add_pj74:auto_generated.result[17]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated
aclr3 => ded_mult_3f91:ded_mult1.aclr[3]
aclr3 => ded_mult_3f91:ded_mult2.aclr[3]
aclr3 => ded_mult_3f91:ded_mult3.aclr[3]
aclr3 => dffe8a[17].IN0
clock0 => ded_mult_3f91:ded_mult1.clock[0]
clock0 => ded_mult_3f91:ded_mult2.clock[0]
clock0 => ded_mult_3f91:ded_mult3.clock[0]
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_3f91:ded_mult1.dataa[0]
dataa[1] => ded_mult_3f91:ded_mult1.dataa[1]
dataa[2] => ded_mult_3f91:ded_mult1.dataa[2]
dataa[3] => ded_mult_3f91:ded_mult1.dataa[3]
dataa[4] => ded_mult_3f91:ded_mult1.dataa[4]
dataa[5] => ded_mult_3f91:ded_mult1.dataa[5]
dataa[6] => ded_mult_3f91:ded_mult1.dataa[6]
dataa[7] => ded_mult_3f91:ded_mult1.dataa[7]
dataa[8] => ded_mult_3f91:ded_mult2.dataa[0]
dataa[9] => ded_mult_3f91:ded_mult2.dataa[1]
dataa[10] => ded_mult_3f91:ded_mult2.dataa[2]
dataa[11] => ded_mult_3f91:ded_mult2.dataa[3]
dataa[12] => ded_mult_3f91:ded_mult2.dataa[4]
dataa[13] => ded_mult_3f91:ded_mult2.dataa[5]
dataa[14] => ded_mult_3f91:ded_mult2.dataa[6]
dataa[15] => ded_mult_3f91:ded_mult2.dataa[7]
dataa[16] => ded_mult_3f91:ded_mult3.dataa[0]
dataa[17] => ded_mult_3f91:ded_mult3.dataa[1]
dataa[18] => ded_mult_3f91:ded_mult3.dataa[2]
dataa[19] => ded_mult_3f91:ded_mult3.dataa[3]
dataa[20] => ded_mult_3f91:ded_mult3.dataa[4]
dataa[21] => ded_mult_3f91:ded_mult3.dataa[5]
dataa[22] => ded_mult_3f91:ded_mult3.dataa[6]
dataa[23] => ded_mult_3f91:ded_mult3.dataa[7]
datab[0] => ded_mult_3f91:ded_mult1.datab[0]
datab[1] => ded_mult_3f91:ded_mult1.datab[1]
datab[2] => ded_mult_3f91:ded_mult1.datab[2]
datab[3] => ded_mult_3f91:ded_mult1.datab[3]
datab[4] => ded_mult_3f91:ded_mult1.datab[4]
datab[5] => ded_mult_3f91:ded_mult1.datab[5]
datab[6] => ded_mult_3f91:ded_mult1.datab[6]
datab[7] => ded_mult_3f91:ded_mult1.datab[7]
datab[8] => ded_mult_3f91:ded_mult2.datab[0]
datab[9] => ded_mult_3f91:ded_mult2.datab[1]
datab[10] => ded_mult_3f91:ded_mult2.datab[2]
datab[11] => ded_mult_3f91:ded_mult2.datab[3]
datab[12] => ded_mult_3f91:ded_mult2.datab[4]
datab[13] => ded_mult_3f91:ded_mult2.datab[5]
datab[14] => ded_mult_3f91:ded_mult2.datab[6]
datab[15] => ded_mult_3f91:ded_mult2.datab[7]
datab[16] => ded_mult_3f91:ded_mult3.datab[0]
datab[17] => ded_mult_3f91:ded_mult3.datab[1]
datab[18] => ded_mult_3f91:ded_mult3.datab[2]
datab[19] => ded_mult_3f91:ded_mult3.datab[3]
datab[20] => ded_mult_3f91:ded_mult3.datab[4]
datab[21] => ded_mult_3f91:ded_mult3.datab[5]
datab[22] => ded_mult_3f91:ded_mult3.datab[6]
datab[23] => ded_mult_3f91:ded_mult3.datab[7]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_c3c:pre_result.q[0]
result[1] <= dffpipe_c3c:pre_result.q[1]
result[2] <= dffpipe_c3c:pre_result.q[2]
result[3] <= dffpipe_c3c:pre_result.q[3]
result[4] <= dffpipe_c3c:pre_result.q[4]
result[5] <= dffpipe_c3c:pre_result.q[5]
result[6] <= dffpipe_c3c:pre_result.q[6]
result[7] <= dffpipe_c3c:pre_result.q[7]
result[8] <= dffpipe_c3c:pre_result.q[8]
result[9] <= dffpipe_c3c:pre_result.q[9]
result[10] <= dffpipe_c3c:pre_result.q[10]
result[11] <= dffpipe_c3c:pre_result.q[11]
result[12] <= dffpipe_c3c:pre_result.q[12]
result[13] <= dffpipe_c3c:pre_result.q[13]
result[14] <= dffpipe_c3c:pre_result.q[14]
result[15] <= dffpipe_c3c:pre_result.q[15]


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|dffpipe_c3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult2
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_c3c:pre_result.q[0]
result[1] <= dffpipe_c3c:pre_result.q[1]
result[2] <= dffpipe_c3c:pre_result.q[2]
result[3] <= dffpipe_c3c:pre_result.q[3]
result[4] <= dffpipe_c3c:pre_result.q[4]
result[5] <= dffpipe_c3c:pre_result.q[5]
result[6] <= dffpipe_c3c:pre_result.q[6]
result[7] <= dffpipe_c3c:pre_result.q[7]
result[8] <= dffpipe_c3c:pre_result.q[8]
result[9] <= dffpipe_c3c:pre_result.q[9]
result[10] <= dffpipe_c3c:pre_result.q[10]
result[11] <= dffpipe_c3c:pre_result.q[11]
result[12] <= dffpipe_c3c:pre_result.q[12]
result[13] <= dffpipe_c3c:pre_result.q[13]
result[14] <= dffpipe_c3c:pre_result.q[14]
result[15] <= dffpipe_c3c:pre_result.q[15]


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult2|dffpipe_c3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult3
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_c3c:pre_result.q[0]
result[1] <= dffpipe_c3c:pre_result.q[1]
result[2] <= dffpipe_c3c:pre_result.q[2]
result[3] <= dffpipe_c3c:pre_result.q[3]
result[4] <= dffpipe_c3c:pre_result.q[4]
result[5] <= dffpipe_c3c:pre_result.q[5]
result[6] <= dffpipe_c3c:pre_result.q[6]
result[7] <= dffpipe_c3c:pre_result.q[7]
result[8] <= dffpipe_c3c:pre_result.q[8]
result[9] <= dffpipe_c3c:pre_result.q[9]
result[10] <= dffpipe_c3c:pre_result.q[10]
result[11] <= dffpipe_c3c:pre_result.q[11]
result[12] <= dffpipe_c3c:pre_result.q[12]
result[13] <= dffpipe_c3c:pre_result.q[13]
result[14] <= dffpipe_c3c:pre_result.q[14]
result[15] <= dffpipe_c3c:pre_result.q[15]


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_c3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x1
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire1[0].IN1
dataa_0[1] => sub_wire1[1].IN1
dataa_0[2] => sub_wire1[2].IN1
dataa_0[3] => sub_wire1[3].IN1
dataa_0[4] => sub_wire1[4].IN1
dataa_0[5] => sub_wire1[5].IN1
dataa_0[6] => sub_wire1[6].IN1
dataa_0[7] => sub_wire1[7].IN1
dataa_1[0] => sub_wire1[8].IN1
dataa_1[1] => sub_wire1[9].IN1
dataa_1[2] => sub_wire1[10].IN1
dataa_1[3] => sub_wire1[11].IN1
dataa_1[4] => sub_wire1[12].IN1
dataa_1[5] => sub_wire1[13].IN1
dataa_1[6] => sub_wire1[14].IN1
dataa_1[7] => sub_wire1[15].IN1
dataa_2[0] => sub_wire1[16].IN1
dataa_2[1] => sub_wire1[17].IN1
dataa_2[2] => sub_wire1[18].IN1
dataa_2[3] => sub_wire1[19].IN1
dataa_2[4] => sub_wire1[20].IN1
dataa_2[5] => sub_wire1[21].IN1
dataa_2[6] => sub_wire1[22].IN1
dataa_2[7] => sub_wire1[23].IN1
datab_0[0] => sub_wire5[0].IN1
datab_0[1] => sub_wire5[1].IN1
datab_0[2] => sub_wire5[2].IN1
datab_0[3] => sub_wire5[3].IN1
datab_0[4] => sub_wire5[4].IN1
datab_0[5] => sub_wire5[5].IN1
datab_0[6] => sub_wire5[6].IN1
datab_0[7] => sub_wire5[7].IN1
datab_1[0] => sub_wire5[8].IN1
datab_1[1] => sub_wire5[9].IN1
datab_1[2] => sub_wire5[10].IN1
datab_1[3] => sub_wire5[11].IN1
datab_1[4] => sub_wire5[12].IN1
datab_1[5] => sub_wire5[13].IN1
datab_1[6] => sub_wire5[14].IN1
datab_1[7] => sub_wire5[15].IN1
datab_2[0] => sub_wire5[16].IN1
datab_2[1] => sub_wire5[17].IN1
datab_2[2] => sub_wire5[18].IN1
datab_2[3] => sub_wire5[19].IN1
datab_2[4] => sub_wire5[20].IN1
datab_2[5] => sub_wire5[21].IN1
datab_2[6] => sub_wire5[22].IN1
datab_2[7] => sub_wire5[23].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x1|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_add_pj74:auto_generated.aclr3
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_pj74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_pj74:auto_generated.dataa[0]
dataa[1] => mult_add_pj74:auto_generated.dataa[1]
dataa[2] => mult_add_pj74:auto_generated.dataa[2]
dataa[3] => mult_add_pj74:auto_generated.dataa[3]
dataa[4] => mult_add_pj74:auto_generated.dataa[4]
dataa[5] => mult_add_pj74:auto_generated.dataa[5]
dataa[6] => mult_add_pj74:auto_generated.dataa[6]
dataa[7] => mult_add_pj74:auto_generated.dataa[7]
dataa[8] => mult_add_pj74:auto_generated.dataa[8]
dataa[9] => mult_add_pj74:auto_generated.dataa[9]
dataa[10] => mult_add_pj74:auto_generated.dataa[10]
dataa[11] => mult_add_pj74:auto_generated.dataa[11]
dataa[12] => mult_add_pj74:auto_generated.dataa[12]
dataa[13] => mult_add_pj74:auto_generated.dataa[13]
dataa[14] => mult_add_pj74:auto_generated.dataa[14]
dataa[15] => mult_add_pj74:auto_generated.dataa[15]
dataa[16] => mult_add_pj74:auto_generated.dataa[16]
dataa[17] => mult_add_pj74:auto_generated.dataa[17]
dataa[18] => mult_add_pj74:auto_generated.dataa[18]
dataa[19] => mult_add_pj74:auto_generated.dataa[19]
dataa[20] => mult_add_pj74:auto_generated.dataa[20]
dataa[21] => mult_add_pj74:auto_generated.dataa[21]
dataa[22] => mult_add_pj74:auto_generated.dataa[22]
dataa[23] => mult_add_pj74:auto_generated.dataa[23]
datab[0] => mult_add_pj74:auto_generated.datab[0]
datab[1] => mult_add_pj74:auto_generated.datab[1]
datab[2] => mult_add_pj74:auto_generated.datab[2]
datab[3] => mult_add_pj74:auto_generated.datab[3]
datab[4] => mult_add_pj74:auto_generated.datab[4]
datab[5] => mult_add_pj74:auto_generated.datab[5]
datab[6] => mult_add_pj74:auto_generated.datab[6]
datab[7] => mult_add_pj74:auto_generated.datab[7]
datab[8] => mult_add_pj74:auto_generated.datab[8]
datab[9] => mult_add_pj74:auto_generated.datab[9]
datab[10] => mult_add_pj74:auto_generated.datab[10]
datab[11] => mult_add_pj74:auto_generated.datab[11]
datab[12] => mult_add_pj74:auto_generated.datab[12]
datab[13] => mult_add_pj74:auto_generated.datab[13]
datab[14] => mult_add_pj74:auto_generated.datab[14]
datab[15] => mult_add_pj74:auto_generated.datab[15]
datab[16] => mult_add_pj74:auto_generated.datab[16]
datab[17] => mult_add_pj74:auto_generated.datab[17]
datab[18] => mult_add_pj74:auto_generated.datab[18]
datab[19] => mult_add_pj74:auto_generated.datab[19]
datab[20] => mult_add_pj74:auto_generated.datab[20]
datab[21] => mult_add_pj74:auto_generated.datab[21]
datab[22] => mult_add_pj74:auto_generated.datab[22]
datab[23] => mult_add_pj74:auto_generated.datab[23]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_pj74:auto_generated.result[0]
result[1] <= mult_add_pj74:auto_generated.result[1]
result[2] <= mult_add_pj74:auto_generated.result[2]
result[3] <= mult_add_pj74:auto_generated.result[3]
result[4] <= mult_add_pj74:auto_generated.result[4]
result[5] <= mult_add_pj74:auto_generated.result[5]
result[6] <= mult_add_pj74:auto_generated.result[6]
result[7] <= mult_add_pj74:auto_generated.result[7]
result[8] <= mult_add_pj74:auto_generated.result[8]
result[9] <= mult_add_pj74:auto_generated.result[9]
result[10] <= mult_add_pj74:auto_generated.result[10]
result[11] <= mult_add_pj74:auto_generated.result[11]
result[12] <= mult_add_pj74:auto_generated.result[12]
result[13] <= mult_add_pj74:auto_generated.result[13]
result[14] <= mult_add_pj74:auto_generated.result[14]
result[15] <= mult_add_pj74:auto_generated.result[15]
result[16] <= mult_add_pj74:auto_generated.result[16]
result[17] <= mult_add_pj74:auto_generated.result[17]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated
aclr3 => ded_mult_3f91:ded_mult1.aclr[3]
aclr3 => ded_mult_3f91:ded_mult2.aclr[3]
aclr3 => ded_mult_3f91:ded_mult3.aclr[3]
aclr3 => dffe8a[17].IN0
clock0 => ded_mult_3f91:ded_mult1.clock[0]
clock0 => ded_mult_3f91:ded_mult2.clock[0]
clock0 => ded_mult_3f91:ded_mult3.clock[0]
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_3f91:ded_mult1.dataa[0]
dataa[1] => ded_mult_3f91:ded_mult1.dataa[1]
dataa[2] => ded_mult_3f91:ded_mult1.dataa[2]
dataa[3] => ded_mult_3f91:ded_mult1.dataa[3]
dataa[4] => ded_mult_3f91:ded_mult1.dataa[4]
dataa[5] => ded_mult_3f91:ded_mult1.dataa[5]
dataa[6] => ded_mult_3f91:ded_mult1.dataa[6]
dataa[7] => ded_mult_3f91:ded_mult1.dataa[7]
dataa[8] => ded_mult_3f91:ded_mult2.dataa[0]
dataa[9] => ded_mult_3f91:ded_mult2.dataa[1]
dataa[10] => ded_mult_3f91:ded_mult2.dataa[2]
dataa[11] => ded_mult_3f91:ded_mult2.dataa[3]
dataa[12] => ded_mult_3f91:ded_mult2.dataa[4]
dataa[13] => ded_mult_3f91:ded_mult2.dataa[5]
dataa[14] => ded_mult_3f91:ded_mult2.dataa[6]
dataa[15] => ded_mult_3f91:ded_mult2.dataa[7]
dataa[16] => ded_mult_3f91:ded_mult3.dataa[0]
dataa[17] => ded_mult_3f91:ded_mult3.dataa[1]
dataa[18] => ded_mult_3f91:ded_mult3.dataa[2]
dataa[19] => ded_mult_3f91:ded_mult3.dataa[3]
dataa[20] => ded_mult_3f91:ded_mult3.dataa[4]
dataa[21] => ded_mult_3f91:ded_mult3.dataa[5]
dataa[22] => ded_mult_3f91:ded_mult3.dataa[6]
dataa[23] => ded_mult_3f91:ded_mult3.dataa[7]
datab[0] => ded_mult_3f91:ded_mult1.datab[0]
datab[1] => ded_mult_3f91:ded_mult1.datab[1]
datab[2] => ded_mult_3f91:ded_mult1.datab[2]
datab[3] => ded_mult_3f91:ded_mult1.datab[3]
datab[4] => ded_mult_3f91:ded_mult1.datab[4]
datab[5] => ded_mult_3f91:ded_mult1.datab[5]
datab[6] => ded_mult_3f91:ded_mult1.datab[6]
datab[7] => ded_mult_3f91:ded_mult1.datab[7]
datab[8] => ded_mult_3f91:ded_mult2.datab[0]
datab[9] => ded_mult_3f91:ded_mult2.datab[1]
datab[10] => ded_mult_3f91:ded_mult2.datab[2]
datab[11] => ded_mult_3f91:ded_mult2.datab[3]
datab[12] => ded_mult_3f91:ded_mult2.datab[4]
datab[13] => ded_mult_3f91:ded_mult2.datab[5]
datab[14] => ded_mult_3f91:ded_mult2.datab[6]
datab[15] => ded_mult_3f91:ded_mult2.datab[7]
datab[16] => ded_mult_3f91:ded_mult3.datab[0]
datab[17] => ded_mult_3f91:ded_mult3.datab[1]
datab[18] => ded_mult_3f91:ded_mult3.datab[2]
datab[19] => ded_mult_3f91:ded_mult3.datab[3]
datab[20] => ded_mult_3f91:ded_mult3.datab[4]
datab[21] => ded_mult_3f91:ded_mult3.datab[5]
datab[22] => ded_mult_3f91:ded_mult3.datab[6]
datab[23] => ded_mult_3f91:ded_mult3.datab[7]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_c3c:pre_result.q[0]
result[1] <= dffpipe_c3c:pre_result.q[1]
result[2] <= dffpipe_c3c:pre_result.q[2]
result[3] <= dffpipe_c3c:pre_result.q[3]
result[4] <= dffpipe_c3c:pre_result.q[4]
result[5] <= dffpipe_c3c:pre_result.q[5]
result[6] <= dffpipe_c3c:pre_result.q[6]
result[7] <= dffpipe_c3c:pre_result.q[7]
result[8] <= dffpipe_c3c:pre_result.q[8]
result[9] <= dffpipe_c3c:pre_result.q[9]
result[10] <= dffpipe_c3c:pre_result.q[10]
result[11] <= dffpipe_c3c:pre_result.q[11]
result[12] <= dffpipe_c3c:pre_result.q[12]
result[13] <= dffpipe_c3c:pre_result.q[13]
result[14] <= dffpipe_c3c:pre_result.q[14]
result[15] <= dffpipe_c3c:pre_result.q[15]


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|dffpipe_c3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult2
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_c3c:pre_result.q[0]
result[1] <= dffpipe_c3c:pre_result.q[1]
result[2] <= dffpipe_c3c:pre_result.q[2]
result[3] <= dffpipe_c3c:pre_result.q[3]
result[4] <= dffpipe_c3c:pre_result.q[4]
result[5] <= dffpipe_c3c:pre_result.q[5]
result[6] <= dffpipe_c3c:pre_result.q[6]
result[7] <= dffpipe_c3c:pre_result.q[7]
result[8] <= dffpipe_c3c:pre_result.q[8]
result[9] <= dffpipe_c3c:pre_result.q[9]
result[10] <= dffpipe_c3c:pre_result.q[10]
result[11] <= dffpipe_c3c:pre_result.q[11]
result[12] <= dffpipe_c3c:pre_result.q[12]
result[13] <= dffpipe_c3c:pre_result.q[13]
result[14] <= dffpipe_c3c:pre_result.q[14]
result[15] <= dffpipe_c3c:pre_result.q[15]


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult2|dffpipe_c3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult3
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_c3c:pre_result.q[0]
result[1] <= dffpipe_c3c:pre_result.q[1]
result[2] <= dffpipe_c3c:pre_result.q[2]
result[3] <= dffpipe_c3c:pre_result.q[3]
result[4] <= dffpipe_c3c:pre_result.q[4]
result[5] <= dffpipe_c3c:pre_result.q[5]
result[6] <= dffpipe_c3c:pre_result.q[6]
result[7] <= dffpipe_c3c:pre_result.q[7]
result[8] <= dffpipe_c3c:pre_result.q[8]
result[9] <= dffpipe_c3c:pre_result.q[9]
result[10] <= dffpipe_c3c:pre_result.q[10]
result[11] <= dffpipe_c3c:pre_result.q[11]
result[12] <= dffpipe_c3c:pre_result.q[12]
result[13] <= dffpipe_c3c:pre_result.q[13]
result[14] <= dffpipe_c3c:pre_result.q[14]
result[15] <= dffpipe_c3c:pre_result.q[15]


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_c3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x2
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire1[0].IN1
dataa_0[1] => sub_wire1[1].IN1
dataa_0[2] => sub_wire1[2].IN1
dataa_0[3] => sub_wire1[3].IN1
dataa_0[4] => sub_wire1[4].IN1
dataa_0[5] => sub_wire1[5].IN1
dataa_0[6] => sub_wire1[6].IN1
dataa_0[7] => sub_wire1[7].IN1
dataa_1[0] => sub_wire1[8].IN1
dataa_1[1] => sub_wire1[9].IN1
dataa_1[2] => sub_wire1[10].IN1
dataa_1[3] => sub_wire1[11].IN1
dataa_1[4] => sub_wire1[12].IN1
dataa_1[5] => sub_wire1[13].IN1
dataa_1[6] => sub_wire1[14].IN1
dataa_1[7] => sub_wire1[15].IN1
dataa_2[0] => sub_wire1[16].IN1
dataa_2[1] => sub_wire1[17].IN1
dataa_2[2] => sub_wire1[18].IN1
dataa_2[3] => sub_wire1[19].IN1
dataa_2[4] => sub_wire1[20].IN1
dataa_2[5] => sub_wire1[21].IN1
dataa_2[6] => sub_wire1[22].IN1
dataa_2[7] => sub_wire1[23].IN1
datab_0[0] => sub_wire5[0].IN1
datab_0[1] => sub_wire5[1].IN1
datab_0[2] => sub_wire5[2].IN1
datab_0[3] => sub_wire5[3].IN1
datab_0[4] => sub_wire5[4].IN1
datab_0[5] => sub_wire5[5].IN1
datab_0[6] => sub_wire5[6].IN1
datab_0[7] => sub_wire5[7].IN1
datab_1[0] => sub_wire5[8].IN1
datab_1[1] => sub_wire5[9].IN1
datab_1[2] => sub_wire5[10].IN1
datab_1[3] => sub_wire5[11].IN1
datab_1[4] => sub_wire5[12].IN1
datab_1[5] => sub_wire5[13].IN1
datab_1[6] => sub_wire5[14].IN1
datab_1[7] => sub_wire5[15].IN1
datab_2[0] => sub_wire5[16].IN1
datab_2[1] => sub_wire5[17].IN1
datab_2[2] => sub_wire5[18].IN1
datab_2[3] => sub_wire5[19].IN1
datab_2[4] => sub_wire5[20].IN1
datab_2[5] => sub_wire5[21].IN1
datab_2[6] => sub_wire5[22].IN1
datab_2[7] => sub_wire5[23].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x2|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_add_pj74:auto_generated.aclr3
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_pj74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_pj74:auto_generated.dataa[0]
dataa[1] => mult_add_pj74:auto_generated.dataa[1]
dataa[2] => mult_add_pj74:auto_generated.dataa[2]
dataa[3] => mult_add_pj74:auto_generated.dataa[3]
dataa[4] => mult_add_pj74:auto_generated.dataa[4]
dataa[5] => mult_add_pj74:auto_generated.dataa[5]
dataa[6] => mult_add_pj74:auto_generated.dataa[6]
dataa[7] => mult_add_pj74:auto_generated.dataa[7]
dataa[8] => mult_add_pj74:auto_generated.dataa[8]
dataa[9] => mult_add_pj74:auto_generated.dataa[9]
dataa[10] => mult_add_pj74:auto_generated.dataa[10]
dataa[11] => mult_add_pj74:auto_generated.dataa[11]
dataa[12] => mult_add_pj74:auto_generated.dataa[12]
dataa[13] => mult_add_pj74:auto_generated.dataa[13]
dataa[14] => mult_add_pj74:auto_generated.dataa[14]
dataa[15] => mult_add_pj74:auto_generated.dataa[15]
dataa[16] => mult_add_pj74:auto_generated.dataa[16]
dataa[17] => mult_add_pj74:auto_generated.dataa[17]
dataa[18] => mult_add_pj74:auto_generated.dataa[18]
dataa[19] => mult_add_pj74:auto_generated.dataa[19]
dataa[20] => mult_add_pj74:auto_generated.dataa[20]
dataa[21] => mult_add_pj74:auto_generated.dataa[21]
dataa[22] => mult_add_pj74:auto_generated.dataa[22]
dataa[23] => mult_add_pj74:auto_generated.dataa[23]
datab[0] => mult_add_pj74:auto_generated.datab[0]
datab[1] => mult_add_pj74:auto_generated.datab[1]
datab[2] => mult_add_pj74:auto_generated.datab[2]
datab[3] => mult_add_pj74:auto_generated.datab[3]
datab[4] => mult_add_pj74:auto_generated.datab[4]
datab[5] => mult_add_pj74:auto_generated.datab[5]
datab[6] => mult_add_pj74:auto_generated.datab[6]
datab[7] => mult_add_pj74:auto_generated.datab[7]
datab[8] => mult_add_pj74:auto_generated.datab[8]
datab[9] => mult_add_pj74:auto_generated.datab[9]
datab[10] => mult_add_pj74:auto_generated.datab[10]
datab[11] => mult_add_pj74:auto_generated.datab[11]
datab[12] => mult_add_pj74:auto_generated.datab[12]
datab[13] => mult_add_pj74:auto_generated.datab[13]
datab[14] => mult_add_pj74:auto_generated.datab[14]
datab[15] => mult_add_pj74:auto_generated.datab[15]
datab[16] => mult_add_pj74:auto_generated.datab[16]
datab[17] => mult_add_pj74:auto_generated.datab[17]
datab[18] => mult_add_pj74:auto_generated.datab[18]
datab[19] => mult_add_pj74:auto_generated.datab[19]
datab[20] => mult_add_pj74:auto_generated.datab[20]
datab[21] => mult_add_pj74:auto_generated.datab[21]
datab[22] => mult_add_pj74:auto_generated.datab[22]
datab[23] => mult_add_pj74:auto_generated.datab[23]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_pj74:auto_generated.result[0]
result[1] <= mult_add_pj74:auto_generated.result[1]
result[2] <= mult_add_pj74:auto_generated.result[2]
result[3] <= mult_add_pj74:auto_generated.result[3]
result[4] <= mult_add_pj74:auto_generated.result[4]
result[5] <= mult_add_pj74:auto_generated.result[5]
result[6] <= mult_add_pj74:auto_generated.result[6]
result[7] <= mult_add_pj74:auto_generated.result[7]
result[8] <= mult_add_pj74:auto_generated.result[8]
result[9] <= mult_add_pj74:auto_generated.result[9]
result[10] <= mult_add_pj74:auto_generated.result[10]
result[11] <= mult_add_pj74:auto_generated.result[11]
result[12] <= mult_add_pj74:auto_generated.result[12]
result[13] <= mult_add_pj74:auto_generated.result[13]
result[14] <= mult_add_pj74:auto_generated.result[14]
result[15] <= mult_add_pj74:auto_generated.result[15]
result[16] <= mult_add_pj74:auto_generated.result[16]
result[17] <= mult_add_pj74:auto_generated.result[17]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated
aclr3 => ded_mult_3f91:ded_mult1.aclr[3]
aclr3 => ded_mult_3f91:ded_mult2.aclr[3]
aclr3 => ded_mult_3f91:ded_mult3.aclr[3]
aclr3 => dffe8a[17].IN0
clock0 => ded_mult_3f91:ded_mult1.clock[0]
clock0 => ded_mult_3f91:ded_mult2.clock[0]
clock0 => ded_mult_3f91:ded_mult3.clock[0]
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_3f91:ded_mult1.dataa[0]
dataa[1] => ded_mult_3f91:ded_mult1.dataa[1]
dataa[2] => ded_mult_3f91:ded_mult1.dataa[2]
dataa[3] => ded_mult_3f91:ded_mult1.dataa[3]
dataa[4] => ded_mult_3f91:ded_mult1.dataa[4]
dataa[5] => ded_mult_3f91:ded_mult1.dataa[5]
dataa[6] => ded_mult_3f91:ded_mult1.dataa[6]
dataa[7] => ded_mult_3f91:ded_mult1.dataa[7]
dataa[8] => ded_mult_3f91:ded_mult2.dataa[0]
dataa[9] => ded_mult_3f91:ded_mult2.dataa[1]
dataa[10] => ded_mult_3f91:ded_mult2.dataa[2]
dataa[11] => ded_mult_3f91:ded_mult2.dataa[3]
dataa[12] => ded_mult_3f91:ded_mult2.dataa[4]
dataa[13] => ded_mult_3f91:ded_mult2.dataa[5]
dataa[14] => ded_mult_3f91:ded_mult2.dataa[6]
dataa[15] => ded_mult_3f91:ded_mult2.dataa[7]
dataa[16] => ded_mult_3f91:ded_mult3.dataa[0]
dataa[17] => ded_mult_3f91:ded_mult3.dataa[1]
dataa[18] => ded_mult_3f91:ded_mult3.dataa[2]
dataa[19] => ded_mult_3f91:ded_mult3.dataa[3]
dataa[20] => ded_mult_3f91:ded_mult3.dataa[4]
dataa[21] => ded_mult_3f91:ded_mult3.dataa[5]
dataa[22] => ded_mult_3f91:ded_mult3.dataa[6]
dataa[23] => ded_mult_3f91:ded_mult3.dataa[7]
datab[0] => ded_mult_3f91:ded_mult1.datab[0]
datab[1] => ded_mult_3f91:ded_mult1.datab[1]
datab[2] => ded_mult_3f91:ded_mult1.datab[2]
datab[3] => ded_mult_3f91:ded_mult1.datab[3]
datab[4] => ded_mult_3f91:ded_mult1.datab[4]
datab[5] => ded_mult_3f91:ded_mult1.datab[5]
datab[6] => ded_mult_3f91:ded_mult1.datab[6]
datab[7] => ded_mult_3f91:ded_mult1.datab[7]
datab[8] => ded_mult_3f91:ded_mult2.datab[0]
datab[9] => ded_mult_3f91:ded_mult2.datab[1]
datab[10] => ded_mult_3f91:ded_mult2.datab[2]
datab[11] => ded_mult_3f91:ded_mult2.datab[3]
datab[12] => ded_mult_3f91:ded_mult2.datab[4]
datab[13] => ded_mult_3f91:ded_mult2.datab[5]
datab[14] => ded_mult_3f91:ded_mult2.datab[6]
datab[15] => ded_mult_3f91:ded_mult2.datab[7]
datab[16] => ded_mult_3f91:ded_mult3.datab[0]
datab[17] => ded_mult_3f91:ded_mult3.datab[1]
datab[18] => ded_mult_3f91:ded_mult3.datab[2]
datab[19] => ded_mult_3f91:ded_mult3.datab[3]
datab[20] => ded_mult_3f91:ded_mult3.datab[4]
datab[21] => ded_mult_3f91:ded_mult3.datab[5]
datab[22] => ded_mult_3f91:ded_mult3.datab[6]
datab[23] => ded_mult_3f91:ded_mult3.datab[7]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_c3c:pre_result.q[0]
result[1] <= dffpipe_c3c:pre_result.q[1]
result[2] <= dffpipe_c3c:pre_result.q[2]
result[3] <= dffpipe_c3c:pre_result.q[3]
result[4] <= dffpipe_c3c:pre_result.q[4]
result[5] <= dffpipe_c3c:pre_result.q[5]
result[6] <= dffpipe_c3c:pre_result.q[6]
result[7] <= dffpipe_c3c:pre_result.q[7]
result[8] <= dffpipe_c3c:pre_result.q[8]
result[9] <= dffpipe_c3c:pre_result.q[9]
result[10] <= dffpipe_c3c:pre_result.q[10]
result[11] <= dffpipe_c3c:pre_result.q[11]
result[12] <= dffpipe_c3c:pre_result.q[12]
result[13] <= dffpipe_c3c:pre_result.q[13]
result[14] <= dffpipe_c3c:pre_result.q[14]
result[15] <= dffpipe_c3c:pre_result.q[15]


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|dffpipe_c3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult2
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_c3c:pre_result.q[0]
result[1] <= dffpipe_c3c:pre_result.q[1]
result[2] <= dffpipe_c3c:pre_result.q[2]
result[3] <= dffpipe_c3c:pre_result.q[3]
result[4] <= dffpipe_c3c:pre_result.q[4]
result[5] <= dffpipe_c3c:pre_result.q[5]
result[6] <= dffpipe_c3c:pre_result.q[6]
result[7] <= dffpipe_c3c:pre_result.q[7]
result[8] <= dffpipe_c3c:pre_result.q[8]
result[9] <= dffpipe_c3c:pre_result.q[9]
result[10] <= dffpipe_c3c:pre_result.q[10]
result[11] <= dffpipe_c3c:pre_result.q[11]
result[12] <= dffpipe_c3c:pre_result.q[12]
result[13] <= dffpipe_c3c:pre_result.q[13]
result[14] <= dffpipe_c3c:pre_result.q[14]
result[15] <= dffpipe_c3c:pre_result.q[15]


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult2|dffpipe_c3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult3
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_c3c:pre_result.q[0]
result[1] <= dffpipe_c3c:pre_result.q[1]
result[2] <= dffpipe_c3c:pre_result.q[2]
result[3] <= dffpipe_c3c:pre_result.q[3]
result[4] <= dffpipe_c3c:pre_result.q[4]
result[5] <= dffpipe_c3c:pre_result.q[5]
result[6] <= dffpipe_c3c:pre_result.q[6]
result[7] <= dffpipe_c3c:pre_result.q[7]
result[8] <= dffpipe_c3c:pre_result.q[8]
result[9] <= dffpipe_c3c:pre_result.q[9]
result[10] <= dffpipe_c3c:pre_result.q[10]
result[11] <= dffpipe_c3c:pre_result.q[11]
result[12] <= dffpipe_c3c:pre_result.q[12]
result[13] <= dffpipe_c3c:pre_result.q[13]
result[14] <= dffpipe_c3c:pre_result.q[14]
result[15] <= dffpipe_c3c:pre_result.q[15]


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_c3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire1[0].IN1
dataa_0[1] => sub_wire1[1].IN1
dataa_0[2] => sub_wire1[2].IN1
dataa_0[3] => sub_wire1[3].IN1
dataa_0[4] => sub_wire1[4].IN1
dataa_0[5] => sub_wire1[5].IN1
dataa_0[6] => sub_wire1[6].IN1
dataa_0[7] => sub_wire1[7].IN1
dataa_1[0] => sub_wire1[8].IN1
dataa_1[1] => sub_wire1[9].IN1
dataa_1[2] => sub_wire1[10].IN1
dataa_1[3] => sub_wire1[11].IN1
dataa_1[4] => sub_wire1[12].IN1
dataa_1[5] => sub_wire1[13].IN1
dataa_1[6] => sub_wire1[14].IN1
dataa_1[7] => sub_wire1[15].IN1
dataa_2[0] => sub_wire1[16].IN1
dataa_2[1] => sub_wire1[17].IN1
dataa_2[2] => sub_wire1[18].IN1
dataa_2[3] => sub_wire1[19].IN1
dataa_2[4] => sub_wire1[20].IN1
dataa_2[5] => sub_wire1[21].IN1
dataa_2[6] => sub_wire1[22].IN1
dataa_2[7] => sub_wire1[23].IN1
datab_0[0] => sub_wire5[0].IN1
datab_0[1] => sub_wire5[1].IN1
datab_0[2] => sub_wire5[2].IN1
datab_0[3] => sub_wire5[3].IN1
datab_0[4] => sub_wire5[4].IN1
datab_0[5] => sub_wire5[5].IN1
datab_0[6] => sub_wire5[6].IN1
datab_0[7] => sub_wire5[7].IN1
datab_1[0] => sub_wire5[8].IN1
datab_1[1] => sub_wire5[9].IN1
datab_1[2] => sub_wire5[10].IN1
datab_1[3] => sub_wire5[11].IN1
datab_1[4] => sub_wire5[12].IN1
datab_1[5] => sub_wire5[13].IN1
datab_1[6] => sub_wire5[14].IN1
datab_1[7] => sub_wire5[15].IN1
datab_2[0] => sub_wire5[16].IN1
datab_2[1] => sub_wire5[17].IN1
datab_2[2] => sub_wire5[18].IN1
datab_2[3] => sub_wire5[19].IN1
datab_2[4] => sub_wire5[20].IN1
datab_2[5] => sub_wire5[21].IN1
datab_2[6] => sub_wire5[22].IN1
datab_2[7] => sub_wire5[23].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_add_pj74:auto_generated.aclr3
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_pj74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_pj74:auto_generated.dataa[0]
dataa[1] => mult_add_pj74:auto_generated.dataa[1]
dataa[2] => mult_add_pj74:auto_generated.dataa[2]
dataa[3] => mult_add_pj74:auto_generated.dataa[3]
dataa[4] => mult_add_pj74:auto_generated.dataa[4]
dataa[5] => mult_add_pj74:auto_generated.dataa[5]
dataa[6] => mult_add_pj74:auto_generated.dataa[6]
dataa[7] => mult_add_pj74:auto_generated.dataa[7]
dataa[8] => mult_add_pj74:auto_generated.dataa[8]
dataa[9] => mult_add_pj74:auto_generated.dataa[9]
dataa[10] => mult_add_pj74:auto_generated.dataa[10]
dataa[11] => mult_add_pj74:auto_generated.dataa[11]
dataa[12] => mult_add_pj74:auto_generated.dataa[12]
dataa[13] => mult_add_pj74:auto_generated.dataa[13]
dataa[14] => mult_add_pj74:auto_generated.dataa[14]
dataa[15] => mult_add_pj74:auto_generated.dataa[15]
dataa[16] => mult_add_pj74:auto_generated.dataa[16]
dataa[17] => mult_add_pj74:auto_generated.dataa[17]
dataa[18] => mult_add_pj74:auto_generated.dataa[18]
dataa[19] => mult_add_pj74:auto_generated.dataa[19]
dataa[20] => mult_add_pj74:auto_generated.dataa[20]
dataa[21] => mult_add_pj74:auto_generated.dataa[21]
dataa[22] => mult_add_pj74:auto_generated.dataa[22]
dataa[23] => mult_add_pj74:auto_generated.dataa[23]
datab[0] => mult_add_pj74:auto_generated.datab[0]
datab[1] => mult_add_pj74:auto_generated.datab[1]
datab[2] => mult_add_pj74:auto_generated.datab[2]
datab[3] => mult_add_pj74:auto_generated.datab[3]
datab[4] => mult_add_pj74:auto_generated.datab[4]
datab[5] => mult_add_pj74:auto_generated.datab[5]
datab[6] => mult_add_pj74:auto_generated.datab[6]
datab[7] => mult_add_pj74:auto_generated.datab[7]
datab[8] => mult_add_pj74:auto_generated.datab[8]
datab[9] => mult_add_pj74:auto_generated.datab[9]
datab[10] => mult_add_pj74:auto_generated.datab[10]
datab[11] => mult_add_pj74:auto_generated.datab[11]
datab[12] => mult_add_pj74:auto_generated.datab[12]
datab[13] => mult_add_pj74:auto_generated.datab[13]
datab[14] => mult_add_pj74:auto_generated.datab[14]
datab[15] => mult_add_pj74:auto_generated.datab[15]
datab[16] => mult_add_pj74:auto_generated.datab[16]
datab[17] => mult_add_pj74:auto_generated.datab[17]
datab[18] => mult_add_pj74:auto_generated.datab[18]
datab[19] => mult_add_pj74:auto_generated.datab[19]
datab[20] => mult_add_pj74:auto_generated.datab[20]
datab[21] => mult_add_pj74:auto_generated.datab[21]
datab[22] => mult_add_pj74:auto_generated.datab[22]
datab[23] => mult_add_pj74:auto_generated.datab[23]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_pj74:auto_generated.result[0]
result[1] <= mult_add_pj74:auto_generated.result[1]
result[2] <= mult_add_pj74:auto_generated.result[2]
result[3] <= mult_add_pj74:auto_generated.result[3]
result[4] <= mult_add_pj74:auto_generated.result[4]
result[5] <= mult_add_pj74:auto_generated.result[5]
result[6] <= mult_add_pj74:auto_generated.result[6]
result[7] <= mult_add_pj74:auto_generated.result[7]
result[8] <= mult_add_pj74:auto_generated.result[8]
result[9] <= mult_add_pj74:auto_generated.result[9]
result[10] <= mult_add_pj74:auto_generated.result[10]
result[11] <= mult_add_pj74:auto_generated.result[11]
result[12] <= mult_add_pj74:auto_generated.result[12]
result[13] <= mult_add_pj74:auto_generated.result[13]
result[14] <= mult_add_pj74:auto_generated.result[14]
result[15] <= mult_add_pj74:auto_generated.result[15]
result[16] <= mult_add_pj74:auto_generated.result[16]
result[17] <= mult_add_pj74:auto_generated.result[17]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated
aclr3 => ded_mult_3f91:ded_mult1.aclr[3]
aclr3 => ded_mult_3f91:ded_mult2.aclr[3]
aclr3 => ded_mult_3f91:ded_mult3.aclr[3]
aclr3 => dffe8a[17].IN0
clock0 => ded_mult_3f91:ded_mult1.clock[0]
clock0 => ded_mult_3f91:ded_mult2.clock[0]
clock0 => ded_mult_3f91:ded_mult3.clock[0]
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_3f91:ded_mult1.dataa[0]
dataa[1] => ded_mult_3f91:ded_mult1.dataa[1]
dataa[2] => ded_mult_3f91:ded_mult1.dataa[2]
dataa[3] => ded_mult_3f91:ded_mult1.dataa[3]
dataa[4] => ded_mult_3f91:ded_mult1.dataa[4]
dataa[5] => ded_mult_3f91:ded_mult1.dataa[5]
dataa[6] => ded_mult_3f91:ded_mult1.dataa[6]
dataa[7] => ded_mult_3f91:ded_mult1.dataa[7]
dataa[8] => ded_mult_3f91:ded_mult2.dataa[0]
dataa[9] => ded_mult_3f91:ded_mult2.dataa[1]
dataa[10] => ded_mult_3f91:ded_mult2.dataa[2]
dataa[11] => ded_mult_3f91:ded_mult2.dataa[3]
dataa[12] => ded_mult_3f91:ded_mult2.dataa[4]
dataa[13] => ded_mult_3f91:ded_mult2.dataa[5]
dataa[14] => ded_mult_3f91:ded_mult2.dataa[6]
dataa[15] => ded_mult_3f91:ded_mult2.dataa[7]
dataa[16] => ded_mult_3f91:ded_mult3.dataa[0]
dataa[17] => ded_mult_3f91:ded_mult3.dataa[1]
dataa[18] => ded_mult_3f91:ded_mult3.dataa[2]
dataa[19] => ded_mult_3f91:ded_mult3.dataa[3]
dataa[20] => ded_mult_3f91:ded_mult3.dataa[4]
dataa[21] => ded_mult_3f91:ded_mult3.dataa[5]
dataa[22] => ded_mult_3f91:ded_mult3.dataa[6]
dataa[23] => ded_mult_3f91:ded_mult3.dataa[7]
datab[0] => ded_mult_3f91:ded_mult1.datab[0]
datab[1] => ded_mult_3f91:ded_mult1.datab[1]
datab[2] => ded_mult_3f91:ded_mult1.datab[2]
datab[3] => ded_mult_3f91:ded_mult1.datab[3]
datab[4] => ded_mult_3f91:ded_mult1.datab[4]
datab[5] => ded_mult_3f91:ded_mult1.datab[5]
datab[6] => ded_mult_3f91:ded_mult1.datab[6]
datab[7] => ded_mult_3f91:ded_mult1.datab[7]
datab[8] => ded_mult_3f91:ded_mult2.datab[0]
datab[9] => ded_mult_3f91:ded_mult2.datab[1]
datab[10] => ded_mult_3f91:ded_mult2.datab[2]
datab[11] => ded_mult_3f91:ded_mult2.datab[3]
datab[12] => ded_mult_3f91:ded_mult2.datab[4]
datab[13] => ded_mult_3f91:ded_mult2.datab[5]
datab[14] => ded_mult_3f91:ded_mult2.datab[6]
datab[15] => ded_mult_3f91:ded_mult2.datab[7]
datab[16] => ded_mult_3f91:ded_mult3.datab[0]
datab[17] => ded_mult_3f91:ded_mult3.datab[1]
datab[18] => ded_mult_3f91:ded_mult3.datab[2]
datab[19] => ded_mult_3f91:ded_mult3.datab[3]
datab[20] => ded_mult_3f91:ded_mult3.datab[4]
datab[21] => ded_mult_3f91:ded_mult3.datab[5]
datab[22] => ded_mult_3f91:ded_mult3.datab[6]
datab[23] => ded_mult_3f91:ded_mult3.datab[7]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_c3c:pre_result.q[0]
result[1] <= dffpipe_c3c:pre_result.q[1]
result[2] <= dffpipe_c3c:pre_result.q[2]
result[3] <= dffpipe_c3c:pre_result.q[3]
result[4] <= dffpipe_c3c:pre_result.q[4]
result[5] <= dffpipe_c3c:pre_result.q[5]
result[6] <= dffpipe_c3c:pre_result.q[6]
result[7] <= dffpipe_c3c:pre_result.q[7]
result[8] <= dffpipe_c3c:pre_result.q[8]
result[9] <= dffpipe_c3c:pre_result.q[9]
result[10] <= dffpipe_c3c:pre_result.q[10]
result[11] <= dffpipe_c3c:pre_result.q[11]
result[12] <= dffpipe_c3c:pre_result.q[12]
result[13] <= dffpipe_c3c:pre_result.q[13]
result[14] <= dffpipe_c3c:pre_result.q[14]
result[15] <= dffpipe_c3c:pre_result.q[15]


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|dffpipe_c3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult2
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_c3c:pre_result.q[0]
result[1] <= dffpipe_c3c:pre_result.q[1]
result[2] <= dffpipe_c3c:pre_result.q[2]
result[3] <= dffpipe_c3c:pre_result.q[3]
result[4] <= dffpipe_c3c:pre_result.q[4]
result[5] <= dffpipe_c3c:pre_result.q[5]
result[6] <= dffpipe_c3c:pre_result.q[6]
result[7] <= dffpipe_c3c:pre_result.q[7]
result[8] <= dffpipe_c3c:pre_result.q[8]
result[9] <= dffpipe_c3c:pre_result.q[9]
result[10] <= dffpipe_c3c:pre_result.q[10]
result[11] <= dffpipe_c3c:pre_result.q[11]
result[12] <= dffpipe_c3c:pre_result.q[12]
result[13] <= dffpipe_c3c:pre_result.q[13]
result[14] <= dffpipe_c3c:pre_result.q[14]
result[15] <= dffpipe_c3c:pre_result.q[15]


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult2|dffpipe_c3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult3
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_c3c:pre_result.q[0]
result[1] <= dffpipe_c3c:pre_result.q[1]
result[2] <= dffpipe_c3c:pre_result.q[2]
result[3] <= dffpipe_c3c:pre_result.q[3]
result[4] <= dffpipe_c3c:pre_result.q[4]
result[5] <= dffpipe_c3c:pre_result.q[5]
result[6] <= dffpipe_c3c:pre_result.q[6]
result[7] <= dffpipe_c3c:pre_result.q[7]
result[8] <= dffpipe_c3c:pre_result.q[8]
result[9] <= dffpipe_c3c:pre_result.q[9]
result[10] <= dffpipe_c3c:pre_result.q[10]
result[11] <= dffpipe_c3c:pre_result.q[11]
result[12] <= dffpipe_c3c:pre_result.q[12]
result[13] <= dffpipe_c3c:pre_result.q[13]
result[14] <= dffpipe_c3c:pre_result.q[14]
result[15] <= dffpipe_c3c:pre_result.q[15]


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_c3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y1
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire1[0].IN1
dataa_0[1] => sub_wire1[1].IN1
dataa_0[2] => sub_wire1[2].IN1
dataa_0[3] => sub_wire1[3].IN1
dataa_0[4] => sub_wire1[4].IN1
dataa_0[5] => sub_wire1[5].IN1
dataa_0[6] => sub_wire1[6].IN1
dataa_0[7] => sub_wire1[7].IN1
dataa_1[0] => sub_wire1[8].IN1
dataa_1[1] => sub_wire1[9].IN1
dataa_1[2] => sub_wire1[10].IN1
dataa_1[3] => sub_wire1[11].IN1
dataa_1[4] => sub_wire1[12].IN1
dataa_1[5] => sub_wire1[13].IN1
dataa_1[6] => sub_wire1[14].IN1
dataa_1[7] => sub_wire1[15].IN1
dataa_2[0] => sub_wire1[16].IN1
dataa_2[1] => sub_wire1[17].IN1
dataa_2[2] => sub_wire1[18].IN1
dataa_2[3] => sub_wire1[19].IN1
dataa_2[4] => sub_wire1[20].IN1
dataa_2[5] => sub_wire1[21].IN1
dataa_2[6] => sub_wire1[22].IN1
dataa_2[7] => sub_wire1[23].IN1
datab_0[0] => sub_wire5[0].IN1
datab_0[1] => sub_wire5[1].IN1
datab_0[2] => sub_wire5[2].IN1
datab_0[3] => sub_wire5[3].IN1
datab_0[4] => sub_wire5[4].IN1
datab_0[5] => sub_wire5[5].IN1
datab_0[6] => sub_wire5[6].IN1
datab_0[7] => sub_wire5[7].IN1
datab_1[0] => sub_wire5[8].IN1
datab_1[1] => sub_wire5[9].IN1
datab_1[2] => sub_wire5[10].IN1
datab_1[3] => sub_wire5[11].IN1
datab_1[4] => sub_wire5[12].IN1
datab_1[5] => sub_wire5[13].IN1
datab_1[6] => sub_wire5[14].IN1
datab_1[7] => sub_wire5[15].IN1
datab_2[0] => sub_wire5[16].IN1
datab_2[1] => sub_wire5[17].IN1
datab_2[2] => sub_wire5[18].IN1
datab_2[3] => sub_wire5[19].IN1
datab_2[4] => sub_wire5[20].IN1
datab_2[5] => sub_wire5[21].IN1
datab_2[6] => sub_wire5[22].IN1
datab_2[7] => sub_wire5[23].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y1|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_add_pj74:auto_generated.aclr3
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_pj74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_pj74:auto_generated.dataa[0]
dataa[1] => mult_add_pj74:auto_generated.dataa[1]
dataa[2] => mult_add_pj74:auto_generated.dataa[2]
dataa[3] => mult_add_pj74:auto_generated.dataa[3]
dataa[4] => mult_add_pj74:auto_generated.dataa[4]
dataa[5] => mult_add_pj74:auto_generated.dataa[5]
dataa[6] => mult_add_pj74:auto_generated.dataa[6]
dataa[7] => mult_add_pj74:auto_generated.dataa[7]
dataa[8] => mult_add_pj74:auto_generated.dataa[8]
dataa[9] => mult_add_pj74:auto_generated.dataa[9]
dataa[10] => mult_add_pj74:auto_generated.dataa[10]
dataa[11] => mult_add_pj74:auto_generated.dataa[11]
dataa[12] => mult_add_pj74:auto_generated.dataa[12]
dataa[13] => mult_add_pj74:auto_generated.dataa[13]
dataa[14] => mult_add_pj74:auto_generated.dataa[14]
dataa[15] => mult_add_pj74:auto_generated.dataa[15]
dataa[16] => mult_add_pj74:auto_generated.dataa[16]
dataa[17] => mult_add_pj74:auto_generated.dataa[17]
dataa[18] => mult_add_pj74:auto_generated.dataa[18]
dataa[19] => mult_add_pj74:auto_generated.dataa[19]
dataa[20] => mult_add_pj74:auto_generated.dataa[20]
dataa[21] => mult_add_pj74:auto_generated.dataa[21]
dataa[22] => mult_add_pj74:auto_generated.dataa[22]
dataa[23] => mult_add_pj74:auto_generated.dataa[23]
datab[0] => mult_add_pj74:auto_generated.datab[0]
datab[1] => mult_add_pj74:auto_generated.datab[1]
datab[2] => mult_add_pj74:auto_generated.datab[2]
datab[3] => mult_add_pj74:auto_generated.datab[3]
datab[4] => mult_add_pj74:auto_generated.datab[4]
datab[5] => mult_add_pj74:auto_generated.datab[5]
datab[6] => mult_add_pj74:auto_generated.datab[6]
datab[7] => mult_add_pj74:auto_generated.datab[7]
datab[8] => mult_add_pj74:auto_generated.datab[8]
datab[9] => mult_add_pj74:auto_generated.datab[9]
datab[10] => mult_add_pj74:auto_generated.datab[10]
datab[11] => mult_add_pj74:auto_generated.datab[11]
datab[12] => mult_add_pj74:auto_generated.datab[12]
datab[13] => mult_add_pj74:auto_generated.datab[13]
datab[14] => mult_add_pj74:auto_generated.datab[14]
datab[15] => mult_add_pj74:auto_generated.datab[15]
datab[16] => mult_add_pj74:auto_generated.datab[16]
datab[17] => mult_add_pj74:auto_generated.datab[17]
datab[18] => mult_add_pj74:auto_generated.datab[18]
datab[19] => mult_add_pj74:auto_generated.datab[19]
datab[20] => mult_add_pj74:auto_generated.datab[20]
datab[21] => mult_add_pj74:auto_generated.datab[21]
datab[22] => mult_add_pj74:auto_generated.datab[22]
datab[23] => mult_add_pj74:auto_generated.datab[23]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_pj74:auto_generated.result[0]
result[1] <= mult_add_pj74:auto_generated.result[1]
result[2] <= mult_add_pj74:auto_generated.result[2]
result[3] <= mult_add_pj74:auto_generated.result[3]
result[4] <= mult_add_pj74:auto_generated.result[4]
result[5] <= mult_add_pj74:auto_generated.result[5]
result[6] <= mult_add_pj74:auto_generated.result[6]
result[7] <= mult_add_pj74:auto_generated.result[7]
result[8] <= mult_add_pj74:auto_generated.result[8]
result[9] <= mult_add_pj74:auto_generated.result[9]
result[10] <= mult_add_pj74:auto_generated.result[10]
result[11] <= mult_add_pj74:auto_generated.result[11]
result[12] <= mult_add_pj74:auto_generated.result[12]
result[13] <= mult_add_pj74:auto_generated.result[13]
result[14] <= mult_add_pj74:auto_generated.result[14]
result[15] <= mult_add_pj74:auto_generated.result[15]
result[16] <= mult_add_pj74:auto_generated.result[16]
result[17] <= mult_add_pj74:auto_generated.result[17]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated
aclr3 => ded_mult_3f91:ded_mult1.aclr[3]
aclr3 => ded_mult_3f91:ded_mult2.aclr[3]
aclr3 => ded_mult_3f91:ded_mult3.aclr[3]
aclr3 => dffe8a[17].IN0
clock0 => ded_mult_3f91:ded_mult1.clock[0]
clock0 => ded_mult_3f91:ded_mult2.clock[0]
clock0 => ded_mult_3f91:ded_mult3.clock[0]
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_3f91:ded_mult1.dataa[0]
dataa[1] => ded_mult_3f91:ded_mult1.dataa[1]
dataa[2] => ded_mult_3f91:ded_mult1.dataa[2]
dataa[3] => ded_mult_3f91:ded_mult1.dataa[3]
dataa[4] => ded_mult_3f91:ded_mult1.dataa[4]
dataa[5] => ded_mult_3f91:ded_mult1.dataa[5]
dataa[6] => ded_mult_3f91:ded_mult1.dataa[6]
dataa[7] => ded_mult_3f91:ded_mult1.dataa[7]
dataa[8] => ded_mult_3f91:ded_mult2.dataa[0]
dataa[9] => ded_mult_3f91:ded_mult2.dataa[1]
dataa[10] => ded_mult_3f91:ded_mult2.dataa[2]
dataa[11] => ded_mult_3f91:ded_mult2.dataa[3]
dataa[12] => ded_mult_3f91:ded_mult2.dataa[4]
dataa[13] => ded_mult_3f91:ded_mult2.dataa[5]
dataa[14] => ded_mult_3f91:ded_mult2.dataa[6]
dataa[15] => ded_mult_3f91:ded_mult2.dataa[7]
dataa[16] => ded_mult_3f91:ded_mult3.dataa[0]
dataa[17] => ded_mult_3f91:ded_mult3.dataa[1]
dataa[18] => ded_mult_3f91:ded_mult3.dataa[2]
dataa[19] => ded_mult_3f91:ded_mult3.dataa[3]
dataa[20] => ded_mult_3f91:ded_mult3.dataa[4]
dataa[21] => ded_mult_3f91:ded_mult3.dataa[5]
dataa[22] => ded_mult_3f91:ded_mult3.dataa[6]
dataa[23] => ded_mult_3f91:ded_mult3.dataa[7]
datab[0] => ded_mult_3f91:ded_mult1.datab[0]
datab[1] => ded_mult_3f91:ded_mult1.datab[1]
datab[2] => ded_mult_3f91:ded_mult1.datab[2]
datab[3] => ded_mult_3f91:ded_mult1.datab[3]
datab[4] => ded_mult_3f91:ded_mult1.datab[4]
datab[5] => ded_mult_3f91:ded_mult1.datab[5]
datab[6] => ded_mult_3f91:ded_mult1.datab[6]
datab[7] => ded_mult_3f91:ded_mult1.datab[7]
datab[8] => ded_mult_3f91:ded_mult2.datab[0]
datab[9] => ded_mult_3f91:ded_mult2.datab[1]
datab[10] => ded_mult_3f91:ded_mult2.datab[2]
datab[11] => ded_mult_3f91:ded_mult2.datab[3]
datab[12] => ded_mult_3f91:ded_mult2.datab[4]
datab[13] => ded_mult_3f91:ded_mult2.datab[5]
datab[14] => ded_mult_3f91:ded_mult2.datab[6]
datab[15] => ded_mult_3f91:ded_mult2.datab[7]
datab[16] => ded_mult_3f91:ded_mult3.datab[0]
datab[17] => ded_mult_3f91:ded_mult3.datab[1]
datab[18] => ded_mult_3f91:ded_mult3.datab[2]
datab[19] => ded_mult_3f91:ded_mult3.datab[3]
datab[20] => ded_mult_3f91:ded_mult3.datab[4]
datab[21] => ded_mult_3f91:ded_mult3.datab[5]
datab[22] => ded_mult_3f91:ded_mult3.datab[6]
datab[23] => ded_mult_3f91:ded_mult3.datab[7]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_c3c:pre_result.q[0]
result[1] <= dffpipe_c3c:pre_result.q[1]
result[2] <= dffpipe_c3c:pre_result.q[2]
result[3] <= dffpipe_c3c:pre_result.q[3]
result[4] <= dffpipe_c3c:pre_result.q[4]
result[5] <= dffpipe_c3c:pre_result.q[5]
result[6] <= dffpipe_c3c:pre_result.q[6]
result[7] <= dffpipe_c3c:pre_result.q[7]
result[8] <= dffpipe_c3c:pre_result.q[8]
result[9] <= dffpipe_c3c:pre_result.q[9]
result[10] <= dffpipe_c3c:pre_result.q[10]
result[11] <= dffpipe_c3c:pre_result.q[11]
result[12] <= dffpipe_c3c:pre_result.q[12]
result[13] <= dffpipe_c3c:pre_result.q[13]
result[14] <= dffpipe_c3c:pre_result.q[14]
result[15] <= dffpipe_c3c:pre_result.q[15]


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|dffpipe_c3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult2
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_c3c:pre_result.q[0]
result[1] <= dffpipe_c3c:pre_result.q[1]
result[2] <= dffpipe_c3c:pre_result.q[2]
result[3] <= dffpipe_c3c:pre_result.q[3]
result[4] <= dffpipe_c3c:pre_result.q[4]
result[5] <= dffpipe_c3c:pre_result.q[5]
result[6] <= dffpipe_c3c:pre_result.q[6]
result[7] <= dffpipe_c3c:pre_result.q[7]
result[8] <= dffpipe_c3c:pre_result.q[8]
result[9] <= dffpipe_c3c:pre_result.q[9]
result[10] <= dffpipe_c3c:pre_result.q[10]
result[11] <= dffpipe_c3c:pre_result.q[11]
result[12] <= dffpipe_c3c:pre_result.q[12]
result[13] <= dffpipe_c3c:pre_result.q[13]
result[14] <= dffpipe_c3c:pre_result.q[14]
result[15] <= dffpipe_c3c:pre_result.q[15]


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult2|dffpipe_c3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult3
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_c3c:pre_result.q[0]
result[1] <= dffpipe_c3c:pre_result.q[1]
result[2] <= dffpipe_c3c:pre_result.q[2]
result[3] <= dffpipe_c3c:pre_result.q[3]
result[4] <= dffpipe_c3c:pre_result.q[4]
result[5] <= dffpipe_c3c:pre_result.q[5]
result[6] <= dffpipe_c3c:pre_result.q[6]
result[7] <= dffpipe_c3c:pre_result.q[7]
result[8] <= dffpipe_c3c:pre_result.q[8]
result[9] <= dffpipe_c3c:pre_result.q[9]
result[10] <= dffpipe_c3c:pre_result.q[10]
result[11] <= dffpipe_c3c:pre_result.q[11]
result[12] <= dffpipe_c3c:pre_result.q[12]
result[13] <= dffpipe_c3c:pre_result.q[13]
result[14] <= dffpipe_c3c:pre_result.q[14]
result[15] <= dffpipe_c3c:pre_result.q[15]


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_c3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y2
aclr3 => aclr3.IN1
clock0 => clock0.IN1
dataa_0[0] => sub_wire1[0].IN1
dataa_0[1] => sub_wire1[1].IN1
dataa_0[2] => sub_wire1[2].IN1
dataa_0[3] => sub_wire1[3].IN1
dataa_0[4] => sub_wire1[4].IN1
dataa_0[5] => sub_wire1[5].IN1
dataa_0[6] => sub_wire1[6].IN1
dataa_0[7] => sub_wire1[7].IN1
dataa_1[0] => sub_wire1[8].IN1
dataa_1[1] => sub_wire1[9].IN1
dataa_1[2] => sub_wire1[10].IN1
dataa_1[3] => sub_wire1[11].IN1
dataa_1[4] => sub_wire1[12].IN1
dataa_1[5] => sub_wire1[13].IN1
dataa_1[6] => sub_wire1[14].IN1
dataa_1[7] => sub_wire1[15].IN1
dataa_2[0] => sub_wire1[16].IN1
dataa_2[1] => sub_wire1[17].IN1
dataa_2[2] => sub_wire1[18].IN1
dataa_2[3] => sub_wire1[19].IN1
dataa_2[4] => sub_wire1[20].IN1
dataa_2[5] => sub_wire1[21].IN1
dataa_2[6] => sub_wire1[22].IN1
dataa_2[7] => sub_wire1[23].IN1
datab_0[0] => sub_wire5[0].IN1
datab_0[1] => sub_wire5[1].IN1
datab_0[2] => sub_wire5[2].IN1
datab_0[3] => sub_wire5[3].IN1
datab_0[4] => sub_wire5[4].IN1
datab_0[5] => sub_wire5[5].IN1
datab_0[6] => sub_wire5[6].IN1
datab_0[7] => sub_wire5[7].IN1
datab_1[0] => sub_wire5[8].IN1
datab_1[1] => sub_wire5[9].IN1
datab_1[2] => sub_wire5[10].IN1
datab_1[3] => sub_wire5[11].IN1
datab_1[4] => sub_wire5[12].IN1
datab_1[5] => sub_wire5[13].IN1
datab_1[6] => sub_wire5[14].IN1
datab_1[7] => sub_wire5[15].IN1
datab_2[0] => sub_wire5[16].IN1
datab_2[1] => sub_wire5[17].IN1
datab_2[2] => sub_wire5[18].IN1
datab_2[3] => sub_wire5[19].IN1
datab_2[4] => sub_wire5[20].IN1
datab_2[5] => sub_wire5[21].IN1
datab_2[6] => sub_wire5[22].IN1
datab_2[7] => sub_wire5[23].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y2|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => mult_add_pj74:auto_generated.aclr3
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_pj74:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_pj74:auto_generated.dataa[0]
dataa[1] => mult_add_pj74:auto_generated.dataa[1]
dataa[2] => mult_add_pj74:auto_generated.dataa[2]
dataa[3] => mult_add_pj74:auto_generated.dataa[3]
dataa[4] => mult_add_pj74:auto_generated.dataa[4]
dataa[5] => mult_add_pj74:auto_generated.dataa[5]
dataa[6] => mult_add_pj74:auto_generated.dataa[6]
dataa[7] => mult_add_pj74:auto_generated.dataa[7]
dataa[8] => mult_add_pj74:auto_generated.dataa[8]
dataa[9] => mult_add_pj74:auto_generated.dataa[9]
dataa[10] => mult_add_pj74:auto_generated.dataa[10]
dataa[11] => mult_add_pj74:auto_generated.dataa[11]
dataa[12] => mult_add_pj74:auto_generated.dataa[12]
dataa[13] => mult_add_pj74:auto_generated.dataa[13]
dataa[14] => mult_add_pj74:auto_generated.dataa[14]
dataa[15] => mult_add_pj74:auto_generated.dataa[15]
dataa[16] => mult_add_pj74:auto_generated.dataa[16]
dataa[17] => mult_add_pj74:auto_generated.dataa[17]
dataa[18] => mult_add_pj74:auto_generated.dataa[18]
dataa[19] => mult_add_pj74:auto_generated.dataa[19]
dataa[20] => mult_add_pj74:auto_generated.dataa[20]
dataa[21] => mult_add_pj74:auto_generated.dataa[21]
dataa[22] => mult_add_pj74:auto_generated.dataa[22]
dataa[23] => mult_add_pj74:auto_generated.dataa[23]
datab[0] => mult_add_pj74:auto_generated.datab[0]
datab[1] => mult_add_pj74:auto_generated.datab[1]
datab[2] => mult_add_pj74:auto_generated.datab[2]
datab[3] => mult_add_pj74:auto_generated.datab[3]
datab[4] => mult_add_pj74:auto_generated.datab[4]
datab[5] => mult_add_pj74:auto_generated.datab[5]
datab[6] => mult_add_pj74:auto_generated.datab[6]
datab[7] => mult_add_pj74:auto_generated.datab[7]
datab[8] => mult_add_pj74:auto_generated.datab[8]
datab[9] => mult_add_pj74:auto_generated.datab[9]
datab[10] => mult_add_pj74:auto_generated.datab[10]
datab[11] => mult_add_pj74:auto_generated.datab[11]
datab[12] => mult_add_pj74:auto_generated.datab[12]
datab[13] => mult_add_pj74:auto_generated.datab[13]
datab[14] => mult_add_pj74:auto_generated.datab[14]
datab[15] => mult_add_pj74:auto_generated.datab[15]
datab[16] => mult_add_pj74:auto_generated.datab[16]
datab[17] => mult_add_pj74:auto_generated.datab[17]
datab[18] => mult_add_pj74:auto_generated.datab[18]
datab[19] => mult_add_pj74:auto_generated.datab[19]
datab[20] => mult_add_pj74:auto_generated.datab[20]
datab[21] => mult_add_pj74:auto_generated.datab[21]
datab[22] => mult_add_pj74:auto_generated.datab[22]
datab[23] => mult_add_pj74:auto_generated.datab[23]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_pj74:auto_generated.result[0]
result[1] <= mult_add_pj74:auto_generated.result[1]
result[2] <= mult_add_pj74:auto_generated.result[2]
result[3] <= mult_add_pj74:auto_generated.result[3]
result[4] <= mult_add_pj74:auto_generated.result[4]
result[5] <= mult_add_pj74:auto_generated.result[5]
result[6] <= mult_add_pj74:auto_generated.result[6]
result[7] <= mult_add_pj74:auto_generated.result[7]
result[8] <= mult_add_pj74:auto_generated.result[8]
result[9] <= mult_add_pj74:auto_generated.result[9]
result[10] <= mult_add_pj74:auto_generated.result[10]
result[11] <= mult_add_pj74:auto_generated.result[11]
result[12] <= mult_add_pj74:auto_generated.result[12]
result[13] <= mult_add_pj74:auto_generated.result[13]
result[14] <= mult_add_pj74:auto_generated.result[14]
result[15] <= mult_add_pj74:auto_generated.result[15]
result[16] <= mult_add_pj74:auto_generated.result[16]
result[17] <= mult_add_pj74:auto_generated.result[17]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourcea[1] => ~NO_FANOUT~
sourcea[2] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
sourceb[1] => ~NO_FANOUT~
sourceb[2] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~
datac[22] => ~NO_FANOUT~
datac[23] => ~NO_FANOUT~
datac[24] => ~NO_FANOUT~
datac[25] => ~NO_FANOUT~
datac[26] => ~NO_FANOUT~
datac[27] => ~NO_FANOUT~
datac[28] => ~NO_FANOUT~
datac[29] => ~NO_FANOUT~
datac[30] => ~NO_FANOUT~
datac[31] => ~NO_FANOUT~
datac[32] => ~NO_FANOUT~
datac[33] => ~NO_FANOUT~
datac[34] => ~NO_FANOUT~
datac[35] => ~NO_FANOUT~
datac[36] => ~NO_FANOUT~
datac[37] => ~NO_FANOUT~
datac[38] => ~NO_FANOUT~
datac[39] => ~NO_FANOUT~
datac[40] => ~NO_FANOUT~
datac[41] => ~NO_FANOUT~
datac[42] => ~NO_FANOUT~
datac[43] => ~NO_FANOUT~
datac[44] => ~NO_FANOUT~
datac[45] => ~NO_FANOUT~
datac[46] => ~NO_FANOUT~
datac[47] => ~NO_FANOUT~
datac[48] => ~NO_FANOUT~
datac[49] => ~NO_FANOUT~
datac[50] => ~NO_FANOUT~
datac[51] => ~NO_FANOUT~
datac[52] => ~NO_FANOUT~
datac[53] => ~NO_FANOUT~
datac[54] => ~NO_FANOUT~
datac[55] => ~NO_FANOUT~
datac[56] => ~NO_FANOUT~
datac[57] => ~NO_FANOUT~
datac[58] => ~NO_FANOUT~
datac[59] => ~NO_FANOUT~
datac[60] => ~NO_FANOUT~
datac[61] => ~NO_FANOUT~
datac[62] => ~NO_FANOUT~
datac[63] => ~NO_FANOUT~
datac[64] => ~NO_FANOUT~
datac[65] => ~NO_FANOUT~


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated
aclr3 => ded_mult_3f91:ded_mult1.aclr[3]
aclr3 => ded_mult_3f91:ded_mult2.aclr[3]
aclr3 => ded_mult_3f91:ded_mult3.aclr[3]
aclr3 => dffe8a[17].IN0
clock0 => ded_mult_3f91:ded_mult1.clock[0]
clock0 => ded_mult_3f91:ded_mult2.clock[0]
clock0 => ded_mult_3f91:ded_mult3.clock[0]
clock0 => dffe8a[17].CLK
clock0 => dffe8a[16].CLK
clock0 => dffe8a[15].CLK
clock0 => dffe8a[14].CLK
clock0 => dffe8a[13].CLK
clock0 => dffe8a[12].CLK
clock0 => dffe8a[11].CLK
clock0 => dffe8a[10].CLK
clock0 => dffe8a[9].CLK
clock0 => dffe8a[8].CLK
clock0 => dffe8a[7].CLK
clock0 => dffe8a[6].CLK
clock0 => dffe8a[5].CLK
clock0 => dffe8a[4].CLK
clock0 => dffe8a[3].CLK
clock0 => dffe8a[2].CLK
clock0 => dffe8a[1].CLK
clock0 => dffe8a[0].CLK
dataa[0] => ded_mult_3f91:ded_mult1.dataa[0]
dataa[1] => ded_mult_3f91:ded_mult1.dataa[1]
dataa[2] => ded_mult_3f91:ded_mult1.dataa[2]
dataa[3] => ded_mult_3f91:ded_mult1.dataa[3]
dataa[4] => ded_mult_3f91:ded_mult1.dataa[4]
dataa[5] => ded_mult_3f91:ded_mult1.dataa[5]
dataa[6] => ded_mult_3f91:ded_mult1.dataa[6]
dataa[7] => ded_mult_3f91:ded_mult1.dataa[7]
dataa[8] => ded_mult_3f91:ded_mult2.dataa[0]
dataa[9] => ded_mult_3f91:ded_mult2.dataa[1]
dataa[10] => ded_mult_3f91:ded_mult2.dataa[2]
dataa[11] => ded_mult_3f91:ded_mult2.dataa[3]
dataa[12] => ded_mult_3f91:ded_mult2.dataa[4]
dataa[13] => ded_mult_3f91:ded_mult2.dataa[5]
dataa[14] => ded_mult_3f91:ded_mult2.dataa[6]
dataa[15] => ded_mult_3f91:ded_mult2.dataa[7]
dataa[16] => ded_mult_3f91:ded_mult3.dataa[0]
dataa[17] => ded_mult_3f91:ded_mult3.dataa[1]
dataa[18] => ded_mult_3f91:ded_mult3.dataa[2]
dataa[19] => ded_mult_3f91:ded_mult3.dataa[3]
dataa[20] => ded_mult_3f91:ded_mult3.dataa[4]
dataa[21] => ded_mult_3f91:ded_mult3.dataa[5]
dataa[22] => ded_mult_3f91:ded_mult3.dataa[6]
dataa[23] => ded_mult_3f91:ded_mult3.dataa[7]
datab[0] => ded_mult_3f91:ded_mult1.datab[0]
datab[1] => ded_mult_3f91:ded_mult1.datab[1]
datab[2] => ded_mult_3f91:ded_mult1.datab[2]
datab[3] => ded_mult_3f91:ded_mult1.datab[3]
datab[4] => ded_mult_3f91:ded_mult1.datab[4]
datab[5] => ded_mult_3f91:ded_mult1.datab[5]
datab[6] => ded_mult_3f91:ded_mult1.datab[6]
datab[7] => ded_mult_3f91:ded_mult1.datab[7]
datab[8] => ded_mult_3f91:ded_mult2.datab[0]
datab[9] => ded_mult_3f91:ded_mult2.datab[1]
datab[10] => ded_mult_3f91:ded_mult2.datab[2]
datab[11] => ded_mult_3f91:ded_mult2.datab[3]
datab[12] => ded_mult_3f91:ded_mult2.datab[4]
datab[13] => ded_mult_3f91:ded_mult2.datab[5]
datab[14] => ded_mult_3f91:ded_mult2.datab[6]
datab[15] => ded_mult_3f91:ded_mult2.datab[7]
datab[16] => ded_mult_3f91:ded_mult3.datab[0]
datab[17] => ded_mult_3f91:ded_mult3.datab[1]
datab[18] => ded_mult_3f91:ded_mult3.datab[2]
datab[19] => ded_mult_3f91:ded_mult3.datab[3]
datab[20] => ded_mult_3f91:ded_mult3.datab[4]
datab[21] => ded_mult_3f91:ded_mult3.datab[5]
datab[22] => ded_mult_3f91:ded_mult3.datab[6]
datab[23] => ded_mult_3f91:ded_mult3.datab[7]
result[0] <= dffe8a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe8a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe8a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe8a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe8a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe8a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe8a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe8a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe8a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe8a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe8a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe8a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe8a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe8a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe8a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe8a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe8a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe8a[17].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_c3c:pre_result.q[0]
result[1] <= dffpipe_c3c:pre_result.q[1]
result[2] <= dffpipe_c3c:pre_result.q[2]
result[3] <= dffpipe_c3c:pre_result.q[3]
result[4] <= dffpipe_c3c:pre_result.q[4]
result[5] <= dffpipe_c3c:pre_result.q[5]
result[6] <= dffpipe_c3c:pre_result.q[6]
result[7] <= dffpipe_c3c:pre_result.q[7]
result[8] <= dffpipe_c3c:pre_result.q[8]
result[9] <= dffpipe_c3c:pre_result.q[9]
result[10] <= dffpipe_c3c:pre_result.q[10]
result[11] <= dffpipe_c3c:pre_result.q[11]
result[12] <= dffpipe_c3c:pre_result.q[12]
result[13] <= dffpipe_c3c:pre_result.q[13]
result[14] <= dffpipe_c3c:pre_result.q[14]
result[15] <= dffpipe_c3c:pre_result.q[15]


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult1|dffpipe_c3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult2
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_c3c:pre_result.q[0]
result[1] <= dffpipe_c3c:pre_result.q[1]
result[2] <= dffpipe_c3c:pre_result.q[2]
result[3] <= dffpipe_c3c:pre_result.q[3]
result[4] <= dffpipe_c3c:pre_result.q[4]
result[5] <= dffpipe_c3c:pre_result.q[5]
result[6] <= dffpipe_c3c:pre_result.q[6]
result[7] <= dffpipe_c3c:pre_result.q[7]
result[8] <= dffpipe_c3c:pre_result.q[8]
result[9] <= dffpipe_c3c:pre_result.q[9]
result[10] <= dffpipe_c3c:pre_result.q[10]
result[11] <= dffpipe_c3c:pre_result.q[11]
result[12] <= dffpipe_c3c:pre_result.q[12]
result[13] <= dffpipe_c3c:pre_result.q[13]
result[14] <= dffpipe_c3c:pre_result.q[14]
result[15] <= dffpipe_c3c:pre_result.q[15]


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult2|dffpipe_c3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult3
aclr[0] => ~NO_FANOUT~
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => mac_mult9.ACLR
aclr[3] => mac_out10.ACLR
clock[0] => mac_mult9.CLK
clock[0] => mac_out10.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult9.DATAA
dataa[1] => mac_mult9.DATAA1
dataa[2] => mac_mult9.DATAA2
dataa[3] => mac_mult9.DATAA3
dataa[4] => mac_mult9.DATAA4
dataa[5] => mac_mult9.DATAA5
dataa[6] => mac_mult9.DATAA6
dataa[7] => mac_mult9.DATAA7
datab[0] => mac_mult9.DATAB
datab[1] => mac_mult9.DATAB1
datab[2] => mac_mult9.DATAB2
datab[3] => mac_mult9.DATAB3
datab[4] => mac_mult9.DATAB4
datab[5] => mac_mult9.DATAB5
datab[6] => mac_mult9.DATAB6
datab[7] => mac_mult9.DATAB7
ena[0] => mac_mult9.ENA
ena[0] => mac_out10.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_c3c:pre_result.q[0]
result[1] <= dffpipe_c3c:pre_result.q[1]
result[2] <= dffpipe_c3c:pre_result.q[2]
result[3] <= dffpipe_c3c:pre_result.q[3]
result[4] <= dffpipe_c3c:pre_result.q[4]
result[5] <= dffpipe_c3c:pre_result.q[5]
result[6] <= dffpipe_c3c:pre_result.q[6]
result[7] <= dffpipe_c3c:pre_result.q[7]
result[8] <= dffpipe_c3c:pre_result.q[8]
result[9] <= dffpipe_c3c:pre_result.q[9]
result[10] <= dffpipe_c3c:pre_result.q[10]
result[11] <= dffpipe_c3c:pre_result.q[11]
result[12] <= dffpipe_c3c:pre_result.q[12]
result[13] <= dffpipe_c3c:pre_result.q[13]
result[14] <= dffpipe_c3c:pre_result.q[14]
result[15] <= dffpipe_c3c:pre_result.q[15]


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|Sobel_MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_pj74:auto_generated|ded_mult_3f91:ded_mult3|dffpipe_c3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|PA_3:pa0
clock => clock.IN1
data0x[0] => sub_wire1[0].IN1
data0x[1] => sub_wire1[1].IN1
data0x[2] => sub_wire1[2].IN1
data0x[3] => sub_wire1[3].IN1
data0x[4] => sub_wire1[4].IN1
data0x[5] => sub_wire1[5].IN1
data0x[6] => sub_wire1[6].IN1
data0x[7] => sub_wire1[7].IN1
data0x[8] => sub_wire1[8].IN1
data0x[9] => sub_wire1[9].IN1
data0x[10] => sub_wire1[10].IN1
data0x[11] => sub_wire1[11].IN1
data0x[12] => sub_wire1[12].IN1
data0x[13] => sub_wire1[13].IN1
data0x[14] => sub_wire1[14].IN1
data0x[15] => sub_wire1[15].IN1
data0x[16] => sub_wire1[16].IN1
data0x[17] => sub_wire1[17].IN1
data1x[0] => sub_wire1[18].IN1
data1x[1] => sub_wire1[19].IN1
data1x[2] => sub_wire1[20].IN1
data1x[3] => sub_wire1[21].IN1
data1x[4] => sub_wire1[22].IN1
data1x[5] => sub_wire1[23].IN1
data1x[6] => sub_wire1[24].IN1
data1x[7] => sub_wire1[25].IN1
data1x[8] => sub_wire1[26].IN1
data1x[9] => sub_wire1[27].IN1
data1x[10] => sub_wire1[28].IN1
data1x[11] => sub_wire1[29].IN1
data1x[12] => sub_wire1[30].IN1
data1x[13] => sub_wire1[31].IN1
data1x[14] => sub_wire1[32].IN1
data1x[15] => sub_wire1[33].IN1
data1x[16] => sub_wire1[34].IN1
data1x[17] => sub_wire1[35].IN1
data2x[0] => sub_wire1[36].IN1
data2x[1] => sub_wire1[37].IN1
data2x[2] => sub_wire1[38].IN1
data2x[3] => sub_wire1[39].IN1
data2x[4] => sub_wire1[40].IN1
data2x[5] => sub_wire1[41].IN1
data2x[6] => sub_wire1[42].IN1
data2x[7] => sub_wire1[43].IN1
data2x[8] => sub_wire1[44].IN1
data2x[9] => sub_wire1[45].IN1
data2x[10] => sub_wire1[46].IN1
data2x[11] => sub_wire1[47].IN1
data2x[12] => sub_wire1[48].IN1
data2x[13] => sub_wire1[49].IN1
data2x[14] => sub_wire1[50].IN1
data2x[15] => sub_wire1[51].IN1
data2x[16] => sub_wire1[52].IN1
data2x[17] => sub_wire1[53].IN1
result[0] <= parallel_add:parallel_add_component.result
result[1] <= parallel_add:parallel_add_component.result
result[2] <= parallel_add:parallel_add_component.result
result[3] <= parallel_add:parallel_add_component.result
result[4] <= parallel_add:parallel_add_component.result
result[5] <= parallel_add:parallel_add_component.result
result[6] <= parallel_add:parallel_add_component.result
result[7] <= parallel_add:parallel_add_component.result
result[8] <= parallel_add:parallel_add_component.result
result[9] <= parallel_add:parallel_add_component.result
result[10] <= parallel_add:parallel_add_component.result
result[11] <= parallel_add:parallel_add_component.result
result[12] <= parallel_add:parallel_add_component.result
result[13] <= parallel_add:parallel_add_component.result
result[14] <= parallel_add:parallel_add_component.result
result[15] <= parallel_add:parallel_add_component.result
result[16] <= parallel_add:parallel_add_component.result
result[17] <= parallel_add:parallel_add_component.result
result[18] <= parallel_add:parallel_add_component.result
result[19] <= parallel_add:parallel_add_component.result


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|PA_3:pa0|parallel_add:parallel_add_component
data[0][0] => par_add_n9f:auto_generated.data[0]
data[0][1] => par_add_n9f:auto_generated.data[1]
data[0][2] => par_add_n9f:auto_generated.data[2]
data[0][3] => par_add_n9f:auto_generated.data[3]
data[0][4] => par_add_n9f:auto_generated.data[4]
data[0][5] => par_add_n9f:auto_generated.data[5]
data[0][6] => par_add_n9f:auto_generated.data[6]
data[0][7] => par_add_n9f:auto_generated.data[7]
data[0][8] => par_add_n9f:auto_generated.data[8]
data[0][9] => par_add_n9f:auto_generated.data[9]
data[0][10] => par_add_n9f:auto_generated.data[10]
data[0][11] => par_add_n9f:auto_generated.data[11]
data[0][12] => par_add_n9f:auto_generated.data[12]
data[0][13] => par_add_n9f:auto_generated.data[13]
data[0][14] => par_add_n9f:auto_generated.data[14]
data[0][15] => par_add_n9f:auto_generated.data[15]
data[0][16] => par_add_n9f:auto_generated.data[16]
data[0][17] => par_add_n9f:auto_generated.data[17]
data[1][0] => par_add_n9f:auto_generated.data[18]
data[1][1] => par_add_n9f:auto_generated.data[19]
data[1][2] => par_add_n9f:auto_generated.data[20]
data[1][3] => par_add_n9f:auto_generated.data[21]
data[1][4] => par_add_n9f:auto_generated.data[22]
data[1][5] => par_add_n9f:auto_generated.data[23]
data[1][6] => par_add_n9f:auto_generated.data[24]
data[1][7] => par_add_n9f:auto_generated.data[25]
data[1][8] => par_add_n9f:auto_generated.data[26]
data[1][9] => par_add_n9f:auto_generated.data[27]
data[1][10] => par_add_n9f:auto_generated.data[28]
data[1][11] => par_add_n9f:auto_generated.data[29]
data[1][12] => par_add_n9f:auto_generated.data[30]
data[1][13] => par_add_n9f:auto_generated.data[31]
data[1][14] => par_add_n9f:auto_generated.data[32]
data[1][15] => par_add_n9f:auto_generated.data[33]
data[1][16] => par_add_n9f:auto_generated.data[34]
data[1][17] => par_add_n9f:auto_generated.data[35]
data[2][0] => par_add_n9f:auto_generated.data[36]
data[2][1] => par_add_n9f:auto_generated.data[37]
data[2][2] => par_add_n9f:auto_generated.data[38]
data[2][3] => par_add_n9f:auto_generated.data[39]
data[2][4] => par_add_n9f:auto_generated.data[40]
data[2][5] => par_add_n9f:auto_generated.data[41]
data[2][6] => par_add_n9f:auto_generated.data[42]
data[2][7] => par_add_n9f:auto_generated.data[43]
data[2][8] => par_add_n9f:auto_generated.data[44]
data[2][9] => par_add_n9f:auto_generated.data[45]
data[2][10] => par_add_n9f:auto_generated.data[46]
data[2][11] => par_add_n9f:auto_generated.data[47]
data[2][12] => par_add_n9f:auto_generated.data[48]
data[2][13] => par_add_n9f:auto_generated.data[49]
data[2][14] => par_add_n9f:auto_generated.data[50]
data[2][15] => par_add_n9f:auto_generated.data[51]
data[2][16] => par_add_n9f:auto_generated.data[52]
data[2][17] => par_add_n9f:auto_generated.data[53]
clock => par_add_n9f:auto_generated.clock
clken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
result[0] <= par_add_n9f:auto_generated.result[0]
result[1] <= par_add_n9f:auto_generated.result[1]
result[2] <= par_add_n9f:auto_generated.result[2]
result[3] <= par_add_n9f:auto_generated.result[3]
result[4] <= par_add_n9f:auto_generated.result[4]
result[5] <= par_add_n9f:auto_generated.result[5]
result[6] <= par_add_n9f:auto_generated.result[6]
result[7] <= par_add_n9f:auto_generated.result[7]
result[8] <= par_add_n9f:auto_generated.result[8]
result[9] <= par_add_n9f:auto_generated.result[9]
result[10] <= par_add_n9f:auto_generated.result[10]
result[11] <= par_add_n9f:auto_generated.result[11]
result[12] <= par_add_n9f:auto_generated.result[12]
result[13] <= par_add_n9f:auto_generated.result[13]
result[14] <= par_add_n9f:auto_generated.result[14]
result[15] <= par_add_n9f:auto_generated.result[15]
result[16] <= par_add_n9f:auto_generated.result[16]
result[17] <= par_add_n9f:auto_generated.result[17]
result[18] <= par_add_n9f:auto_generated.result[18]
result[19] <= par_add_n9f:auto_generated.result[19]


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe4.CLK
clock => dffe40.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
data[0] => dffe1.DATAIN
data[1] => dffe3.DATAIN
data[2] => dffe5.DATAIN
data[3] => dffe7.DATAIN
data[4] => dffe9.DATAIN
data[5] => dffe11.DATAIN
data[6] => dffe13.DATAIN
data[7] => dffe15.DATAIN
data[8] => dffe17.DATAIN
data[9] => dffe19.DATAIN
data[10] => dffe21.DATAIN
data[11] => dffe23.DATAIN
data[12] => dffe25.DATAIN
data[13] => dffe27.DATAIN
data[14] => dffe29.DATAIN
data[15] => dffe31.DATAIN
data[16] => dffe33.DATAIN
data[17] => sft51a[0].IN0
data[18] => sft43a[0].DATAIN
data[19] => sft43a[1].DATAIN
data[20] => sft43a[2].DATAIN
data[21] => sft43a[3].DATAIN
data[22] => sft43a[4].DATAIN
data[23] => sft43a[5].DATAIN
data[24] => sft43a[6].DATAIN
data[25] => sft43a[7].DATAIN
data[26] => sft43a[8].DATAIN
data[27] => sft43a[9].DATAIN
data[28] => sft43a[10].DATAIN
data[29] => sft43a[11].DATAIN
data[30] => sft43a[12].DATAIN
data[31] => sft43a[13].DATAIN
data[32] => sft43a[14].DATAIN
data[33] => sft43a[15].DATAIN
data[34] => sft43a[16].DATAIN
data[35] => sft43a[17].IN0
data[36] => sft42a[0].DATAIN
data[37] => sft42a[1].DATAIN
data[38] => sft42a[2].DATAIN
data[39] => sft42a[3].DATAIN
data[40] => sft42a[4].DATAIN
data[41] => sft42a[5].DATAIN
data[42] => sft42a[6].DATAIN
data[43] => sft42a[7].DATAIN
data[44] => sft42a[8].DATAIN
data[45] => sft42a[9].DATAIN
data[46] => sft42a[10].DATAIN
data[47] => sft42a[11].DATAIN
data[48] => sft42a[12].DATAIN
data[49] => sft42a[13].DATAIN
data[50] => sft42a[14].DATAIN
data[51] => sft42a[15].DATAIN
data[52] => sft42a[16].DATAIN
data[53] => sft42a[17].IN0
result[0] <= sft48a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft48a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft48a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft48a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft48a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft48a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft48a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft48a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft48a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft48a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft48a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft48a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft48a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft48a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft48a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft48a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft48a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft48a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft48a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft48a[19].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|PA_3:pa1
clock => clock.IN1
data0x[0] => sub_wire1[0].IN1
data0x[1] => sub_wire1[1].IN1
data0x[2] => sub_wire1[2].IN1
data0x[3] => sub_wire1[3].IN1
data0x[4] => sub_wire1[4].IN1
data0x[5] => sub_wire1[5].IN1
data0x[6] => sub_wire1[6].IN1
data0x[7] => sub_wire1[7].IN1
data0x[8] => sub_wire1[8].IN1
data0x[9] => sub_wire1[9].IN1
data0x[10] => sub_wire1[10].IN1
data0x[11] => sub_wire1[11].IN1
data0x[12] => sub_wire1[12].IN1
data0x[13] => sub_wire1[13].IN1
data0x[14] => sub_wire1[14].IN1
data0x[15] => sub_wire1[15].IN1
data0x[16] => sub_wire1[16].IN1
data0x[17] => sub_wire1[17].IN1
data1x[0] => sub_wire1[18].IN1
data1x[1] => sub_wire1[19].IN1
data1x[2] => sub_wire1[20].IN1
data1x[3] => sub_wire1[21].IN1
data1x[4] => sub_wire1[22].IN1
data1x[5] => sub_wire1[23].IN1
data1x[6] => sub_wire1[24].IN1
data1x[7] => sub_wire1[25].IN1
data1x[8] => sub_wire1[26].IN1
data1x[9] => sub_wire1[27].IN1
data1x[10] => sub_wire1[28].IN1
data1x[11] => sub_wire1[29].IN1
data1x[12] => sub_wire1[30].IN1
data1x[13] => sub_wire1[31].IN1
data1x[14] => sub_wire1[32].IN1
data1x[15] => sub_wire1[33].IN1
data1x[16] => sub_wire1[34].IN1
data1x[17] => sub_wire1[35].IN1
data2x[0] => sub_wire1[36].IN1
data2x[1] => sub_wire1[37].IN1
data2x[2] => sub_wire1[38].IN1
data2x[3] => sub_wire1[39].IN1
data2x[4] => sub_wire1[40].IN1
data2x[5] => sub_wire1[41].IN1
data2x[6] => sub_wire1[42].IN1
data2x[7] => sub_wire1[43].IN1
data2x[8] => sub_wire1[44].IN1
data2x[9] => sub_wire1[45].IN1
data2x[10] => sub_wire1[46].IN1
data2x[11] => sub_wire1[47].IN1
data2x[12] => sub_wire1[48].IN1
data2x[13] => sub_wire1[49].IN1
data2x[14] => sub_wire1[50].IN1
data2x[15] => sub_wire1[51].IN1
data2x[16] => sub_wire1[52].IN1
data2x[17] => sub_wire1[53].IN1
result[0] <= parallel_add:parallel_add_component.result
result[1] <= parallel_add:parallel_add_component.result
result[2] <= parallel_add:parallel_add_component.result
result[3] <= parallel_add:parallel_add_component.result
result[4] <= parallel_add:parallel_add_component.result
result[5] <= parallel_add:parallel_add_component.result
result[6] <= parallel_add:parallel_add_component.result
result[7] <= parallel_add:parallel_add_component.result
result[8] <= parallel_add:parallel_add_component.result
result[9] <= parallel_add:parallel_add_component.result
result[10] <= parallel_add:parallel_add_component.result
result[11] <= parallel_add:parallel_add_component.result
result[12] <= parallel_add:parallel_add_component.result
result[13] <= parallel_add:parallel_add_component.result
result[14] <= parallel_add:parallel_add_component.result
result[15] <= parallel_add:parallel_add_component.result
result[16] <= parallel_add:parallel_add_component.result
result[17] <= parallel_add:parallel_add_component.result
result[18] <= parallel_add:parallel_add_component.result
result[19] <= parallel_add:parallel_add_component.result


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|PA_3:pa1|parallel_add:parallel_add_component
data[0][0] => par_add_n9f:auto_generated.data[0]
data[0][1] => par_add_n9f:auto_generated.data[1]
data[0][2] => par_add_n9f:auto_generated.data[2]
data[0][3] => par_add_n9f:auto_generated.data[3]
data[0][4] => par_add_n9f:auto_generated.data[4]
data[0][5] => par_add_n9f:auto_generated.data[5]
data[0][6] => par_add_n9f:auto_generated.data[6]
data[0][7] => par_add_n9f:auto_generated.data[7]
data[0][8] => par_add_n9f:auto_generated.data[8]
data[0][9] => par_add_n9f:auto_generated.data[9]
data[0][10] => par_add_n9f:auto_generated.data[10]
data[0][11] => par_add_n9f:auto_generated.data[11]
data[0][12] => par_add_n9f:auto_generated.data[12]
data[0][13] => par_add_n9f:auto_generated.data[13]
data[0][14] => par_add_n9f:auto_generated.data[14]
data[0][15] => par_add_n9f:auto_generated.data[15]
data[0][16] => par_add_n9f:auto_generated.data[16]
data[0][17] => par_add_n9f:auto_generated.data[17]
data[1][0] => par_add_n9f:auto_generated.data[18]
data[1][1] => par_add_n9f:auto_generated.data[19]
data[1][2] => par_add_n9f:auto_generated.data[20]
data[1][3] => par_add_n9f:auto_generated.data[21]
data[1][4] => par_add_n9f:auto_generated.data[22]
data[1][5] => par_add_n9f:auto_generated.data[23]
data[1][6] => par_add_n9f:auto_generated.data[24]
data[1][7] => par_add_n9f:auto_generated.data[25]
data[1][8] => par_add_n9f:auto_generated.data[26]
data[1][9] => par_add_n9f:auto_generated.data[27]
data[1][10] => par_add_n9f:auto_generated.data[28]
data[1][11] => par_add_n9f:auto_generated.data[29]
data[1][12] => par_add_n9f:auto_generated.data[30]
data[1][13] => par_add_n9f:auto_generated.data[31]
data[1][14] => par_add_n9f:auto_generated.data[32]
data[1][15] => par_add_n9f:auto_generated.data[33]
data[1][16] => par_add_n9f:auto_generated.data[34]
data[1][17] => par_add_n9f:auto_generated.data[35]
data[2][0] => par_add_n9f:auto_generated.data[36]
data[2][1] => par_add_n9f:auto_generated.data[37]
data[2][2] => par_add_n9f:auto_generated.data[38]
data[2][3] => par_add_n9f:auto_generated.data[39]
data[2][4] => par_add_n9f:auto_generated.data[40]
data[2][5] => par_add_n9f:auto_generated.data[41]
data[2][6] => par_add_n9f:auto_generated.data[42]
data[2][7] => par_add_n9f:auto_generated.data[43]
data[2][8] => par_add_n9f:auto_generated.data[44]
data[2][9] => par_add_n9f:auto_generated.data[45]
data[2][10] => par_add_n9f:auto_generated.data[46]
data[2][11] => par_add_n9f:auto_generated.data[47]
data[2][12] => par_add_n9f:auto_generated.data[48]
data[2][13] => par_add_n9f:auto_generated.data[49]
data[2][14] => par_add_n9f:auto_generated.data[50]
data[2][15] => par_add_n9f:auto_generated.data[51]
data[2][16] => par_add_n9f:auto_generated.data[52]
data[2][17] => par_add_n9f:auto_generated.data[53]
clock => par_add_n9f:auto_generated.clock
clken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
result[0] <= par_add_n9f:auto_generated.result[0]
result[1] <= par_add_n9f:auto_generated.result[1]
result[2] <= par_add_n9f:auto_generated.result[2]
result[3] <= par_add_n9f:auto_generated.result[3]
result[4] <= par_add_n9f:auto_generated.result[4]
result[5] <= par_add_n9f:auto_generated.result[5]
result[6] <= par_add_n9f:auto_generated.result[6]
result[7] <= par_add_n9f:auto_generated.result[7]
result[8] <= par_add_n9f:auto_generated.result[8]
result[9] <= par_add_n9f:auto_generated.result[9]
result[10] <= par_add_n9f:auto_generated.result[10]
result[11] <= par_add_n9f:auto_generated.result[11]
result[12] <= par_add_n9f:auto_generated.result[12]
result[13] <= par_add_n9f:auto_generated.result[13]
result[14] <= par_add_n9f:auto_generated.result[14]
result[15] <= par_add_n9f:auto_generated.result[15]
result[16] <= par_add_n9f:auto_generated.result[16]
result[17] <= par_add_n9f:auto_generated.result[17]
result[18] <= par_add_n9f:auto_generated.result[18]
result[19] <= par_add_n9f:auto_generated.result[19]


|DE2_115_CAMERA|VGA_Controller:u1|Sobel:sobel0|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated
clock => dffe1.CLK
clock => dffe10.CLK
clock => dffe11.CLK
clock => dffe12.CLK
clock => dffe13.CLK
clock => dffe14.CLK
clock => dffe15.CLK
clock => dffe16.CLK
clock => dffe17.CLK
clock => dffe18.CLK
clock => dffe19.CLK
clock => dffe2.CLK
clock => dffe20.CLK
clock => dffe21.CLK
clock => dffe22.CLK
clock => dffe23.CLK
clock => dffe24.CLK
clock => dffe25.CLK
clock => dffe26.CLK
clock => dffe27.CLK
clock => dffe28.CLK
clock => dffe29.CLK
clock => dffe3.CLK
clock => dffe30.CLK
clock => dffe31.CLK
clock => dffe32.CLK
clock => dffe33.CLK
clock => dffe34.CLK
clock => dffe35.CLK
clock => dffe36.CLK
clock => dffe37.CLK
clock => dffe38.CLK
clock => dffe39.CLK
clock => dffe4.CLK
clock => dffe40.CLK
clock => dffe5.CLK
clock => dffe6.CLK
clock => dffe7.CLK
clock => dffe8.CLK
clock => dffe9.CLK
data[0] => dffe1.DATAIN
data[1] => dffe3.DATAIN
data[2] => dffe5.DATAIN
data[3] => dffe7.DATAIN
data[4] => dffe9.DATAIN
data[5] => dffe11.DATAIN
data[6] => dffe13.DATAIN
data[7] => dffe15.DATAIN
data[8] => dffe17.DATAIN
data[9] => dffe19.DATAIN
data[10] => dffe21.DATAIN
data[11] => dffe23.DATAIN
data[12] => dffe25.DATAIN
data[13] => dffe27.DATAIN
data[14] => dffe29.DATAIN
data[15] => dffe31.DATAIN
data[16] => dffe33.DATAIN
data[17] => sft51a[0].IN0
data[18] => sft43a[0].DATAIN
data[19] => sft43a[1].DATAIN
data[20] => sft43a[2].DATAIN
data[21] => sft43a[3].DATAIN
data[22] => sft43a[4].DATAIN
data[23] => sft43a[5].DATAIN
data[24] => sft43a[6].DATAIN
data[25] => sft43a[7].DATAIN
data[26] => sft43a[8].DATAIN
data[27] => sft43a[9].DATAIN
data[28] => sft43a[10].DATAIN
data[29] => sft43a[11].DATAIN
data[30] => sft43a[12].DATAIN
data[31] => sft43a[13].DATAIN
data[32] => sft43a[14].DATAIN
data[33] => sft43a[15].DATAIN
data[34] => sft43a[16].DATAIN
data[35] => sft43a[17].IN0
data[36] => sft42a[0].DATAIN
data[37] => sft42a[1].DATAIN
data[38] => sft42a[2].DATAIN
data[39] => sft42a[3].DATAIN
data[40] => sft42a[4].DATAIN
data[41] => sft42a[5].DATAIN
data[42] => sft42a[6].DATAIN
data[43] => sft42a[7].DATAIN
data[44] => sft42a[8].DATAIN
data[45] => sft42a[9].DATAIN
data[46] => sft42a[10].DATAIN
data[47] => sft42a[11].DATAIN
data[48] => sft42a[12].DATAIN
data[49] => sft42a[13].DATAIN
data[50] => sft42a[14].DATAIN
data[51] => sft42a[15].DATAIN
data[52] => sft42a[16].DATAIN
data[53] => sft42a[17].IN0
result[0] <= sft48a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft48a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft48a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft48a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft48a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft48a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft48a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft48a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft48a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft48a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft48a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft48a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft48a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft48a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft48a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft48a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft48a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft48a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft48a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft48a[19].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Purify:purify0
iCLK => iCLK.IN1
iRST_N => iRST_N.IN1
idata[0] => ~NO_FANOUT~
idata[1] => ~NO_FANOUT~
idata[2] => idata[2].IN1
idata[3] => idata[3].IN1
idata[4] => idata[4].IN1
idata[5] => idata[5].IN1
idata[6] => idata[6].IN1
idata[7] => idata[7].IN1
idata[8] => idata[8].IN1
idata[9] => idata[9].IN1
iDVAL => iDVAL.IN1
odata[0] <= odata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[1] <= odata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[2] <= odata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[3] <= odata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[4] <= odata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[5] <= odata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[6] <= odata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[7] <= odata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[8] <= odata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
odata[9] <= odata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1
iCLK => iCLK.IN1
iRST_N => _.IN1
iCLKen => iCLKen.IN1
idata[0] => idata[0].IN1
idata[1] => idata[1].IN1
idata[2] => idata[2].IN1
idata[3] => idata[3].IN1
idata[4] => idata[4].IN1
idata[5] => idata[5].IN1
idata[6] => idata[6].IN1
idata[7] => idata[7].IN1
oRow0[0] <= Sobel_Line_Buffer:buf0.taps1x
oRow0[1] <= Sobel_Line_Buffer:buf0.taps1x
oRow0[2] <= Sobel_Line_Buffer:buf0.taps1x
oRow0[3] <= Sobel_Line_Buffer:buf0.taps1x
oRow0[4] <= Sobel_Line_Buffer:buf0.taps1x
oRow0[5] <= Sobel_Line_Buffer:buf0.taps1x
oRow0[6] <= Sobel_Line_Buffer:buf0.taps1x
oRow0[7] <= Sobel_Line_Buffer:buf0.taps1x
oRow1[0] <= Sobel_Line_Buffer:buf0.taps0x
oRow1[1] <= Sobel_Line_Buffer:buf0.taps0x
oRow1[2] <= Sobel_Line_Buffer:buf0.taps0x
oRow1[3] <= Sobel_Line_Buffer:buf0.taps0x
oRow1[4] <= Sobel_Line_Buffer:buf0.taps0x
oRow1[5] <= Sobel_Line_Buffer:buf0.taps0x
oRow1[6] <= Sobel_Line_Buffer:buf0.taps0x
oRow1[7] <= Sobel_Line_Buffer:buf0.taps0x
oRow2[0] <= idata[0].DB_MAX_OUTPUT_PORT_TYPE
oRow2[1] <= idata[1].DB_MAX_OUTPUT_PORT_TYPE
oRow2[2] <= idata[2].DB_MAX_OUTPUT_PORT_TYPE
oRow2[3] <= idata[3].DB_MAX_OUTPUT_PORT_TYPE
oRow2[4] <= idata[4].DB_MAX_OUTPUT_PORT_TYPE
oRow2[5] <= idata[5].DB_MAX_OUTPUT_PORT_TYPE
oRow2[6] <= idata[6].DB_MAX_OUTPUT_PORT_TYPE
oRow2[7] <= idata[7].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0
aclr => aclr.IN1
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps0x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps0x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps1x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps2x[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|DE2_115_CAMERA|VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_oj01:auto_generated.shiftin[0]
shiftin[1] => shift_taps_oj01:auto_generated.shiftin[1]
shiftin[2] => shift_taps_oj01:auto_generated.shiftin[2]
shiftin[3] => shift_taps_oj01:auto_generated.shiftin[3]
shiftin[4] => shift_taps_oj01:auto_generated.shiftin[4]
shiftin[5] => shift_taps_oj01:auto_generated.shiftin[5]
shiftin[6] => shift_taps_oj01:auto_generated.shiftin[6]
shiftin[7] => shift_taps_oj01:auto_generated.shiftin[7]
clock => shift_taps_oj01:auto_generated.clock
clken => shift_taps_oj01:auto_generated.clken
shiftout[0] <= shift_taps_oj01:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_oj01:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_oj01:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_oj01:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_oj01:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_oj01:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_oj01:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_oj01:auto_generated.shiftout[7]
taps[0] <= shift_taps_oj01:auto_generated.taps[0]
taps[1] <= shift_taps_oj01:auto_generated.taps[1]
taps[2] <= shift_taps_oj01:auto_generated.taps[2]
taps[3] <= shift_taps_oj01:auto_generated.taps[3]
taps[4] <= shift_taps_oj01:auto_generated.taps[4]
taps[5] <= shift_taps_oj01:auto_generated.taps[5]
taps[6] <= shift_taps_oj01:auto_generated.taps[6]
taps[7] <= shift_taps_oj01:auto_generated.taps[7]
taps[8] <= shift_taps_oj01:auto_generated.taps[8]
taps[9] <= shift_taps_oj01:auto_generated.taps[9]
taps[10] <= shift_taps_oj01:auto_generated.taps[10]
taps[11] <= shift_taps_oj01:auto_generated.taps[11]
taps[12] <= shift_taps_oj01:auto_generated.taps[12]
taps[13] <= shift_taps_oj01:auto_generated.taps[13]
taps[14] <= shift_taps_oj01:auto_generated.taps[14]
taps[15] <= shift_taps_oj01:auto_generated.taps[15]
taps[16] <= shift_taps_oj01:auto_generated.taps[16]
taps[17] <= shift_taps_oj01:auto_generated.taps[17]
taps[18] <= shift_taps_oj01:auto_generated.taps[18]
taps[19] <= shift_taps_oj01:auto_generated.taps[19]
taps[20] <= shift_taps_oj01:auto_generated.taps[20]
taps[21] <= shift_taps_oj01:auto_generated.taps[21]
taps[22] <= shift_taps_oj01:auto_generated.taps[22]
taps[23] <= shift_taps_oj01:auto_generated.taps[23]
aclr => shift_taps_oj01:auto_generated.aclr


|DE2_115_CAMERA|VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated
aclr => dffe4.IN0
aclr => cntr_0eh:cntr3.aset
clken => altsyncram_bdd1:altsyncram2.clocken0
clken => cntr_auf:cntr1.clk_en
clken => cntr_0eh:cntr3.clk_en
clken => dffe4.ENA
clock => altsyncram_bdd1:altsyncram2.clock0
clock => cntr_auf:cntr1.clock
clock => cntr_0eh:cntr3.clock
clock => dffe4.CLK
shiftin[0] => altsyncram_bdd1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_bdd1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_bdd1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_bdd1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_bdd1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_bdd1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_bdd1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_bdd1:altsyncram2.data_a[7]
shiftout[0] <= altsyncram_bdd1:altsyncram2.q_b[16]
shiftout[1] <= altsyncram_bdd1:altsyncram2.q_b[17]
shiftout[2] <= altsyncram_bdd1:altsyncram2.q_b[18]
shiftout[3] <= altsyncram_bdd1:altsyncram2.q_b[19]
shiftout[4] <= altsyncram_bdd1:altsyncram2.q_b[20]
shiftout[5] <= altsyncram_bdd1:altsyncram2.q_b[21]
shiftout[6] <= altsyncram_bdd1:altsyncram2.q_b[22]
shiftout[7] <= altsyncram_bdd1:altsyncram2.q_b[23]
taps[0] <= altsyncram_bdd1:altsyncram2.q_b[0]
taps[1] <= altsyncram_bdd1:altsyncram2.q_b[1]
taps[2] <= altsyncram_bdd1:altsyncram2.q_b[2]
taps[3] <= altsyncram_bdd1:altsyncram2.q_b[3]
taps[4] <= altsyncram_bdd1:altsyncram2.q_b[4]
taps[5] <= altsyncram_bdd1:altsyncram2.q_b[5]
taps[6] <= altsyncram_bdd1:altsyncram2.q_b[6]
taps[7] <= altsyncram_bdd1:altsyncram2.q_b[7]
taps[8] <= altsyncram_bdd1:altsyncram2.q_b[8]
taps[9] <= altsyncram_bdd1:altsyncram2.q_b[9]
taps[10] <= altsyncram_bdd1:altsyncram2.q_b[10]
taps[11] <= altsyncram_bdd1:altsyncram2.q_b[11]
taps[12] <= altsyncram_bdd1:altsyncram2.q_b[12]
taps[13] <= altsyncram_bdd1:altsyncram2.q_b[13]
taps[14] <= altsyncram_bdd1:altsyncram2.q_b[14]
taps[15] <= altsyncram_bdd1:altsyncram2.q_b[15]
taps[16] <= altsyncram_bdd1:altsyncram2.q_b[16]
taps[17] <= altsyncram_bdd1:altsyncram2.q_b[17]
taps[18] <= altsyncram_bdd1:altsyncram2.q_b[18]
taps[19] <= altsyncram_bdd1:altsyncram2.q_b[19]
taps[20] <= altsyncram_bdd1:altsyncram2.q_b[20]
taps[21] <= altsyncram_bdd1:altsyncram2.q_b[21]
taps[22] <= altsyncram_bdd1:altsyncram2.q_b[22]
taps[23] <= altsyncram_bdd1:altsyncram2.q_b[23]


|DE2_115_CAMERA|VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|altsyncram_bdd1:altsyncram2
aclr0 => ram_block5a0.CLR0
aclr0 => ram_block5a1.CLR0
aclr0 => ram_block5a2.CLR0
aclr0 => ram_block5a3.CLR0
aclr0 => ram_block5a4.CLR0
aclr0 => ram_block5a5.CLR0
aclr0 => ram_block5a6.CLR0
aclr0 => ram_block5a7.CLR0
aclr0 => ram_block5a8.CLR0
aclr0 => ram_block5a9.CLR0
aclr0 => ram_block5a10.CLR0
aclr0 => ram_block5a11.CLR0
aclr0 => ram_block5a12.CLR0
aclr0 => ram_block5a13.CLR0
aclr0 => ram_block5a14.CLR0
aclr0 => ram_block5a15.CLR0
aclr0 => ram_block5a16.CLR0
aclr0 => ram_block5a17.CLR0
aclr0 => ram_block5a18.CLR0
aclr0 => ram_block5a19.CLR0
aclr0 => ram_block5a20.CLR0
aclr0 => ram_block5a21.CLR0
aclr0 => ram_block5a22.CLR0
aclr0 => ram_block5a23.CLR0
address_a[0] => ram_block5a0.PORTAADDR
address_a[0] => ram_block5a1.PORTAADDR
address_a[0] => ram_block5a2.PORTAADDR
address_a[0] => ram_block5a3.PORTAADDR
address_a[0] => ram_block5a4.PORTAADDR
address_a[0] => ram_block5a5.PORTAADDR
address_a[0] => ram_block5a6.PORTAADDR
address_a[0] => ram_block5a7.PORTAADDR
address_a[0] => ram_block5a8.PORTAADDR
address_a[0] => ram_block5a9.PORTAADDR
address_a[0] => ram_block5a10.PORTAADDR
address_a[0] => ram_block5a11.PORTAADDR
address_a[0] => ram_block5a12.PORTAADDR
address_a[0] => ram_block5a13.PORTAADDR
address_a[0] => ram_block5a14.PORTAADDR
address_a[0] => ram_block5a15.PORTAADDR
address_a[0] => ram_block5a16.PORTAADDR
address_a[0] => ram_block5a17.PORTAADDR
address_a[0] => ram_block5a18.PORTAADDR
address_a[0] => ram_block5a19.PORTAADDR
address_a[0] => ram_block5a20.PORTAADDR
address_a[0] => ram_block5a21.PORTAADDR
address_a[0] => ram_block5a22.PORTAADDR
address_a[0] => ram_block5a23.PORTAADDR
address_a[1] => ram_block5a0.PORTAADDR1
address_a[1] => ram_block5a1.PORTAADDR1
address_a[1] => ram_block5a2.PORTAADDR1
address_a[1] => ram_block5a3.PORTAADDR1
address_a[1] => ram_block5a4.PORTAADDR1
address_a[1] => ram_block5a5.PORTAADDR1
address_a[1] => ram_block5a6.PORTAADDR1
address_a[1] => ram_block5a7.PORTAADDR1
address_a[1] => ram_block5a8.PORTAADDR1
address_a[1] => ram_block5a9.PORTAADDR1
address_a[1] => ram_block5a10.PORTAADDR1
address_a[1] => ram_block5a11.PORTAADDR1
address_a[1] => ram_block5a12.PORTAADDR1
address_a[1] => ram_block5a13.PORTAADDR1
address_a[1] => ram_block5a14.PORTAADDR1
address_a[1] => ram_block5a15.PORTAADDR1
address_a[1] => ram_block5a16.PORTAADDR1
address_a[1] => ram_block5a17.PORTAADDR1
address_a[1] => ram_block5a18.PORTAADDR1
address_a[1] => ram_block5a19.PORTAADDR1
address_a[1] => ram_block5a20.PORTAADDR1
address_a[1] => ram_block5a21.PORTAADDR1
address_a[1] => ram_block5a22.PORTAADDR1
address_a[1] => ram_block5a23.PORTAADDR1
address_a[2] => ram_block5a0.PORTAADDR2
address_a[2] => ram_block5a1.PORTAADDR2
address_a[2] => ram_block5a2.PORTAADDR2
address_a[2] => ram_block5a3.PORTAADDR2
address_a[2] => ram_block5a4.PORTAADDR2
address_a[2] => ram_block5a5.PORTAADDR2
address_a[2] => ram_block5a6.PORTAADDR2
address_a[2] => ram_block5a7.PORTAADDR2
address_a[2] => ram_block5a8.PORTAADDR2
address_a[2] => ram_block5a9.PORTAADDR2
address_a[2] => ram_block5a10.PORTAADDR2
address_a[2] => ram_block5a11.PORTAADDR2
address_a[2] => ram_block5a12.PORTAADDR2
address_a[2] => ram_block5a13.PORTAADDR2
address_a[2] => ram_block5a14.PORTAADDR2
address_a[2] => ram_block5a15.PORTAADDR2
address_a[2] => ram_block5a16.PORTAADDR2
address_a[2] => ram_block5a17.PORTAADDR2
address_a[2] => ram_block5a18.PORTAADDR2
address_a[2] => ram_block5a19.PORTAADDR2
address_a[2] => ram_block5a20.PORTAADDR2
address_a[2] => ram_block5a21.PORTAADDR2
address_a[2] => ram_block5a22.PORTAADDR2
address_a[2] => ram_block5a23.PORTAADDR2
address_a[3] => ram_block5a0.PORTAADDR3
address_a[3] => ram_block5a1.PORTAADDR3
address_a[3] => ram_block5a2.PORTAADDR3
address_a[3] => ram_block5a3.PORTAADDR3
address_a[3] => ram_block5a4.PORTAADDR3
address_a[3] => ram_block5a5.PORTAADDR3
address_a[3] => ram_block5a6.PORTAADDR3
address_a[3] => ram_block5a7.PORTAADDR3
address_a[3] => ram_block5a8.PORTAADDR3
address_a[3] => ram_block5a9.PORTAADDR3
address_a[3] => ram_block5a10.PORTAADDR3
address_a[3] => ram_block5a11.PORTAADDR3
address_a[3] => ram_block5a12.PORTAADDR3
address_a[3] => ram_block5a13.PORTAADDR3
address_a[3] => ram_block5a14.PORTAADDR3
address_a[3] => ram_block5a15.PORTAADDR3
address_a[3] => ram_block5a16.PORTAADDR3
address_a[3] => ram_block5a17.PORTAADDR3
address_a[3] => ram_block5a18.PORTAADDR3
address_a[3] => ram_block5a19.PORTAADDR3
address_a[3] => ram_block5a20.PORTAADDR3
address_a[3] => ram_block5a21.PORTAADDR3
address_a[3] => ram_block5a22.PORTAADDR3
address_a[3] => ram_block5a23.PORTAADDR3
address_a[4] => ram_block5a0.PORTAADDR4
address_a[4] => ram_block5a1.PORTAADDR4
address_a[4] => ram_block5a2.PORTAADDR4
address_a[4] => ram_block5a3.PORTAADDR4
address_a[4] => ram_block5a4.PORTAADDR4
address_a[4] => ram_block5a5.PORTAADDR4
address_a[4] => ram_block5a6.PORTAADDR4
address_a[4] => ram_block5a7.PORTAADDR4
address_a[4] => ram_block5a8.PORTAADDR4
address_a[4] => ram_block5a9.PORTAADDR4
address_a[4] => ram_block5a10.PORTAADDR4
address_a[4] => ram_block5a11.PORTAADDR4
address_a[4] => ram_block5a12.PORTAADDR4
address_a[4] => ram_block5a13.PORTAADDR4
address_a[4] => ram_block5a14.PORTAADDR4
address_a[4] => ram_block5a15.PORTAADDR4
address_a[4] => ram_block5a16.PORTAADDR4
address_a[4] => ram_block5a17.PORTAADDR4
address_a[4] => ram_block5a18.PORTAADDR4
address_a[4] => ram_block5a19.PORTAADDR4
address_a[4] => ram_block5a20.PORTAADDR4
address_a[4] => ram_block5a21.PORTAADDR4
address_a[4] => ram_block5a22.PORTAADDR4
address_a[4] => ram_block5a23.PORTAADDR4
address_a[5] => ram_block5a0.PORTAADDR5
address_a[5] => ram_block5a1.PORTAADDR5
address_a[5] => ram_block5a2.PORTAADDR5
address_a[5] => ram_block5a3.PORTAADDR5
address_a[5] => ram_block5a4.PORTAADDR5
address_a[5] => ram_block5a5.PORTAADDR5
address_a[5] => ram_block5a6.PORTAADDR5
address_a[5] => ram_block5a7.PORTAADDR5
address_a[5] => ram_block5a8.PORTAADDR5
address_a[5] => ram_block5a9.PORTAADDR5
address_a[5] => ram_block5a10.PORTAADDR5
address_a[5] => ram_block5a11.PORTAADDR5
address_a[5] => ram_block5a12.PORTAADDR5
address_a[5] => ram_block5a13.PORTAADDR5
address_a[5] => ram_block5a14.PORTAADDR5
address_a[5] => ram_block5a15.PORTAADDR5
address_a[5] => ram_block5a16.PORTAADDR5
address_a[5] => ram_block5a17.PORTAADDR5
address_a[5] => ram_block5a18.PORTAADDR5
address_a[5] => ram_block5a19.PORTAADDR5
address_a[5] => ram_block5a20.PORTAADDR5
address_a[5] => ram_block5a21.PORTAADDR5
address_a[5] => ram_block5a22.PORTAADDR5
address_a[5] => ram_block5a23.PORTAADDR5
address_a[6] => ram_block5a0.PORTAADDR6
address_a[6] => ram_block5a1.PORTAADDR6
address_a[6] => ram_block5a2.PORTAADDR6
address_a[6] => ram_block5a3.PORTAADDR6
address_a[6] => ram_block5a4.PORTAADDR6
address_a[6] => ram_block5a5.PORTAADDR6
address_a[6] => ram_block5a6.PORTAADDR6
address_a[6] => ram_block5a7.PORTAADDR6
address_a[6] => ram_block5a8.PORTAADDR6
address_a[6] => ram_block5a9.PORTAADDR6
address_a[6] => ram_block5a10.PORTAADDR6
address_a[6] => ram_block5a11.PORTAADDR6
address_a[6] => ram_block5a12.PORTAADDR6
address_a[6] => ram_block5a13.PORTAADDR6
address_a[6] => ram_block5a14.PORTAADDR6
address_a[6] => ram_block5a15.PORTAADDR6
address_a[6] => ram_block5a16.PORTAADDR6
address_a[6] => ram_block5a17.PORTAADDR6
address_a[6] => ram_block5a18.PORTAADDR6
address_a[6] => ram_block5a19.PORTAADDR6
address_a[6] => ram_block5a20.PORTAADDR6
address_a[6] => ram_block5a21.PORTAADDR6
address_a[6] => ram_block5a22.PORTAADDR6
address_a[6] => ram_block5a23.PORTAADDR6
address_a[7] => ram_block5a0.PORTAADDR7
address_a[7] => ram_block5a1.PORTAADDR7
address_a[7] => ram_block5a2.PORTAADDR7
address_a[7] => ram_block5a3.PORTAADDR7
address_a[7] => ram_block5a4.PORTAADDR7
address_a[7] => ram_block5a5.PORTAADDR7
address_a[7] => ram_block5a6.PORTAADDR7
address_a[7] => ram_block5a7.PORTAADDR7
address_a[7] => ram_block5a8.PORTAADDR7
address_a[7] => ram_block5a9.PORTAADDR7
address_a[7] => ram_block5a10.PORTAADDR7
address_a[7] => ram_block5a11.PORTAADDR7
address_a[7] => ram_block5a12.PORTAADDR7
address_a[7] => ram_block5a13.PORTAADDR7
address_a[7] => ram_block5a14.PORTAADDR7
address_a[7] => ram_block5a15.PORTAADDR7
address_a[7] => ram_block5a16.PORTAADDR7
address_a[7] => ram_block5a17.PORTAADDR7
address_a[7] => ram_block5a18.PORTAADDR7
address_a[7] => ram_block5a19.PORTAADDR7
address_a[7] => ram_block5a20.PORTAADDR7
address_a[7] => ram_block5a21.PORTAADDR7
address_a[7] => ram_block5a22.PORTAADDR7
address_a[7] => ram_block5a23.PORTAADDR7
address_a[8] => ram_block5a0.PORTAADDR8
address_a[8] => ram_block5a1.PORTAADDR8
address_a[8] => ram_block5a2.PORTAADDR8
address_a[8] => ram_block5a3.PORTAADDR8
address_a[8] => ram_block5a4.PORTAADDR8
address_a[8] => ram_block5a5.PORTAADDR8
address_a[8] => ram_block5a6.PORTAADDR8
address_a[8] => ram_block5a7.PORTAADDR8
address_a[8] => ram_block5a8.PORTAADDR8
address_a[8] => ram_block5a9.PORTAADDR8
address_a[8] => ram_block5a10.PORTAADDR8
address_a[8] => ram_block5a11.PORTAADDR8
address_a[8] => ram_block5a12.PORTAADDR8
address_a[8] => ram_block5a13.PORTAADDR8
address_a[8] => ram_block5a14.PORTAADDR8
address_a[8] => ram_block5a15.PORTAADDR8
address_a[8] => ram_block5a16.PORTAADDR8
address_a[8] => ram_block5a17.PORTAADDR8
address_a[8] => ram_block5a18.PORTAADDR8
address_a[8] => ram_block5a19.PORTAADDR8
address_a[8] => ram_block5a20.PORTAADDR8
address_a[8] => ram_block5a21.PORTAADDR8
address_a[8] => ram_block5a22.PORTAADDR8
address_a[8] => ram_block5a23.PORTAADDR8
address_a[9] => ram_block5a0.PORTAADDR9
address_a[9] => ram_block5a1.PORTAADDR9
address_a[9] => ram_block5a2.PORTAADDR9
address_a[9] => ram_block5a3.PORTAADDR9
address_a[9] => ram_block5a4.PORTAADDR9
address_a[9] => ram_block5a5.PORTAADDR9
address_a[9] => ram_block5a6.PORTAADDR9
address_a[9] => ram_block5a7.PORTAADDR9
address_a[9] => ram_block5a8.PORTAADDR9
address_a[9] => ram_block5a9.PORTAADDR9
address_a[9] => ram_block5a10.PORTAADDR9
address_a[9] => ram_block5a11.PORTAADDR9
address_a[9] => ram_block5a12.PORTAADDR9
address_a[9] => ram_block5a13.PORTAADDR9
address_a[9] => ram_block5a14.PORTAADDR9
address_a[9] => ram_block5a15.PORTAADDR9
address_a[9] => ram_block5a16.PORTAADDR9
address_a[9] => ram_block5a17.PORTAADDR9
address_a[9] => ram_block5a18.PORTAADDR9
address_a[9] => ram_block5a19.PORTAADDR9
address_a[9] => ram_block5a20.PORTAADDR9
address_a[9] => ram_block5a21.PORTAADDR9
address_a[9] => ram_block5a22.PORTAADDR9
address_a[9] => ram_block5a23.PORTAADDR9
address_b[0] => ram_block5a0.PORTBADDR
address_b[0] => ram_block5a1.PORTBADDR
address_b[0] => ram_block5a2.PORTBADDR
address_b[0] => ram_block5a3.PORTBADDR
address_b[0] => ram_block5a4.PORTBADDR
address_b[0] => ram_block5a5.PORTBADDR
address_b[0] => ram_block5a6.PORTBADDR
address_b[0] => ram_block5a7.PORTBADDR
address_b[0] => ram_block5a8.PORTBADDR
address_b[0] => ram_block5a9.PORTBADDR
address_b[0] => ram_block5a10.PORTBADDR
address_b[0] => ram_block5a11.PORTBADDR
address_b[0] => ram_block5a12.PORTBADDR
address_b[0] => ram_block5a13.PORTBADDR
address_b[0] => ram_block5a14.PORTBADDR
address_b[0] => ram_block5a15.PORTBADDR
address_b[0] => ram_block5a16.PORTBADDR
address_b[0] => ram_block5a17.PORTBADDR
address_b[0] => ram_block5a18.PORTBADDR
address_b[0] => ram_block5a19.PORTBADDR
address_b[0] => ram_block5a20.PORTBADDR
address_b[0] => ram_block5a21.PORTBADDR
address_b[0] => ram_block5a22.PORTBADDR
address_b[0] => ram_block5a23.PORTBADDR
address_b[1] => ram_block5a0.PORTBADDR1
address_b[1] => ram_block5a1.PORTBADDR1
address_b[1] => ram_block5a2.PORTBADDR1
address_b[1] => ram_block5a3.PORTBADDR1
address_b[1] => ram_block5a4.PORTBADDR1
address_b[1] => ram_block5a5.PORTBADDR1
address_b[1] => ram_block5a6.PORTBADDR1
address_b[1] => ram_block5a7.PORTBADDR1
address_b[1] => ram_block5a8.PORTBADDR1
address_b[1] => ram_block5a9.PORTBADDR1
address_b[1] => ram_block5a10.PORTBADDR1
address_b[1] => ram_block5a11.PORTBADDR1
address_b[1] => ram_block5a12.PORTBADDR1
address_b[1] => ram_block5a13.PORTBADDR1
address_b[1] => ram_block5a14.PORTBADDR1
address_b[1] => ram_block5a15.PORTBADDR1
address_b[1] => ram_block5a16.PORTBADDR1
address_b[1] => ram_block5a17.PORTBADDR1
address_b[1] => ram_block5a18.PORTBADDR1
address_b[1] => ram_block5a19.PORTBADDR1
address_b[1] => ram_block5a20.PORTBADDR1
address_b[1] => ram_block5a21.PORTBADDR1
address_b[1] => ram_block5a22.PORTBADDR1
address_b[1] => ram_block5a23.PORTBADDR1
address_b[2] => ram_block5a0.PORTBADDR2
address_b[2] => ram_block5a1.PORTBADDR2
address_b[2] => ram_block5a2.PORTBADDR2
address_b[2] => ram_block5a3.PORTBADDR2
address_b[2] => ram_block5a4.PORTBADDR2
address_b[2] => ram_block5a5.PORTBADDR2
address_b[2] => ram_block5a6.PORTBADDR2
address_b[2] => ram_block5a7.PORTBADDR2
address_b[2] => ram_block5a8.PORTBADDR2
address_b[2] => ram_block5a9.PORTBADDR2
address_b[2] => ram_block5a10.PORTBADDR2
address_b[2] => ram_block5a11.PORTBADDR2
address_b[2] => ram_block5a12.PORTBADDR2
address_b[2] => ram_block5a13.PORTBADDR2
address_b[2] => ram_block5a14.PORTBADDR2
address_b[2] => ram_block5a15.PORTBADDR2
address_b[2] => ram_block5a16.PORTBADDR2
address_b[2] => ram_block5a17.PORTBADDR2
address_b[2] => ram_block5a18.PORTBADDR2
address_b[2] => ram_block5a19.PORTBADDR2
address_b[2] => ram_block5a20.PORTBADDR2
address_b[2] => ram_block5a21.PORTBADDR2
address_b[2] => ram_block5a22.PORTBADDR2
address_b[2] => ram_block5a23.PORTBADDR2
address_b[3] => ram_block5a0.PORTBADDR3
address_b[3] => ram_block5a1.PORTBADDR3
address_b[3] => ram_block5a2.PORTBADDR3
address_b[3] => ram_block5a3.PORTBADDR3
address_b[3] => ram_block5a4.PORTBADDR3
address_b[3] => ram_block5a5.PORTBADDR3
address_b[3] => ram_block5a6.PORTBADDR3
address_b[3] => ram_block5a7.PORTBADDR3
address_b[3] => ram_block5a8.PORTBADDR3
address_b[3] => ram_block5a9.PORTBADDR3
address_b[3] => ram_block5a10.PORTBADDR3
address_b[3] => ram_block5a11.PORTBADDR3
address_b[3] => ram_block5a12.PORTBADDR3
address_b[3] => ram_block5a13.PORTBADDR3
address_b[3] => ram_block5a14.PORTBADDR3
address_b[3] => ram_block5a15.PORTBADDR3
address_b[3] => ram_block5a16.PORTBADDR3
address_b[3] => ram_block5a17.PORTBADDR3
address_b[3] => ram_block5a18.PORTBADDR3
address_b[3] => ram_block5a19.PORTBADDR3
address_b[3] => ram_block5a20.PORTBADDR3
address_b[3] => ram_block5a21.PORTBADDR3
address_b[3] => ram_block5a22.PORTBADDR3
address_b[3] => ram_block5a23.PORTBADDR3
address_b[4] => ram_block5a0.PORTBADDR4
address_b[4] => ram_block5a1.PORTBADDR4
address_b[4] => ram_block5a2.PORTBADDR4
address_b[4] => ram_block5a3.PORTBADDR4
address_b[4] => ram_block5a4.PORTBADDR4
address_b[4] => ram_block5a5.PORTBADDR4
address_b[4] => ram_block5a6.PORTBADDR4
address_b[4] => ram_block5a7.PORTBADDR4
address_b[4] => ram_block5a8.PORTBADDR4
address_b[4] => ram_block5a9.PORTBADDR4
address_b[4] => ram_block5a10.PORTBADDR4
address_b[4] => ram_block5a11.PORTBADDR4
address_b[4] => ram_block5a12.PORTBADDR4
address_b[4] => ram_block5a13.PORTBADDR4
address_b[4] => ram_block5a14.PORTBADDR4
address_b[4] => ram_block5a15.PORTBADDR4
address_b[4] => ram_block5a16.PORTBADDR4
address_b[4] => ram_block5a17.PORTBADDR4
address_b[4] => ram_block5a18.PORTBADDR4
address_b[4] => ram_block5a19.PORTBADDR4
address_b[4] => ram_block5a20.PORTBADDR4
address_b[4] => ram_block5a21.PORTBADDR4
address_b[4] => ram_block5a22.PORTBADDR4
address_b[4] => ram_block5a23.PORTBADDR4
address_b[5] => ram_block5a0.PORTBADDR5
address_b[5] => ram_block5a1.PORTBADDR5
address_b[5] => ram_block5a2.PORTBADDR5
address_b[5] => ram_block5a3.PORTBADDR5
address_b[5] => ram_block5a4.PORTBADDR5
address_b[5] => ram_block5a5.PORTBADDR5
address_b[5] => ram_block5a6.PORTBADDR5
address_b[5] => ram_block5a7.PORTBADDR5
address_b[5] => ram_block5a8.PORTBADDR5
address_b[5] => ram_block5a9.PORTBADDR5
address_b[5] => ram_block5a10.PORTBADDR5
address_b[5] => ram_block5a11.PORTBADDR5
address_b[5] => ram_block5a12.PORTBADDR5
address_b[5] => ram_block5a13.PORTBADDR5
address_b[5] => ram_block5a14.PORTBADDR5
address_b[5] => ram_block5a15.PORTBADDR5
address_b[5] => ram_block5a16.PORTBADDR5
address_b[5] => ram_block5a17.PORTBADDR5
address_b[5] => ram_block5a18.PORTBADDR5
address_b[5] => ram_block5a19.PORTBADDR5
address_b[5] => ram_block5a20.PORTBADDR5
address_b[5] => ram_block5a21.PORTBADDR5
address_b[5] => ram_block5a22.PORTBADDR5
address_b[5] => ram_block5a23.PORTBADDR5
address_b[6] => ram_block5a0.PORTBADDR6
address_b[6] => ram_block5a1.PORTBADDR6
address_b[6] => ram_block5a2.PORTBADDR6
address_b[6] => ram_block5a3.PORTBADDR6
address_b[6] => ram_block5a4.PORTBADDR6
address_b[6] => ram_block5a5.PORTBADDR6
address_b[6] => ram_block5a6.PORTBADDR6
address_b[6] => ram_block5a7.PORTBADDR6
address_b[6] => ram_block5a8.PORTBADDR6
address_b[6] => ram_block5a9.PORTBADDR6
address_b[6] => ram_block5a10.PORTBADDR6
address_b[6] => ram_block5a11.PORTBADDR6
address_b[6] => ram_block5a12.PORTBADDR6
address_b[6] => ram_block5a13.PORTBADDR6
address_b[6] => ram_block5a14.PORTBADDR6
address_b[6] => ram_block5a15.PORTBADDR6
address_b[6] => ram_block5a16.PORTBADDR6
address_b[6] => ram_block5a17.PORTBADDR6
address_b[6] => ram_block5a18.PORTBADDR6
address_b[6] => ram_block5a19.PORTBADDR6
address_b[6] => ram_block5a20.PORTBADDR6
address_b[6] => ram_block5a21.PORTBADDR6
address_b[6] => ram_block5a22.PORTBADDR6
address_b[6] => ram_block5a23.PORTBADDR6
address_b[7] => ram_block5a0.PORTBADDR7
address_b[7] => ram_block5a1.PORTBADDR7
address_b[7] => ram_block5a2.PORTBADDR7
address_b[7] => ram_block5a3.PORTBADDR7
address_b[7] => ram_block5a4.PORTBADDR7
address_b[7] => ram_block5a5.PORTBADDR7
address_b[7] => ram_block5a6.PORTBADDR7
address_b[7] => ram_block5a7.PORTBADDR7
address_b[7] => ram_block5a8.PORTBADDR7
address_b[7] => ram_block5a9.PORTBADDR7
address_b[7] => ram_block5a10.PORTBADDR7
address_b[7] => ram_block5a11.PORTBADDR7
address_b[7] => ram_block5a12.PORTBADDR7
address_b[7] => ram_block5a13.PORTBADDR7
address_b[7] => ram_block5a14.PORTBADDR7
address_b[7] => ram_block5a15.PORTBADDR7
address_b[7] => ram_block5a16.PORTBADDR7
address_b[7] => ram_block5a17.PORTBADDR7
address_b[7] => ram_block5a18.PORTBADDR7
address_b[7] => ram_block5a19.PORTBADDR7
address_b[7] => ram_block5a20.PORTBADDR7
address_b[7] => ram_block5a21.PORTBADDR7
address_b[7] => ram_block5a22.PORTBADDR7
address_b[7] => ram_block5a23.PORTBADDR7
address_b[8] => ram_block5a0.PORTBADDR8
address_b[8] => ram_block5a1.PORTBADDR8
address_b[8] => ram_block5a2.PORTBADDR8
address_b[8] => ram_block5a3.PORTBADDR8
address_b[8] => ram_block5a4.PORTBADDR8
address_b[8] => ram_block5a5.PORTBADDR8
address_b[8] => ram_block5a6.PORTBADDR8
address_b[8] => ram_block5a7.PORTBADDR8
address_b[8] => ram_block5a8.PORTBADDR8
address_b[8] => ram_block5a9.PORTBADDR8
address_b[8] => ram_block5a10.PORTBADDR8
address_b[8] => ram_block5a11.PORTBADDR8
address_b[8] => ram_block5a12.PORTBADDR8
address_b[8] => ram_block5a13.PORTBADDR8
address_b[8] => ram_block5a14.PORTBADDR8
address_b[8] => ram_block5a15.PORTBADDR8
address_b[8] => ram_block5a16.PORTBADDR8
address_b[8] => ram_block5a17.PORTBADDR8
address_b[8] => ram_block5a18.PORTBADDR8
address_b[8] => ram_block5a19.PORTBADDR8
address_b[8] => ram_block5a20.PORTBADDR8
address_b[8] => ram_block5a21.PORTBADDR8
address_b[8] => ram_block5a22.PORTBADDR8
address_b[8] => ram_block5a23.PORTBADDR8
address_b[9] => ram_block5a0.PORTBADDR9
address_b[9] => ram_block5a1.PORTBADDR9
address_b[9] => ram_block5a2.PORTBADDR9
address_b[9] => ram_block5a3.PORTBADDR9
address_b[9] => ram_block5a4.PORTBADDR9
address_b[9] => ram_block5a5.PORTBADDR9
address_b[9] => ram_block5a6.PORTBADDR9
address_b[9] => ram_block5a7.PORTBADDR9
address_b[9] => ram_block5a8.PORTBADDR9
address_b[9] => ram_block5a9.PORTBADDR9
address_b[9] => ram_block5a10.PORTBADDR9
address_b[9] => ram_block5a11.PORTBADDR9
address_b[9] => ram_block5a12.PORTBADDR9
address_b[9] => ram_block5a13.PORTBADDR9
address_b[9] => ram_block5a14.PORTBADDR9
address_b[9] => ram_block5a15.PORTBADDR9
address_b[9] => ram_block5a16.PORTBADDR9
address_b[9] => ram_block5a17.PORTBADDR9
address_b[9] => ram_block5a18.PORTBADDR9
address_b[9] => ram_block5a19.PORTBADDR9
address_b[9] => ram_block5a20.PORTBADDR9
address_b[9] => ram_block5a21.PORTBADDR9
address_b[9] => ram_block5a22.PORTBADDR9
address_b[9] => ram_block5a23.PORTBADDR9
clock0 => ram_block5a0.CLK0
clock0 => ram_block5a1.CLK0
clock0 => ram_block5a2.CLK0
clock0 => ram_block5a3.CLK0
clock0 => ram_block5a4.CLK0
clock0 => ram_block5a5.CLK0
clock0 => ram_block5a6.CLK0
clock0 => ram_block5a7.CLK0
clock0 => ram_block5a8.CLK0
clock0 => ram_block5a9.CLK0
clock0 => ram_block5a10.CLK0
clock0 => ram_block5a11.CLK0
clock0 => ram_block5a12.CLK0
clock0 => ram_block5a13.CLK0
clock0 => ram_block5a14.CLK0
clock0 => ram_block5a15.CLK0
clock0 => ram_block5a16.CLK0
clock0 => ram_block5a17.CLK0
clock0 => ram_block5a18.CLK0
clock0 => ram_block5a19.CLK0
clock0 => ram_block5a20.CLK0
clock0 => ram_block5a21.CLK0
clock0 => ram_block5a22.CLK0
clock0 => ram_block5a23.CLK0
clocken0 => ram_block5a0.ENA0
clocken0 => ram_block5a1.ENA0
clocken0 => ram_block5a2.ENA0
clocken0 => ram_block5a3.ENA0
clocken0 => ram_block5a4.ENA0
clocken0 => ram_block5a5.ENA0
clocken0 => ram_block5a6.ENA0
clocken0 => ram_block5a7.ENA0
clocken0 => ram_block5a8.ENA0
clocken0 => ram_block5a9.ENA0
clocken0 => ram_block5a10.ENA0
clocken0 => ram_block5a11.ENA0
clocken0 => ram_block5a12.ENA0
clocken0 => ram_block5a13.ENA0
clocken0 => ram_block5a14.ENA0
clocken0 => ram_block5a15.ENA0
clocken0 => ram_block5a16.ENA0
clocken0 => ram_block5a17.ENA0
clocken0 => ram_block5a18.ENA0
clocken0 => ram_block5a19.ENA0
clocken0 => ram_block5a20.ENA0
clocken0 => ram_block5a21.ENA0
clocken0 => ram_block5a22.ENA0
clocken0 => ram_block5a23.ENA0
data_a[0] => ram_block5a0.PORTADATAIN
data_a[1] => ram_block5a1.PORTADATAIN
data_a[2] => ram_block5a2.PORTADATAIN
data_a[3] => ram_block5a3.PORTADATAIN
data_a[4] => ram_block5a4.PORTADATAIN
data_a[5] => ram_block5a5.PORTADATAIN
data_a[6] => ram_block5a6.PORTADATAIN
data_a[7] => ram_block5a7.PORTADATAIN
data_a[8] => ram_block5a8.PORTADATAIN
data_a[9] => ram_block5a9.PORTADATAIN
data_a[10] => ram_block5a10.PORTADATAIN
data_a[11] => ram_block5a11.PORTADATAIN
data_a[12] => ram_block5a12.PORTADATAIN
data_a[13] => ram_block5a13.PORTADATAIN
data_a[14] => ram_block5a14.PORTADATAIN
data_a[15] => ram_block5a15.PORTADATAIN
data_a[16] => ram_block5a16.PORTADATAIN
data_a[17] => ram_block5a17.PORTADATAIN
data_a[18] => ram_block5a18.PORTADATAIN
data_a[19] => ram_block5a19.PORTADATAIN
data_a[20] => ram_block5a20.PORTADATAIN
data_a[21] => ram_block5a21.PORTADATAIN
data_a[22] => ram_block5a22.PORTADATAIN
data_a[23] => ram_block5a23.PORTADATAIN
q_b[0] <= ram_block5a0.PORTBDATAOUT
q_b[1] <= ram_block5a1.PORTBDATAOUT
q_b[2] <= ram_block5a2.PORTBDATAOUT
q_b[3] <= ram_block5a3.PORTBDATAOUT
q_b[4] <= ram_block5a4.PORTBDATAOUT
q_b[5] <= ram_block5a5.PORTBDATAOUT
q_b[6] <= ram_block5a6.PORTBDATAOUT
q_b[7] <= ram_block5a7.PORTBDATAOUT
q_b[8] <= ram_block5a8.PORTBDATAOUT
q_b[9] <= ram_block5a9.PORTBDATAOUT
q_b[10] <= ram_block5a10.PORTBDATAOUT
q_b[11] <= ram_block5a11.PORTBDATAOUT
q_b[12] <= ram_block5a12.PORTBDATAOUT
q_b[13] <= ram_block5a13.PORTBDATAOUT
q_b[14] <= ram_block5a14.PORTBDATAOUT
q_b[15] <= ram_block5a15.PORTBDATAOUT
q_b[16] <= ram_block5a16.PORTBDATAOUT
q_b[17] <= ram_block5a17.PORTBDATAOUT
q_b[18] <= ram_block5a18.PORTBDATAOUT
q_b[19] <= ram_block5a19.PORTBDATAOUT
q_b[20] <= ram_block5a20.PORTBDATAOUT
q_b[21] <= ram_block5a21.PORTBDATAOUT
q_b[22] <= ram_block5a22.PORTBDATAOUT
q_b[23] <= ram_block5a23.PORTBDATAOUT
wren_a => ram_block5a0.PORTAWE
wren_a => ram_block5a1.PORTAWE
wren_a => ram_block5a2.PORTAWE
wren_a => ram_block5a3.PORTAWE
wren_a => ram_block5a4.PORTAWE
wren_a => ram_block5a5.PORTAWE
wren_a => ram_block5a6.PORTAWE
wren_a => ram_block5a7.PORTAWE
wren_a => ram_block5a8.PORTAWE
wren_a => ram_block5a9.PORTAWE
wren_a => ram_block5a10.PORTAWE
wren_a => ram_block5a11.PORTAWE
wren_a => ram_block5a12.PORTAWE
wren_a => ram_block5a13.PORTAWE
wren_a => ram_block5a14.PORTAWE
wren_a => ram_block5a15.PORTAWE
wren_a => ram_block5a16.PORTAWE
wren_a => ram_block5a17.PORTAWE
wren_a => ram_block5a18.PORTAWE
wren_a => ram_block5a19.PORTAWE
wren_a => ram_block5a20.PORTAWE
wren_a => ram_block5a21.PORTAWE
wren_a => ram_block5a22.PORTAWE
wren_a => ram_block5a23.PORTAWE


|DE2_115_CAMERA|VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE2_115_CAMERA|VGA_Controller:u1|Purify:purify0|Sobel_buffer_3:buf3_1|Sobel_Line_Buffer:buf0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_oj01:auto_generated|cntr_0eh:cntr3
aset => counter_reg_bit[9].IN0
clk_en => counter_reg_bit[9].IN0
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|daodao:pll0
altpll_100k_clk <= daodao_altpll_0:altpll_0.c0
altpll_12m_clk <= daodao_altpll_0:altpll_0.c1
clk_clk => clk_clk.IN2
reset_reset_n => _.IN1


|DE2_115_CAMERA|daodao:pll0|daodao_altpll_0:altpll_0
address[0] => w_select_control.IN0
address[0] => w_select_status.IN0
address[1] => w_select_status.IN1
address[1] => w_select_control.IN1
areset => comb.IN1
c0 <= daodao_altpll_0_altpll_kpa2:sd1.clk
c1 <= daodao_altpll_0_altpll_kpa2:sd1.clk
clk => clk.IN2
locked <= wire_sd1_locked.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
read => readdata.IN1
read => readdata.IN1
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= <GND>
readdata[3] <= <GND>
readdata[4] <= <GND>
readdata[5] <= <GND>
readdata[6] <= <GND>
readdata[7] <= <GND>
readdata[8] <= <GND>
readdata[9] <= <GND>
readdata[10] <= <GND>
readdata[11] <= <GND>
readdata[12] <= <GND>
readdata[13] <= <GND>
readdata[14] <= <GND>
readdata[15] <= <GND>
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>
reset => prev_reset.ACLR
reset => pfdena_reg.PRESET
reset => _.IN1
write => wire_pfdena_reg_ena.IN1
writedata[0] => w_reset.IN1
writedata[1] => pfdena_reg.DATAIN
writedata[2] => ~NO_FANOUT~
writedata[3] => ~NO_FANOUT~
writedata[4] => ~NO_FANOUT~
writedata[5] => ~NO_FANOUT~
writedata[6] => ~NO_FANOUT~
writedata[7] => ~NO_FANOUT~
writedata[8] => ~NO_FANOUT~
writedata[9] => ~NO_FANOUT~
writedata[10] => ~NO_FANOUT~
writedata[11] => ~NO_FANOUT~
writedata[12] => ~NO_FANOUT~
writedata[13] => ~NO_FANOUT~
writedata[14] => ~NO_FANOUT~
writedata[15] => ~NO_FANOUT~
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~


|DE2_115_CAMERA|daodao:pll0|daodao_altpll_0:altpll_0|daodao_altpll_0_stdsync_sv6:stdsync2
clk => clk.IN1
din => din.IN1
dout <= daodao_altpll_0_dffpipe_l2c:dffpipe3.q
reset_n => reset_n.IN1


|DE2_115_CAMERA|daodao:pll0|daodao_altpll_0:altpll_0|daodao_altpll_0_stdsync_sv6:stdsync2|daodao_altpll_0_dffpipe_l2c:dffpipe3
clock => dffe6a[0].CLK
clock => dffe5a[0].CLK
clock => dffe4a[0].CLK
clrn => dffe6a[0].ACLR
clrn => dffe4a[0].ACLR
clrn => dffe5a[0].ACLR
d[0] => dffe4a[0].DATAIN
q[0] <= dffe6a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|daodao:pll0|daodao_altpll_0:altpll_0|daodao_altpll_0_altpll_kpa2:sd1
areset => pll_lock_sync.ACLR
areset => pll7.ARESET
clk[0] <= pll7.CLK
clk[1] <= pll7.CLK1
clk[2] <= pll7.CLK2
clk[3] <= pll7.CLK3
clk[4] <= pll7.CLK4
inclk[0] => pll7.CLK
inclk[1] => pll7.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|daodao:pll0|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|DE2_115_CAMERA|daodao:pll0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|daodao:pll0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Debounce:deb0
i_in => always0.IN1
i_clk => pos_r.CLK
i_clk => neg_r.CLK
i_clk => counter_r[0].CLK
i_clk => counter_r[1].CLK
i_clk => counter_r[2].CLK
i_clk => o_debounced_r.CLK
i_rst_n => pos_r.ACLR
i_rst_n => neg_r.ACLR
i_rst_n => counter_r[0].ACLR
i_rst_n => counter_r[1].ACLR
i_rst_n => counter_r[2].ACLR
i_rst_n => o_debounced_r.ACLR
o_debounced <= o_debounced_r.DB_MAX_OUTPUT_PORT_TYPE
o_neg <= neg_r.DB_MAX_OUTPUT_PORT_TYPE
o_pos <= pos_r.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Debounce:deb1
i_in => always0.IN1
i_clk => pos_r.CLK
i_clk => neg_r.CLK
i_clk => counter_r[0].CLK
i_clk => counter_r[1].CLK
i_clk => counter_r[2].CLK
i_clk => o_debounced_r.CLK
i_rst_n => pos_r.ACLR
i_rst_n => neg_r.ACLR
i_rst_n => counter_r[0].ACLR
i_rst_n => counter_r[1].ACLR
i_rst_n => counter_r[2].ACLR
i_rst_n => o_debounced_r.ACLR
o_debounced <= o_debounced_r.DB_MAX_OUTPUT_PORT_TYPE
o_neg <= neg_r.DB_MAX_OUTPUT_PORT_TYPE
o_pos <= pos_r.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Debounce:deb2
i_in => always0.IN1
i_clk => pos_r.CLK
i_clk => neg_r.CLK
i_clk => counter_r[0].CLK
i_clk => counter_r[1].CLK
i_clk => counter_r[2].CLK
i_clk => o_debounced_r.CLK
i_rst_n => pos_r.ACLR
i_rst_n => neg_r.ACLR
i_rst_n => counter_r[0].ACLR
i_rst_n => counter_r[1].ACLR
i_rst_n => counter_r[2].ACLR
i_rst_n => o_debounced_r.ACLR
o_debounced <= o_debounced_r.DB_MAX_OUTPUT_PORT_TYPE
o_neg <= neg_r.DB_MAX_OUTPUT_PORT_TYPE
o_pos <= pos_r.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Top:top0
i_rst_n => i_rst_n.IN5
i_clk => i_clk.IN1
i_key_0 => state_w.OUTPUTSELECT
i_key_0 => state_w.OUTPUTSELECT
i_key_0 => state_w.OUTPUTSELECT
i_key_0 => state_w.OUTPUTSELECT
i_key_0 => state_w.OUTPUTSELECT
i_key_0 => state_w.OUTPUTSELECT
i_key_0 => state_w.OUTPUTSELECT
i_key_0 => state_w.OUTPUTSELECT
i_key_0 => state_w.OUTPUTSELECT
i_key_0 => state_w.OUTPUTSELECT
i_key_0 => state_w.OUTPUTSELECT
i_key_0 => state_w.OUTPUTSELECT
i_key_0 => end_addr_w.OUTPUTSELECT
i_key_0 => end_addr_w.OUTPUTSELECT
i_key_0 => end_addr_w.OUTPUTSELECT
i_key_0 => end_addr_w.OUTPUTSELECT
i_key_0 => end_addr_w.OUTPUTSELECT
i_key_0 => end_addr_w.OUTPUTSELECT
i_key_0 => end_addr_w.OUTPUTSELECT
i_key_0 => end_addr_w.OUTPUTSELECT
i_key_0 => end_addr_w.OUTPUTSELECT
i_key_0 => end_addr_w.OUTPUTSELECT
i_key_0 => end_addr_w.OUTPUTSELECT
i_key_0 => end_addr_w.OUTPUTSELECT
i_key_0 => end_addr_w.OUTPUTSELECT
i_key_0 => end_addr_w.OUTPUTSELECT
i_key_0 => end_addr_w.OUTPUTSELECT
i_key_0 => end_addr_w.OUTPUTSELECT
i_key_0 => end_addr_w.OUTPUTSELECT
i_key_0 => end_addr_w.OUTPUTSELECT
i_key_0 => end_addr_w.OUTPUTSELECT
i_key_0 => end_addr_w.OUTPUTSELECT
i_key_0 => state_w.OUTPUTSELECT
i_key_0 => state_w.OUTPUTSELECT
i_key_1 => state_w.OUTPUTSELECT
i_key_1 => state_w.OUTPUTSELECT
i_key_1 => state_w.OUTPUTSELECT
i_key_1 => state_w.OUTPUTSELECT
i_key_1 => state_w.OUTPUTSELECT
i_key_1 => state_w.OUTPUTSELECT
i_key_1 => state_w.OUTPUTSELECT
i_key_1 => state_w.OUTPUTSELECT
i_key_1 => state_w.OUTPUTSELECT
i_key_1 => state_w.OUTPUTSELECT
i_key_1 => state_w.OUTPUTSELECT
i_key_1 => state_w.OUTPUTSELECT
i_key_1 => state_w.OUTPUTSELECT
i_key_1 => state_w.OUTPUTSELECT
i_key_2 => state_w.OUTPUTSELECT
i_key_2 => state_w.OUTPUTSELECT
i_key_2 => state_w.OUTPUTSELECT
i_key_2 => state_w.OUTPUTSELECT
i_key_2 => state_w.OUTPUTSELECT
i_key_2 => state_w.OUTPUTSELECT
i_key_2 => end_addr_w.OUTPUTSELECT
i_key_2 => end_addr_w.OUTPUTSELECT
i_key_2 => end_addr_w.OUTPUTSELECT
i_key_2 => end_addr_w.OUTPUTSELECT
i_key_2 => end_addr_w.OUTPUTSELECT
i_key_2 => end_addr_w.OUTPUTSELECT
i_key_2 => end_addr_w.OUTPUTSELECT
i_key_2 => end_addr_w.OUTPUTSELECT
i_key_2 => end_addr_w.OUTPUTSELECT
i_key_2 => end_addr_w.OUTPUTSELECT
i_key_2 => end_addr_w.OUTPUTSELECT
i_key_2 => end_addr_w.OUTPUTSELECT
i_key_2 => end_addr_w.OUTPUTSELECT
i_key_2 => end_addr_w.OUTPUTSELECT
i_key_2 => end_addr_w.OUTPUTSELECT
i_key_2 => end_addr_w.OUTPUTSELECT
i_key_2 => end_addr_w.OUTPUTSELECT
i_key_2 => end_addr_w.OUTPUTSELECT
i_key_2 => end_addr_w.OUTPUTSELECT
i_key_2 => end_addr_w.OUTPUTSELECT
i_speed[0] => i_speed[0].IN1
i_speed[1] => i_speed[1].IN1
i_speed[2] => i_speed[2].IN1
i_fast => i_fast.IN1
i_slow_0 => i_slow_0.IN1
i_slow_1 => i_slow_1.IN1
i_reverse => i_reverse.IN1
o_SRAM_ADDR[0] <= o_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[1] <= o_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[2] <= o_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[3] <= o_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[4] <= o_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[5] <= o_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[6] <= o_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[7] <= o_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[8] <= o_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[9] <= o_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[10] <= o_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[11] <= o_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[12] <= o_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[13] <= o_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[14] <= o_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[15] <= o_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[16] <= o_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[17] <= o_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[18] <= o_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_ADDR[19] <= o_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
io_SRAM_DQ[0] <> io_SRAM_DQ[0]
io_SRAM_DQ[1] <> io_SRAM_DQ[1]
io_SRAM_DQ[2] <> io_SRAM_DQ[2]
io_SRAM_DQ[3] <> io_SRAM_DQ[3]
io_SRAM_DQ[4] <> io_SRAM_DQ[4]
io_SRAM_DQ[5] <> io_SRAM_DQ[5]
io_SRAM_DQ[6] <> io_SRAM_DQ[6]
io_SRAM_DQ[7] <> io_SRAM_DQ[7]
io_SRAM_DQ[8] <> io_SRAM_DQ[8]
io_SRAM_DQ[9] <> io_SRAM_DQ[9]
io_SRAM_DQ[10] <> io_SRAM_DQ[10]
io_SRAM_DQ[11] <> io_SRAM_DQ[11]
io_SRAM_DQ[12] <> io_SRAM_DQ[12]
io_SRAM_DQ[13] <> io_SRAM_DQ[13]
io_SRAM_DQ[14] <> io_SRAM_DQ[14]
io_SRAM_DQ[15] <> io_SRAM_DQ[15]
o_SRAM_WE_N <= o_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
o_SRAM_CE_N <= <GND>
o_SRAM_OE_N <= <GND>
o_SRAM_LB_N <= <GND>
o_SRAM_UB_N <= <GND>
i_clk_100k => i_clk_100k.IN1
o_I2C_SCLK <= I2CInitializer:init0.o_sclk
io_I2C_SDAT <> io_I2C_SDAT
i_AUD_ADCDAT => i_AUD_ADCDAT.IN1
i_AUD_ADCLRCK <> AudRecorder:recorder0.i_lrc
i_AUD_BCLK <> AudPlayer:player0.i_bclk
i_AUD_BCLK <> AudRecorder:recorder0.i_clk
i_AUD_BCLK <> Volume:volume.i_clk
i_AUD_DACLRCK <> AudDSP:dsp0.i_daclrck
i_AUD_DACLRCK <> AudPlayer:player0.i_daclrck
o_AUD_DACDAT <= AudPlayer:player0.o_aud_dacdat
o_state[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
o_state[1] <= o_SRAM_ADDR.DB_MAX_OUTPUT_PORT_TYPE
o_state[2] <= o_state.DB_MAX_OUTPUT_PORT_TYPE
o_state[3] <= <GND>
o_vol <= Volume:volume.o_vol
o_volume <= Volume:volume.o_volume


|DE2_115_CAMERA|Top:top0|I2CInitializer:init0
i_rst_n => I2C:i2c.i_rst_n
i_rst_n => fin_r.ACLR
i_rst_n => start_r.ACLR
i_rst_n => counter_r[0].ACLR
i_rst_n => counter_r[1].ACLR
i_rst_n => counter_r[2].ACLR
i_rst_n => reg_data_r[0].ACLR
i_rst_n => reg_data_r[1].ACLR
i_rst_n => reg_data_r[2].ACLR
i_rst_n => reg_data_r[3].ACLR
i_rst_n => reg_data_r[4].ACLR
i_rst_n => reg_data_r[5].ACLR
i_rst_n => reg_data_r[6].ACLR
i_rst_n => reg_data_r[7].ACLR
i_rst_n => reg_data_r[8].ACLR
i_rst_n => reg_data_r[9].ACLR
i_rst_n => reg_data_r[10].ACLR
i_rst_n => reg_data_r[11].ACLR
i_rst_n => reg_data_r[12].ACLR
i_rst_n => reg_data_r[13].ACLR
i_rst_n => reg_data_r[14].ACLR
i_rst_n => reg_data_r[15].ACLR
i_rst_n => state_r~3.DATAIN
i_clk => I2C:i2c.i_clk
i_clk => fin_r.CLK
i_clk => start_r.CLK
i_clk => counter_r[0].CLK
i_clk => counter_r[1].CLK
i_clk => counter_r[2].CLK
i_clk => reg_data_r[0].CLK
i_clk => reg_data_r[1].CLK
i_clk => reg_data_r[2].CLK
i_clk => reg_data_r[3].CLK
i_clk => reg_data_r[4].CLK
i_clk => reg_data_r[5].CLK
i_clk => reg_data_r[6].CLK
i_clk => reg_data_r[7].CLK
i_clk => reg_data_r[8].CLK
i_clk => reg_data_r[9].CLK
i_clk => reg_data_r[10].CLK
i_clk => reg_data_r[11].CLK
i_clk => reg_data_r[12].CLK
i_clk => reg_data_r[13].CLK
i_clk => reg_data_r[14].CLK
i_clk => reg_data_r[15].CLK
i_clk => state_r~1.DATAIN
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
o_finished <= fin_r.DB_MAX_OUTPUT_PORT_TYPE
o_sclk <= I2C:i2c.o_sclk
o_sdat <= I2C:i2c.o_sdat
o_oen <= I2C:i2c.o_oen


|DE2_115_CAMERA|Top:top0|I2CInitializer:init0|I2C:i2c
i_rst_n => fin_r.ACLR
i_rst_n => counter_r[0].ACLR
i_rst_n => counter_r[1].ACLR
i_rst_n => counter_r[2].ACLR
i_rst_n => counter_r[3].ACLR
i_rst_n => oen_r.PRESET
i_rst_n => prev_state_r~3.DATAIN
i_rst_n => state_r~3.DATAIN
i_clk => fin_r.CLK
i_clk => counter_r[0].CLK
i_clk => counter_r[1].CLK
i_clk => counter_r[2].CLK
i_clk => counter_r[3].CLK
i_clk => oen_r.CLK
i_clk => prev_state_r~1.DATAIN
i_clk => state_r~1.DATAIN
i_clk => o_sclk.DATAA
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => state_w.OUTPUTSELECT
i_start => oen_w.OUTPUTSELECT
i_start => counter_w.OUTPUTSELECT
i_start => counter_w.OUTPUTSELECT
i_start => counter_w.OUTPUTSELECT
i_start => counter_w.OUTPUTSELECT
i_addr[0] => Mux0.IN10
i_addr[1] => Mux0.IN9
i_addr[2] => Mux0.IN8
i_addr[3] => Mux0.IN7
i_addr[4] => Mux0.IN6
i_addr[5] => Mux0.IN5
i_addr[6] => Mux0.IN4
i_rw => Selector1.IN7
i_reg_data[0] => Mux1.IN4
i_reg_data[0] => Mux2.IN12
i_reg_data[1] => Mux1.IN5
i_reg_data[1] => Mux2.IN13
i_reg_data[2] => Mux1.IN6
i_reg_data[2] => Mux2.IN14
i_reg_data[3] => Mux1.IN7
i_reg_data[3] => Mux2.IN15
i_reg_data[4] => Mux1.IN8
i_reg_data[4] => Mux2.IN16
i_reg_data[5] => Mux1.IN9
i_reg_data[5] => Mux2.IN17
i_reg_data[6] => Mux1.IN10
i_reg_data[6] => Mux2.IN18
i_reg_data[7] => Mux1.IN11
i_reg_data[7] => Mux2.IN19
i_reg_data[8] => Mux1.IN12
i_reg_data[8] => Mux2.IN4
i_reg_data[9] => Mux1.IN13
i_reg_data[9] => Mux2.IN5
i_reg_data[10] => Mux1.IN14
i_reg_data[10] => Mux2.IN6
i_reg_data[11] => Mux1.IN15
i_reg_data[11] => Mux2.IN7
i_reg_data[12] => Mux1.IN16
i_reg_data[12] => Mux2.IN8
i_reg_data[13] => Mux1.IN17
i_reg_data[13] => Mux2.IN9
i_reg_data[14] => Mux1.IN18
i_reg_data[14] => Mux2.IN10
i_reg_data[15] => Mux1.IN19
i_reg_data[15] => Mux2.IN11
o_finished <= fin_r.DB_MAX_OUTPUT_PORT_TYPE
o_sclk <= o_sclk.DB_MAX_OUTPUT_PORT_TYPE
o_sdat <> o_sdat
o_oen <= oen_r.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Top:top0|AudDSP:dsp0
i_rst_n => play_finish_r.ACLR
i_rst_n => count_r[0].ACLR
i_rst_n => count_r[1].ACLR
i_rst_n => count_r[2].ACLR
i_rst_n => count_r[3].ACLR
i_rst_n => origin_data_r[0].ACLR
i_rst_n => origin_data_r[1].ACLR
i_rst_n => origin_data_r[2].ACLR
i_rst_n => origin_data_r[3].ACLR
i_rst_n => origin_data_r[4].ACLR
i_rst_n => origin_data_r[5].ACLR
i_rst_n => origin_data_r[6].ACLR
i_rst_n => origin_data_r[7].ACLR
i_rst_n => origin_data_r[8].ACLR
i_rst_n => origin_data_r[9].ACLR
i_rst_n => origin_data_r[10].ACLR
i_rst_n => origin_data_r[11].ACLR
i_rst_n => origin_data_r[12].ACLR
i_rst_n => origin_data_r[13].ACLR
i_rst_n => origin_data_r[14].ACLR
i_rst_n => origin_data_r[15].ACLR
i_rst_n => dac_data_r[0].ACLR
i_rst_n => dac_data_r[1].ACLR
i_rst_n => dac_data_r[2].ACLR
i_rst_n => dac_data_r[3].ACLR
i_rst_n => dac_data_r[4].ACLR
i_rst_n => dac_data_r[5].ACLR
i_rst_n => dac_data_r[6].ACLR
i_rst_n => dac_data_r[7].ACLR
i_rst_n => dac_data_r[8].ACLR
i_rst_n => dac_data_r[9].ACLR
i_rst_n => dac_data_r[10].ACLR
i_rst_n => dac_data_r[11].ACLR
i_rst_n => dac_data_r[12].ACLR
i_rst_n => dac_data_r[13].ACLR
i_rst_n => dac_data_r[14].ACLR
i_rst_n => dac_data_r[15].ACLR
i_rst_n => sram_addr_r[0].ACLR
i_rst_n => sram_addr_r[1].ACLR
i_rst_n => sram_addr_r[2].ACLR
i_rst_n => sram_addr_r[3].ACLR
i_rst_n => sram_addr_r[4].ACLR
i_rst_n => sram_addr_r[5].ACLR
i_rst_n => sram_addr_r[6].ACLR
i_rst_n => sram_addr_r[7].ACLR
i_rst_n => sram_addr_r[8].ACLR
i_rst_n => sram_addr_r[9].ACLR
i_rst_n => sram_addr_r[10].ACLR
i_rst_n => sram_addr_r[11].ACLR
i_rst_n => sram_addr_r[12].ACLR
i_rst_n => sram_addr_r[13].ACLR
i_rst_n => sram_addr_r[14].ACLR
i_rst_n => sram_addr_r[15].ACLR
i_rst_n => sram_addr_r[16].ACLR
i_rst_n => sram_addr_r[17].ACLR
i_rst_n => sram_addr_r[18].ACLR
i_rst_n => sram_addr_r[19].ACLR
i_rst_n => audplayer_en_r.ACLR
i_rst_n => state_r~3.DATAIN
i_clk => play_finish_r.CLK
i_clk => count_r[0].CLK
i_clk => count_r[1].CLK
i_clk => count_r[2].CLK
i_clk => count_r[3].CLK
i_clk => origin_data_r[0].CLK
i_clk => origin_data_r[1].CLK
i_clk => origin_data_r[2].CLK
i_clk => origin_data_r[3].CLK
i_clk => origin_data_r[4].CLK
i_clk => origin_data_r[5].CLK
i_clk => origin_data_r[6].CLK
i_clk => origin_data_r[7].CLK
i_clk => origin_data_r[8].CLK
i_clk => origin_data_r[9].CLK
i_clk => origin_data_r[10].CLK
i_clk => origin_data_r[11].CLK
i_clk => origin_data_r[12].CLK
i_clk => origin_data_r[13].CLK
i_clk => origin_data_r[14].CLK
i_clk => origin_data_r[15].CLK
i_clk => dac_data_r[0].CLK
i_clk => dac_data_r[1].CLK
i_clk => dac_data_r[2].CLK
i_clk => dac_data_r[3].CLK
i_clk => dac_data_r[4].CLK
i_clk => dac_data_r[5].CLK
i_clk => dac_data_r[6].CLK
i_clk => dac_data_r[7].CLK
i_clk => dac_data_r[8].CLK
i_clk => dac_data_r[9].CLK
i_clk => dac_data_r[10].CLK
i_clk => dac_data_r[11].CLK
i_clk => dac_data_r[12].CLK
i_clk => dac_data_r[13].CLK
i_clk => dac_data_r[14].CLK
i_clk => dac_data_r[15].CLK
i_clk => sram_addr_r[0].CLK
i_clk => sram_addr_r[1].CLK
i_clk => sram_addr_r[2].CLK
i_clk => sram_addr_r[3].CLK
i_clk => sram_addr_r[4].CLK
i_clk => sram_addr_r[5].CLK
i_clk => sram_addr_r[6].CLK
i_clk => sram_addr_r[7].CLK
i_clk => sram_addr_r[8].CLK
i_clk => sram_addr_r[9].CLK
i_clk => sram_addr_r[10].CLK
i_clk => sram_addr_r[11].CLK
i_clk => sram_addr_r[12].CLK
i_clk => sram_addr_r[13].CLK
i_clk => sram_addr_r[14].CLK
i_clk => sram_addr_r[15].CLK
i_clk => sram_addr_r[16].CLK
i_clk => sram_addr_r[17].CLK
i_clk => sram_addr_r[18].CLK
i_clk => sram_addr_r[19].CLK
i_clk => audplayer_en_r.CLK
i_clk => state_r~1.DATAIN
i_start => always0.IN1
i_pause => state_w.S_IDLE.OUTPUTSELECT
i_pause => state_w.S_FAST.OUTPUTSELECT
i_pause => state_w.S_SLOW.OUTPUTSELECT
i_pause => state_w.S_LRC1.OUTPUTSELECT
i_pause => state_w.S_LRC0.OUTPUTSELECT
i_pause => state_w.S_REV.OUTPUTSELECT
i_stop => sram_addr_w[19].OUTPUTSELECT
i_stop => sram_addr_w[18].OUTPUTSELECT
i_stop => sram_addr_w[17].OUTPUTSELECT
i_stop => sram_addr_w[16].OUTPUTSELECT
i_stop => sram_addr_w[15].OUTPUTSELECT
i_stop => sram_addr_w[14].OUTPUTSELECT
i_stop => sram_addr_w[13].OUTPUTSELECT
i_stop => sram_addr_w[12].OUTPUTSELECT
i_stop => sram_addr_w[11].OUTPUTSELECT
i_stop => sram_addr_w[10].OUTPUTSELECT
i_stop => sram_addr_w[9].OUTPUTSELECT
i_stop => sram_addr_w[8].OUTPUTSELECT
i_stop => sram_addr_w[7].OUTPUTSELECT
i_stop => sram_addr_w[6].OUTPUTSELECT
i_stop => sram_addr_w[5].OUTPUTSELECT
i_stop => sram_addr_w[4].OUTPUTSELECT
i_stop => sram_addr_w[3].OUTPUTSELECT
i_stop => sram_addr_w[2].OUTPUTSELECT
i_stop => sram_addr_w[1].OUTPUTSELECT
i_stop => sram_addr_w[0].OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => play_finish_w.OUTPUTSELECT
i_speed[0] => LessThan2.IN4
i_speed[0] => Add4.IN6
i_speed[1] => LessThan2.IN3
i_speed[1] => Add4.IN5
i_speed[2] => LessThan2.IN2
i_speed[2] => Add4.IN4
i_fast => ~NO_FANOUT~
i_slow_0 => count_w.OUTPUTSELECT
i_slow_0 => count_w.OUTPUTSELECT
i_slow_0 => count_w.OUTPUTSELECT
i_slow_0 => count_w.OUTPUTSELECT
i_slow_0 => dac_data_w.OUTPUTSELECT
i_slow_0 => dac_data_w.OUTPUTSELECT
i_slow_0 => dac_data_w.OUTPUTSELECT
i_slow_0 => dac_data_w.OUTPUTSELECT
i_slow_0 => dac_data_w.OUTPUTSELECT
i_slow_0 => dac_data_w.OUTPUTSELECT
i_slow_0 => dac_data_w.OUTPUTSELECT
i_slow_0 => dac_data_w.OUTPUTSELECT
i_slow_0 => dac_data_w.OUTPUTSELECT
i_slow_0 => dac_data_w.OUTPUTSELECT
i_slow_0 => dac_data_w.OUTPUTSELECT
i_slow_0 => dac_data_w.OUTPUTSELECT
i_slow_0 => dac_data_w.OUTPUTSELECT
i_slow_0 => dac_data_w.OUTPUTSELECT
i_slow_0 => dac_data_w.OUTPUTSELECT
i_slow_0 => dac_data_w.OUTPUTSELECT
i_slow_0 => origin_data_w.OUTPUTSELECT
i_slow_0 => origin_data_w.OUTPUTSELECT
i_slow_0 => origin_data_w.OUTPUTSELECT
i_slow_0 => origin_data_w.OUTPUTSELECT
i_slow_0 => origin_data_w.OUTPUTSELECT
i_slow_0 => origin_data_w.OUTPUTSELECT
i_slow_0 => origin_data_w.OUTPUTSELECT
i_slow_0 => origin_data_w.OUTPUTSELECT
i_slow_0 => origin_data_w.OUTPUTSELECT
i_slow_0 => origin_data_w.OUTPUTSELECT
i_slow_0 => origin_data_w.OUTPUTSELECT
i_slow_0 => origin_data_w.OUTPUTSELECT
i_slow_0 => origin_data_w.OUTPUTSELECT
i_slow_0 => origin_data_w.OUTPUTSELECT
i_slow_0 => origin_data_w.OUTPUTSELECT
i_slow_0 => origin_data_w.OUTPUTSELECT
i_slow_0 => sram_addr_w.OUTPUTSELECT
i_slow_0 => sram_addr_w.OUTPUTSELECT
i_slow_0 => sram_addr_w.OUTPUTSELECT
i_slow_0 => sram_addr_w.OUTPUTSELECT
i_slow_0 => sram_addr_w.OUTPUTSELECT
i_slow_0 => sram_addr_w.OUTPUTSELECT
i_slow_0 => sram_addr_w.OUTPUTSELECT
i_slow_0 => sram_addr_w.OUTPUTSELECT
i_slow_0 => sram_addr_w.OUTPUTSELECT
i_slow_0 => sram_addr_w.OUTPUTSELECT
i_slow_0 => sram_addr_w.OUTPUTSELECT
i_slow_0 => sram_addr_w.OUTPUTSELECT
i_slow_0 => sram_addr_w.OUTPUTSELECT
i_slow_0 => sram_addr_w.OUTPUTSELECT
i_slow_0 => sram_addr_w.OUTPUTSELECT
i_slow_0 => sram_addr_w.OUTPUTSELECT
i_slow_0 => sram_addr_w.OUTPUTSELECT
i_slow_0 => sram_addr_w.OUTPUTSELECT
i_slow_0 => sram_addr_w.OUTPUTSELECT
i_slow_0 => sram_addr_w.OUTPUTSELECT
i_slow_0 => state_w.IN0
i_slow_1 => count_w.OUTPUTSELECT
i_slow_1 => count_w.OUTPUTSELECT
i_slow_1 => count_w.OUTPUTSELECT
i_slow_1 => count_w.OUTPUTSELECT
i_slow_1 => dac_data_w.OUTPUTSELECT
i_slow_1 => dac_data_w.OUTPUTSELECT
i_slow_1 => dac_data_w.OUTPUTSELECT
i_slow_1 => dac_data_w.OUTPUTSELECT
i_slow_1 => dac_data_w.OUTPUTSELECT
i_slow_1 => dac_data_w.OUTPUTSELECT
i_slow_1 => dac_data_w.OUTPUTSELECT
i_slow_1 => dac_data_w.OUTPUTSELECT
i_slow_1 => dac_data_w.OUTPUTSELECT
i_slow_1 => dac_data_w.OUTPUTSELECT
i_slow_1 => dac_data_w.OUTPUTSELECT
i_slow_1 => dac_data_w.OUTPUTSELECT
i_slow_1 => dac_data_w.OUTPUTSELECT
i_slow_1 => dac_data_w.OUTPUTSELECT
i_slow_1 => dac_data_w.OUTPUTSELECT
i_slow_1 => dac_data_w.OUTPUTSELECT
i_slow_1 => origin_data_w.OUTPUTSELECT
i_slow_1 => origin_data_w.OUTPUTSELECT
i_slow_1 => origin_data_w.OUTPUTSELECT
i_slow_1 => origin_data_w.OUTPUTSELECT
i_slow_1 => origin_data_w.OUTPUTSELECT
i_slow_1 => origin_data_w.OUTPUTSELECT
i_slow_1 => origin_data_w.OUTPUTSELECT
i_slow_1 => origin_data_w.OUTPUTSELECT
i_slow_1 => origin_data_w.OUTPUTSELECT
i_slow_1 => origin_data_w.OUTPUTSELECT
i_slow_1 => origin_data_w.OUTPUTSELECT
i_slow_1 => origin_data_w.OUTPUTSELECT
i_slow_1 => origin_data_w.OUTPUTSELECT
i_slow_1 => origin_data_w.OUTPUTSELECT
i_slow_1 => origin_data_w.OUTPUTSELECT
i_slow_1 => origin_data_w.OUTPUTSELECT
i_slow_1 => sram_addr_w.OUTPUTSELECT
i_slow_1 => sram_addr_w.OUTPUTSELECT
i_slow_1 => sram_addr_w.OUTPUTSELECT
i_slow_1 => sram_addr_w.OUTPUTSELECT
i_slow_1 => sram_addr_w.OUTPUTSELECT
i_slow_1 => sram_addr_w.OUTPUTSELECT
i_slow_1 => sram_addr_w.OUTPUTSELECT
i_slow_1 => sram_addr_w.OUTPUTSELECT
i_slow_1 => sram_addr_w.OUTPUTSELECT
i_slow_1 => sram_addr_w.OUTPUTSELECT
i_slow_1 => sram_addr_w.OUTPUTSELECT
i_slow_1 => sram_addr_w.OUTPUTSELECT
i_slow_1 => sram_addr_w.OUTPUTSELECT
i_slow_1 => sram_addr_w.OUTPUTSELECT
i_slow_1 => sram_addr_w.OUTPUTSELECT
i_slow_1 => sram_addr_w.OUTPUTSELECT
i_slow_1 => sram_addr_w.OUTPUTSELECT
i_slow_1 => sram_addr_w.OUTPUTSELECT
i_slow_1 => sram_addr_w.OUTPUTSELECT
i_slow_1 => sram_addr_w.OUTPUTSELECT
i_slow_1 => state_w.IN1
i_reverse => sram_addr_w.OUTPUTSELECT
i_reverse => sram_addr_w.OUTPUTSELECT
i_reverse => sram_addr_w.OUTPUTSELECT
i_reverse => sram_addr_w.OUTPUTSELECT
i_reverse => sram_addr_w.OUTPUTSELECT
i_reverse => sram_addr_w.OUTPUTSELECT
i_reverse => sram_addr_w.OUTPUTSELECT
i_reverse => sram_addr_w.OUTPUTSELECT
i_reverse => sram_addr_w.OUTPUTSELECT
i_reverse => sram_addr_w.OUTPUTSELECT
i_reverse => sram_addr_w.OUTPUTSELECT
i_reverse => sram_addr_w.OUTPUTSELECT
i_reverse => sram_addr_w.OUTPUTSELECT
i_reverse => sram_addr_w.OUTPUTSELECT
i_reverse => sram_addr_w.OUTPUTSELECT
i_reverse => sram_addr_w.OUTPUTSELECT
i_reverse => sram_addr_w.OUTPUTSELECT
i_reverse => sram_addr_w.OUTPUTSELECT
i_reverse => sram_addr_w.OUTPUTSELECT
i_reverse => sram_addr_w.OUTPUTSELECT
i_reverse => state_w.OUTPUTSELECT
i_reverse => state_w.OUTPUTSELECT
i_reverse => state_w.DATAB
i_daclrck => audplayer_en_w.OUTPUTSELECT
i_daclrck => state_w.OUTPUTSELECT
i_daclrck => state_w.OUTPUTSELECT
i_daclrck => state_w.OUTPUTSELECT
i_daclrck => state_w.OUTPUTSELECT
i_daclrck => state_w.OUTPUTSELECT
i_daclrck => state_w.OUTPUTSELECT
i_daclrck => Selector20.IN5
i_daclrck => Selector21.IN2
i_sram_data[0] => dac_data_w.DATAA
i_sram_data[0] => Add2.IN32
i_sram_data[0] => dac_data_w.DATAA
i_sram_data[0] => Selector16.IN4
i_sram_data[0] => Selector58.IN3
i_sram_data[1] => dac_data_w.DATAA
i_sram_data[1] => Add2.IN31
i_sram_data[1] => dac_data_w.DATAA
i_sram_data[1] => Selector15.IN4
i_sram_data[1] => Selector57.IN3
i_sram_data[2] => dac_data_w.DATAA
i_sram_data[2] => Add2.IN30
i_sram_data[2] => dac_data_w.DATAA
i_sram_data[2] => Selector14.IN4
i_sram_data[2] => Selector56.IN3
i_sram_data[3] => dac_data_w.DATAA
i_sram_data[3] => Add2.IN29
i_sram_data[3] => dac_data_w.DATAA
i_sram_data[3] => Selector13.IN4
i_sram_data[3] => Selector55.IN3
i_sram_data[4] => dac_data_w.DATAA
i_sram_data[4] => Add2.IN28
i_sram_data[4] => dac_data_w.DATAA
i_sram_data[4] => Selector12.IN4
i_sram_data[4] => Selector54.IN3
i_sram_data[5] => dac_data_w.DATAA
i_sram_data[5] => Add2.IN27
i_sram_data[5] => dac_data_w.DATAA
i_sram_data[5] => Selector11.IN4
i_sram_data[5] => Selector53.IN3
i_sram_data[6] => dac_data_w.DATAA
i_sram_data[6] => Add2.IN26
i_sram_data[6] => dac_data_w.DATAA
i_sram_data[6] => Selector10.IN4
i_sram_data[6] => Selector52.IN3
i_sram_data[7] => dac_data_w.DATAA
i_sram_data[7] => Add2.IN25
i_sram_data[7] => dac_data_w.DATAA
i_sram_data[7] => Selector9.IN4
i_sram_data[7] => Selector51.IN3
i_sram_data[8] => dac_data_w.DATAA
i_sram_data[8] => Add2.IN24
i_sram_data[8] => dac_data_w.DATAA
i_sram_data[8] => Selector8.IN4
i_sram_data[8] => Selector50.IN3
i_sram_data[9] => dac_data_w.DATAA
i_sram_data[9] => Add2.IN23
i_sram_data[9] => dac_data_w.DATAA
i_sram_data[9] => Selector7.IN4
i_sram_data[9] => Selector49.IN3
i_sram_data[10] => dac_data_w.DATAA
i_sram_data[10] => Add2.IN22
i_sram_data[10] => dac_data_w.DATAA
i_sram_data[10] => Selector6.IN4
i_sram_data[10] => Selector48.IN3
i_sram_data[11] => dac_data_w.DATAA
i_sram_data[11] => Add2.IN21
i_sram_data[11] => dac_data_w.DATAA
i_sram_data[11] => Selector5.IN4
i_sram_data[11] => Selector47.IN3
i_sram_data[12] => dac_data_w.DATAA
i_sram_data[12] => Add2.IN20
i_sram_data[12] => dac_data_w.DATAA
i_sram_data[12] => Selector4.IN4
i_sram_data[12] => Selector46.IN3
i_sram_data[13] => dac_data_w.DATAA
i_sram_data[13] => Add2.IN19
i_sram_data[13] => dac_data_w.DATAA
i_sram_data[13] => Selector3.IN4
i_sram_data[13] => Selector45.IN3
i_sram_data[14] => dac_data_w.DATAA
i_sram_data[14] => Add2.IN18
i_sram_data[14] => dac_data_w.DATAA
i_sram_data[14] => Selector2.IN4
i_sram_data[14] => Selector44.IN3
i_sram_data[15] => dac_data_w.DATAA
i_sram_data[15] => Add2.IN17
i_sram_data[15] => dac_data_w.DATAA
i_sram_data[15] => Selector1.IN4
i_sram_data[15] => Selector43.IN3
i_end_address[0] => sram_addr_w.DATAB
i_end_address[0] => LessThan0.IN20
i_end_address[1] => sram_addr_w.DATAB
i_end_address[1] => LessThan0.IN19
i_end_address[2] => sram_addr_w.DATAB
i_end_address[2] => LessThan0.IN18
i_end_address[3] => sram_addr_w.DATAB
i_end_address[3] => LessThan0.IN17
i_end_address[4] => sram_addr_w.DATAB
i_end_address[4] => LessThan0.IN16
i_end_address[5] => sram_addr_w.DATAB
i_end_address[5] => LessThan0.IN15
i_end_address[6] => sram_addr_w.DATAB
i_end_address[6] => LessThan0.IN14
i_end_address[7] => sram_addr_w.DATAB
i_end_address[7] => LessThan0.IN13
i_end_address[8] => sram_addr_w.DATAB
i_end_address[8] => LessThan0.IN12
i_end_address[9] => sram_addr_w.DATAB
i_end_address[9] => LessThan0.IN11
i_end_address[10] => sram_addr_w.DATAB
i_end_address[10] => LessThan0.IN10
i_end_address[11] => sram_addr_w.DATAB
i_end_address[11] => LessThan0.IN9
i_end_address[12] => sram_addr_w.DATAB
i_end_address[12] => LessThan0.IN8
i_end_address[13] => sram_addr_w.DATAB
i_end_address[13] => LessThan0.IN7
i_end_address[14] => sram_addr_w.DATAB
i_end_address[14] => LessThan0.IN6
i_end_address[15] => sram_addr_w.DATAB
i_end_address[15] => LessThan0.IN5
i_end_address[16] => sram_addr_w.DATAB
i_end_address[16] => LessThan0.IN4
i_end_address[17] => sram_addr_w.DATAB
i_end_address[17] => LessThan0.IN3
i_end_address[18] => sram_addr_w.DATAB
i_end_address[18] => LessThan0.IN2
i_end_address[19] => sram_addr_w.DATAB
i_end_address[19] => LessThan0.IN1
o_dac_data[0] <= dac_data_r[0].DB_MAX_OUTPUT_PORT_TYPE
o_dac_data[1] <= dac_data_r[1].DB_MAX_OUTPUT_PORT_TYPE
o_dac_data[2] <= dac_data_r[2].DB_MAX_OUTPUT_PORT_TYPE
o_dac_data[3] <= dac_data_r[3].DB_MAX_OUTPUT_PORT_TYPE
o_dac_data[4] <= dac_data_r[4].DB_MAX_OUTPUT_PORT_TYPE
o_dac_data[5] <= dac_data_r[5].DB_MAX_OUTPUT_PORT_TYPE
o_dac_data[6] <= dac_data_r[6].DB_MAX_OUTPUT_PORT_TYPE
o_dac_data[7] <= dac_data_r[7].DB_MAX_OUTPUT_PORT_TYPE
o_dac_data[8] <= dac_data_r[8].DB_MAX_OUTPUT_PORT_TYPE
o_dac_data[9] <= dac_data_r[9].DB_MAX_OUTPUT_PORT_TYPE
o_dac_data[10] <= dac_data_r[10].DB_MAX_OUTPUT_PORT_TYPE
o_dac_data[11] <= dac_data_r[11].DB_MAX_OUTPUT_PORT_TYPE
o_dac_data[12] <= dac_data_r[12].DB_MAX_OUTPUT_PORT_TYPE
o_dac_data[13] <= dac_data_r[13].DB_MAX_OUTPUT_PORT_TYPE
o_dac_data[14] <= dac_data_r[14].DB_MAX_OUTPUT_PORT_TYPE
o_dac_data[15] <= dac_data_r[15].DB_MAX_OUTPUT_PORT_TYPE
o_sram_addr[0] <= sram_addr_r[0].DB_MAX_OUTPUT_PORT_TYPE
o_sram_addr[1] <= sram_addr_r[1].DB_MAX_OUTPUT_PORT_TYPE
o_sram_addr[2] <= sram_addr_r[2].DB_MAX_OUTPUT_PORT_TYPE
o_sram_addr[3] <= sram_addr_r[3].DB_MAX_OUTPUT_PORT_TYPE
o_sram_addr[4] <= sram_addr_r[4].DB_MAX_OUTPUT_PORT_TYPE
o_sram_addr[5] <= sram_addr_r[5].DB_MAX_OUTPUT_PORT_TYPE
o_sram_addr[6] <= sram_addr_r[6].DB_MAX_OUTPUT_PORT_TYPE
o_sram_addr[7] <= sram_addr_r[7].DB_MAX_OUTPUT_PORT_TYPE
o_sram_addr[8] <= sram_addr_r[8].DB_MAX_OUTPUT_PORT_TYPE
o_sram_addr[9] <= sram_addr_r[9].DB_MAX_OUTPUT_PORT_TYPE
o_sram_addr[10] <= sram_addr_r[10].DB_MAX_OUTPUT_PORT_TYPE
o_sram_addr[11] <= sram_addr_r[11].DB_MAX_OUTPUT_PORT_TYPE
o_sram_addr[12] <= sram_addr_r[12].DB_MAX_OUTPUT_PORT_TYPE
o_sram_addr[13] <= sram_addr_r[13].DB_MAX_OUTPUT_PORT_TYPE
o_sram_addr[14] <= sram_addr_r[14].DB_MAX_OUTPUT_PORT_TYPE
o_sram_addr[15] <= sram_addr_r[15].DB_MAX_OUTPUT_PORT_TYPE
o_sram_addr[16] <= sram_addr_r[16].DB_MAX_OUTPUT_PORT_TYPE
o_sram_addr[17] <= sram_addr_r[17].DB_MAX_OUTPUT_PORT_TYPE
o_sram_addr[18] <= sram_addr_r[18].DB_MAX_OUTPUT_PORT_TYPE
o_sram_addr[19] <= sram_addr_r[19].DB_MAX_OUTPUT_PORT_TYPE
o_audplayer_en <= audplayer_en_r.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Top:top0|AudPlayer:player0
i_rst_n => det_16_r[0].ACLR
i_rst_n => det_16_r[1].ACLR
i_rst_n => det_16_r[2].ACLR
i_rst_n => det_16_r[3].ACLR
i_rst_n => data_r[0].ACLR
i_rst_n => data_r[1].ACLR
i_rst_n => data_r[2].ACLR
i_rst_n => data_r[3].ACLR
i_rst_n => data_r[4].ACLR
i_rst_n => data_r[5].ACLR
i_rst_n => data_r[6].ACLR
i_rst_n => data_r[7].ACLR
i_rst_n => data_r[8].ACLR
i_rst_n => data_r[9].ACLR
i_rst_n => data_r[10].ACLR
i_rst_n => data_r[11].ACLR
i_rst_n => data_r[12].ACLR
i_rst_n => data_r[13].ACLR
i_rst_n => data_r[14].ACLR
i_rst_n => data_r[15].ACLR
i_rst_n => state_r~3.DATAIN
i_bclk => det_16_r[0].CLK
i_bclk => det_16_r[1].CLK
i_bclk => det_16_r[2].CLK
i_bclk => det_16_r[3].CLK
i_bclk => data_r[0].CLK
i_bclk => data_r[1].CLK
i_bclk => data_r[2].CLK
i_bclk => data_r[3].CLK
i_bclk => data_r[4].CLK
i_bclk => data_r[5].CLK
i_bclk => data_r[6].CLK
i_bclk => data_r[7].CLK
i_bclk => data_r[8].CLK
i_bclk => data_r[9].CLK
i_bclk => data_r[10].CLK
i_bclk => data_r[11].CLK
i_bclk => data_r[12].CLK
i_bclk => data_r[13].CLK
i_bclk => data_r[14].CLK
i_bclk => data_r[15].CLK
i_bclk => state_r~1.DATAIN
i_daclrck => state_w.OUTPUTSELECT
i_daclrck => state_w.OUTPUTSELECT
i_daclrck => state_w.OUTPUTSELECT
i_daclrck => state_w.OUTPUTSELECT
i_daclrck => data_w.OUTPUTSELECT
i_daclrck => data_w.OUTPUTSELECT
i_daclrck => data_w.OUTPUTSELECT
i_daclrck => data_w.OUTPUTSELECT
i_daclrck => data_w.OUTPUTSELECT
i_daclrck => data_w.OUTPUTSELECT
i_daclrck => data_w.OUTPUTSELECT
i_daclrck => data_w.OUTPUTSELECT
i_daclrck => data_w.OUTPUTSELECT
i_daclrck => data_w.OUTPUTSELECT
i_daclrck => data_w.OUTPUTSELECT
i_daclrck => data_w.OUTPUTSELECT
i_daclrck => data_w.OUTPUTSELECT
i_daclrck => data_w.OUTPUTSELECT
i_daclrck => data_w.OUTPUTSELECT
i_daclrck => data_w.OUTPUTSELECT
i_daclrck => det_16_w.OUTPUTSELECT
i_daclrck => det_16_w.OUTPUTSELECT
i_daclrck => det_16_w.OUTPUTSELECT
i_daclrck => det_16_w.OUTPUTSELECT
i_daclrck => Selector1.IN2
i_daclrck => Selector1.IN3
i_daclrck => Selector2.IN1
i_daclrck => Selector2.IN2
i_en => state_w.S_IDLE.OUTPUTSELECT
i_en => state_w.S_PROC.OUTPUTSELECT
i_en => state_w.S_LRC1.OUTPUTSELECT
i_en => state_w.S_LRC0.OUTPUTSELECT
i_en => det_16_r[0].ENA
i_en => data_r[15].ENA
i_en => data_r[14].ENA
i_en => data_r[13].ENA
i_en => data_r[12].ENA
i_en => data_r[11].ENA
i_en => data_r[10].ENA
i_en => data_r[9].ENA
i_en => data_r[8].ENA
i_en => data_r[7].ENA
i_en => data_r[6].ENA
i_en => data_r[5].ENA
i_en => data_r[4].ENA
i_en => data_r[3].ENA
i_en => data_r[2].ENA
i_en => data_r[1].ENA
i_en => data_r[0].ENA
i_en => det_16_r[3].ENA
i_en => det_16_r[2].ENA
i_en => det_16_r[1].ENA
i_dac_data[0] => data_w.DATAB
i_dac_data[1] => data_w.DATAB
i_dac_data[2] => data_w.DATAB
i_dac_data[3] => data_w.DATAB
i_dac_data[4] => data_w.DATAB
i_dac_data[5] => data_w.DATAB
i_dac_data[6] => data_w.DATAB
i_dac_data[7] => data_w.DATAB
i_dac_data[8] => data_w.DATAB
i_dac_data[9] => data_w.DATAB
i_dac_data[10] => data_w.DATAB
i_dac_data[11] => data_w.DATAB
i_dac_data[12] => data_w.DATAB
i_dac_data[13] => data_w.DATAB
i_dac_data[14] => data_w.DATAB
i_dac_data[15] => data_w.DATAB
o_aud_dacdat <= o_aud_dacdat.DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Top:top0|AudRecorder:recorder0
i_rst_n => lrc_r.ACLR
i_rst_n => det_16_r[0].ACLR
i_rst_n => det_16_r[1].ACLR
i_rst_n => det_16_r[2].ACLR
i_rst_n => det_16_r[3].ACLR
i_rst_n => data_r[0].ACLR
i_rst_n => data_r[1].ACLR
i_rst_n => data_r[2].ACLR
i_rst_n => data_r[3].ACLR
i_rst_n => data_r[4].ACLR
i_rst_n => data_r[5].ACLR
i_rst_n => data_r[6].ACLR
i_rst_n => data_r[7].ACLR
i_rst_n => data_r[8].ACLR
i_rst_n => data_r[9].ACLR
i_rst_n => data_r[10].ACLR
i_rst_n => data_r[11].ACLR
i_rst_n => data_r[12].ACLR
i_rst_n => data_r[13].ACLR
i_rst_n => data_r[14].ACLR
i_rst_n => data_r[15].ACLR
i_rst_n => address_r[0].ACLR
i_rst_n => address_r[1].ACLR
i_rst_n => address_r[2].ACLR
i_rst_n => address_r[3].ACLR
i_rst_n => address_r[4].ACLR
i_rst_n => address_r[5].ACLR
i_rst_n => address_r[6].ACLR
i_rst_n => address_r[7].ACLR
i_rst_n => address_r[8].ACLR
i_rst_n => address_r[9].ACLR
i_rst_n => address_r[10].ACLR
i_rst_n => address_r[11].ACLR
i_rst_n => address_r[12].ACLR
i_rst_n => address_r[13].ACLR
i_rst_n => address_r[14].ACLR
i_rst_n => address_r[15].ACLR
i_rst_n => address_r[16].ACLR
i_rst_n => address_r[17].ACLR
i_rst_n => address_r[18].ACLR
i_rst_n => address_r[19].ACLR
i_rst_n => state_r~3.DATAIN
i_clk => lrc_r.CLK
i_clk => det_16_r[0].CLK
i_clk => det_16_r[1].CLK
i_clk => det_16_r[2].CLK
i_clk => det_16_r[3].CLK
i_clk => data_r[0].CLK
i_clk => data_r[1].CLK
i_clk => data_r[2].CLK
i_clk => data_r[3].CLK
i_clk => data_r[4].CLK
i_clk => data_r[5].CLK
i_clk => data_r[6].CLK
i_clk => data_r[7].CLK
i_clk => data_r[8].CLK
i_clk => data_r[9].CLK
i_clk => data_r[10].CLK
i_clk => data_r[11].CLK
i_clk => data_r[12].CLK
i_clk => data_r[13].CLK
i_clk => data_r[14].CLK
i_clk => data_r[15].CLK
i_clk => address_r[0].CLK
i_clk => address_r[1].CLK
i_clk => address_r[2].CLK
i_clk => address_r[3].CLK
i_clk => address_r[4].CLK
i_clk => address_r[5].CLK
i_clk => address_r[6].CLK
i_clk => address_r[7].CLK
i_clk => address_r[8].CLK
i_clk => address_r[9].CLK
i_clk => address_r[10].CLK
i_clk => address_r[11].CLK
i_clk => address_r[12].CLK
i_clk => address_r[13].CLK
i_clk => address_r[14].CLK
i_clk => address_r[15].CLK
i_clk => address_r[16].CLK
i_clk => address_r[17].CLK
i_clk => address_r[18].CLK
i_clk => address_r[19].CLK
i_clk => state_r~1.DATAIN
i_lrc => lrc_r.DATAIN
i_lrc => state_w.IN1
i_start => Selector1.IN3
i_start => state_w.DATAB
i_pause => state_w.S_IDLE.OUTPUTSELECT
i_pause => state_w.S_PROC.OUTPUTSELECT
i_pause => state_w.S_DATA.OUTPUTSELECT
i_pause => state_w.S_LRC0.OUTPUTSELECT
i_stop => address_w[19].OUTPUTSELECT
i_stop => address_w[18].OUTPUTSELECT
i_stop => address_w[17].OUTPUTSELECT
i_stop => address_w[16].OUTPUTSELECT
i_stop => address_w[15].OUTPUTSELECT
i_stop => address_w[14].OUTPUTSELECT
i_stop => address_w[13].OUTPUTSELECT
i_stop => address_w[12].OUTPUTSELECT
i_stop => address_w[11].OUTPUTSELECT
i_stop => address_w[10].OUTPUTSELECT
i_stop => address_w[9].OUTPUTSELECT
i_stop => address_w[8].OUTPUTSELECT
i_stop => address_w[7].OUTPUTSELECT
i_stop => address_w[6].OUTPUTSELECT
i_stop => address_w[5].OUTPUTSELECT
i_stop => address_w[4].OUTPUTSELECT
i_stop => address_w[3].OUTPUTSELECT
i_stop => address_w[2].OUTPUTSELECT
i_stop => address_w[1].OUTPUTSELECT
i_stop => address_w[0].OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_stop => state_w.OUTPUTSELECT
i_data => Selector17.IN2
o_address[0] <= address_r[0].DB_MAX_OUTPUT_PORT_TYPE
o_address[1] <= address_r[1].DB_MAX_OUTPUT_PORT_TYPE
o_address[2] <= address_r[2].DB_MAX_OUTPUT_PORT_TYPE
o_address[3] <= address_r[3].DB_MAX_OUTPUT_PORT_TYPE
o_address[4] <= address_r[4].DB_MAX_OUTPUT_PORT_TYPE
o_address[5] <= address_r[5].DB_MAX_OUTPUT_PORT_TYPE
o_address[6] <= address_r[6].DB_MAX_OUTPUT_PORT_TYPE
o_address[7] <= address_r[7].DB_MAX_OUTPUT_PORT_TYPE
o_address[8] <= address_r[8].DB_MAX_OUTPUT_PORT_TYPE
o_address[9] <= address_r[9].DB_MAX_OUTPUT_PORT_TYPE
o_address[10] <= address_r[10].DB_MAX_OUTPUT_PORT_TYPE
o_address[11] <= address_r[11].DB_MAX_OUTPUT_PORT_TYPE
o_address[12] <= address_r[12].DB_MAX_OUTPUT_PORT_TYPE
o_address[13] <= address_r[13].DB_MAX_OUTPUT_PORT_TYPE
o_address[14] <= address_r[14].DB_MAX_OUTPUT_PORT_TYPE
o_address[15] <= address_r[15].DB_MAX_OUTPUT_PORT_TYPE
o_address[16] <= address_r[16].DB_MAX_OUTPUT_PORT_TYPE
o_address[17] <= address_r[17].DB_MAX_OUTPUT_PORT_TYPE
o_address[18] <= address_r[18].DB_MAX_OUTPUT_PORT_TYPE
o_address[19] <= address_r[19].DB_MAX_OUTPUT_PORT_TYPE
o_data[0] <= data_r[0].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= data_r[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= data_r[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= data_r[3].DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= data_r[4].DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= data_r[5].DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= data_r[6].DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= data_r[7].DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= data_r[8].DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= data_r[9].DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= data_r[10].DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= data_r[11].DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= data_r[12].DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= data_r[13].DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= data_r[14].DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= data_r[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2_115_CAMERA|Top:top0|Volume:volume
i_rst_n => vol_r.ACLR
i_rst_n => cnt_r[0].ACLR
i_rst_n => cnt_r[1].ACLR
i_rst_n => cnt_r[2].ACLR
i_rst_n => cnt_r[3].ACLR
i_rst_n => cnt_r[4].ACLR
i_rst_n => cnt_r[5].ACLR
i_rst_n => cnt_r[6].ACLR
i_rst_n => cnt_r[7].ACLR
i_rst_n => cnt_r[8].ACLR
i_rst_n => cnt_r[9].ACLR
i_rst_n => cnt_r[10].ACLR
i_rst_n => cnt_r[11].ACLR
i_rst_n => cnt_r[12].ACLR
i_rst_n => cnt_r[13].ACLR
i_rst_n => cnt_r[14].ACLR
i_rst_n => cnt_r[15].ACLR
i_rst_n => cnt_r[16].ACLR
i_rst_n => cnt_r[17].ACLR
i_rst_n => cnt_r[18].ACLR
i_rst_n => cnt_r[19].ACLR
i_rst_n => cnt_r[20].ACLR
i_rst_n => cnt_r[21].ACLR
i_rst_n => cnt_r[22].ACLR
i_rst_n => cnt_r[23].ACLR
i_rst_n => cnt_r[24].ACLR
i_rst_n => cnt_r[25].ACLR
i_rst_n => cnt_r[26].ACLR
i_rst_n => cnt_r[27].ACLR
i_rst_n => cnt_r[28].ACLR
i_rst_n => cnt_r[29].ACLR
i_rst_n => cnt_r[30].ACLR
i_rst_n => cnt_r[31].ACLR
i_rst_n => cnt_r[32].ACLR
i_rst_n => cnt_r[33].ACLR
i_rst_n => cnt_r[34].ACLR
i_rst_n => cnt_r[35].ACLR
i_rst_n => cnt_r[36].ACLR
i_rst_n => cnt_r[37].ACLR
i_rst_n => cnt_r[38].ACLR
i_rst_n => cnt_r[39].ACLR
i_rst_n => cnt_r[40].ACLR
i_rst_n => cnt_r[41].ACLR
i_rst_n => cnt_r[42].ACLR
i_rst_n => cnt_r[43].ACLR
i_rst_n => cnt_r[44].ACLR
i_rst_n => cnt_r[45].ACLR
i_rst_n => cnt_r[46].ACLR
i_rst_n => cnt_r[47].ACLR
i_rst_n => cnt_r[48].ACLR
i_rst_n => cnt_r[49].ACLR
i_rst_n => count_r[0].ACLR
i_rst_n => count_r[1].ACLR
i_rst_n => count_r[2].ACLR
i_rst_n => count_r[3].ACLR
i_rst_n => count_r[4].ACLR
i_rst_n => count_r[5].ACLR
i_rst_n => count_r[6].ACLR
i_rst_n => count_r[7].ACLR
i_rst_n => count_r[8].ACLR
i_rst_n => count_r[9].ACLR
i_rst_n => count_r[10].ACLR
i_rst_n => count_r[11].ACLR
i_rst_n => count_r[12].ACLR
i_rst_n => count_r[13].ACLR
i_rst_n => count_r[14].ACLR
i_rst_n => count_r[15].ACLR
i_rst_n => count_r[16].ACLR
i_rst_n => count_r[17].ACLR
i_rst_n => count_r[18].ACLR
i_rst_n => count_r[19].ACLR
i_rst_n => count_r[20].ACLR
i_rst_n => count_r[21].ACLR
i_rst_n => count_r[22].ACLR
i_rst_n => count_r[23].ACLR
i_rst_n => count_r[24].ACLR
i_rst_n => count_r[25].ACLR
i_rst_n => count_r[26].ACLR
i_rst_n => count_r[27].ACLR
i_rst_n => count_r[28].ACLR
i_rst_n => count_r[29].ACLR
i_rst_n => count_r[30].ACLR
i_rst_n => count_r[31].ACLR
i_rst_n => count_r[32].ACLR
i_rst_n => count_r[33].ACLR
i_rst_n => count_r[34].ACLR
i_rst_n => count_r[35].ACLR
i_rst_n => count_r[36].ACLR
i_rst_n => count_r[37].ACLR
i_rst_n => count_r[38].ACLR
i_rst_n => count_r[39].ACLR
i_rst_n => count_r[40].ACLR
i_rst_n => count_r[41].ACLR
i_rst_n => count_r[42].ACLR
i_rst_n => count_r[43].ACLR
i_rst_n => count_r[44].ACLR
i_rst_n => count_r[45].ACLR
i_rst_n => count_r[46].ACLR
i_rst_n => count_r[47].ACLR
i_rst_n => count_r[48].ACLR
i_rst_n => count_r[49].ACLR
i_rst_n => volume_r.ACLR
i_rst_n => state_r~3.DATAIN
i_clk => vol_r.CLK
i_clk => cnt_r[0].CLK
i_clk => cnt_r[1].CLK
i_clk => cnt_r[2].CLK
i_clk => cnt_r[3].CLK
i_clk => cnt_r[4].CLK
i_clk => cnt_r[5].CLK
i_clk => cnt_r[6].CLK
i_clk => cnt_r[7].CLK
i_clk => cnt_r[8].CLK
i_clk => cnt_r[9].CLK
i_clk => cnt_r[10].CLK
i_clk => cnt_r[11].CLK
i_clk => cnt_r[12].CLK
i_clk => cnt_r[13].CLK
i_clk => cnt_r[14].CLK
i_clk => cnt_r[15].CLK
i_clk => cnt_r[16].CLK
i_clk => cnt_r[17].CLK
i_clk => cnt_r[18].CLK
i_clk => cnt_r[19].CLK
i_clk => cnt_r[20].CLK
i_clk => cnt_r[21].CLK
i_clk => cnt_r[22].CLK
i_clk => cnt_r[23].CLK
i_clk => cnt_r[24].CLK
i_clk => cnt_r[25].CLK
i_clk => cnt_r[26].CLK
i_clk => cnt_r[27].CLK
i_clk => cnt_r[28].CLK
i_clk => cnt_r[29].CLK
i_clk => cnt_r[30].CLK
i_clk => cnt_r[31].CLK
i_clk => cnt_r[32].CLK
i_clk => cnt_r[33].CLK
i_clk => cnt_r[34].CLK
i_clk => cnt_r[35].CLK
i_clk => cnt_r[36].CLK
i_clk => cnt_r[37].CLK
i_clk => cnt_r[38].CLK
i_clk => cnt_r[39].CLK
i_clk => cnt_r[40].CLK
i_clk => cnt_r[41].CLK
i_clk => cnt_r[42].CLK
i_clk => cnt_r[43].CLK
i_clk => cnt_r[44].CLK
i_clk => cnt_r[45].CLK
i_clk => cnt_r[46].CLK
i_clk => cnt_r[47].CLK
i_clk => cnt_r[48].CLK
i_clk => cnt_r[49].CLK
i_clk => count_r[0].CLK
i_clk => count_r[1].CLK
i_clk => count_r[2].CLK
i_clk => count_r[3].CLK
i_clk => count_r[4].CLK
i_clk => count_r[5].CLK
i_clk => count_r[6].CLK
i_clk => count_r[7].CLK
i_clk => count_r[8].CLK
i_clk => count_r[9].CLK
i_clk => count_r[10].CLK
i_clk => count_r[11].CLK
i_clk => count_r[12].CLK
i_clk => count_r[13].CLK
i_clk => count_r[14].CLK
i_clk => count_r[15].CLK
i_clk => count_r[16].CLK
i_clk => count_r[17].CLK
i_clk => count_r[18].CLK
i_clk => count_r[19].CLK
i_clk => count_r[20].CLK
i_clk => count_r[21].CLK
i_clk => count_r[22].CLK
i_clk => count_r[23].CLK
i_clk => count_r[24].CLK
i_clk => count_r[25].CLK
i_clk => count_r[26].CLK
i_clk => count_r[27].CLK
i_clk => count_r[28].CLK
i_clk => count_r[29].CLK
i_clk => count_r[30].CLK
i_clk => count_r[31].CLK
i_clk => count_r[32].CLK
i_clk => count_r[33].CLK
i_clk => count_r[34].CLK
i_clk => count_r[35].CLK
i_clk => count_r[36].CLK
i_clk => count_r[37].CLK
i_clk => count_r[38].CLK
i_clk => count_r[39].CLK
i_clk => count_r[40].CLK
i_clk => count_r[41].CLK
i_clk => count_r[42].CLK
i_clk => count_r[43].CLK
i_clk => count_r[44].CLK
i_clk => count_r[45].CLK
i_clk => count_r[46].CLK
i_clk => count_r[47].CLK
i_clk => count_r[48].CLK
i_clk => count_r[49].CLK
i_clk => volume_r.CLK
i_clk => state_r~1.DATAIN
i_data[0] => ~NO_FANOUT~
i_data[1] => ~NO_FANOUT~
i_data[2] => ~NO_FANOUT~
i_data[3] => ~NO_FANOUT~
i_data[4] => ~NO_FANOUT~
i_data[5] => ~NO_FANOUT~
i_data[6] => ~NO_FANOUT~
i_data[7] => ~NO_FANOUT~
i_data[8] => ~NO_FANOUT~
i_data[9] => ~NO_FANOUT~
i_data[10] => ~NO_FANOUT~
i_data[11] => ~NO_FANOUT~
i_data[12] => ~NO_FANOUT~
i_data[13] => Equal0.IN2
i_data[14] => Equal0.IN1
i_data[15] => Equal0.IN0
i_recording => state_w.S_IDLE.OUTPUTSELECT
i_recording => state_w.S_PROC0.OUTPUTSELECT
i_recording => state_w.S_PROC0_2.OUTPUTSELECT
i_recording => state_w.S_WAIT1.OUTPUTSELECT
i_recording => state_w.S_PROC1.OUTPUTSELECT
i_recording => state_w.S_PROC1_2.OUTPUTSELECT
i_recording => state_w.S_WAIT0.OUTPUTSELECT
i_recording => volume_w.OUTPUTSELECT
i_recording => vol_w.OUTPUTSELECT
i_recording => count_r[49].ENA
i_recording => count_r[48].ENA
i_recording => count_r[47].ENA
i_recording => count_r[46].ENA
i_recording => count_r[45].ENA
i_recording => count_r[44].ENA
i_recording => count_r[43].ENA
i_recording => count_r[42].ENA
i_recording => count_r[41].ENA
i_recording => count_r[40].ENA
i_recording => count_r[39].ENA
i_recording => count_r[38].ENA
i_recording => count_r[37].ENA
i_recording => count_r[36].ENA
i_recording => count_r[35].ENA
i_recording => count_r[34].ENA
i_recording => count_r[33].ENA
i_recording => count_r[32].ENA
i_recording => count_r[31].ENA
i_recording => count_r[30].ENA
i_recording => count_r[29].ENA
i_recording => count_r[28].ENA
i_recording => count_r[27].ENA
i_recording => count_r[26].ENA
i_recording => count_r[25].ENA
i_recording => count_r[24].ENA
i_recording => count_r[23].ENA
i_recording => count_r[22].ENA
i_recording => count_r[21].ENA
i_recording => count_r[20].ENA
i_recording => count_r[19].ENA
i_recording => count_r[18].ENA
i_recording => count_r[17].ENA
i_recording => count_r[16].ENA
i_recording => count_r[15].ENA
i_recording => count_r[14].ENA
i_recording => count_r[13].ENA
i_recording => count_r[12].ENA
i_recording => count_r[11].ENA
i_recording => count_r[10].ENA
i_recording => count_r[9].ENA
i_recording => count_r[8].ENA
i_recording => count_r[7].ENA
i_recording => count_r[6].ENA
i_recording => count_r[5].ENA
i_recording => count_r[4].ENA
i_recording => count_r[3].ENA
i_recording => count_r[2].ENA
i_recording => count_r[1].ENA
i_recording => count_r[0].ENA
i_recording => cnt_r[49].ENA
i_recording => cnt_r[48].ENA
i_recording => cnt_r[47].ENA
i_recording => cnt_r[46].ENA
i_recording => cnt_r[45].ENA
i_recording => cnt_r[44].ENA
i_recording => cnt_r[43].ENA
i_recording => cnt_r[42].ENA
i_recording => cnt_r[41].ENA
i_recording => cnt_r[40].ENA
i_recording => cnt_r[39].ENA
i_recording => cnt_r[38].ENA
i_recording => cnt_r[37].ENA
i_recording => cnt_r[36].ENA
i_recording => cnt_r[35].ENA
i_recording => cnt_r[34].ENA
i_recording => cnt_r[33].ENA
i_recording => cnt_r[32].ENA
i_recording => cnt_r[31].ENA
i_recording => cnt_r[30].ENA
i_recording => cnt_r[29].ENA
i_recording => cnt_r[28].ENA
i_recording => cnt_r[27].ENA
i_recording => cnt_r[26].ENA
i_recording => cnt_r[25].ENA
i_recording => cnt_r[24].ENA
i_recording => cnt_r[23].ENA
i_recording => cnt_r[22].ENA
i_recording => cnt_r[21].ENA
i_recording => cnt_r[20].ENA
i_recording => cnt_r[19].ENA
i_recording => cnt_r[18].ENA
i_recording => cnt_r[17].ENA
i_recording => cnt_r[16].ENA
i_recording => cnt_r[15].ENA
i_recording => cnt_r[14].ENA
i_recording => cnt_r[13].ENA
i_recording => cnt_r[12].ENA
i_recording => cnt_r[11].ENA
i_recording => cnt_r[10].ENA
i_recording => cnt_r[9].ENA
i_recording => cnt_r[8].ENA
i_recording => cnt_r[7].ENA
i_recording => cnt_r[6].ENA
i_recording => cnt_r[5].ENA
i_recording => cnt_r[4].ENA
i_recording => cnt_r[3].ENA
i_recording => cnt_r[2].ENA
i_recording => cnt_r[1].ENA
i_recording => cnt_r[0].ENA
o_vol <= vol_r.DB_MAX_OUTPUT_PORT_TYPE
o_volume <= volume_r.DB_MAX_OUTPUT_PORT_TYPE


