# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 12:13:37  May 13, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Flappy_Bird_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone III"
set_global_assignment -name DEVICE EP3C16F484C6
set_global_assignment -name TOP_LEVEL_ENTITY SwitchScreens
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "12:13:37  MAY 13, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_G21 -to clk
set_location_assignment PIN_J6 -to red
set_location_assignment PIN_H5 -to green
set_location_assignment PIN_H6 -to blue
set_location_assignment PIN_H17 -to red_out
set_location_assignment PIN_J17 -to green_out
set_location_assignment PIN_K21 -to blue_out
set_location_assignment PIN_L21 -to horiz_sync_out
set_location_assignment PIN_L22 -to vert_sync_out
set_location_assignment PIN_J6 -to switch
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_F1 -to pushButton
set_location_assignment PIN_P21 -to mouse_data
set_location_assignment PIN_P22 -to mouse_clk
set_global_assignment -name VHDL_FILE ../../../../Downloads/DE0_display.vhd
set_global_assignment -name VHDL_FILE ../../../../Downloads/Timer.vhd
set_global_assignment -name VHDL_FILE ../MiniprojectResources/vga_sync.vhd
set_global_assignment -name VHDL_FILE ../MiniprojectResources/mouse.vhd
set_global_assignment -name VHDL_FILE ../MiniprojectResources/char_rom.vhd
set_global_assignment -name VHDL_FILE ../MiniprojectResources/bouncy_ball.vhd
set_global_assignment -name VHDL_FILE ../MiniprojectResources/ball.vhd
set_global_assignment -name BDF_FILE TestVGA.bdf
set_global_assignment -name QIP_FILE altpll0.qip
set_global_assignment -name VHDL_FILE DisplayText.vhd
set_global_assignment -name VHDL_FILE Debouncer.vhd
set_global_assignment -name BDF_FILE SwitchScreens.bdf
set_global_assignment -name VHDL_FILE ChooseScreen.vhd
set_global_assignment -name VHDL_FILE lives.vhd
set_global_assignment -name VHDL_FILE LFSR.vhd
set_global_assignment -name VHDL_FILE pipes.vhd
set_location_assignment PIN_B1 -to LEDS_OUT[9]
set_location_assignment PIN_B2 -to LEDS_OUT[8]
set_location_assignment PIN_C2 -to LEDS_OUT[7]
set_location_assignment PIN_C1 -to LEDS_OUT[6]
set_location_assignment PIN_E1 -to LEDS_OUT[5]
set_location_assignment PIN_F2 -to LEDS_OUT[4]
set_location_assignment PIN_H1 -to LEDS_OUT[3]
set_location_assignment PIN_J3 -to LEDS_OUT[2]
set_location_assignment PIN_J2 -to LEDS_OUT[1]
set_location_assignment PIN_J1 -to LEDS_OUT[0]
set_location_assignment PIN_E11 -to Unit_Sec_OUT[7]
set_location_assignment PIN_F11 -to Unit_Sec_OUT[6]
set_location_assignment PIN_H12 -to Unit_Sec_OUT[5]
set_location_assignment PIN_H13 -to Unit_Sec_OUT[4]
set_location_assignment PIN_G12 -to Unit_Sec_OUT[3]
set_location_assignment PIN_F12 -to Unit_Sec_OUT[2]
set_location_assignment PIN_F13 -to Unit_Sec_OUT[1]
set_location_assignment PIN_D13 -to Unit_Sec_OUT[0]
set_location_assignment PIN_A13 -to Tens_Sec_OUT[7]
set_location_assignment PIN_B13 -to Tens_Sec_OUT[6]
set_location_assignment PIN_C13 -to Tens_Sec_OUT[5]
set_location_assignment PIN_A14 -to Tens_Sec_OUT[4]
set_location_assignment PIN_B14 -to Tens_Sec_OUT[3]
set_location_assignment PIN_E14 -to Tens_Sec_OUT[2]
set_location_assignment PIN_A15 -to Tens_Sec_OUT[1]
set_location_assignment PIN_B15 -to Tens_Sec_OUT[0]
set_location_assignment PIN_D15 -to Unit_Min_OUT[7]
set_location_assignment PIN_A16 -to Unit_Min_OUT[6]
set_location_assignment PIN_B16 -to Unit_Min_OUT[5]
set_location_assignment PIN_E15 -to Unit_Min_OUT[4]
set_location_assignment PIN_A17 -to Unit_Min_OUT[3]
set_location_assignment PIN_B17 -to Unit_Min_OUT[2]
set_location_assignment PIN_F14 -to Unit_Min_OUT[1]
set_location_assignment PIN_A18 -to Unit_Min_OUT[0]
set_global_assignment -name VHDL_FILE ../BCD_seven_seg.vhd
set_global_assignment -name VHDL_FILE output_files/pipes1.vhd
set_global_assignment -name VHDL_FILE ../FSM.vhd
set_global_assignment -name VHDL_FILE output_files/collision_detec.vhd
set_global_assignment -name VHDL_FILE output_files/displayLives.vhd
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top