=====
SETUP
2.232
9.134
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n211_s23
4.841
5.396
controller/n213_s35
5.828
6.398
controller/n213_s21
6.570
7.032
controller/n213_s13
7.205
7.760
controller/n213_s10
8.672
9.134
controller/state.wait_frame_s1
9.134
=====
SETUP
2.388
8.978
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n211_s23
4.841
5.396
controller/n213_s35
5.828
6.398
controller/n213_s21
6.570
7.032
controller/n213_s13
7.205
7.760
controller/n223_s10
8.429
8.978
controller/state.prepare_s0
8.978
=====
SETUP
2.610
8.756
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n211_s23
4.841
5.396
controller/n213_s35
5.828
6.398
controller/n213_s21
6.570
7.032
controller/n213_s13
7.205
7.760
controller/n221_s11
8.186
8.756
controller/state.send_data_s0
8.756
=====
SETUP
2.610
8.756
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n211_s23
4.841
5.396
controller/n213_s35
5.828
6.398
controller/n213_s21
6.570
7.032
controller/n213_s13
7.205
7.760
controller/n219_s10
8.186
8.756
controller/state.finish_send3_s0
8.756
=====
SETUP
2.610
8.756
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n211_s23
4.841
5.396
controller/n213_s35
5.828
6.398
controller/n213_s21
6.570
7.032
controller/n213_s13
7.205
7.760
controller/n217_s11
8.186
8.756
controller/state.finish_send2_s0
8.756
=====
SETUP
2.646
8.720
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n211_s23
4.841
5.396
controller/n211_s20
5.828
6.398
controller/n213_s16
6.400
6.917
controller/n213_s11
7.339
7.856
controller/n215_s10
8.258
8.720
controller/state.finish_send_s0
8.720
=====
SETUP
2.674
8.727
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7
3.238
3.609
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4
3.780
4.151
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
4.940
5.393
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
6.009
6.526
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
7.292
7.754
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14
8.727
=====
SETUP
2.674
8.727
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7
3.238
3.609
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4
3.780
4.151
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
4.940
5.393
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
6.009
6.526
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
7.292
7.754
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16
8.727
=====
SETUP
2.757
8.644
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7
3.238
3.609
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4
3.780
4.151
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
4.940
5.393
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
6.009
6.526
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
7.292
7.754
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12
8.644
=====
SETUP
2.788
8.578
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n211_s23
4.841
5.396
controller/n211_s20
5.828
6.398
controller/n213_s16
6.400
6.917
controller/n221_s12
7.323
7.694
controller/n225_s11
8.116
8.578
controller/state.prepare2_s0
8.578
=====
SETUP
2.882
8.519
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7
3.238
3.609
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4
3.780
4.151
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
4.940
5.393
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
6.009
6.526
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
7.292
7.754
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12
8.519
=====
SETUP
3.066
8.335
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7
3.238
3.609
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4
3.780
4.151
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
4.940
5.393
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
6.009
6.526
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
7.292
7.754
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6
8.335
=====
SETUP
3.066
8.335
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7
3.238
3.609
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4
3.780
4.151
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
4.940
5.393
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
6.009
6.526
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
7.292
7.754
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8
8.335
=====
SETUP
3.071
8.330
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7
3.238
3.609
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4
3.780
4.151
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
4.940
5.393
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
6.009
6.526
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
7.292
7.754
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4
8.330
=====
SETUP
3.272
8.094
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n211_s23
4.841
5.396
controller/n211_s20
5.828
6.398
controller/n211_s17
6.575
7.092
controller/n211_s15
7.524
8.094
controller/nextByte_s4
8.094
=====
SETUP
3.317
8.084
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7
3.238
3.609
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4
3.780
4.151
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
4.940
5.393
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
6.009
6.526
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4
7.292
7.754
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2
8.084
=====
SETUP
3.560
7.841
11.401
phy_tx_clk_ibuf
0.000
0.683
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0
1.436
1.668
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7
3.238
3.609
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4
3.780
4.151
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35
4.940
5.393
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6
6.009
6.526
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_back_off_s18
7.292
7.841
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_back_off_s0
7.841
=====
SETUP
3.581
7.785
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n363_s3
4.417
4.972
controller/n363_s1
5.398
5.851
controller/n231_s12
6.043
6.496
controller/n255_s9
7.236
7.785
controller/pointer_2_s2
7.785
=====
SETUP
3.581
7.785
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n363_s3
4.417
4.972
controller/n363_s1
5.398
5.851
controller/n231_s12
6.043
6.496
controller/n245_s9
7.236
7.785
controller/pointer_7_s2
7.785
=====
SETUP
3.581
7.785
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n363_s3
4.417
4.972
controller/n363_s1
5.398
5.851
controller/n231_s12
6.043
6.496
controller/n239_s9
7.236
7.785
controller/pointer_10_s2
7.785
=====
SETUP
3.581
7.785
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n363_s3
4.417
4.972
controller/n363_s1
5.398
5.851
controller/n231_s12
6.043
6.496
controller/n231_s10
7.236
7.785
controller/pointer_14_s2
7.785
=====
SETUP
3.683
7.683
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n363_s3
4.417
4.972
controller/n363_s1
5.398
5.851
controller/n231_s12
6.043
6.496
controller/n237_s9
7.134
7.683
controller/pointer_11_s2
7.683
=====
SETUP
3.712
7.654
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n363_s3
4.417
4.972
controller/n363_s1
5.398
5.851
controller/n231_s12
6.043
6.496
controller/n209_s9
7.192
7.654
controller/tx_data_o_0_s2
7.654
=====
SETUP
3.759
7.607
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n363_s3
4.417
4.972
controller/n363_s1
5.398
5.851
controller/n231_s12
6.043
6.496
controller/n241_s9
7.037
7.607
controller/pointer_9_s2
7.607
=====
SETUP
3.759
7.607
11.366
phy_rx_clk_ibuf
0.000
0.683
rx_frm_len_fifo/ram_ram_0_0_s
1.468
3.728
controller/n363_s3
4.417
4.972
controller/n363_s1
5.398
5.851
controller/n231_s12
6.043
6.496
controller/n233_s9
7.037
7.607
controller/pointer_13_s2
7.607
=====
HOLD
0.311
1.580
1.269
phy_rx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_5_s1
1.257
1.458
mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s10
1.580
=====
HOLD
0.311
1.580
1.269
phy_rx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_4_s1
1.257
1.458
mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s10
1.580
=====
HOLD
0.330
1.705
1.375
phy_rx_clk_ibuf
0.000
0.675
rx_frm_len_fifo/wr_ptr_6_s0
1.257
1.459
rx_frm_len_fifo/ram_ram_0_0_s
1.705
=====
HOLD
0.346
1.721
1.375
phy_rx_clk_ibuf
0.000
0.675
rx_frm_len_fifo/rd_ptr_7_s0
1.257
1.459
rx_frm_len_fifo/ram_ram_0_0_s
1.721
=====
HOLD
0.346
1.721
1.375
phy_rx_clk_ibuf
0.000
0.675
rx_frm_len_fifo/rd_ptr_6_s0
1.257
1.459
rx_frm_len_fifo/ram_ram_0_0_s
1.721
=====
HOLD
0.358
1.733
1.375
phy_rx_clk_ibuf
0.000
0.675
rx_frm_len_fifo/wr_ptr_5_s0
1.257
1.459
rx_frm_len_fifo/ram_ram_0_0_s
1.733
=====
HOLD
0.358
1.733
1.375
phy_rx_clk_ibuf
0.000
0.675
rx_frm_len_fifo/wr_ptr_4_s0
1.257
1.459
rx_frm_len_fifo/ram_ram_0_0_s
1.733
=====
HOLD
0.363
1.869
1.506
phy_rx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_0_s0
1.257
1.459
rx_frm_len_fifo/ram_ram_0_0_s
1.869
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
rx_frm_len_fifo/rd_ptr_2_s0
1.257
1.459
rx_frm_len_fifo/n134_s
1.461
1.693
rx_frm_len_fifo/rd_ptr_2_s0
1.693
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
rx_frm_len_fifo/rd_ptr_6_s0
1.257
1.459
rx_frm_len_fifo/n130_s
1.461
1.693
rx_frm_len_fifo/rd_ptr_6_s0
1.693
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
rx_frm_len_fifo/wr_ptr_2_s0
1.257
1.459
rx_frm_len_fifo/n26_s
1.461
1.693
rx_frm_len_fifo/wr_ptr_2_s0
1.693
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
rx_frm_len_fifo/wr_ptr_6_s0
1.257
1.459
rx_frm_len_fifo/n22_s
1.461
1.693
rx_frm_len_fifo/wr_ptr_6_s0
1.693
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
rx_frm_len_fifo/wr_ptr_8_s0
1.257
1.459
rx_frm_len_fifo/n20_s
1.461
1.693
rx_frm_len_fifo/wr_ptr_8_s0
1.693
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
rx_frm_len_fifo/wr_ptr_12_s0
1.257
1.459
rx_frm_len_fifo/n16_s
1.461
1.693
rx_frm_len_fifo/wr_ptr_12_s0
1.693
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
rx_frm_len_fifo/wr_ptr_14_s0
1.257
1.459
rx_frm_len_fifo/n14_s
1.461
1.693
rx_frm_len_fifo/wr_ptr_14_s0
1.693
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
rxfifo/rd_ptr_2_s0
1.257
1.459
rxfifo/n84_s
1.461
1.693
rxfifo/rd_ptr_2_s0
1.693
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
rxfifo/rd_ptr_6_s0
1.257
1.459
rxfifo/n80_s
1.461
1.693
rxfifo/rd_ptr_6_s0
1.693
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
rxfifo/wr_ptr_2_s0
1.257
1.459
rxfifo/n16_s
1.461
1.693
rxfifo/wr_ptr_2_s0
1.693
=====
HOLD
0.425
1.693
1.268
phy_rx_clk_ibuf
0.000
0.675
rxfifo/wr_ptr_6_s0
1.257
1.459
rxfifo/n12_s
1.461
1.693
rxfifo/wr_ptr_6_s0
1.693
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
controller/pointer_15_s2
1.230
1.432
controller/n229_s9
1.434
1.666
controller/pointer_15_s2
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
controller/tx_data_o_1_s2
1.230
1.432
controller/n206_s9
1.434
1.666
controller/tx_data_o_1_s2
1.666
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
controller/tx_data_o_3_s2
1.230
1.432
controller/n200_s9
1.434
1.666
controller/tx_data_o_3_s2
1.666
=====
HOLD
0.425
1.544
1.119
clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_3_s0
1.108
1.310
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n38_s1
1.312
1.544
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_3_s0
1.544
=====
HOLD
0.425
1.544
1.119
clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0
1.108
1.310
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n35_s1
1.312
1.544
mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0
1.544
=====
HOLD
0.425
1.666
1.241
phy_tx_clk_ibuf
0.000
0.675
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0
1.230
1.432
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_12_s0
1.434
1.666
mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0
1.666
