Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Fri Sep 25 17:55:58 2020
| Host             : Macbook_Win running 64-bit major release  (build 9200)
| Command          : report_power -file instruction_decoder_power_routed.rpt -pb instruction_decoder_power_summary_routed.pb -rpx instruction_decoder_power_routed.rpx
| Design           : instruction_decoder
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.829        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.756        |
| Device Static (W)        | 0.073        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 75.9         |
| Junction Temperature (C) | 34.1         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     1.178 |     1934 |       --- |             --- |
|   LUT as Logic |     1.060 |      622 |     20800 |            2.99 |
|   F7/F8 Muxes  |     0.114 |      256 |     32600 |            0.79 |
|   Register     |     0.005 |     1024 |     41600 |            2.46 |
|   Others       |     0.000 |       32 |       --- |             --- |
| Signals        |     0.578 |     1317 |       --- |             --- |
| Static Power   |     0.073 |          |           |                 |
| Total          |     1.829 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.770 |       1.756 |      0.013 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                             |
+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks         | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                                    |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                   |                                                                                                                    |
|                             |            |                                                |                                                                                                                    |
| Overall confidence level    | Low        |                                                |                                                                                                                    |
+-----------------------------+------------+------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| instruction_decoder       |     1.756 |
|   regfile                 |     1.742 |
|     module_gen[0].module  |     0.005 |
|     module_gen[10].module |     0.003 |
|     module_gen[11].module |     0.236 |
|     module_gen[12].module |     0.003 |
|     module_gen[13].module |     0.003 |
|     module_gen[14].module |     0.003 |
|     module_gen[15].module |     0.094 |
|     module_gen[16].module |     0.004 |
|     module_gen[17].module |     0.004 |
|     module_gen[18].module |     0.003 |
|     module_gen[19].module |     0.234 |
|     module_gen[1].module  |     0.004 |
|     module_gen[20].module |     0.004 |
|     module_gen[21].module |     0.004 |
|     module_gen[22].module |     0.004 |
|     module_gen[23].module |     0.095 |
|     module_gen[24].module |     0.004 |
|     module_gen[25].module |     0.004 |
|     module_gen[26].module |     0.003 |
|     module_gen[27].module |     0.570 |
|     module_gen[28].module |     0.003 |
|     module_gen[29].module |     0.003 |
|     module_gen[2].module  |     0.004 |
|     module_gen[30].module |     0.004 |
|     module_gen[31].module |     0.094 |
|     module_gen[3].module  |     0.237 |
|     module_gen[4].module  |     0.003 |
|     module_gen[5].module  |     0.004 |
|     module_gen[6].module  |     0.004 |
|     module_gen[7].module  |     0.094 |
|     module_gen[8].module  |     0.004 |
|     module_gen[9].module  |     0.005 |
+---------------------------+-----------+


