<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="mix_compress_v1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mix_compression_top_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mix_compression_top_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mix_compression_top_tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1492758295" xil_pn:in_ck="-3979446389098411645" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1492758295">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1492758227" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8979758390522476867" xil_pn:start_ts="1492758227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492758227" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7234537417659882959" xil_pn:start_ts="1492758227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1492758229" xil_pn:in_ck="-9204344450226534011" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6055403870820627585" xil_pn:start_ts="1492758227">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RTL_huffman/ipcores/bram_16x16bit.ngc"/>
      <outfile xil_pn:name="RTL_huffman/ipcores/bram_16x16bit.v"/>
      <outfile xil_pn:name="RTL_huffman/ipcores/bram_16x20bit.ngc"/>
      <outfile xil_pn:name="RTL_huffman/ipcores/bram_16x20bit.v"/>
      <outfile xil_pn:name="RTL_huffman/ipcores/fifo_16kx32bit.ngc"/>
      <outfile xil_pn:name="RTL_huffman/ipcores/fifo_16kx32bit.v"/>
      <outfile xil_pn:name="RTL_huffman/ipcores/fifo_8kx32bit.ngc"/>
      <outfile xil_pn:name="RTL_huffman/ipcores/fifo_8kx32bit.v"/>
      <outfile xil_pn:name="RTL_huffman/ipcores/ram_128x36bit.ngc"/>
      <outfile xil_pn:name="RTL_huffman/ipcores/ram_128x36bit.v"/>
      <outfile xil_pn:name="RTL_huffman/ipcores/ram_128x8bit.ngc"/>
      <outfile xil_pn:name="RTL_huffman/ipcores/ram_128x8bit.v"/>
      <outfile xil_pn:name="RTL_huffman/ipcores/ram_16x9bit.ngc"/>
      <outfile xil_pn:name="RTL_huffman/ipcores/ram_16x9bit.v"/>
      <outfile xil_pn:name="RTL_huffman/ipcores/ram_256x10bit.ngc"/>
      <outfile xil_pn:name="RTL_huffman/ipcores/ram_256x10bit.v"/>
      <outfile xil_pn:name="RTL_huffman/ipcores/ram_256x18bit.ngc"/>
      <outfile xil_pn:name="RTL_huffman/ipcores/ram_256x18bit.v"/>
      <outfile xil_pn:name="RTL_huffman/ipcores/ram_256x20bit.ngc"/>
      <outfile xil_pn:name="RTL_huffman/ipcores/ram_256x20bit.v"/>
      <outfile xil_pn:name="RTL_huffman/ipcores/ram_a128x4_b32x16bit.ngc"/>
      <outfile xil_pn:name="RTL_huffman/ipcores/ram_a128x4_b32x16bit.v"/>
      <outfile xil_pn:name="RTL_lz4/ipcores/bram_512x47bit.ngc"/>
      <outfile xil_pn:name="RTL_lz4/ipcores/bram_512x47bit.v"/>
      <outfile xil_pn:name="RTL_lz4/ipcores/buffer_ram32Kx32bit.ngc"/>
      <outfile xil_pn:name="RTL_lz4/ipcores/buffer_ram32Kx32bit.v"/>
      <outfile xil_pn:name="RTL_lz4/ipcores/fifo_16x32b.ngc"/>
      <outfile xil_pn:name="RTL_lz4/ipcores/fifo_16x32b.v"/>
      <outfile xil_pn:name="RTL_lz4/ipcores/fifo_8kx34bit.ngc"/>
      <outfile xil_pn:name="RTL_lz4/ipcores/fifo_8kx34bit.v"/>
      <outfile xil_pn:name="RTL_lz4/ipcores/hash_mul32x32.ngc"/>
      <outfile xil_pn:name="RTL_lz4/ipcores/hash_mul32x32.v"/>
      <outfile xil_pn:name="RTL_lz4/ipcores/hash_pll.v"/>
      <outfile xil_pn:name="RTL_lz4/ipcores/hash_ram_32Kx64bit.ngc"/>
      <outfile xil_pn:name="RTL_lz4/ipcores/hash_ram_32Kx64bit.v"/>
      <outfile xil_pn:name="RTL_lz4/ipcores/unmatch_ram_4Kx32bit.ngc"/>
      <outfile xil_pn:name="RTL_lz4/ipcores/unmatch_ram_4Kx32bit.v"/>
      <outfile xil_pn:name="RTL_lz4/ipcores/xxh32_mul.ngc"/>
      <outfile xil_pn:name="RTL_lz4/ipcores/xxh32_mul.v"/>
    </transform>
    <transform xil_pn:end_ts="1492758296" xil_pn:in_ck="3939379331713361976" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1492758295">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1492758352" xil_pn:in_ck="3939379331713361976" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4815424247693665684" xil_pn:start_ts="1492758296">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1492758353" xil_pn:in_ck="-5543261878565383499" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-9188063894664988265" xil_pn:start_ts="1492758352">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
