$date
	Fri Mar 15 19:07:49 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 1 ! A $end
$upscope $end
$scope module tb $end
$var wire 1 " B $end
$upscope $end
$scope module tb $end
$var reg 1 # E $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#100000
0"
0!
1#
#200000
1!
1"
0#
#300000
0"
0!
1#
#400000
0!
0"
0#
#500000
1"
1!
1#
#600000
1!
1"
0#
#700000
1"
1!
1#
#800000
