# Info: [9566]: Logging project transcript to file /tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/rimbaudtrobo_impl_1/precision.log
# Info: [9566]: Logging suppressed messages transcript to file /tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/rimbaudtrobo_impl_1/precision.log.suppressed
# Info: [9550]: Activated implementation rimbaudtrobo_impl_1 in project /tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/rimbaudtrobo.psp.
new_project -name rimbaudtrobo -folder /tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth -createimpl_name rimbaudtrobo_impl_1
# COMMAND: setup_design -manufacturer Xilinx -family SPARTAN3 -part 3s200ft256 -speed -5
# Info: [15297]: Setting up the design to use synthesis library "xis3.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15323]: Setting Part to: "3s200ft256".
# Info: [15324]: Setting Process to: "5".
# Info: [7512]: The place and route tool for current technology is ISE.
setup_design -manufacturer Xilinx -family SPARTAN3 -part 3s200ft256 -speed -5
# COMMAND: setup_design -frequency 50 -max_fanout=10000
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
setup_design -frequency 50 -max_fanout=10000
# COMMAND: save_project
# Info: [9562]: Saved implementation rimbaudtrobo_impl_1 in project /tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/rimbaudtrobo.psp.
save_project
# COMMAND: add_input_file {../../vhd/accu.vhd ../../vhd/buff.vhd ../../vhd/delay_line.vhd ../../vhd/filter.vhd ../../vhd/fsm.vhd ../../vhd/mult.vhd ../../vhd/rom.vhd}
add_input_file {../../vhd/accu.vhd ../../vhd/buff.vhd ../../vhd/delay_line.vhd ../../vhd/filter.vhd ../../vhd/fsm.vhd ../../vhd/mult.vhd ../../vhd/rom.vhd}
# COMMAND: move_input_file_to_top -from {3}
move_input_file_to_top -from {3}
# COMMAND: move_input_file_to_bottom -from {0}
move_input_file_to_bottom -from {0}
# COMMAND: setup_design -basename=filtre_synth -vhdl=true -vendor_constraint_file=false
setup_design -basename=filtre_synth -vhdl=true -vendor_constraint_file=false
# COMMAND: compile
# Info: [3022]: Reading file: /softslin/precision2014a_64b/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softslin/ise_edk_147i/14.7/ISE_DS/ISE//vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/../../vhd/accu.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/../../vhd/buff.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/../../vhd/delay_line.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/../../vhd/fsm.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/../../vhd/mult.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/../../vhd/rom.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/../../vhd/filter.vhd" ...
# Info: [656]: Top module of the design is set to: FILTER.
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/rimbaudtrobo_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.FILTER(A): Pre-processing...
# Info: [44506]: Module work.ROM(A): Pre-processing...
# Info: [44506]: Module work.DELAY_LINE(A): Pre-processing...
# Info: [44506]: Module work.MULT(A): Pre-processing...
# Info: [44506]: Module work.ACCU(A): Pre-processing...
# Info: [44506]: Module work.BUFF(A): Pre-processing...
# Info: [44506]: Module work.FSM(A): Pre-processing...
# Info: [45143]: "/tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/../../vhd/fsm.vhd", line 28: Enumerated type state with 8 elements encoded as onehot.
# Info: [45144]: Encodings for state values.
# Info: [40000]: value                              	                         state[7-0]
# Info: [40000]: root                               	                      00000001
# Info: [40000]: boucle                             	                      00000010
# Info: [40000]: update_dl                          	                      00000100
# Info: [40000]: l_buff                             	                      00001000
# Info: [40000]: start_dac                          	                      00010000
# Info: [40000]: over_dac                           	                      00100000
# Info: [40000]: start_adc                          	                      01000000
# Info: [40000]: over_adc                           	                      10000000
# Info: [45144]: Extracted FSM in module work.FSM(A), with state variable = c_state[7:0], async set/reset state(s) = 00000001 , number of states = 8.
# Info: [45144]: Re-encoding 8 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	           root	                           00000001	                      00000001
# Info: [40000]: FSM:	    1	         boucle	                           00000010	                      00000010
# Info: [40000]: FSM:	    2	      start_adc	                           01000000	                      00000100
# Info: [40000]: FSM:	    3	       over_adc	                           10000000	                      00001000
# Info: [40000]: FSM:	    4	      update_dl	                           00000100	                      00010000
# Info: [40000]: FSM:	    5	         l_buff	                           00001000	                      00100000
# Info: [40000]: FSM:	    6	      start_dac	                           00010000	                      01000000
# Info: [40000]: FSM:	    7	       over_dac	                           00100000	                      10000000
# Warning: [45729]: "/tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/../../vhd/fsm.vhd", line 10: Input port ADC_Eocb has never been used.
# Warning: [45729]: "/tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/../../vhd/filter.vhd", line 81: signal Accu_out[20] has never been used.
# Warning: [45729]: "/tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/../../vhd/filter.vhd", line 81: signal Accu_out[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/../../vhd/filter.vhd", line 84: signal ZERO has never been used.
# Info: [44508]: Module work.ROM(A): Compiling...
# Info: [44508]: Module work.DELAY_LINE(A): Compiling...
# Info: [44508]: Module work.MULT(A): Compiling...
# Info: [44508]: Module work.ACCU(A): Compiling...
# Info: [44508]: Module work.BUFF(A): Compiling...
# Info: [44508]: Module work.FSM(A): Compiling...
# Info: [44523]: Root Module work.FILTER(A): Compiling...
# Info: [45307]: "/tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/../../vhd/fsm.vhd", line 47: The driving logic for the net Rom_Address[4:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45252]: "/tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/../../vhd/rom.vhd", line 35: Inferred rom instance 'rtlcI2' of type 'rom_8_5_32_9'.
# Info: [45193]: "/tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/../../vhd/filter.vhd", line 10: Net ADC_Eocb is unused after optimization
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 0 (0 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 1 ===
# Info: [44856]: Total lines of RTL compiled: 364.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 4.0 secs.
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/rimbaudtrobo_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [9032]: "/tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/../../vhd/delay_line.vhd", line 41: : Inferred shift register Instance 'instance:U2.ix25' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(7)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/../../vhd/delay_line.vhd", line 41: : Inferred shift register Instance 'instance:U2.ix26' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(6)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/../../vhd/delay_line.vhd", line 41: : Inferred shift register Instance 'instance:U2.ix27' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(5)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/../../vhd/delay_line.vhd", line 41: : Inferred shift register Instance 'instance:U2.ix28' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(4)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/../../vhd/delay_line.vhd", line 41: : Inferred shift register Instance 'instance:U2.ix29' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(3)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/../../vhd/delay_line.vhd", line 41: : Inferred shift register Instance 'instance:U2.ix30' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(2)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/../../vhd/delay_line.vhd", line 41: : Inferred shift register Instance 'instance:U2.ix31' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(1)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9032]: "/tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/../../vhd/delay_line.vhd", line 41: : Inferred shift register Instance 'instance:U2.ix32' of type 'cell:shiftregister_Delay_Line_out_mux_0Bus1(0)_clk_clken_reset_set_0_1_0_1_5_32_1'
# Info: [9029]: "/tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/../../vhd/fsm.vhd", line 86: : Inferred selective counter Instance 'instance:U6.ix9' of type 'cell:selcounter_5_5_5_0_1_up'
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/rimbaudtrobo_impl_1.
# Info: [4556]: 4 Instances are flattened in hierarchical block .work.FILTER.A.
# Info: [11008]: "/tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/../../vhd/mult.vhd", line 102: Using 1 levels of output pipelining instead of 0 may improve the performance of multiplier instance:U3_Mult_out_multu16_0
# Info: [15002]: Optimizing design view:.work.ACCU.A_unfold_494
# Info: [15002]: Optimizing design view:.work.FILTER.A
# Info: [12035]: -- Running timing characterization...
# Info: [8045]: Added global buffer BUFGP for Port port:CLK
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: /tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/rimbaudtrobo_impl_1/filtre_synth.edf.
# Info: [3027]: Writing file: /tp/xph2sic/xph2sic008/TP_VHDL/Filtre_VHDL/fpga/synth/rimbaudtrobo_impl_1/filtre_synth.vhd.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 1.7 s secs.
# Info: [11020]: Overall running time for synthesis: 2.0 s secs.
synthesize
