#************************************************************
# THIS IS A WIZARD-GENERATED FILE.                           
#
# Version 13.1.4 Build 182 03/12/2014 SJ Full Version
#
#************************************************************

# Copyright (C) 1991-2014 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.





# Clock constraints



create_clock -name "SYS_CLK_IN" -period 10.000ns [get_ports {SYS_CLK_1}]
create_clock -name "gxb_clk" 	  -period 8.000ns  [get_ports {SYS_CLK_3}]

create_generated_clock -name CLK_200MHz -source {alt_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1 -multiply_by 2 {alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]}
create_generated_clock -name CLK_125MHz -source {alt_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 4 -multiply_by 5 {alt_pll_inst|altpll_component|auto_generated|pll1|clk[1]}
create_generated_clock -name CLK_100MHz -source {alt_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1 -multiply_by 1 {alt_pll_inst|altpll_component|auto_generated|pll1|clk[2]}
create_generated_clock -name CLK_50MHz  -source {alt_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 1 {alt_pll_inst|altpll_component|auto_generated|pll1|clk[3]}
#create_generated_clock -name CLK_40MHz  -source {alt_pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 2 {alt_pll_inst|altpll_component|auto_generated|pll1|clk[4]}




# BS constraints
create_clock  -period 10.000 {LBNE_ASIC_RDOUT_V2:LBNE_ASIC_RDOUT_inst|LBNE_ASIC_DATA_V3:LBNE_ASIC_DATA_V3_inst1|SHIFT_latch}
create_clock  -period 10.000 {LBNE_ASIC_RDOUT_V2:LBNE_ASIC_RDOUT_inst|LBNE_ASIC_DATA_V3:LBNE_ASIC_DATA_V3_inst2|SHIFT_latch}
create_clock  -period 10.000 {LBNE_ASIC_RDOUT_V2:LBNE_ASIC_RDOUT_inst|LBNE_ASIC_DATA_V3:LBNE_ASIC_DATA_V3_inst3|SHIFT_latch}
create_clock  -period 10.000 {LBNE_ASIC_RDOUT_V2:LBNE_ASIC_RDOUT_inst|LBNE_ASIC_DATA_V3:LBNE_ASIC_DATA_V3_inst4|SHIFT_latch}
create_clock -name {LBNE_Registers:LBNE_Registers_inst|reg7_o[12]} -period 10.000 {LBNE_Registers:LBNE_Registers_inst|reg7_o[12]}






# Data constraints

set_input_delay  -clock CLK_200MHz  1.5  {ADC_FD*}
set_input_delay  -clock CLK_200MHz  5    {ADC_FE*}
#set_output_delay -min  -clock_fall   -clock CLK_200MHz  -5    [get_ports {ADC_CLK*}]
#set_output_delay -min  -clock CLK_100MHz  10    [get_ports {ADC_CLK_STRB*}]
set_input_delay -clock  CLK_50MHz   10   {I2C_*}

# tsu/th constraints

# tco constraints




set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg5_o[0]} -to [get_ports {DAC_CNTL[0]}]
set_false_path -from {LBNE_TST_PULSE:LBNE_TST_PULSE_inst|TP_EN} -to [get_ports {DAC_CNTL[0]}]set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg5_o[1]} -to [get_ports {DAC_CNTL[1]}]set_false_path -from {LBNE_TST_PULSE:LBNE_TST_PULSE_inst|TP_EN} -to [get_ports {DAC_CNTL[1]}]set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg5_o[2]} -to [get_ports {DAC_CNTL[2]}]set_false_path -from {LBNE_TST_PULSE:LBNE_TST_PULSE_inst|TP_EN} -to [get_ports {DAC_CNTL[2]}]set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg5_o[3]} -to [get_ports {DAC_CNTL[3]}]set_false_path -from {LBNE_TST_PULSE:LBNE_TST_PULSE_inst|TP_EN} -to [get_ports {DAC_CNTL[3]}]set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg5_o[4]} -to [get_ports {DAC_CNTL[4]}]set_false_path -from {LBNE_TST_PULSE:LBNE_TST_PULSE_inst|TP_EN} -to [get_ports {DAC_CNTL[4]}]
set_false_path -from [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DATA0}] -to {SFL_EPCS:SFL_EPCS_inst|*}
set_false_path -from {alt_pll_inst|altpll_component|auto_generated|pll1|clk[3]} -to {alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]}
set_false_path -from [get_clocks {CLK_50MHz}] -to [get_clocks {CLK_200MHz}]
set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg0_o[0]} -to {LBNE_ASIC_RDOUT_V2:LBNE_ASIC_RDOUT_inst|LBNE_ASIC_DATA_V3:LBNE_ASIC_DATA_V3_inst1|WRD_CNT*}
set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg0_o[0]} -to {LBNE_ASIC_RDOUT_V2:LBNE_ASIC_RDOUT_inst|LBNE_ASIC_DATA_V3:LBNE_ASIC_DATA_V3_inst1|SHIFT_CNT*}
set_false_path -from {LBNE_ASIC_RDOUT_V2:LBNE_ASIC_RDOUT_inst|LBNE_ASIC_DATA_V3:LBNE_ASIC_DATA_V3_inst4|CHN_select_s*} -to {ADC_FIFO:ADC_FIFO_inst|dcfifo:dcfifo_component|dcfifo_3tf1:auto_generated|altsyncram_4411:fifo_ram|ram_block11a0~porta_datain_reg*}

set_false_path -from [get_ports {altera_reserved_tdi}] -to {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:ncso_reg|dffs[7]}
set_false_path -from [get_ports {altera_reserved_tck}] -to {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}set_false_path -from [get_ports {altera_reserved_tck}] -to {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}set_false_path -from [get_ports {altera_reserved_tdi}] -to {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|bypass_out}set_false_path -from [get_ports {altera_reserved_tdi}] -to {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|bypass_out}set_false_path -from [get_ports {altera_reserved_tdi}] -to {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:aai_data_reg|dffs[23]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:aai_data_reg|dffs[23]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:aai_write_reg|dffs[47]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:aai_write_reg|dffs[47]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:crc_shifter|altshift_taps:dffs_rtl_0|shift_taps_71r:auto_generated|altsyncram_gfb1:altsyncram2|ram_block5a0~porta_datain_reg0}set_false_path -from [get_ports {altera_reserved_tdi}] -to {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:crc_shifter|altshift_taps:dffs_rtl_0|shift_taps_71r:auto_generated|altsyncram_gfb1:altsyncram2|ram_block5a0~porta_datain_reg0}set_false_path -from [get_ports {altera_reserved_tdi}] -to {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:data_reg|dffs[2079]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:data_reg|dffs[2079]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:data_speed_reg|dffs[2107]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:data_speed_reg|dffs[2107]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:en4b_reg|dffs[0]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:en4b_reg|dffs[0]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:opcode_reg|dffs[7]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:opcode_reg|dffs[7]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:powerful_reg|dffs[4]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:powerful_reg|dffs[4]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:rdi_reg|dffs[31]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:rdi_reg|dffs[31]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:rsiid_reg|dffs[39]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:rsiid_reg|dffs[39]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:rstatus_reg|dffs[15]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:rstatus_reg|dffs[15]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[12]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[12]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0}set_false_path -from [get_ports {altera_reserved_tdi}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0}set_false_path -from [get_ports {altera_reserved_tdi}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]}set_false_path -from [get_ports {altera_reserved_tdi}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg}set_false_path -from [get_ports {altera_reserved_tdi}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][10]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][10]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][11]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][11]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg}set_false_path -from [get_ports {altera_reserved_tms}] -to {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg}
set_false_path -from [get_ports {BRD_ID[0]}] -to {I2C_slave_32bit:I2C_slave_inst|I2C_data[16]}set_false_path -from [get_ports {BRD_ID[1]}] -to {I2C_slave_32bit:I2C_slave_inst|I2C_data[17]}set_false_path -from [get_ports {BRD_ID[2]}] -to {I2C_slave_32bit:I2C_slave_inst|I2C_data[18]}set_false_path -from [get_ports {BRD_ID[3]}] -to {I2C_slave_32bit:I2C_slave_inst|I2C_data[19]}set_false_path -from [get_ports {BRD_ID[4]}] -to {I2C_slave_32bit:I2C_slave_inst|I2C_data[20]}
set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|ADC_CLK} -to [get_ports {ADC_CLK_STRB_L}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|ADC_CLK} -to [get_ports {ADC_CLK_STRB_L}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|ADC_CLK} -to [get_ports {ADC_CLK_STRB_L(n)}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|ADC_CLK} -to [get_ports {ADC_CLK_STRB_L(n)}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|ADC_CLK} -to [get_ports {ADC_CLK_STRB_R}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|ADC_CLK} -to [get_ports {ADC_CLK_STRB_R}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|ADC_CLK} -to [get_ports {ADC_CLK_STRB_R(n)}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|ADC_CLK} -to [get_ports {ADC_CLK_STRB_R(n)}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[0]}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[0]}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[0](n)}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[0](n)}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[1]}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[1]}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[1](n)}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[1](n)}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[2]}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[2]}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[2](n)}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[2](n)}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[3]}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[3]}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[3](n)}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[3](n)}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[4]}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[4]}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[4](n)}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[4](n)}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[5]}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[5]}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[5](n)}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[5](n)}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[6]}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[6]}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[6](n)}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[6](n)}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[7]}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[7]}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[7](n)}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|CS} -to [get_ports {ADC_CS[7](n)}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|IDL} -to [get_ports {ADC_IDL_L}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|IDL} -to [get_ports {ADC_IDL_L}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|IDL} -to [get_ports {ADC_IDL_L(n)}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|IDL} -to [get_ports {ADC_IDL_L(n)}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|IDL} -to [get_ports {ADC_IDL_R}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|IDL} -to [get_ports {ADC_IDL_R}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|IDL} -to [get_ports {ADC_IDL_R(n)}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|IDL} -to [get_ports {ADC_IDL_R(n)}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|IDXL} -to [get_ports {ADC_IDXL_L}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|IDXL} -to [get_ports {ADC_IDXL_L}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|IDXL} -to [get_ports {ADC_IDXL_L(n)}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|IDXL} -to [get_ports {ADC_IDXL_L(n)}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|IDXL} -to [get_ports {ADC_IDXL_R}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|IDXL} -to [get_ports {ADC_IDXL_R}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|IDXL} -to [get_ports {ADC_IDXL_R(n)}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|IDXL} -to [get_ports {ADC_IDXL_R(n)}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|IDXM} -to [get_ports {ADC_IDXM_L}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|IDXM} -to [get_ports {ADC_IDXM_L}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|IDXM} -to [get_ports {ADC_IDXM_L(n)}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|IDXM} -to [get_ports {ADC_IDXM_L(n)}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|IDXM} -to [get_ports {ADC_IDXM_R}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|IDXM} -to [get_ports {ADC_IDXM_R}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|IDXM} -to [get_ports {ADC_IDXM_R(n)}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|IDXM} -to [get_ports {ADC_IDXM_R(n)}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|RD} -to [get_ports {ADC_READ_L}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|RD} -to [get_ports {ADC_READ_L}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|RD} -to [get_ports {ADC_READ_L(n)}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|RD} -to [get_ports {ADC_READ_L(n)}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|RD} -to [get_ports {ADC_READ_R}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|RD} -to [get_ports {ADC_READ_R}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|RD} -to [get_ports {ADC_READ_R(n)}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|RD} -to [get_ports {ADC_READ_R(n)}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|ADC_RST} -to [get_ports {ADC_RST_L}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|ADC_RST} -to [get_ports {ADC_RST_L}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|ADC_RST} -to [get_ports {ADC_RST_L(n)}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|ADC_RST} -to [get_ports {ADC_RST_L(n)}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|ADC_RST} -to [get_ports {ADC_RST_R}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|ADC_RST} -to [get_ports {ADC_RST_R}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|ADC_RST} -to [get_ports {ADC_RST_R(n)}]set_false_path -from {LBNE_ADC_CLK_GEN:LBNE_ADC_CLK_GEN_inst|ADC_RST} -to [get_ports {ADC_RST_R(n)}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|SDI_L} -to [get_ports {ADC_SDI_L}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|SDI_L} -to [get_ports {ADC_SDI_L}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|SDI_L} -to [get_ports {ADC_SDI_L(n)}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|SDI_L} -to [get_ports {ADC_SDI_L(n)}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|SDI_R} -to [get_ports {ADC_SDI_R}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|SDI_R} -to [get_ports {ADC_SDI_R}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|SDI_R} -to [get_ports {ADC_SDI_R(n)}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|SDI_R} -to [get_ports {ADC_SDI_R(n)}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|FE_CLK} -to [get_ports {FE_CK_L}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|FE_CLK} -to [get_ports {FE_CK_L}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|FE_CLK} -to [get_ports {FE_CK_R}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|FE_CLK} -to [get_ports {FE_CK_R}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|FE_CS} -to [get_ports {FE_CS_L}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|FE_CS} -to [get_ports {FE_CS_L}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|FE_CS} -to [get_ports {FE_CS_R}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|FE_CS} -to [get_ports {FE_CS_R}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|FE_RST} -to [get_ports {FE_RST_L}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|FE_RST} -to [get_ports {FE_RST_L}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|FE_RST} -to [get_ports {FE_RST_R}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|FE_RST} -to [get_ports {FE_RST_R}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|FE_SDI_L} -to [get_ports {FE_SDI_L}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|FE_SDI_L} -to [get_ports {FE_SDI_L}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|FE_SDI_R} -to [get_ports {FE_SDI_R}]set_false_path -from {LBNE_ASIC_CNTRL:LBNE_ASIC_CNTRL_inst|FE_SDI_R} -to [get_ports {FE_SDI_R}]set_false_path -from {I2C_slave_32bit:I2C_slave_inst|SDA_OUT} -to [get_ports {I2C_SDA[0]}]set_false_path -from {I2C_slave_32bit:I2C_slave_inst|SDA_OUT} -to [get_ports {I2C_SDA[0]}]set_false_path -from {I2C_slave_32bit:I2C_slave_inst|SDA_OUT~en} -to [get_ports {I2C_SDA[0]}]set_false_path -from {I2C_slave_32bit:I2C_slave_inst|SDA_OUT~en} -to [get_ports {I2C_SDA[0]}]
set_false_path -from {alt_pll_inst|altpll_component|auto_generated|pll1|clk[3]} -to [get_ports {MISC_IO[2]}]set_false_path -from {alt_pll_inst|altpll_component|auto_generated|pll1|clk[3]} -to [get_ports {MISC_IO[2]}]set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg10_o[31]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg10_o[31]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|device_dclk_en_reg} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|device_dclk_en_reg} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {alt_pll_inst|altpll_component|auto_generated|pll1|clk[3]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {alt_pll_inst|altpll_component|auto_generated|pll1|clk[3]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][10]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][10]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][11]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][11]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_DCLK}]set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg10_o[31]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg10_o[31]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|scein~reg0} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|scein~reg0} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {SFL_EPCS:SFL_EPCS_inst|ncso_in} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {SFL_EPCS:SFL_EPCS_inst|ncso_in} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][10]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][10]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][11]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][11]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg10_o[31]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg10_o[31]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|sdoin~reg0} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|sdoin~reg0} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {SFL_EPCS:SFL_EPCS_inst|asdo_in} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {SFL_EPCS:SFL_EPCS_inst|asdo_in} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][10]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][10]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][11]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][11]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SDO}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo} -to [get_ports {altera_reserved_tdo}]set_false_path -from {sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo} -to [get_ports {altera_reserved_tdo}]
set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg6_o[0]} -to [get_ports {ADC_CLK[0]}]set_false_path -from {alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]} -to [get_ports {ADC_CLK[0]}]set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg6_o[0]} -to [get_ports {ADC_CLK[0](n)}]set_false_path -from {alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]} -to [get_ports {ADC_CLK[0](n)}]set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg6_o[1]} -to [get_ports {ADC_CLK[1]}]set_false_path -from {alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]} -to [get_ports {ADC_CLK[1]}]set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg6_o[1]} -to [get_ports {ADC_CLK[1](n)}]set_false_path -from {alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]} -to [get_ports {ADC_CLK[1](n)}]set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg6_o[2]} -to [get_ports {ADC_CLK[2]}]set_false_path -from {alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]} -to [get_ports {ADC_CLK[2]}]set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg6_o[2]} -to [get_ports {ADC_CLK[2](n)}]set_false_path -from {alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]} -to [get_ports {ADC_CLK[2](n)}]set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg6_o[3]} -to [get_ports {ADC_CLK[3]}]set_false_path -from {alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]} -to [get_ports {ADC_CLK[3]}]set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg6_o[3]} -to [get_ports {ADC_CLK[3](n)}]set_false_path -from {alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]} -to [get_ports {ADC_CLK[3](n)}]set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg6_o[4]} -to [get_ports {ADC_CLK[4]}]set_false_path -from {alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]} -to [get_ports {ADC_CLK[4]}]set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg6_o[4]} -to [get_ports {ADC_CLK[4](n)}]set_false_path -from {alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]} -to [get_ports {ADC_CLK[4](n)}]set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg6_o[5]} -to [get_ports {ADC_CLK[5]}]set_false_path -from {alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]} -to [get_ports {ADC_CLK[5]}]set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg6_o[5]} -to [get_ports {ADC_CLK[5](n)}]set_false_path -from {alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]} -to [get_ports {ADC_CLK[5](n)}]set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg6_o[6]} -to [get_ports {ADC_CLK[6]}]set_false_path -from {alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]} -to [get_ports {ADC_CLK[6]}]set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg6_o[6]} -to [get_ports {ADC_CLK[6](n)}]set_false_path -from {alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]} -to [get_ports {ADC_CLK[6](n)}]set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg6_o[7]} -to [get_ports {ADC_CLK[7]}]set_false_path -from {alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]} -to [get_ports {ADC_CLK[7]}]set_false_path -from {LBNE_Registers:LBNE_Registers_inst|reg6_o[7]} -to [get_ports {ADC_CLK[7](n)}]set_false_path -from {alt_pll_inst|altpll_component|auto_generated|pll1|clk[0]} -to [get_ports {ADC_CLK[7](n)}]set_false_path -from {LBNE_ASIC_RDOUT_V2:LBNE_ASIC_RDOUT_inst|LBNE_ASIC_DATA_V3:LBNE_ASIC_DATA_V3_inst1|FF_SYNC} -to [get_ports {ADC_SYNC_L}]set_false_path -from {LBNE_ASIC_RDOUT_V2:LBNE_ASIC_RDOUT_inst|LBNE_ASIC_DATA_V3:LBNE_ASIC_DATA_V3_inst1|FF_SYNC} -to [get_ports {ADC_SYNC_L(n)}]set_false_path -from {LBNE_ASIC_RDOUT_V2:LBNE_ASIC_RDOUT_inst|LBNE_ASIC_DATA_V3:LBNE_ASIC_DATA_V3_inst3|FF_SYNC} -to [get_ports {ADC_SYNC_R}]set_false_path -from {LBNE_ASIC_RDOUT_V2:LBNE_ASIC_RDOUT_inst|LBNE_ASIC_DATA_V3:LBNE_ASIC_DATA_V3_inst3|FF_SYNC} -to [get_ports {ADC_SYNC_R(n)}]
set_false_path -from {LBNE_ASIC_RDOUT_V2:LBNE_ASIC_RDOUT_inst|CLK_select_s[0]} -to [get_ports {ADC_CLK[0]}]set_false_path -from {LBNE_ASIC_RDOUT_V2:LBNE_ASIC_RDOUT_inst|CLK_select_s[0]} -to [get_ports {ADC_CLK[0](n)}]set_false_path -from {LBNE_ASIC_RDOUT_V2:LBNE_ASIC_RDOUT_inst|CLK_select_s[1]} -to [get_ports {ADC_CLK[1]}]set_false_path -from {LBNE_ASIC_RDOUT_V2:LBNE_ASIC_RDOUT_inst|CLK_select_s[1]} -to [get_ports {ADC_CLK[1](n)}]set_false_path -from {LBNE_ASIC_RDOUT_V2:LBNE_ASIC_RDOUT_inst|CLK_select_s[2]} -to [get_ports {ADC_CLK[2]}]set_false_path -from {LBNE_ASIC_RDOUT_V2:LBNE_ASIC_RDOUT_inst|CLK_select_s[2]} -to [get_ports {ADC_CLK[2](n)}]set_false_path -from {LBNE_ASIC_RDOUT_V2:LBNE_ASIC_RDOUT_inst|CLK_select_s[3]} -to [get_ports {ADC_CLK[3]}]set_false_path -from {LBNE_ASIC_RDOUT_V2:LBNE_ASIC_RDOUT_inst|CLK_select_s[3]} -to [get_ports {ADC_CLK[3](n)}]set_false_path -from {LBNE_ASIC_RDOUT_V2:LBNE_ASIC_RDOUT_inst|CLK_select_s[4]} -to [get_ports {ADC_CLK[4]}]set_false_path -from {LBNE_ASIC_RDOUT_V2:LBNE_ASIC_RDOUT_inst|CLK_select_s[4]} -to [get_ports {ADC_CLK[4](n)}]set_false_path -from {LBNE_ASIC_RDOUT_V2:LBNE_ASIC_RDOUT_inst|CLK_select_s[5]} -to [get_ports {ADC_CLK[5]}]set_false_path -from {LBNE_ASIC_RDOUT_V2:LBNE_ASIC_RDOUT_inst|CLK_select_s[5]} -to [get_ports {ADC_CLK[5](n)}]set_false_path -from {LBNE_ASIC_RDOUT_V2:LBNE_ASIC_RDOUT_inst|CLK_select_s[6]} -to [get_ports {ADC_CLK[6]}]set_false_path -from {LBNE_ASIC_RDOUT_V2:LBNE_ASIC_RDOUT_inst|CLK_select_s[6]} -to [get_ports {ADC_CLK[6](n)}]set_false_path -from {LBNE_ASIC_RDOUT_V2:LBNE_ASIC_RDOUT_inst|CLK_select_s[7]} -to [get_ports {ADC_CLK[7]}]set_false_path -from {LBNE_ASIC_RDOUT_V2:LBNE_ASIC_RDOUT_inst|CLK_select_s[7]} -to [get_ports {ADC_CLK[7](n)}]set_false_path -from {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:ncso_reg|dffs[0]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:ncso_reg|dffs[1]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:ncso_reg|dffs[2]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:ncso_reg|dffs[3]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:ncso_reg|dffs[4]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:ncso_reg|dffs[5]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:ncso_reg|dffs[6]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|lpm_shiftreg:ncso_reg|dffs[7]} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]set_false_path -from {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|alt_sfl_enhanced:\ENHANCED_PGM:sfl_inst_enhanced|single_scein} -to [get_ports {SFL_EPCS:SFL_EPCS_inst|ADV_SFL:ADV_SFL_inst|altserial_flash_loader:altserial_flash_loader_component|\GEN_ASMI_TYPE_1:asmi_inst~ALTERA_SCE}]

# Automatically constrain PLL and other generated clocks
derive_pll_clocks -create_base_clocks

# Automatically calculate clock uncertainty to jitter and other effects.
derive_clock_uncertainty


# tpd constraints
report_ucp -summary
